
ssafy_2nd_Semester_1st_PJT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c850  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  0800ca00  0800ca00  0001ca00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cfd4  0800cfd4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cfd4  0800cfd4  0001cfd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cfdc  0800cfdc  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cfdc  0800cfdc  0001cfdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cfe0  0800cfe0  0001cfe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800cfe4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          00004f20  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005104  20005104  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d7f4  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004085  00000000  00000000  0003da08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001738  00000000  00000000  00041a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000015d0  00000000  00000000  000431c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028eae  00000000  00000000  00044798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b45a  00000000  00000000  0006d646  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ea431  00000000  00000000  00088aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00172ed1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000076e4  00000000  00000000  00172f24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c9e8 	.word	0x0800c9e8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	0800c9e8 	.word	0x0800c9e8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800101c:	4b17      	ldr	r3, [pc, #92]	; (800107c <MX_CAN1_Init+0x64>)
 800101e:	4a18      	ldr	r2, [pc, #96]	; (8001080 <MX_CAN1_Init+0x68>)
 8001020:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8001022:	4b16      	ldr	r3, [pc, #88]	; (800107c <MX_CAN1_Init+0x64>)
 8001024:	2202      	movs	r2, #2
 8001026:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001028:	4b14      	ldr	r3, [pc, #80]	; (800107c <MX_CAN1_Init+0x64>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800102e:	4b13      	ldr	r3, [pc, #76]	; (800107c <MX_CAN1_Init+0x64>)
 8001030:	2200      	movs	r2, #0
 8001032:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 8001034:	4b11      	ldr	r3, [pc, #68]	; (800107c <MX_CAN1_Init+0x64>)
 8001036:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 800103a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 800103c:	4b0f      	ldr	r3, [pc, #60]	; (800107c <MX_CAN1_Init+0x64>)
 800103e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8001042:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001044:	4b0d      	ldr	r3, [pc, #52]	; (800107c <MX_CAN1_Init+0x64>)
 8001046:	2200      	movs	r2, #0
 8001048:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800104a:	4b0c      	ldr	r3, [pc, #48]	; (800107c <MX_CAN1_Init+0x64>)
 800104c:	2200      	movs	r2, #0
 800104e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001050:	4b0a      	ldr	r3, [pc, #40]	; (800107c <MX_CAN1_Init+0x64>)
 8001052:	2200      	movs	r2, #0
 8001054:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001056:	4b09      	ldr	r3, [pc, #36]	; (800107c <MX_CAN1_Init+0x64>)
 8001058:	2200      	movs	r2, #0
 800105a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800105c:	4b07      	ldr	r3, [pc, #28]	; (800107c <MX_CAN1_Init+0x64>)
 800105e:	2200      	movs	r2, #0
 8001060:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001062:	4b06      	ldr	r3, [pc, #24]	; (800107c <MX_CAN1_Init+0x64>)
 8001064:	2200      	movs	r2, #0
 8001066:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001068:	4804      	ldr	r0, [pc, #16]	; (800107c <MX_CAN1_Init+0x64>)
 800106a:	f000 ff63 	bl	8001f34 <HAL_CAN_Init>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001074:	f000 fc3c 	bl	80018f0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000200 	.word	0x20000200
 8001080:	40006400 	.word	0x40006400

08001084 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	; 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a25      	ldr	r2, [pc, #148]	; (8001138 <HAL_CAN_MspInit+0xb4>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d144      	bne.n	8001130 <HAL_CAN_MspInit+0xac>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	4b24      	ldr	r3, [pc, #144]	; (800113c <HAL_CAN_MspInit+0xb8>)
 80010ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ae:	4a23      	ldr	r2, [pc, #140]	; (800113c <HAL_CAN_MspInit+0xb8>)
 80010b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010b4:	6413      	str	r3, [r2, #64]	; 0x40
 80010b6:	4b21      	ldr	r3, [pc, #132]	; (800113c <HAL_CAN_MspInit+0xb8>)
 80010b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	4b1d      	ldr	r3, [pc, #116]	; (800113c <HAL_CAN_MspInit+0xb8>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	4a1c      	ldr	r2, [pc, #112]	; (800113c <HAL_CAN_MspInit+0xb8>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	6313      	str	r3, [r2, #48]	; 0x30
 80010d2:	4b1a      	ldr	r3, [pc, #104]	; (800113c <HAL_CAN_MspInit+0xb8>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80010de:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80010e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e4:	2302      	movs	r3, #2
 80010e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ec:	2303      	movs	r3, #3
 80010ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80010f0:	2309      	movs	r3, #9
 80010f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	4619      	mov	r1, r3
 80010fa:	4811      	ldr	r0, [pc, #68]	; (8001140 <HAL_CAN_MspInit+0xbc>)
 80010fc:	f001 feb2 	bl	8002e64 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8001100:	2200      	movs	r2, #0
 8001102:	2105      	movs	r1, #5
 8001104:	2013      	movs	r0, #19
 8001106:	f001 fe83 	bl	8002e10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800110a:	2013      	movs	r0, #19
 800110c:	f001 fe9c 	bl	8002e48 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001110:	2200      	movs	r2, #0
 8001112:	2105      	movs	r1, #5
 8001114:	2014      	movs	r0, #20
 8001116:	f001 fe7b 	bl	8002e10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800111a:	2014      	movs	r0, #20
 800111c:	f001 fe94 	bl	8002e48 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 8001120:	2200      	movs	r2, #0
 8001122:	2105      	movs	r1, #5
 8001124:	2016      	movs	r0, #22
 8001126:	f001 fe73 	bl	8002e10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800112a:	2016      	movs	r0, #22
 800112c:	f001 fe8c 	bl	8002e48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001130:	bf00      	nop
 8001132:	3728      	adds	r7, #40	; 0x28
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40006400 	.word	0x40006400
 800113c:	40023800 	.word	0x40023800
 8001140:	40020000 	.word	0x40020000

08001144 <u16_from_le>:
    uint8_t angle_deg;     // 0..180
    uint32_t tick_ms;
} ServoCommand_t;

static inline uint16_t u16_from_le(const uint8_t low, const uint8_t high)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	460a      	mov	r2, r1
 800114e:	71fb      	strb	r3, [r7, #7]
 8001150:	4613      	mov	r3, r2
 8001152:	71bb      	strb	r3, [r7, #6]
    uint16_t value = (uint16_t)low;
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	81fb      	strh	r3, [r7, #14]
    value |= (uint16_t)((uint16_t)high << 8);
 8001158:	79bb      	ldrb	r3, [r7, #6]
 800115a:	b29b      	uxth	r3, r3
 800115c:	021b      	lsls	r3, r3, #8
 800115e:	b29a      	uxth	r2, r3
 8001160:	89fb      	ldrh	r3, [r7, #14]
 8001162:	4313      	orrs	r3, r2
 8001164:	81fb      	strh	r3, [r7, #14]
    return value;
 8001166:	89fb      	ldrh	r3, [r7, #14]
}
 8001168:	4618      	mov	r0, r3
 800116a:	3714      	adds	r7, #20
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <protocol_parse_dht_x10>:

static inline int protocol_parse_dht_x10(const uint8_t *data, uint8_t dlc, float *humidity, float *temperature)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	607a      	str	r2, [r7, #4]
 800117e:	603b      	str	r3, [r7, #0]
 8001180:	460b      	mov	r3, r1
 8001182:	72fb      	strb	r3, [r7, #11]
    if (data == 0) {
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d101      	bne.n	800118e <protocol_parse_dht_x10+0x1a>
        return 0;
 800118a:	2300      	movs	r3, #0
 800118c:	e03e      	b.n	800120c <protocol_parse_dht_x10+0x98>
    }
    if (humidity == 0) {
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d101      	bne.n	8001198 <protocol_parse_dht_x10+0x24>
        return 0;
 8001194:	2300      	movs	r3, #0
 8001196:	e039      	b.n	800120c <protocol_parse_dht_x10+0x98>
    }
    if (temperature == 0) {
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d101      	bne.n	80011a2 <protocol_parse_dht_x10+0x2e>
        return 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	e034      	b.n	800120c <protocol_parse_dht_x10+0x98>
    }
    if (dlc < 4U) {
 80011a2:	7afb      	ldrb	r3, [r7, #11]
 80011a4:	2b03      	cmp	r3, #3
 80011a6:	d801      	bhi.n	80011ac <protocol_parse_dht_x10+0x38>
        return 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	e02f      	b.n	800120c <protocol_parse_dht_x10+0x98>
    }

    uint16_t humidity_x10 = u16_from_le(data[0], data[1]);
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	781a      	ldrb	r2, [r3, #0]
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	3301      	adds	r3, #1
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	4619      	mov	r1, r3
 80011b8:	4610      	mov	r0, r2
 80011ba:	f7ff ffc3 	bl	8001144 <u16_from_le>
 80011be:	4603      	mov	r3, r0
 80011c0:	82fb      	strh	r3, [r7, #22]
    uint16_t temperature_x10 = u16_from_le(data[2], data[3]);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	3302      	adds	r3, #2
 80011c6:	781a      	ldrb	r2, [r3, #0]
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	3303      	adds	r3, #3
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	4619      	mov	r1, r3
 80011d0:	4610      	mov	r0, r2
 80011d2:	f7ff ffb7 	bl	8001144 <u16_from_le>
 80011d6:	4603      	mov	r3, r0
 80011d8:	82bb      	strh	r3, [r7, #20]

    *humidity = ((float)humidity_x10) / 10.0f;
 80011da:	8afb      	ldrh	r3, [r7, #22]
 80011dc:	ee07 3a90 	vmov	s15, r3
 80011e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011e4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80011e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	edc3 7a00 	vstr	s15, [r3]
    *temperature = ((float)temperature_x10) / 10.0f;
 80011f2:	8abb      	ldrh	r3, [r7, #20]
 80011f4:	ee07 3a90 	vmov	s15, r3
 80011f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011fc:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001200:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	edc3 7a00 	vstr	s15, [r3]
    return 1;
 800120a:	2301      	movs	r3, #1
}
 800120c:	4618      	mov	r0, r3
 800120e:	3718      	adds	r7, #24
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b09c      	sub	sp, #112	; 0x70
 8001218:	af00      	add	r7, sp, #0
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  qCanRx    = osMessageQueueNew(32, sizeof(CanRawFrame_t), NULL);
 800121a:	2200      	movs	r2, #0
 800121c:	210c      	movs	r1, #12
 800121e:	2020      	movs	r0, #32
 8001220:	f003 fd00 	bl	8004c24 <osMessageQueueNew>
 8001224:	4603      	mov	r3, r0
 8001226:	4a37      	ldr	r2, [pc, #220]	; (8001304 <MX_FREERTOS_Init+0xf0>)
 8001228:	6013      	str	r3, [r2, #0]
  qSensor   = osMessageQueueNew(8,  sizeof(SensorSample_t), NULL);
 800122a:	2200      	movs	r2, #0
 800122c:	210c      	movs	r1, #12
 800122e:	2008      	movs	r0, #8
 8001230:	f003 fcf8 	bl	8004c24 <osMessageQueueNew>
 8001234:	4603      	mov	r3, r0
 8001236:	4a34      	ldr	r2, [pc, #208]	; (8001308 <MX_FREERTOS_Init+0xf4>)
 8001238:	6013      	str	r3, [r2, #0]
  qServoCmd = osMessageQueueNew(8,  sizeof(ServoCommand_t), NULL);
 800123a:	2200      	movs	r2, #0
 800123c:	2108      	movs	r1, #8
 800123e:	2008      	movs	r0, #8
 8001240:	f003 fcf0 	bl	8004c24 <osMessageQueueNew>
 8001244:	4603      	mov	r3, r0
 8001246:	4a31      	ldr	r2, [pc, #196]	; (800130c <MX_FREERTOS_Init+0xf8>)
 8001248:	6013      	str	r3, [r2, #0]

  /* CAN ISR    */
  SensorControl_SetRxQueue(qCanRx);
 800124a:	4b2e      	ldr	r3, [pc, #184]	; (8001304 <MX_FREERTOS_Init+0xf0>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f000 fb7e 	bl	8001950 <SensorControl_SetRxQueue>

  evSys = osEventFlagsNew(NULL);
 8001254:	2000      	movs	r0, #0
 8001256:	f003 fbfb 	bl	8004a50 <osEventFlagsNew>
 800125a:	4603      	mov	r3, r0
 800125c:	4a2c      	ldr	r2, [pc, #176]	; (8001310 <MX_FREERTOS_Init+0xfc>)
 800125e:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001260:	4a2c      	ldr	r2, [pc, #176]	; (8001314 <MX_FREERTOS_Init+0x100>)
 8001262:	2100      	movs	r1, #0
 8001264:	482c      	ldr	r0, [pc, #176]	; (8001318 <MX_FREERTOS_Init+0x104>)
 8001266:	f003 fb46 	bl	80048f6 <osThreadNew>
 800126a:	4603      	mov	r3, r0
 800126c:	4a2b      	ldr	r2, [pc, #172]	; (800131c <MX_FREERTOS_Init+0x108>)
 800126e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  const osThreadAttr_t canRxAttr = {
 8001270:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001274:	2224      	movs	r2, #36	; 0x24
 8001276:	2100      	movs	r1, #0
 8001278:	4618      	mov	r0, r3
 800127a:	f006 ff48 	bl	800810e <memset>
 800127e:	4b28      	ldr	r3, [pc, #160]	; (8001320 <MX_FREERTOS_Init+0x10c>)
 8001280:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001282:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001286:	663b      	str	r3, [r7, #96]	; 0x60
 8001288:	2328      	movs	r3, #40	; 0x28
 800128a:	667b      	str	r3, [r7, #100]	; 0x64
      .name = "can_rx",
      .priority = osPriorityHigh,
      .stack_size = 1024
  };

  const osThreadAttr_t controlAttr = {
 800128c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001290:	2224      	movs	r2, #36	; 0x24
 8001292:	2100      	movs	r1, #0
 8001294:	4618      	mov	r0, r3
 8001296:	f006 ff3a 	bl	800810e <memset>
 800129a:	4b22      	ldr	r3, [pc, #136]	; (8001324 <MX_FREERTOS_Init+0x110>)
 800129c:	62bb      	str	r3, [r7, #40]	; 0x28
 800129e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80012a4:	2320      	movs	r3, #32
 80012a6:	643b      	str	r3, [r7, #64]	; 0x40
      .name = "control",
      .priority = osPriorityAboveNormal,
      .stack_size = 1024
  };

  const osThreadAttr_t canTxAttr = {
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	2224      	movs	r2, #36	; 0x24
 80012ac:	2100      	movs	r1, #0
 80012ae:	4618      	mov	r0, r3
 80012b0:	f006 ff2d 	bl	800810e <memset>
 80012b4:	4b1c      	ldr	r3, [pc, #112]	; (8001328 <MX_FREERTOS_Init+0x114>)
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012bc:	61bb      	str	r3, [r7, #24]
 80012be:	2318      	movs	r3, #24
 80012c0:	61fb      	str	r3, [r7, #28]
      .name = "can_tx",
      .priority = osPriorityNormal,
      .stack_size = 1024
  };

  canRxTaskHandle = osThreadNew(CanRxTask, NULL, &canRxAttr);
 80012c2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80012c6:	461a      	mov	r2, r3
 80012c8:	2100      	movs	r1, #0
 80012ca:	4818      	ldr	r0, [pc, #96]	; (800132c <MX_FREERTOS_Init+0x118>)
 80012cc:	f003 fb13 	bl	80048f6 <osThreadNew>
 80012d0:	4603      	mov	r3, r0
 80012d2:	4a17      	ldr	r2, [pc, #92]	; (8001330 <MX_FREERTOS_Init+0x11c>)
 80012d4:	6013      	str	r3, [r2, #0]
  controlTaskHandle = osThreadNew(ControlTask, NULL, &controlAttr);
 80012d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012da:	461a      	mov	r2, r3
 80012dc:	2100      	movs	r1, #0
 80012de:	4815      	ldr	r0, [pc, #84]	; (8001334 <MX_FREERTOS_Init+0x120>)
 80012e0:	f003 fb09 	bl	80048f6 <osThreadNew>
 80012e4:	4603      	mov	r3, r0
 80012e6:	4a14      	ldr	r2, [pc, #80]	; (8001338 <MX_FREERTOS_Init+0x124>)
 80012e8:	6013      	str	r3, [r2, #0]
  canTxTaskHandle = osThreadNew(CanTxTask, NULL, &canTxAttr);
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	461a      	mov	r2, r3
 80012ee:	2100      	movs	r1, #0
 80012f0:	4812      	ldr	r0, [pc, #72]	; (800133c <MX_FREERTOS_Init+0x128>)
 80012f2:	f003 fb00 	bl	80048f6 <osThreadNew>
 80012f6:	4603      	mov	r3, r0
 80012f8:	4a11      	ldr	r2, [pc, #68]	; (8001340 <MX_FREERTOS_Init+0x12c>)
 80012fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80012fc:	bf00      	nop
 80012fe:	3770      	adds	r7, #112	; 0x70
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20000228 	.word	0x20000228
 8001308:	2000022c 	.word	0x2000022c
 800130c:	20000230 	.word	0x20000230
 8001310:	20000240 	.word	0x20000240
 8001314:	0800caf4 	.word	0x0800caf4
 8001318:	08001345 	.word	0x08001345
 800131c:	20000244 	.word	0x20000244
 8001320:	0800ca0c 	.word	0x0800ca0c
 8001324:	0800ca14 	.word	0x0800ca14
 8001328:	0800ca1c 	.word	0x0800ca1c
 800132c:	08001355 	.word	0x08001355
 8001330:	20000234 	.word	0x20000234
 8001334:	0800141d 	.word	0x0800141d
 8001338:	20000238 	.word	0x20000238
 800133c:	080016a5 	.word	0x080016a5
 8001340:	2000023c 	.word	0x2000023c

08001344 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800134c:	2001      	movs	r0, #1
 800134e:	f003 fb64 	bl	8004a1a <osDelay>
 8001352:	e7fb      	b.n	800134c <StartDefaultTask+0x8>

08001354 <CanRxTask>:
  * @brief  CAN RX task
  *         -  CAN Start + Notification (    )
  *         - ISR qCanRx  RawFrame SensorSample  qSensor 
  */
static void CanRxTask(void *argument)
{
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b08d      	sub	sp, #52	; 0x34
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  (void)argument;

  /* RTOS    UART     */
  printf("CAN RX task start\r\n");
 800135c:	4829      	ldr	r0, [pc, #164]	; (8001404 <CanRxTask+0xb0>)
 800135e:	f007 fe73 	bl	8009048 <puts>

  /* CAN /  CAN    */
  if (SensorControl_CAN_Start(&hcan1) != HAL_OK) {
 8001362:	4829      	ldr	r0, [pc, #164]	; (8001408 <CanRxTask+0xb4>)
 8001364:	f000 fb04 	bl	8001970 <SensorControl_CAN_Start>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d007      	beq.n	800137e <CanRxTask+0x2a>
    printf("CAN start failed\r\n");
 800136e:	4827      	ldr	r0, [pc, #156]	; (800140c <CanRxTask+0xb8>)
 8001370:	f007 fe6a 	bl	8009048 <puts>
    /* CAN         */
    for (;;) {
      osDelay(1000);
 8001374:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001378:	f003 fb4f 	bl	8004a1a <osDelay>
 800137c:	e7fa      	b.n	8001374 <CanRxTask+0x20>
    }
  }

  /* CAN           */
  (void)osEventFlagsSet(evSys, EV_CAN_READY);
 800137e:	4b24      	ldr	r3, [pc, #144]	; (8001410 <CanRxTask+0xbc>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2101      	movs	r1, #1
 8001384:	4618      	mov	r0, r3
 8001386:	f003 fba3 	bl	8004ad0 <osEventFlagsSet>
  {
    /* ISR  CAN Raw      */
    CanRawFrame_t frame;

    /* CAN Raw       */
    osStatus_t st = osMessageQueueGet(qCanRx, &frame, NULL, osWaitForever);
 800138a:	4b22      	ldr	r3, [pc, #136]	; (8001414 <CanRxTask+0xc0>)
 800138c:	6818      	ldr	r0, [r3, #0]
 800138e:	f107 011c 	add.w	r1, r7, #28
 8001392:	f04f 33ff 	mov.w	r3, #4294967295
 8001396:	2200      	movs	r2, #0
 8001398:	f003 fd18 	bl	8004dcc <osMessageQueueGet>
 800139c:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (st != osOK) {
 800139e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d129      	bne.n	80013f8 <CanRxTask+0xa4>
      continue;
    }

    /*  CAN ID(ESP32#1)       */
    if (frame.std_id != CAN_ID_SENSOR_DHT) {
 80013a4:	8bbb      	ldrh	r3, [r7, #28]
 80013a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013aa:	d127      	bne.n	80013fc <CanRxTask+0xa8>
      continue;
    }

    /*      /  */
    float humidity = 0.0f;
 80013ac:	f04f 0300 	mov.w	r3, #0
 80013b0:	61bb      	str	r3, [r7, #24]
    float temperature = 0.0f;
 80013b2:	f04f 0300 	mov.w	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]

    /* data[0..3] x10   float( %/C)    */
    int ok = protocol_parse_dht_x10(frame.data, frame.dlc, &humidity, &temperature);
 80013b8:	7fb9      	ldrb	r1, [r7, #30]
 80013ba:	f107 0414 	add.w	r4, r7, #20
 80013be:	f107 0218 	add.w	r2, r7, #24
 80013c2:	f107 031c 	add.w	r3, r7, #28
 80013c6:	1cd8      	adds	r0, r3, #3
 80013c8:	4623      	mov	r3, r4
 80013ca:	f7ff fed3 	bl	8001174 <protocol_parse_dht_x10>
 80013ce:	62b8      	str	r0, [r7, #40]	; 0x28
    if (ok == 0) {
 80013d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d014      	beq.n	8001400 <CanRxTask+0xac>
      continue;
    }

    /*         */
    SensorSample_t sample;
    sample.humidity = humidity;
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	60bb      	str	r3, [r7, #8]
    sample.temperature = temperature;
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	60fb      	str	r3, [r7, #12]
    sample.tick_ms = (uint32_t)osKernelGetTickCount();
 80013de:	f003 fa75 	bl	80048cc <osKernelGetTickCount>
 80013e2:	4603      	mov	r3, r0
 80013e4:	613b      	str	r3, [r7, #16]

    /*   qSensor         */
    (void)osMessageQueuePut(qSensor, &sample, 0U, 0U);
 80013e6:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <CanRxTask+0xc4>)
 80013e8:	6818      	ldr	r0, [r3, #0]
 80013ea:	f107 0108 	add.w	r1, r7, #8
 80013ee:	2300      	movs	r3, #0
 80013f0:	2200      	movs	r2, #0
 80013f2:	f003 fc8b 	bl	8004d0c <osMessageQueuePut>
 80013f6:	e7c8      	b.n	800138a <CanRxTask+0x36>
      continue;
 80013f8:	bf00      	nop
 80013fa:	e7c6      	b.n	800138a <CanRxTask+0x36>
      continue;
 80013fc:	bf00      	nop
 80013fe:	e7c4      	b.n	800138a <CanRxTask+0x36>
      continue;
 8001400:	bf00      	nop
  {
 8001402:	e7c2      	b.n	800138a <CanRxTask+0x36>
 8001404:	0800ca24 	.word	0x0800ca24
 8001408:	20000200 	.word	0x20000200
 800140c:	0800ca38 	.word	0x0800ca38
 8001410:	20000240 	.word	0x20000240
 8001414:	20000228 	.word	0x20000228
 8001418:	2000022c 	.word	0x2000022c

0800141c <ControlTask>:
  *
  * @note     cmd.angle_deg  ""  "speed_level" 
  *         speed_level: 0=STOP, 1=SLOW(>=30), 2=NORMAL(>=35), 3=FAST(>=40)
  */
static void ControlTask(void *argument)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b096      	sub	sp, #88	; 0x58
 8001420:	af02      	add	r7, sp, #8
 8001422:	6078      	str	r0, [r7, #4]
  (void)argument;

  /* RTOS    UART     */
  printf("Control task start\r\n");
 8001424:	4897      	ldr	r0, [pc, #604]	; (8001684 <ControlTask+0x268>)
 8001426:	f007 fe0f 	bl	8009048 <puts>

  /*     (%)   */
  const float hum_on_30 = 30.0f;
 800142a:	4b97      	ldr	r3, [pc, #604]	; (8001688 <ControlTask+0x26c>)
 800142c:	643b      	str	r3, [r7, #64]	; 0x40
  const float hum_on_35 = 35.0f;
 800142e:	4b97      	ldr	r3, [pc, #604]	; (800168c <ControlTask+0x270>)
 8001430:	63fb      	str	r3, [r7, #60]	; 0x3c
  const float hum_on_40 = 40.0f;
 8001432:	4b97      	ldr	r3, [pc, #604]	; (8001690 <ControlTask+0x274>)
 8001434:	63bb      	str	r3, [r7, #56]	; 0x38

  /*       (%)   */
  const float hysteresis = 0.5f;
 8001436:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800143a:	637b      	str	r3, [r7, #52]	; 0x34

  /* speed_level (0=STOP, 1=SLOW, 2=NORMAL, 3=FAST)     */
  const uint8_t SPEED_STOP   = 0;
 800143c:	2300      	movs	r3, #0
 800143e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  const uint8_t SPEED_SLOW   = 1; /* >=30 */
 8001442:	2301      	movs	r3, #1
 8001444:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  const uint8_t SPEED_NORMAL = 2; /* >=35 ( ) */
 8001448:	2302      	movs	r3, #2
 800144a:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  const uint8_t SPEED_FAST   = 3; /* >=40 (   ) */
 800144e:	2303      	movs	r3, #3
 8001450:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

  /*    speed_level       */
  uint8_t current_level = 255; /* invalid */
 8001454:	23ff      	movs	r3, #255	; 0xff
 8001456:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  /*           */
  uint32_t last_sensor_tick = 0;
 800145a:	2300      	movs	r3, #0
 800145c:	64bb      	str	r3, [r7, #72]	; 0x48
  {
    /*       */
    SensorSample_t sample;

    /*    1      */
    osStatus_t st = osMessageQueueGet(qSensor, &sample, NULL, 1000);
 800145e:	4b8d      	ldr	r3, [pc, #564]	; (8001694 <ControlTask+0x278>)
 8001460:	6818      	ldr	r0, [r3, #0]
 8001462:	f107 0118 	add.w	r1, r7, #24
 8001466:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800146a:	2200      	movs	r2, #0
 800146c:	f003 fcae 	bl	8004dcc <osMessageQueueGet>
 8001470:	62f8      	str	r0, [r7, #44]	; 0x2c

    if (st == osOK)
 8001472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001474:	2b00      	cmp	r3, #0
 8001476:	f040 80d9 	bne.w	800162c <ControlTask+0x210>
    {
      /*         */
      last_sensor_tick = sample.tick_ms;
 800147a:	6a3b      	ldr	r3, [r7, #32]
 800147c:	64bb      	str	r3, [r7, #72]	; 0x48

      /*          */
      uint8_t target_level = current_level;
 800147e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001482:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

      /*           */
      if (current_level == 255)
 8001486:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800148a:	2bff      	cmp	r3, #255	; 0xff
 800148c:	d12e      	bne.n	80014ec <ControlTask+0xd0>
      {
        if (sample.humidity >= hum_on_40) {
 800148e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001492:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001496:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800149a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149e:	d804      	bhi.n	80014aa <ControlTask+0x8e>
          target_level = SPEED_FAST;
 80014a0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80014a4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80014a8:	e09a      	b.n	80015e0 <ControlTask+0x1c4>
        } else if (sample.humidity >= hum_on_35) {
 80014aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80014ae:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80014b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ba:	d804      	bhi.n	80014c6 <ControlTask+0xaa>
          target_level = SPEED_NORMAL;
 80014bc:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80014c0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80014c4:	e08c      	b.n	80015e0 <ControlTask+0x1c4>
        } else if (sample.humidity >= hum_on_30) {
 80014c6:	edd7 7a06 	vldr	s15, [r7, #24]
 80014ca:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80014ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d6:	d804      	bhi.n	80014e2 <ControlTask+0xc6>
          target_level = SPEED_SLOW;
 80014d8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80014dc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80014e0:	e07e      	b.n	80015e0 <ControlTask+0x1c4>
        } else {
          target_level = SPEED_STOP;
 80014e2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80014e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80014ea:	e079      	b.n	80015e0 <ControlTask+0x1c4>
        }
      }
      else
      {
        /*         */
        if (sample.humidity >= hum_on_40) {
 80014ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80014f0:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80014f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014fc:	d804      	bhi.n	8001508 <ControlTask+0xec>
          target_level = SPEED_FAST;
 80014fe:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001502:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001506:	e026      	b.n	8001556 <ControlTask+0x13a>
        } else if (sample.humidity >= hum_on_35) {
 8001508:	edd7 7a06 	vldr	s15, [r7, #24]
 800150c:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001510:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001518:	d80a      	bhi.n	8001530 <ControlTask+0x114>
          if (target_level < SPEED_NORMAL) {
 800151a:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800151e:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001522:	429a      	cmp	r2, r3
 8001524:	d217      	bcs.n	8001556 <ControlTask+0x13a>
            target_level = SPEED_NORMAL;
 8001526:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800152a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800152e:	e012      	b.n	8001556 <ControlTask+0x13a>
          }
        } else if (sample.humidity >= hum_on_30) {
 8001530:	edd7 7a06 	vldr	s15, [r7, #24]
 8001534:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001538:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800153c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001540:	d809      	bhi.n	8001556 <ControlTask+0x13a>
          if (target_level < SPEED_SLOW) {
 8001542:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001546:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800154a:	429a      	cmp	r2, r3
 800154c:	d203      	bcs.n	8001556 <ControlTask+0x13a>
            target_level = SPEED_SLOW;
 800154e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001552:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
          }
        }

        /*        */
        if (target_level == SPEED_FAST && sample.humidity < (hum_on_40 - hysteresis)) {
 8001556:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800155a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800155e:	429a      	cmp	r2, r3
 8001560:	d110      	bne.n	8001584 <ControlTask+0x168>
 8001562:	ed97 7a06 	vldr	s14, [r7, #24]
 8001566:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800156a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800156e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001572:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157a:	d503      	bpl.n	8001584 <ControlTask+0x168>
          target_level = SPEED_NORMAL;
 800157c:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001580:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        }
        if (target_level == SPEED_NORMAL && sample.humidity < (hum_on_35 - hysteresis)) {
 8001584:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001588:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800158c:	429a      	cmp	r2, r3
 800158e:	d110      	bne.n	80015b2 <ControlTask+0x196>
 8001590:	ed97 7a06 	vldr	s14, [r7, #24]
 8001594:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8001598:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800159c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80015a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a8:	d503      	bpl.n	80015b2 <ControlTask+0x196>
          target_level = SPEED_SLOW;
 80015aa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80015ae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        }
        if (target_level == SPEED_SLOW && sample.humidity < (hum_on_30 - hysteresis)) {
 80015b2:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80015b6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d110      	bne.n	80015e0 <ControlTask+0x1c4>
 80015be:	ed97 7a06 	vldr	s14, [r7, #24]
 80015c2:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 80015c6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80015ca:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80015ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d6:	d503      	bpl.n	80015e0 <ControlTask+0x1c4>
          target_level = SPEED_STOP;
 80015d8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80015dc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        }
      }

      /*           */
      if (target_level != current_level)
 80015e0:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80015e4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d048      	beq.n	800167e <ControlTask+0x262>
      {
        current_level = target_level;
 80015ec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80015f0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

        /*       ( speed_level ) */
        ServoCommand_t cmd;
        cmd.angle_deg = current_level; /* angle_deg  speed_level  */
 80015f4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80015f8:	743b      	strb	r3, [r7, #16]
        cmd.tick_ms = (uint32_t)osKernelGetTickCount();
 80015fa:	f003 f967 	bl	80048cc <osKernelGetTickCount>
 80015fe:	4603      	mov	r3, r0
 8001600:	617b      	str	r3, [r7, #20]

        /* CAN         */
        (void)osMessageQueuePut(qServoCmd, &cmd, 0U, 0U);
 8001602:	4b25      	ldr	r3, [pc, #148]	; (8001698 <ControlTask+0x27c>)
 8001604:	6818      	ldr	r0, [r3, #0]
 8001606:	f107 0110 	add.w	r1, r7, #16
 800160a:	2300      	movs	r3, #0
 800160c:	2200      	movs	r2, #0
 800160e:	f003 fb7d 	bl	8004d0c <osMessageQueuePut>

        /*          */
        printf("Control: H=%.1f -> speed_level=%u\r\n",
               sample.humidity,
 8001612:	69bb      	ldr	r3, [r7, #24]
        printf("Control: H=%.1f -> speed_level=%u\r\n",
 8001614:	4618      	mov	r0, r3
 8001616:	f7fe ffa7 	bl	8000568 <__aeabi_f2d>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	f897 104f 	ldrb.w	r1, [r7, #79]	; 0x4f
 8001622:	9100      	str	r1, [sp, #0]
 8001624:	481d      	ldr	r0, [pc, #116]	; (800169c <ControlTask+0x280>)
 8001626:	f007 fc89 	bl	8008f3c <iprintf>
 800162a:	e718      	b.n	800145e <ControlTask+0x42>

      continue;
    }

    /* timeout  */
    uint32_t now = (uint32_t)osKernelGetTickCount();
 800162c:	f003 f94e 	bl	80048cc <osKernelGetTickCount>
 8001630:	62b8      	str	r0, [r7, #40]	; 0x28
    uint32_t age = now - last_sensor_tick;
 8001632:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001634:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	627b      	str	r3, [r7, #36]	; 0x24

    /*  (5)     STOP     */
    if (age > 5000U)
 800163a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800163c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001640:	4293      	cmp	r3, r2
 8001642:	f67f af0c 	bls.w	800145e <ControlTask+0x42>
    {
      if (current_level != SPEED_STOP)
 8001646:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800164a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800164e:	429a      	cmp	r2, r3
 8001650:	f43f af05 	beq.w	800145e <ControlTask+0x42>
      {
        current_level = SPEED_STOP;
 8001654:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001658:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

        /* STOP(0)    ESP32 0    */
        ServoCommand_t cmd;
        cmd.angle_deg = current_level; /* 0=STOP */
 800165c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001660:	723b      	strb	r3, [r7, #8]
        cmd.tick_ms = now;
 8001662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001664:	60fb      	str	r3, [r7, #12]

        (void)osMessageQueuePut(qServoCmd, &cmd, 0U, 0U);
 8001666:	4b0c      	ldr	r3, [pc, #48]	; (8001698 <ControlTask+0x27c>)
 8001668:	6818      	ldr	r0, [r3, #0]
 800166a:	f107 0108 	add.w	r1, r7, #8
 800166e:	2300      	movs	r3, #0
 8001670:	2200      	movs	r2, #0
 8001672:	f003 fb4b 	bl	8004d0c <osMessageQueuePut>
        printf("Control: sensor timeout -> failsafe STOP\r\n");
 8001676:	480a      	ldr	r0, [pc, #40]	; (80016a0 <ControlTask+0x284>)
 8001678:	f007 fce6 	bl	8009048 <puts>
 800167c:	e6ef      	b.n	800145e <ControlTask+0x42>
      continue;
 800167e:	bf00      	nop
  {
 8001680:	e6ed      	b.n	800145e <ControlTask+0x42>
 8001682:	bf00      	nop
 8001684:	0800ca4c 	.word	0x0800ca4c
 8001688:	41f00000 	.word	0x41f00000
 800168c:	420c0000 	.word	0x420c0000
 8001690:	42200000 	.word	0x42200000
 8001694:	2000022c 	.word	0x2000022c
 8001698:	20000230 	.word	0x20000230
 800169c:	0800ca60 	.word	0x0800ca60
 80016a0:	0800ca84 	.word	0x0800ca84

080016a4 <CanTxTask>:
  *         -   task ( )
  *
  * @note   txData[1] ""  "speed_level(0~3)" 
  */
static void CanTxTask(void *argument)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b090      	sub	sp, #64	; 0x40
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  (void)argument;

  /* RTOS    UART     */
  printf("CAN TX task start\r\n");
 80016ac:	482f      	ldr	r0, [pc, #188]	; (800176c <CanTxTask+0xc8>)
 80016ae:	f007 fccb 	bl	8009048 <puts>

  /* CAN         */
  (void)osEventFlagsWait(evSys, EV_CAN_READY, osFlagsWaitAny, osWaitForever);
 80016b2:	4b2f      	ldr	r3, [pc, #188]	; (8001770 <CanTxTask+0xcc>)
 80016b4:	6818      	ldr	r0, [r3, #0]
 80016b6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ba:	2200      	movs	r2, #0
 80016bc:	2101      	movs	r1, #1
 80016be:	f003 fa4b 	bl	8004b58 <osEventFlagsWait>
  {
    /*         */
    ServoCommand_t cmd;

    /*         */
    osStatus_t st = osMessageQueueGet(qServoCmd, &cmd, NULL, osWaitForever);
 80016c2:	4b2c      	ldr	r3, [pc, #176]	; (8001774 <CanTxTask+0xd0>)
 80016c4:	6818      	ldr	r0, [r3, #0]
 80016c6:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80016ca:	f04f 33ff 	mov.w	r3, #4294967295
 80016ce:	2200      	movs	r2, #0
 80016d0:	f003 fb7c 	bl	8004dcc <osMessageQueueGet>
 80016d4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if (st != osOK) {
 80016d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d145      	bne.n	8001768 <CanTxTask+0xc4>
    }

    /* CAN  /     */
    CAN_TxHeaderTypeDef txHeader;
    uint8_t txData[8];
    uint32_t txMailbox = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	60bb      	str	r3, [r7, #8]

    /*  / 0       */
    memset(&txHeader, 0, sizeof(txHeader));
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	2218      	movs	r2, #24
 80016e6:	2100      	movs	r1, #0
 80016e8:	4618      	mov	r0, r3
 80016ea:	f006 fd10 	bl	800810e <memset>
    memset(txData, 0, sizeof(txData));
 80016ee:	f107 030c 	add.w	r3, r7, #12
 80016f2:	2208      	movs	r2, #8
 80016f4:	2100      	movs	r1, #0
 80016f6:	4618      	mov	r0, r3
 80016f8:	f006 fd09 	bl	800810e <memset>

    /*  ID 0x200      */
    txHeader.StdId = CAN_ID_CMD_SERVO;
 80016fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001700:	617b      	str	r3, [r7, #20]
    txHeader.IDE = CAN_ID_STD;
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
    txHeader.RTR = CAN_RTR_DATA;
 8001706:	2300      	movs	r3, #0
 8001708:	623b      	str	r3, [r7, #32]
    txHeader.DLC = 2;
 800170a:	2302      	movs	r3, #2
 800170c:	627b      	str	r3, [r7, #36]	; 0x24

    /*    (   )   */
    txData[0] = SERVO_CMD_SET_ANGLE;
 800170e:	2301      	movs	r3, #1
 8001710:	733b      	strb	r3, [r7, #12]
    /*    speed_level(0~3)   */
    txData[1] = cmd.angle_deg;
 8001712:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001716:	737b      	strb	r3, [r7, #13]

    /*          */
    uint32_t start = (uint32_t)osKernelGetTickCount();
 8001718:	f003 f8d8 	bl	80048cc <osKernelGetTickCount>
 800171c:	63b8      	str	r0, [r7, #56]	; 0x38
    for (;;)
    {
      if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0U) {
 800171e:	4816      	ldr	r0, [pc, #88]	; (8001778 <CanTxTask+0xd4>)
 8001720:	f000 ff03 	bl	800252a <HAL_CAN_GetTxMailboxesFreeLevel>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d10b      	bne.n	8001742 <CanTxTask+0x9e>
        break;
      }

      uint32_t now = (uint32_t)osKernelGetTickCount();
 800172a:	f003 f8cf 	bl	80048cc <osKernelGetTickCount>
 800172e:	6378      	str	r0, [r7, #52]	; 0x34
      if ((now - start) > 50U) {
 8001730:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b32      	cmp	r3, #50	; 0x32
 8001738:	d805      	bhi.n	8001746 <CanTxTask+0xa2>
        break;
      }
      osDelay(1);
 800173a:	2001      	movs	r0, #1
 800173c:	f003 f96d 	bl	8004a1a <osDelay>
    {
 8001740:	e7ed      	b.n	800171e <CanTxTask+0x7a>
        break;
 8001742:	bf00      	nop
 8001744:	e000      	b.n	8001748 <CanTxTask+0xa4>
        break;
 8001746:	bf00      	nop
    }

    /* CAN         */
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, &txMailbox) != HAL_OK)
 8001748:	f107 0308 	add.w	r3, r7, #8
 800174c:	f107 020c 	add.w	r2, r7, #12
 8001750:	f107 0114 	add.w	r1, r7, #20
 8001754:	4808      	ldr	r0, [pc, #32]	; (8001778 <CanTxTask+0xd4>)
 8001756:	f000 fe0d 	bl	8002374 <HAL_CAN_AddTxMessage>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d0b0      	beq.n	80016c2 <CanTxTask+0x1e>
    {
      printf("CAN TX fail\r\n");
 8001760:	4806      	ldr	r0, [pc, #24]	; (800177c <CanTxTask+0xd8>)
 8001762:	f007 fc71 	bl	8009048 <puts>
 8001766:	e7ac      	b.n	80016c2 <CanTxTask+0x1e>
      continue;
 8001768:	bf00      	nop
  {
 800176a:	e7aa      	b.n	80016c2 <CanTxTask+0x1e>
 800176c:	0800cab0 	.word	0x0800cab0
 8001770:	20000240 	.word	0x20000240
 8001774:	20000230 	.word	0x20000230
 8001778:	20000200 	.word	0x20000200
 800177c:	0800cac4 	.word	0x0800cac4

08001780 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	607b      	str	r3, [r7, #4]
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <MX_GPIO_Init+0x30>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a08      	ldr	r2, [pc, #32]	; (80017b0 <MX_GPIO_Init+0x30>)
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <MX_GPIO_Init+0x30>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	687b      	ldr	r3, [r7, #4]

}
 80017a2:	bf00      	nop
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	40023800 	.word	0x40023800

080017b4 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* printf retarget (UART1) */
int _write(int file, char *ptr, int len)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)HAL_UART_Transmit(&huart1, (uint8_t*)ptr, (uint16_t)len, 100);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	2364      	movs	r3, #100	; 0x64
 80017c6:	68b9      	ldr	r1, [r7, #8]
 80017c8:	4803      	ldr	r0, [pc, #12]	; (80017d8 <_write+0x24>)
 80017ca:	f002 fc7c 	bl	80040c6 <HAL_UART_Transmit>
  return len;
 80017ce:	687b      	ldr	r3, [r7, #4]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3710      	adds	r7, #16
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	2000029c 	.word	0x2000029c

080017dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017e0:	f000 fb66 	bl	8001eb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017e4:	f000 f812 	bl	800180c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017e8:	f7ff ffca 	bl	8001780 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80017ec:	f000 fac4 	bl	8001d78 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 80017f0:	f7ff fc12 	bl	8001018 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */

  printf("Boot\r\n");
 80017f4:	4804      	ldr	r0, [pc, #16]	; (8001808 <main+0x2c>)
 80017f6:	f007 fc27 	bl	8009048 <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80017fa:	f003 f81d 	bl	8004838 <osKernelInitialize>
  MX_FREERTOS_Init();
 80017fe:	f7ff fd09 	bl	8001214 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001802:	f003 f83d 	bl	8004880 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001806:	e7fe      	b.n	8001806 <main+0x2a>
 8001808:	0800cad4 	.word	0x0800cad4

0800180c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b094      	sub	sp, #80	; 0x50
 8001810:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001812:	f107 0320 	add.w	r3, r7, #32
 8001816:	2230      	movs	r2, #48	; 0x30
 8001818:	2100      	movs	r1, #0
 800181a:	4618      	mov	r0, r3
 800181c:	f006 fc77 	bl	800810e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001820:	f107 030c 	add.w	r3, r7, #12
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	609a      	str	r2, [r3, #8]
 800182c:	60da      	str	r2, [r3, #12]
 800182e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001830:	2300      	movs	r3, #0
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	4b23      	ldr	r3, [pc, #140]	; (80018c4 <SystemClock_Config+0xb8>)
 8001836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001838:	4a22      	ldr	r2, [pc, #136]	; (80018c4 <SystemClock_Config+0xb8>)
 800183a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800183e:	6413      	str	r3, [r2, #64]	; 0x40
 8001840:	4b20      	ldr	r3, [pc, #128]	; (80018c4 <SystemClock_Config+0xb8>)
 8001842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001848:	60bb      	str	r3, [r7, #8]
 800184a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800184c:	2300      	movs	r3, #0
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	4b1d      	ldr	r3, [pc, #116]	; (80018c8 <SystemClock_Config+0xbc>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001858:	4a1b      	ldr	r2, [pc, #108]	; (80018c8 <SystemClock_Config+0xbc>)
 800185a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	4b19      	ldr	r3, [pc, #100]	; (80018c8 <SystemClock_Config+0xbc>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001868:	607b      	str	r3, [r7, #4]
 800186a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800186c:	2302      	movs	r3, #2
 800186e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001870:	2301      	movs	r3, #1
 8001872:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001874:	2310      	movs	r3, #16
 8001876:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001878:	2300      	movs	r3, #0
 800187a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800187c:	f107 0320 	add.w	r3, r7, #32
 8001880:	4618      	mov	r0, r3
 8001882:	f001 fc9b 	bl	80031bc <HAL_RCC_OscConfig>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800188c:	f000 f830 	bl	80018f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001890:	230f      	movs	r3, #15
 8001892:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001894:	2300      	movs	r3, #0
 8001896:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800189c:	2300      	movs	r3, #0
 800189e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	2100      	movs	r1, #0
 80018aa:	4618      	mov	r0, r3
 80018ac:	f001 fefe 	bl	80036ac <HAL_RCC_ClockConfig>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <SystemClock_Config+0xae>
  {
    Error_Handler();
 80018b6:	f000 f81b 	bl	80018f0 <Error_Handler>
  }
}
 80018ba:	bf00      	nop
 80018bc:	3750      	adds	r7, #80	; 0x50
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40023800 	.word	0x40023800
 80018c8:	40007000 	.word	0x40007000

080018cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a04      	ldr	r2, [pc, #16]	; (80018ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d101      	bne.n	80018e2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80018de:	f000 fb09 	bl	8001ef4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40001000 	.word	0x40001000

080018f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018f4:	b672      	cpsid	i
}
 80018f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018f8:	e7fe      	b.n	80018f8 <Error_Handler+0x8>

080018fa <SensorControl_ConfigFilter_OnlyDht>:

static CAN_HandleTypeDef *g_canHandle = NULL;
static osMessageQueueId_t g_rxQueue = NULL;

static void SensorControl_ConfigFilter_OnlyDht(CAN_HandleTypeDef *hcan)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b08c      	sub	sp, #48	; 0x30
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
    CAN_FilterTypeDef filter;

    memset(&filter, 0, sizeof(filter));
 8001902:	f107 0308 	add.w	r3, r7, #8
 8001906:	2228      	movs	r2, #40	; 0x28
 8001908:	2100      	movs	r1, #0
 800190a:	4618      	mov	r0, r3
 800190c:	f006 fbff 	bl	800810e <memset>

    filter.FilterBank = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	61fb      	str	r3, [r7, #28]
    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001914:	2300      	movs	r3, #0
 8001916:	623b      	str	r3, [r7, #32]
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001918:	2301      	movs	r3, #1
 800191a:	627b      	str	r3, [r7, #36]	; 0x24

    /* STD ID  5  */
    filter.FilterIdHigh = (uint16_t)(CAN_ID_SENSOR_DHT << 5);
 800191c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001920:	60bb      	str	r3, [r7, #8]
    filter.FilterIdLow = 0x0000;
 8001922:	2300      	movs	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]

    /* : STDID 11   */
    filter.FilterMaskIdHigh = (uint16_t)(0x7FFU << 5);
 8001926:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800192a:	613b      	str	r3, [r7, #16]
    filter.FilterMaskIdLow = 0x0000;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]

    filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001930:	2300      	movs	r3, #0
 8001932:	61bb      	str	r3, [r7, #24]
    filter.FilterActivation = ENABLE;
 8001934:	2301      	movs	r3, #1
 8001936:	62bb      	str	r3, [r7, #40]	; 0x28
    filter.SlaveStartFilterBank = 14;
 8001938:	230e      	movs	r3, #14
 800193a:	62fb      	str	r3, [r7, #44]	; 0x2c

    (void)HAL_CAN_ConfigFilter(hcan, &filter);
 800193c:	f107 0308 	add.w	r3, r7, #8
 8001940:	4619      	mov	r1, r3
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f000 fbf2 	bl	800212c <HAL_CAN_ConfigFilter>
}
 8001948:	bf00      	nop
 800194a:	3730      	adds	r7, #48	; 0x30
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}

08001950 <SensorControl_SetRxQueue>:

void SensorControl_SetRxQueue(osMessageQueueId_t rxQueue)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
    g_rxQueue = rxQueue;
 8001958:	4a04      	ldr	r2, [pc, #16]	; (800196c <SensorControl_SetRxQueue+0x1c>)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6013      	str	r3, [r2, #0]
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	2000024c 	.word	0x2000024c

08001970 <SensorControl_CAN_Start>:

HAL_StatusTypeDef SensorControl_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
    if (hcan == NULL) {
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d101      	bne.n	8001982 <SensorControl_CAN_Start+0x12>
        return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e018      	b.n	80019b4 <SensorControl_CAN_Start+0x44>
    }

    g_canHandle = hcan;
 8001982:	4a0e      	ldr	r2, [pc, #56]	; (80019bc <SensorControl_CAN_Start+0x4c>)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6013      	str	r3, [r2, #0]

    SensorControl_ConfigFilter_OnlyDht(hcan);
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff ffb6 	bl	80018fa <SensorControl_ConfigFilter_OnlyDht>

    if (HAL_CAN_Start(hcan) != HAL_OK) {
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f000 fcac 	bl	80022ec <HAL_CAN_Start>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <SensorControl_CAN_Start+0x2e>
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e00a      	b.n	80019b4 <SensorControl_CAN_Start+0x44>
    }

    if (HAL_CAN_ActivateNotification(hcan,
 800199e:	f648 4102 	movw	r1, #35842	; 0x8c02
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 ff30 	bl	8002808 <HAL_CAN_ActivateNotification>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <SensorControl_CAN_Start+0x42>
        CAN_IT_RX_FIFO0_MSG_PENDING |
        CAN_IT_ERROR |
        CAN_IT_BUSOFF |
        CAN_IT_LAST_ERROR_CODE) != HAL_OK) {
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e000      	b.n	80019b4 <SensorControl_CAN_Start+0x44>
    }

    return HAL_OK;
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20000248 	.word	0x20000248

080019c0 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08e      	sub	sp, #56	; 0x38
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
    if (g_canHandle == NULL) {
 80019c8:	4b25      	ldr	r3, [pc, #148]	; (8001a60 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d03d      	beq.n	8001a4c <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>
        return;
    }
    if (hcan != g_canHandle) {
 80019d0:	4b23      	ldr	r3, [pc, #140]	; (8001a60 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d13a      	bne.n	8001a50 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>
        return;
    }
    if (g_rxQueue == NULL) {
 80019da:	4b22      	ldr	r3, [pc, #136]	; (8001a64 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d038      	beq.n	8001a54 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>

    /* ISR     */
    CAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8];

    while (HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) > 0U)
 80019e2:	e02b      	b.n	8001a3c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>
    {
        if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK) {
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	f107 021c 	add.w	r2, r7, #28
 80019ec:	2100      	movs	r1, #0
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f000 fdd0 	bl	8002594 <HAL_CAN_GetRxMessage>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d12e      	bne.n	8001a58 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>
            break;
        }

        if (rxHeader.IDE != CAN_ID_STD) {
 80019fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d000      	beq.n	8001a02 <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
 8001a00:	e01c      	b.n	8001a3c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>
            continue;
        }

        CanRawFrame_t frame;
        frame.std_id = (uint16_t)rxHeader.StdId;
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	813b      	strh	r3, [r7, #8]
        frame.dlc = (uint8_t)rxHeader.DLC;
 8001a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	72bb      	strb	r3, [r7, #10]
        memset(frame.data, 0, sizeof(frame.data));
 8001a0e:	f107 0308 	add.w	r3, r7, #8
 8001a12:	3303      	adds	r3, #3
 8001a14:	2208      	movs	r2, #8
 8001a16:	2100      	movs	r1, #0
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f006 fb78 	bl	800810e <memset>
        memcpy(frame.data, rxData, 8);
 8001a1e:	f107 020b 	add.w	r2, r7, #11
 8001a22:	f107 0314 	add.w	r3, r7, #20
 8001a26:	cb03      	ldmia	r3!, {r0, r1}
 8001a28:	6010      	str	r0, [r2, #0]
 8001a2a:	6051      	str	r1, [r2, #4]

        /* timeout=0  ISR-safe */
        (void)osMessageQueuePut(g_rxQueue, &frame, 0U, 0U);
 8001a2c:	4b0d      	ldr	r3, [pc, #52]	; (8001a64 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 8001a2e:	6818      	ldr	r0, [r3, #0]
 8001a30:	f107 0108 	add.w	r1, r7, #8
 8001a34:	2300      	movs	r3, #0
 8001a36:	2200      	movs	r2, #0
 8001a38:	f003 f968 	bl	8004d0c <osMessageQueuePut>
    while (HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) > 0U)
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 feba 	bl	80027b8 <HAL_CAN_GetRxFifoFillLevel>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d1cc      	bne.n	80019e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>
 8001a4a:	e006      	b.n	8001a5a <HAL_CAN_RxFifo0MsgPendingCallback+0x9a>
        return;
 8001a4c:	bf00      	nop
 8001a4e:	e004      	b.n	8001a5a <HAL_CAN_RxFifo0MsgPendingCallback+0x9a>
        return;
 8001a50:	bf00      	nop
 8001a52:	e002      	b.n	8001a5a <HAL_CAN_RxFifo0MsgPendingCallback+0x9a>
        return;
 8001a54:	bf00      	nop
 8001a56:	e000      	b.n	8001a5a <HAL_CAN_RxFifo0MsgPendingCallback+0x9a>
            break;
 8001a58:	bf00      	nop
    }
}
 8001a5a:	3738      	adds	r7, #56	; 0x38
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	20000248 	.word	0x20000248
 8001a64:	2000024c 	.word	0x2000024c

08001a68 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
    (void)hcan;
    /*    ,    */
}
 8001a70:	bf00      	nop
 8001a72:	370c      	adds	r7, #12
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <HAL_MspInit+0x54>)
 8001a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8a:	4a11      	ldr	r2, [pc, #68]	; (8001ad0 <HAL_MspInit+0x54>)
 8001a8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a90:	6453      	str	r3, [r2, #68]	; 0x44
 8001a92:	4b0f      	ldr	r3, [pc, #60]	; (8001ad0 <HAL_MspInit+0x54>)
 8001a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a9a:	607b      	str	r3, [r7, #4]
 8001a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	603b      	str	r3, [r7, #0]
 8001aa2:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <HAL_MspInit+0x54>)
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa6:	4a0a      	ldr	r2, [pc, #40]	; (8001ad0 <HAL_MspInit+0x54>)
 8001aa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aac:	6413      	str	r3, [r2, #64]	; 0x40
 8001aae:	4b08      	ldr	r3, [pc, #32]	; (8001ad0 <HAL_MspInit+0x54>)
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab6:	603b      	str	r3, [r7, #0]
 8001ab8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001aba:	2200      	movs	r2, #0
 8001abc:	210f      	movs	r1, #15
 8001abe:	f06f 0001 	mvn.w	r0, #1
 8001ac2:	f001 f9a5 	bl	8002e10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40023800 	.word	0x40023800

08001ad4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b08c      	sub	sp, #48	; 0x30
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001adc:	2300      	movs	r3, #0
 8001ade:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	6879      	ldr	r1, [r7, #4]
 8001ae8:	2036      	movs	r0, #54	; 0x36
 8001aea:	f001 f991 	bl	8002e10 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001aee:	2036      	movs	r0, #54	; 0x36
 8001af0:	f001 f9aa 	bl	8002e48 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001af4:	2300      	movs	r3, #0
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	4b1e      	ldr	r3, [pc, #120]	; (8001b74 <HAL_InitTick+0xa0>)
 8001afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afc:	4a1d      	ldr	r2, [pc, #116]	; (8001b74 <HAL_InitTick+0xa0>)
 8001afe:	f043 0310 	orr.w	r3, r3, #16
 8001b02:	6413      	str	r3, [r2, #64]	; 0x40
 8001b04:	4b1b      	ldr	r3, [pc, #108]	; (8001b74 <HAL_InitTick+0xa0>)
 8001b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b08:	f003 0310 	and.w	r3, r3, #16
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b10:	f107 0210 	add.w	r2, r7, #16
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	4611      	mov	r1, r2
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f001 ffa6 	bl	8003a6c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b20:	f001 ff7c 	bl	8003a1c <HAL_RCC_GetPCLK1Freq>
 8001b24:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b28:	4a13      	ldr	r2, [pc, #76]	; (8001b78 <HAL_InitTick+0xa4>)
 8001b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b2e:	0c9b      	lsrs	r3, r3, #18
 8001b30:	3b01      	subs	r3, #1
 8001b32:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001b34:	4b11      	ldr	r3, [pc, #68]	; (8001b7c <HAL_InitTick+0xa8>)
 8001b36:	4a12      	ldr	r2, [pc, #72]	; (8001b80 <HAL_InitTick+0xac>)
 8001b38:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001b3a:	4b10      	ldr	r3, [pc, #64]	; (8001b7c <HAL_InitTick+0xa8>)
 8001b3c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b40:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001b42:	4a0e      	ldr	r2, [pc, #56]	; (8001b7c <HAL_InitTick+0xa8>)
 8001b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b46:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001b48:	4b0c      	ldr	r3, [pc, #48]	; (8001b7c <HAL_InitTick+0xa8>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b4e:	4b0b      	ldr	r3, [pc, #44]	; (8001b7c <HAL_InitTick+0xa8>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001b54:	4809      	ldr	r0, [pc, #36]	; (8001b7c <HAL_InitTick+0xa8>)
 8001b56:	f001 ffbb 	bl	8003ad0 <HAL_TIM_Base_Init>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d104      	bne.n	8001b6a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001b60:	4806      	ldr	r0, [pc, #24]	; (8001b7c <HAL_InitTick+0xa8>)
 8001b62:	f002 f80f 	bl	8003b84 <HAL_TIM_Base_Start_IT>
 8001b66:	4603      	mov	r3, r0
 8001b68:	e000      	b.n	8001b6c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3730      	adds	r7, #48	; 0x30
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40023800 	.word	0x40023800
 8001b78:	431bde83 	.word	0x431bde83
 8001b7c:	20000250 	.word	0x20000250
 8001b80:	40001000 	.word	0x40001000

08001b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b88:	e7fe      	b.n	8001b88 <NMI_Handler+0x4>

08001b8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b8e:	e7fe      	b.n	8001b8e <HardFault_Handler+0x4>

08001b90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b94:	e7fe      	b.n	8001b94 <MemManage_Handler+0x4>

08001b96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b96:	b480      	push	{r7}
 8001b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b9a:	e7fe      	b.n	8001b9a <BusFault_Handler+0x4>

08001b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba0:	e7fe      	b.n	8001ba0 <UsageFault_Handler+0x4>

08001ba2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001bb4:	4802      	ldr	r0, [pc, #8]	; (8001bc0 <CAN1_TX_IRQHandler+0x10>)
 8001bb6:	f000 fe4d 	bl	8002854 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000200 	.word	0x20000200

08001bc4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001bc8:	4802      	ldr	r0, [pc, #8]	; (8001bd4 <CAN1_RX0_IRQHandler+0x10>)
 8001bca:	f000 fe43 	bl	8002854 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20000200 	.word	0x20000200

08001bd8 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001bdc:	4802      	ldr	r0, [pc, #8]	; (8001be8 <CAN1_SCE_IRQHandler+0x10>)
 8001bde:	f000 fe39 	bl	8002854 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20000200 	.word	0x20000200

08001bec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001bf0:	4802      	ldr	r0, [pc, #8]	; (8001bfc <TIM6_DAC_IRQHandler+0x10>)
 8001bf2:	f002 f837 	bl	8003c64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000250 	.word	0x20000250

08001c00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
	return 1;
 8001c04:	2301      	movs	r3, #1
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <_kill>:

int _kill(int pid, int sig)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c1a:	f006 f947 	bl	8007eac <__errno>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2216      	movs	r2, #22
 8001c22:	601a      	str	r2, [r3, #0]
	return -1;
 8001c24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <_exit>:

void _exit (int status)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c38:	f04f 31ff 	mov.w	r1, #4294967295
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f7ff ffe7 	bl	8001c10 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c42:	e7fe      	b.n	8001c42 <_exit+0x12>

08001c44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c50:	2300      	movs	r3, #0
 8001c52:	617b      	str	r3, [r7, #20]
 8001c54:	e00a      	b.n	8001c6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c56:	f3af 8000 	nop.w
 8001c5a:	4601      	mov	r1, r0
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	1c5a      	adds	r2, r3, #1
 8001c60:	60ba      	str	r2, [r7, #8]
 8001c62:	b2ca      	uxtb	r2, r1
 8001c64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	617b      	str	r3, [r7, #20]
 8001c6c:	697a      	ldr	r2, [r7, #20]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	dbf0      	blt.n	8001c56 <_read+0x12>
	}

return len;
 8001c74:	687b      	ldr	r3, [r7, #4]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3718      	adds	r7, #24
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <_close>:
	}
	return len;
}

int _close(int file)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b083      	sub	sp, #12
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
	return -1;
 8001c86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c96:	b480      	push	{r7}
 8001c98:	b083      	sub	sp, #12
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
 8001c9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ca6:	605a      	str	r2, [r3, #4]
	return 0;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <_isatty>:

int _isatty(int file)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	b083      	sub	sp, #12
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
	return 1;
 8001cbe:	2301      	movs	r3, #1
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
	return 0;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3714      	adds	r7, #20
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
	...

08001ce8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cf0:	4a14      	ldr	r2, [pc, #80]	; (8001d44 <_sbrk+0x5c>)
 8001cf2:	4b15      	ldr	r3, [pc, #84]	; (8001d48 <_sbrk+0x60>)
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cfc:	4b13      	ldr	r3, [pc, #76]	; (8001d4c <_sbrk+0x64>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d102      	bne.n	8001d0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d04:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <_sbrk+0x64>)
 8001d06:	4a12      	ldr	r2, [pc, #72]	; (8001d50 <_sbrk+0x68>)
 8001d08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d0a:	4b10      	ldr	r3, [pc, #64]	; (8001d4c <_sbrk+0x64>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4413      	add	r3, r2
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d207      	bcs.n	8001d28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d18:	f006 f8c8 	bl	8007eac <__errno>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	220c      	movs	r2, #12
 8001d20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d22:	f04f 33ff 	mov.w	r3, #4294967295
 8001d26:	e009      	b.n	8001d3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d28:	4b08      	ldr	r3, [pc, #32]	; (8001d4c <_sbrk+0x64>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d2e:	4b07      	ldr	r3, [pc, #28]	; (8001d4c <_sbrk+0x64>)
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4413      	add	r3, r2
 8001d36:	4a05      	ldr	r2, [pc, #20]	; (8001d4c <_sbrk+0x64>)
 8001d38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3718      	adds	r7, #24
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20030000 	.word	0x20030000
 8001d48:	00000400 	.word	0x00000400
 8001d4c:	20000298 	.word	0x20000298
 8001d50:	20005108 	.word	0x20005108

08001d54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d58:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <SystemInit+0x20>)
 8001d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d5e:	4a05      	ldr	r2, [pc, #20]	; (8001d74 <SystemInit+0x20>)
 8001d60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d68:	bf00      	nop
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d7c:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d7e:	4a12      	ldr	r2, [pc, #72]	; (8001dc8 <MX_USART1_UART_Init+0x50>)
 8001d80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d82:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d84:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d90:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d96:	4b0b      	ldr	r3, [pc, #44]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d9c:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d9e:	220c      	movs	r2, #12
 8001da0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001da2:	4b08      	ldr	r3, [pc, #32]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001da8:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dae:	4805      	ldr	r0, [pc, #20]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001db0:	f002 f93c 	bl	800402c <HAL_UART_Init>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001dba:	f7ff fd99 	bl	80018f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	2000029c 	.word	0x2000029c
 8001dc8:	40011000 	.word	0x40011000

08001dcc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b08a      	sub	sp, #40	; 0x28
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a19      	ldr	r2, [pc, #100]	; (8001e50 <HAL_UART_MspInit+0x84>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d12c      	bne.n	8001e48 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]
 8001df2:	4b18      	ldr	r3, [pc, #96]	; (8001e54 <HAL_UART_MspInit+0x88>)
 8001df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df6:	4a17      	ldr	r2, [pc, #92]	; (8001e54 <HAL_UART_MspInit+0x88>)
 8001df8:	f043 0310 	orr.w	r3, r3, #16
 8001dfc:	6453      	str	r3, [r2, #68]	; 0x44
 8001dfe:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <HAL_UART_MspInit+0x88>)
 8001e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e02:	f003 0310 	and.w	r3, r3, #16
 8001e06:	613b      	str	r3, [r7, #16]
 8001e08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <HAL_UART_MspInit+0x88>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e12:	4a10      	ldr	r2, [pc, #64]	; (8001e54 <HAL_UART_MspInit+0x88>)
 8001e14:	f043 0301 	orr.w	r3, r3, #1
 8001e18:	6313      	str	r3, [r2, #48]	; 0x30
 8001e1a:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <HAL_UART_MspInit+0x88>)
 8001e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e26:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e30:	2300      	movs	r3, #0
 8001e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e34:	2303      	movs	r3, #3
 8001e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e38:	2307      	movs	r3, #7
 8001e3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3c:	f107 0314 	add.w	r3, r7, #20
 8001e40:	4619      	mov	r1, r3
 8001e42:	4805      	ldr	r0, [pc, #20]	; (8001e58 <HAL_UART_MspInit+0x8c>)
 8001e44:	f001 f80e 	bl	8002e64 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001e48:	bf00      	nop
 8001e4a:	3728      	adds	r7, #40	; 0x28
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40011000 	.word	0x40011000
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40020000 	.word	0x40020000

08001e5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001e5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e94 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e60:	480d      	ldr	r0, [pc, #52]	; (8001e98 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e62:	490e      	ldr	r1, [pc, #56]	; (8001e9c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e64:	4a0e      	ldr	r2, [pc, #56]	; (8001ea0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e68:	e002      	b.n	8001e70 <LoopCopyDataInit>

08001e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e6e:	3304      	adds	r3, #4

08001e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e74:	d3f9      	bcc.n	8001e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e76:	4a0b      	ldr	r2, [pc, #44]	; (8001ea4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e78:	4c0b      	ldr	r4, [pc, #44]	; (8001ea8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e7c:	e001      	b.n	8001e82 <LoopFillZerobss>

08001e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e80:	3204      	adds	r2, #4

08001e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e84:	d3fb      	bcc.n	8001e7e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e86:	f7ff ff65 	bl	8001d54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e8a:	f006 f90b 	bl	80080a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e8e:	f7ff fca5 	bl	80017dc <main>
  bx  lr    
 8001e92:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001e94:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001e98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e9c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001ea0:	0800cfe4 	.word	0x0800cfe4
  ldr r2, =_sbss
 8001ea4:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001ea8:	20005104 	.word	0x20005104

08001eac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001eac:	e7fe      	b.n	8001eac <ADC_IRQHandler>
	...

08001eb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001eb4:	4b0e      	ldr	r3, [pc, #56]	; (8001ef0 <HAL_Init+0x40>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a0d      	ldr	r2, [pc, #52]	; (8001ef0 <HAL_Init+0x40>)
 8001eba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ebe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ec0:	4b0b      	ldr	r3, [pc, #44]	; (8001ef0 <HAL_Init+0x40>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a0a      	ldr	r2, [pc, #40]	; (8001ef0 <HAL_Init+0x40>)
 8001ec6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001eca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ecc:	4b08      	ldr	r3, [pc, #32]	; (8001ef0 <HAL_Init+0x40>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a07      	ldr	r2, [pc, #28]	; (8001ef0 <HAL_Init+0x40>)
 8001ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed8:	2003      	movs	r0, #3
 8001eda:	f000 ff8e 	bl	8002dfa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ede:	200f      	movs	r0, #15
 8001ee0:	f7ff fdf8 	bl	8001ad4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ee4:	f7ff fdca 	bl	8001a7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40023c00 	.word	0x40023c00

08001ef4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ef8:	4b06      	ldr	r3, [pc, #24]	; (8001f14 <HAL_IncTick+0x20>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	461a      	mov	r2, r3
 8001efe:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <HAL_IncTick+0x24>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4413      	add	r3, r2
 8001f04:	4a04      	ldr	r2, [pc, #16]	; (8001f18 <HAL_IncTick+0x24>)
 8001f06:	6013      	str	r3, [r2, #0]
}
 8001f08:	bf00      	nop
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	20000008 	.word	0x20000008
 8001f18:	200002e0 	.word	0x200002e0

08001f1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f20:	4b03      	ldr	r3, [pc, #12]	; (8001f30 <HAL_GetTick+0x14>)
 8001f22:	681b      	ldr	r3, [r3, #0]
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	200002e0 	.word	0x200002e0

08001f34 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e0ed      	b.n	8002122 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d102      	bne.n	8001f58 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f7ff f896 	bl	8001084 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f042 0201 	orr.w	r2, r2, #1
 8001f66:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f68:	f7ff ffd8 	bl	8001f1c <HAL_GetTick>
 8001f6c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f6e:	e012      	b.n	8001f96 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f70:	f7ff ffd4 	bl	8001f1c <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b0a      	cmp	r3, #10
 8001f7c:	d90b      	bls.n	8001f96 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f82:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2205      	movs	r2, #5
 8001f8e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e0c5      	b.n	8002122 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f003 0301 	and.w	r3, r3, #1
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d0e5      	beq.n	8001f70 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f022 0202 	bic.w	r2, r2, #2
 8001fb2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fb4:	f7ff ffb2 	bl	8001f1c <HAL_GetTick>
 8001fb8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001fba:	e012      	b.n	8001fe2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001fbc:	f7ff ffae 	bl	8001f1c <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b0a      	cmp	r3, #10
 8001fc8:	d90b      	bls.n	8001fe2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2205      	movs	r2, #5
 8001fda:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e09f      	b.n	8002122 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f003 0302 	and.w	r3, r3, #2
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d1e5      	bne.n	8001fbc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	7e1b      	ldrb	r3, [r3, #24]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d108      	bne.n	800200a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	e007      	b.n	800201a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002018:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	7e5b      	ldrb	r3, [r3, #25]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d108      	bne.n	8002034 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	e007      	b.n	8002044 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002042:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	7e9b      	ldrb	r3, [r3, #26]
 8002048:	2b01      	cmp	r3, #1
 800204a:	d108      	bne.n	800205e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f042 0220 	orr.w	r2, r2, #32
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	e007      	b.n	800206e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f022 0220 	bic.w	r2, r2, #32
 800206c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	7edb      	ldrb	r3, [r3, #27]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d108      	bne.n	8002088 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f022 0210 	bic.w	r2, r2, #16
 8002084:	601a      	str	r2, [r3, #0]
 8002086:	e007      	b.n	8002098 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f042 0210 	orr.w	r2, r2, #16
 8002096:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	7f1b      	ldrb	r3, [r3, #28]
 800209c:	2b01      	cmp	r3, #1
 800209e:	d108      	bne.n	80020b2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f042 0208 	orr.w	r2, r2, #8
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	e007      	b.n	80020c2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 0208 	bic.w	r2, r2, #8
 80020c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	7f5b      	ldrb	r3, [r3, #29]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d108      	bne.n	80020dc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f042 0204 	orr.w	r2, r2, #4
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	e007      	b.n	80020ec <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f022 0204 	bic.w	r2, r2, #4
 80020ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689a      	ldr	r2, [r3, #8]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	431a      	orrs	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	431a      	orrs	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	695b      	ldr	r3, [r3, #20]
 8002100:	ea42 0103 	orr.w	r1, r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	1e5a      	subs	r2, r3, #1
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	430a      	orrs	r2, r1
 8002110:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800212c:	b480      	push	{r7}
 800212e:	b087      	sub	sp, #28
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002142:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002144:	7cfb      	ldrb	r3, [r7, #19]
 8002146:	2b01      	cmp	r3, #1
 8002148:	d003      	beq.n	8002152 <HAL_CAN_ConfigFilter+0x26>
 800214a:	7cfb      	ldrb	r3, [r7, #19]
 800214c:	2b02      	cmp	r3, #2
 800214e:	f040 80be 	bne.w	80022ce <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002152:	4b65      	ldr	r3, [pc, #404]	; (80022e8 <HAL_CAN_ConfigFilter+0x1bc>)
 8002154:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800215c:	f043 0201 	orr.w	r2, r3, #1
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800216c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002180:	021b      	lsls	r3, r3, #8
 8002182:	431a      	orrs	r2, r3
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	695b      	ldr	r3, [r3, #20]
 800218e:	f003 031f 	and.w	r3, r3, #31
 8002192:	2201      	movs	r2, #1
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	43db      	mvns	r3, r3
 80021a4:	401a      	ands	r2, r3
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	69db      	ldr	r3, [r3, #28]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d123      	bne.n	80021fc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	43db      	mvns	r3, r3
 80021be:	401a      	ands	r2, r3
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021d2:	683a      	ldr	r2, [r7, #0]
 80021d4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80021d6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	3248      	adds	r2, #72	; 0x48
 80021dc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021f0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021f2:	6979      	ldr	r1, [r7, #20]
 80021f4:	3348      	adds	r3, #72	; 0x48
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	440b      	add	r3, r1
 80021fa:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	69db      	ldr	r3, [r3, #28]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d122      	bne.n	800224a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	431a      	orrs	r2, r3
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002220:	683a      	ldr	r2, [r7, #0]
 8002222:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002224:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	3248      	adds	r2, #72	; 0x48
 800222a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800223e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002240:	6979      	ldr	r1, [r7, #20]
 8002242:	3348      	adds	r3, #72	; 0x48
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	440b      	add	r3, r1
 8002248:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d109      	bne.n	8002266 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	43db      	mvns	r3, r3
 800225c:	401a      	ands	r2, r3
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002264:	e007      	b.n	8002276 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	431a      	orrs	r2, r3
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	691b      	ldr	r3, [r3, #16]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d109      	bne.n	8002292 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	43db      	mvns	r3, r3
 8002288:	401a      	ands	r2, r3
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002290:	e007      	b.n	80022a2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	431a      	orrs	r2, r3
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	6a1b      	ldr	r3, [r3, #32]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d107      	bne.n	80022ba <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	431a      	orrs	r2, r3
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80022c0:	f023 0201 	bic.w	r2, r3, #1
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80022ca:	2300      	movs	r3, #0
 80022cc:	e006      	b.n	80022dc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
  }
}
 80022dc:	4618      	mov	r0, r3
 80022de:	371c      	adds	r7, #28
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	40006400 	.word	0x40006400

080022ec <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d12e      	bne.n	800235e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2202      	movs	r2, #2
 8002304:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f022 0201 	bic.w	r2, r2, #1
 8002316:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002318:	f7ff fe00 	bl	8001f1c <HAL_GetTick>
 800231c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800231e:	e012      	b.n	8002346 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002320:	f7ff fdfc 	bl	8001f1c <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b0a      	cmp	r3, #10
 800232c:	d90b      	bls.n	8002346 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002332:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2205      	movs	r2, #5
 800233e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e012      	b.n	800236c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	2b00      	cmp	r3, #0
 8002352:	d1e5      	bne.n	8002320 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800235a:	2300      	movs	r3, #0
 800235c:	e006      	b.n	800236c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002362:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
  }
}
 800236c:	4618      	mov	r0, r3
 800236e:	3710      	adds	r7, #16
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002374:	b480      	push	{r7}
 8002376:	b089      	sub	sp, #36	; 0x24
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
 8002380:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002388:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002392:	7ffb      	ldrb	r3, [r7, #31]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d003      	beq.n	80023a0 <HAL_CAN_AddTxMessage+0x2c>
 8002398:	7ffb      	ldrb	r3, [r7, #31]
 800239a:	2b02      	cmp	r3, #2
 800239c:	f040 80b8 	bne.w	8002510 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d10a      	bne.n	80023c0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d105      	bne.n	80023c0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f000 80a0 	beq.w	8002500 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	0e1b      	lsrs	r3, r3, #24
 80023c4:	f003 0303 	and.w	r3, r3, #3
 80023c8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d907      	bls.n	80023e0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e09e      	b.n	800251e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80023e0:	2201      	movs	r2, #1
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	409a      	lsls	r2, r3
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d10d      	bne.n	800240e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80023fc:	68f9      	ldr	r1, [r7, #12]
 80023fe:	6809      	ldr	r1, [r1, #0]
 8002400:	431a      	orrs	r2, r3
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	3318      	adds	r3, #24
 8002406:	011b      	lsls	r3, r3, #4
 8002408:	440b      	add	r3, r1
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	e00f      	b.n	800242e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002418:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800241e:	68f9      	ldr	r1, [r7, #12]
 8002420:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002422:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	3318      	adds	r3, #24
 8002428:	011b      	lsls	r3, r3, #4
 800242a:	440b      	add	r3, r1
 800242c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6819      	ldr	r1, [r3, #0]
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	691a      	ldr	r2, [r3, #16]
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	3318      	adds	r3, #24
 800243a:	011b      	lsls	r3, r3, #4
 800243c:	440b      	add	r3, r1
 800243e:	3304      	adds	r3, #4
 8002440:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	7d1b      	ldrb	r3, [r3, #20]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d111      	bne.n	800246e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	3318      	adds	r3, #24
 8002452:	011b      	lsls	r3, r3, #4
 8002454:	4413      	add	r3, r2
 8002456:	3304      	adds	r3, #4
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	6811      	ldr	r1, [r2, #0]
 800245e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	3318      	adds	r3, #24
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	440b      	add	r3, r1
 800246a:	3304      	adds	r3, #4
 800246c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3307      	adds	r3, #7
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	061a      	lsls	r2, r3, #24
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	3306      	adds	r3, #6
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	041b      	lsls	r3, r3, #16
 800247e:	431a      	orrs	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	3305      	adds	r3, #5
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	021b      	lsls	r3, r3, #8
 8002488:	4313      	orrs	r3, r2
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	3204      	adds	r2, #4
 800248e:	7812      	ldrb	r2, [r2, #0]
 8002490:	4610      	mov	r0, r2
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	6811      	ldr	r1, [r2, #0]
 8002496:	ea43 0200 	orr.w	r2, r3, r0
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	011b      	lsls	r3, r3, #4
 800249e:	440b      	add	r3, r1
 80024a0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80024a4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	3303      	adds	r3, #3
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	061a      	lsls	r2, r3, #24
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	3302      	adds	r3, #2
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	041b      	lsls	r3, r3, #16
 80024b6:	431a      	orrs	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	3301      	adds	r3, #1
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	021b      	lsls	r3, r3, #8
 80024c0:	4313      	orrs	r3, r2
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	7812      	ldrb	r2, [r2, #0]
 80024c6:	4610      	mov	r0, r2
 80024c8:	68fa      	ldr	r2, [r7, #12]
 80024ca:	6811      	ldr	r1, [r2, #0]
 80024cc:	ea43 0200 	orr.w	r2, r3, r0
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	011b      	lsls	r3, r3, #4
 80024d4:	440b      	add	r3, r1
 80024d6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80024da:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	3318      	adds	r3, #24
 80024e4:	011b      	lsls	r3, r3, #4
 80024e6:	4413      	add	r3, r2
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	6811      	ldr	r1, [r2, #0]
 80024ee:	f043 0201 	orr.w	r2, r3, #1
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	3318      	adds	r3, #24
 80024f6:	011b      	lsls	r3, r3, #4
 80024f8:	440b      	add	r3, r1
 80024fa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80024fc:	2300      	movs	r3, #0
 80024fe:	e00e      	b.n	800251e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002504:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e006      	b.n	800251e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002514:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
  }
}
 800251e:	4618      	mov	r0, r3
 8002520:	3724      	adds	r7, #36	; 0x24
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr

0800252a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 800252a:	b480      	push	{r7}
 800252c:	b085      	sub	sp, #20
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002532:	2300      	movs	r3, #0
 8002534:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3020 	ldrb.w	r3, [r3, #32]
 800253c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800253e:	7afb      	ldrb	r3, [r7, #11]
 8002540:	2b01      	cmp	r3, #1
 8002542:	d002      	beq.n	800254a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002544:	7afb      	ldrb	r3, [r7, #11]
 8002546:	2b02      	cmp	r3, #2
 8002548:	d11d      	bne.n	8002586 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d002      	beq.n	800255e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	3301      	adds	r3, #1
 800255c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d002      	beq.n	8002572 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	3301      	adds	r3, #1
 8002570:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d002      	beq.n	8002586 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	3301      	adds	r3, #1
 8002584:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002586:	68fb      	ldr	r3, [r7, #12]
}
 8002588:	4618      	mov	r0, r3
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002594:	b480      	push	{r7}
 8002596:	b087      	sub	sp, #28
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
 80025a0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025a8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80025aa:	7dfb      	ldrb	r3, [r7, #23]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d003      	beq.n	80025b8 <HAL_CAN_GetRxMessage+0x24>
 80025b0:	7dfb      	ldrb	r3, [r7, #23]
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	f040 80f3 	bne.w	800279e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10e      	bne.n	80025dc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	f003 0303 	and.w	r3, r3, #3
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d116      	bne.n	80025fa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e0e7      	b.n	80027ac <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	f003 0303 	and.w	r3, r3, #3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d107      	bne.n	80025fa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e0d8      	b.n	80027ac <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	331b      	adds	r3, #27
 8002602:	011b      	lsls	r3, r3, #4
 8002604:	4413      	add	r3, r2
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0204 	and.w	r2, r3, #4
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10c      	bne.n	8002632 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	331b      	adds	r3, #27
 8002620:	011b      	lsls	r3, r3, #4
 8002622:	4413      	add	r3, r2
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	0d5b      	lsrs	r3, r3, #21
 8002628:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	e00b      	b.n	800264a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	331b      	adds	r3, #27
 800263a:	011b      	lsls	r3, r3, #4
 800263c:	4413      	add	r3, r2
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	08db      	lsrs	r3, r3, #3
 8002642:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	331b      	adds	r3, #27
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	4413      	add	r3, r2
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0202 	and.w	r2, r3, #2
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	331b      	adds	r3, #27
 8002668:	011b      	lsls	r3, r3, #4
 800266a:	4413      	add	r3, r2
 800266c:	3304      	adds	r3, #4
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 020f 	and.w	r2, r3, #15
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	331b      	adds	r3, #27
 8002680:	011b      	lsls	r3, r3, #4
 8002682:	4413      	add	r3, r2
 8002684:	3304      	adds	r3, #4
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	0a1b      	lsrs	r3, r3, #8
 800268a:	b2da      	uxtb	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	331b      	adds	r3, #27
 8002698:	011b      	lsls	r3, r3, #4
 800269a:	4413      	add	r3, r2
 800269c:	3304      	adds	r3, #4
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	0c1b      	lsrs	r3, r3, #16
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	011b      	lsls	r3, r3, #4
 80026b0:	4413      	add	r3, r2
 80026b2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	011b      	lsls	r3, r3, #4
 80026c6:	4413      	add	r3, r2
 80026c8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	0a1a      	lsrs	r2, r3, #8
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	3301      	adds	r3, #1
 80026d4:	b2d2      	uxtb	r2, r2
 80026d6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	011b      	lsls	r3, r3, #4
 80026e0:	4413      	add	r3, r2
 80026e2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	0c1a      	lsrs	r2, r3, #16
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	3302      	adds	r3, #2
 80026ee:	b2d2      	uxtb	r2, r2
 80026f0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	011b      	lsls	r3, r3, #4
 80026fa:	4413      	add	r3, r2
 80026fc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	0e1a      	lsrs	r2, r3, #24
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	3303      	adds	r3, #3
 8002708:	b2d2      	uxtb	r2, r2
 800270a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	011b      	lsls	r3, r3, #4
 8002714:	4413      	add	r3, r2
 8002716:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	3304      	adds	r3, #4
 8002720:	b2d2      	uxtb	r2, r2
 8002722:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	011b      	lsls	r3, r3, #4
 800272c:	4413      	add	r3, r2
 800272e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	0a1a      	lsrs	r2, r3, #8
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	3305      	adds	r3, #5
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	011b      	lsls	r3, r3, #4
 8002746:	4413      	add	r3, r2
 8002748:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	0c1a      	lsrs	r2, r3, #16
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	3306      	adds	r3, #6
 8002754:	b2d2      	uxtb	r2, r2
 8002756:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	011b      	lsls	r3, r3, #4
 8002760:	4413      	add	r3, r2
 8002762:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	0e1a      	lsrs	r2, r3, #24
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	3307      	adds	r3, #7
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d108      	bne.n	800278a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	68da      	ldr	r2, [r3, #12]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f042 0220 	orr.w	r2, r2, #32
 8002786:	60da      	str	r2, [r3, #12]
 8002788:	e007      	b.n	800279a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	691a      	ldr	r2, [r3, #16]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f042 0220 	orr.w	r2, r2, #32
 8002798:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800279a:	2300      	movs	r3, #0
 800279c:	e006      	b.n	80027ac <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
  }
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	371c      	adds	r7, #28
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027cc:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80027ce:	7afb      	ldrb	r3, [r7, #11]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d002      	beq.n	80027da <HAL_CAN_GetRxFifoFillLevel+0x22>
 80027d4:	7afb      	ldrb	r3, [r7, #11]
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d10f      	bne.n	80027fa <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d106      	bne.n	80027ee <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	e005      	b.n	80027fa <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	f003 0303 	and.w	r3, r3, #3
 80027f8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80027fa:	68fb      	ldr	r3, [r7, #12]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002808:	b480      	push	{r7}
 800280a:	b085      	sub	sp, #20
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002818:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800281a:	7bfb      	ldrb	r3, [r7, #15]
 800281c:	2b01      	cmp	r3, #1
 800281e:	d002      	beq.n	8002826 <HAL_CAN_ActivateNotification+0x1e>
 8002820:	7bfb      	ldrb	r3, [r7, #15]
 8002822:	2b02      	cmp	r3, #2
 8002824:	d109      	bne.n	800283a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	6959      	ldr	r1, [r3, #20]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	430a      	orrs	r2, r1
 8002834:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	e006      	b.n	8002848 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
  }
}
 8002848:	4618      	mov	r0, r3
 800284a:	3714      	adds	r7, #20
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08a      	sub	sp, #40	; 0x28
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800285c:	2300      	movs	r3, #0
 800285e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	699b      	ldr	r3, [r3, #24]
 800288e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002890:	6a3b      	ldr	r3, [r7, #32]
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	2b00      	cmp	r3, #0
 8002898:	d07c      	beq.n	8002994 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	f003 0301 	and.w	r3, r3, #1
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d023      	beq.n	80028ec <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2201      	movs	r2, #1
 80028aa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d003      	beq.n	80028be <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f000 f983 	bl	8002bc2 <HAL_CAN_TxMailbox0CompleteCallback>
 80028bc:	e016      	b.n	80028ec <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	f003 0304 	and.w	r3, r3, #4
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d004      	beq.n	80028d2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80028c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80028ce:	627b      	str	r3, [r7, #36]	; 0x24
 80028d0:	e00c      	b.n	80028ec <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	f003 0308 	and.w	r3, r3, #8
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d004      	beq.n	80028e6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80028dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80028e2:	627b      	str	r3, [r7, #36]	; 0x24
 80028e4:	e002      	b.n	80028ec <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 f989 	bl	8002bfe <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d024      	beq.n	8002940 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028fe:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002906:	2b00      	cmp	r3, #0
 8002908:	d003      	beq.n	8002912 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 f963 	bl	8002bd6 <HAL_CAN_TxMailbox1CompleteCallback>
 8002910:	e016      	b.n	8002940 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002918:	2b00      	cmp	r3, #0
 800291a:	d004      	beq.n	8002926 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800291c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002922:	627b      	str	r3, [r7, #36]	; 0x24
 8002924:	e00c      	b.n	8002940 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800292c:	2b00      	cmp	r3, #0
 800292e:	d004      	beq.n	800293a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002932:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002936:	627b      	str	r3, [r7, #36]	; 0x24
 8002938:	e002      	b.n	8002940 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f000 f969 	bl	8002c12 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d024      	beq.n	8002994 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002952:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f000 f943 	bl	8002bea <HAL_CAN_TxMailbox2CompleteCallback>
 8002964:	e016      	b.n	8002994 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d004      	beq.n	800297a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002972:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002976:	627b      	str	r3, [r7, #36]	; 0x24
 8002978:	e00c      	b.n	8002994 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d004      	beq.n	800298e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002986:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800298a:	627b      	str	r3, [r7, #36]	; 0x24
 800298c:	e002      	b.n	8002994 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f949 	bl	8002c26 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002994:	6a3b      	ldr	r3, [r7, #32]
 8002996:	f003 0308 	and.w	r3, r3, #8
 800299a:	2b00      	cmp	r3, #0
 800299c:	d00c      	beq.n	80029b8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	f003 0310 	and.w	r3, r3, #16
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d007      	beq.n	80029b8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80029a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029ae:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2210      	movs	r2, #16
 80029b6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80029b8:	6a3b      	ldr	r3, [r7, #32]
 80029ba:	f003 0304 	and.w	r3, r3, #4
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00b      	beq.n	80029da <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	f003 0308 	and.w	r3, r3, #8
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d006      	beq.n	80029da <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2208      	movs	r2, #8
 80029d2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 f930 	bl	8002c3a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80029da:	6a3b      	ldr	r3, [r7, #32]
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d009      	beq.n	80029f8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	f003 0303 	and.w	r3, r3, #3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d002      	beq.n	80029f8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7fe ffe4 	bl	80019c0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80029f8:	6a3b      	ldr	r3, [r7, #32]
 80029fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d00c      	beq.n	8002a1c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	f003 0310 	and.w	r3, r3, #16
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d007      	beq.n	8002a1c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a12:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2210      	movs	r2, #16
 8002a1a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002a1c:	6a3b      	ldr	r3, [r7, #32]
 8002a1e:	f003 0320 	and.w	r3, r3, #32
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00b      	beq.n	8002a3e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	f003 0308 	and.w	r3, r3, #8
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d006      	beq.n	8002a3e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2208      	movs	r2, #8
 8002a36:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 f912 	bl	8002c62 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002a3e:	6a3b      	ldr	r3, [r7, #32]
 8002a40:	f003 0310 	and.w	r3, r3, #16
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d009      	beq.n	8002a5c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	f003 0303 	and.w	r3, r3, #3
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d002      	beq.n	8002a5c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 f8f9 	bl	8002c4e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002a5c:	6a3b      	ldr	r3, [r7, #32]
 8002a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00b      	beq.n	8002a7e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	f003 0310 	and.w	r3, r3, #16
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d006      	beq.n	8002a7e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2210      	movs	r2, #16
 8002a76:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f000 f8fc 	bl	8002c76 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002a7e:	6a3b      	ldr	r3, [r7, #32]
 8002a80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00b      	beq.n	8002aa0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	f003 0308 	and.w	r3, r3, #8
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d006      	beq.n	8002aa0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2208      	movs	r2, #8
 8002a98:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f000 f8f5 	bl	8002c8a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002aa0:	6a3b      	ldr	r3, [r7, #32]
 8002aa2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d07b      	beq.n	8002ba2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d072      	beq.n	8002b9a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002ab4:	6a3b      	ldr	r3, [r7, #32]
 8002ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d008      	beq.n	8002ad0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aca:	f043 0301 	orr.w	r3, r3, #1
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002ad0:	6a3b      	ldr	r3, [r7, #32]
 8002ad2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d008      	beq.n	8002aec <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d003      	beq.n	8002aec <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae6:	f043 0302 	orr.w	r3, r3, #2
 8002aea:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002aec:	6a3b      	ldr	r3, [r7, #32]
 8002aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d008      	beq.n	8002b08 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d003      	beq.n	8002b08 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b02:	f043 0304 	orr.w	r3, r3, #4
 8002b06:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d043      	beq.n	8002b9a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d03e      	beq.n	8002b9a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b22:	2b60      	cmp	r3, #96	; 0x60
 8002b24:	d02b      	beq.n	8002b7e <HAL_CAN_IRQHandler+0x32a>
 8002b26:	2b60      	cmp	r3, #96	; 0x60
 8002b28:	d82e      	bhi.n	8002b88 <HAL_CAN_IRQHandler+0x334>
 8002b2a:	2b50      	cmp	r3, #80	; 0x50
 8002b2c:	d022      	beq.n	8002b74 <HAL_CAN_IRQHandler+0x320>
 8002b2e:	2b50      	cmp	r3, #80	; 0x50
 8002b30:	d82a      	bhi.n	8002b88 <HAL_CAN_IRQHandler+0x334>
 8002b32:	2b40      	cmp	r3, #64	; 0x40
 8002b34:	d019      	beq.n	8002b6a <HAL_CAN_IRQHandler+0x316>
 8002b36:	2b40      	cmp	r3, #64	; 0x40
 8002b38:	d826      	bhi.n	8002b88 <HAL_CAN_IRQHandler+0x334>
 8002b3a:	2b30      	cmp	r3, #48	; 0x30
 8002b3c:	d010      	beq.n	8002b60 <HAL_CAN_IRQHandler+0x30c>
 8002b3e:	2b30      	cmp	r3, #48	; 0x30
 8002b40:	d822      	bhi.n	8002b88 <HAL_CAN_IRQHandler+0x334>
 8002b42:	2b10      	cmp	r3, #16
 8002b44:	d002      	beq.n	8002b4c <HAL_CAN_IRQHandler+0x2f8>
 8002b46:	2b20      	cmp	r3, #32
 8002b48:	d005      	beq.n	8002b56 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002b4a:	e01d      	b.n	8002b88 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4e:	f043 0308 	orr.w	r3, r3, #8
 8002b52:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b54:	e019      	b.n	8002b8a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b58:	f043 0310 	orr.w	r3, r3, #16
 8002b5c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b5e:	e014      	b.n	8002b8a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b62:	f043 0320 	orr.w	r3, r3, #32
 8002b66:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b68:	e00f      	b.n	8002b8a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b70:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b72:	e00a      	b.n	8002b8a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b7a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b7c:	e005      	b.n	8002b8a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b84:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b86:	e000      	b.n	8002b8a <HAL_CAN_IRQHandler+0x336>
            break;
 8002b88:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	699a      	ldr	r2, [r3, #24]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002b98:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2204      	movs	r2, #4
 8002ba0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d008      	beq.n	8002bba <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bae:	431a      	orrs	r2, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f7fe ff57 	bl	8001a68 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002bba:	bf00      	nop
 8002bbc:	3728      	adds	r7, #40	; 0x28
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b083      	sub	sp, #12
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b083      	sub	sp, #12
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002bde:	bf00      	nop
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002bea:	b480      	push	{r7}
 8002bec:	b083      	sub	sp, #12
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002bf2:	bf00      	nop
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr

08002bfe <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b083      	sub	sp, #12
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002c06:	bf00      	nop
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr

08002c12 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002c12:	b480      	push	{r7}
 8002c14:	b083      	sub	sp, #12
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002c1a:	bf00      	nop
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr

08002c26 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002c26:	b480      	push	{r7}
 8002c28:	b083      	sub	sp, #12
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002c2e:	bf00      	nop
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr

08002c3a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b083      	sub	sp, #12
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002c42:	bf00      	nop
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002c4e:	b480      	push	{r7}
 8002c50:	b083      	sub	sp, #12
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002c56:	bf00      	nop
 8002c58:	370c      	adds	r7, #12
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr

08002c62 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002c62:	b480      	push	{r7}
 8002c64:	b083      	sub	sp, #12
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002c76:	b480      	push	{r7}
 8002c78:	b083      	sub	sp, #12
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	b083      	sub	sp, #12
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
	...

08002ca0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b085      	sub	sp, #20
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f003 0307 	and.w	r3, r3, #7
 8002cae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cb0:	4b0c      	ldr	r3, [pc, #48]	; (8002ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cb6:	68ba      	ldr	r2, [r7, #8]
 8002cb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ccc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cd2:	4a04      	ldr	r2, [pc, #16]	; (8002ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	60d3      	str	r3, [r2, #12]
}
 8002cd8:	bf00      	nop
 8002cda:	3714      	adds	r7, #20
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	e000ed00 	.word	0xe000ed00

08002ce8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cec:	4b04      	ldr	r3, [pc, #16]	; (8002d00 <__NVIC_GetPriorityGrouping+0x18>)
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	0a1b      	lsrs	r3, r3, #8
 8002cf2:	f003 0307 	and.w	r3, r3, #7
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr
 8002d00:	e000ed00 	.word	0xe000ed00

08002d04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	db0b      	blt.n	8002d2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d16:	79fb      	ldrb	r3, [r7, #7]
 8002d18:	f003 021f 	and.w	r2, r3, #31
 8002d1c:	4907      	ldr	r1, [pc, #28]	; (8002d3c <__NVIC_EnableIRQ+0x38>)
 8002d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d22:	095b      	lsrs	r3, r3, #5
 8002d24:	2001      	movs	r0, #1
 8002d26:	fa00 f202 	lsl.w	r2, r0, r2
 8002d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	e000e100 	.word	0xe000e100

08002d40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	6039      	str	r1, [r7, #0]
 8002d4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	db0a      	blt.n	8002d6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	b2da      	uxtb	r2, r3
 8002d58:	490c      	ldr	r1, [pc, #48]	; (8002d8c <__NVIC_SetPriority+0x4c>)
 8002d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5e:	0112      	lsls	r2, r2, #4
 8002d60:	b2d2      	uxtb	r2, r2
 8002d62:	440b      	add	r3, r1
 8002d64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d68:	e00a      	b.n	8002d80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	b2da      	uxtb	r2, r3
 8002d6e:	4908      	ldr	r1, [pc, #32]	; (8002d90 <__NVIC_SetPriority+0x50>)
 8002d70:	79fb      	ldrb	r3, [r7, #7]
 8002d72:	f003 030f 	and.w	r3, r3, #15
 8002d76:	3b04      	subs	r3, #4
 8002d78:	0112      	lsls	r2, r2, #4
 8002d7a:	b2d2      	uxtb	r2, r2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	761a      	strb	r2, [r3, #24]
}
 8002d80:	bf00      	nop
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr
 8002d8c:	e000e100 	.word	0xe000e100
 8002d90:	e000ed00 	.word	0xe000ed00

08002d94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b089      	sub	sp, #36	; 0x24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f003 0307 	and.w	r3, r3, #7
 8002da6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	f1c3 0307 	rsb	r3, r3, #7
 8002dae:	2b04      	cmp	r3, #4
 8002db0:	bf28      	it	cs
 8002db2:	2304      	movcs	r3, #4
 8002db4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	3304      	adds	r3, #4
 8002dba:	2b06      	cmp	r3, #6
 8002dbc:	d902      	bls.n	8002dc4 <NVIC_EncodePriority+0x30>
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	3b03      	subs	r3, #3
 8002dc2:	e000      	b.n	8002dc6 <NVIC_EncodePriority+0x32>
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd2:	43da      	mvns	r2, r3
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	401a      	ands	r2, r3
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ddc:	f04f 31ff 	mov.w	r1, #4294967295
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	fa01 f303 	lsl.w	r3, r1, r3
 8002de6:	43d9      	mvns	r1, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dec:	4313      	orrs	r3, r2
         );
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3724      	adds	r7, #36	; 0x24
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr

08002dfa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b082      	sub	sp, #8
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f7ff ff4c 	bl	8002ca0 <__NVIC_SetPriorityGrouping>
}
 8002e08:	bf00      	nop
 8002e0a:	3708      	adds	r7, #8
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b086      	sub	sp, #24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	4603      	mov	r3, r0
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
 8002e1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e22:	f7ff ff61 	bl	8002ce8 <__NVIC_GetPriorityGrouping>
 8002e26:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	68b9      	ldr	r1, [r7, #8]
 8002e2c:	6978      	ldr	r0, [r7, #20]
 8002e2e:	f7ff ffb1 	bl	8002d94 <NVIC_EncodePriority>
 8002e32:	4602      	mov	r2, r0
 8002e34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e38:	4611      	mov	r1, r2
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7ff ff80 	bl	8002d40 <__NVIC_SetPriority>
}
 8002e40:	bf00      	nop
 8002e42:	3718      	adds	r7, #24
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	4603      	mov	r3, r0
 8002e50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7ff ff54 	bl	8002d04 <__NVIC_EnableIRQ>
}
 8002e5c:	bf00      	nop
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b089      	sub	sp, #36	; 0x24
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e72:	2300      	movs	r3, #0
 8002e74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61fb      	str	r3, [r7, #28]
 8002e7e:	e177      	b.n	8003170 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e80:	2201      	movs	r2, #1
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	fa02 f303 	lsl.w	r3, r2, r3
 8002e88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	4013      	ands	r3, r2
 8002e92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	f040 8166 	bne.w	800316a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f003 0303 	and.w	r3, r3, #3
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d005      	beq.n	8002eb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d130      	bne.n	8002f18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	2203      	movs	r2, #3
 8002ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec6:	43db      	mvns	r3, r3
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	68da      	ldr	r2, [r3, #12]
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002eec:	2201      	movs	r2, #1
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	69ba      	ldr	r2, [r7, #24]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	091b      	lsrs	r3, r3, #4
 8002f02:	f003 0201 	and.w	r2, r3, #1
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 0303 	and.w	r3, r3, #3
 8002f20:	2b03      	cmp	r3, #3
 8002f22:	d017      	beq.n	8002f54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	2203      	movs	r2, #3
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	43db      	mvns	r3, r3
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f003 0303 	and.w	r3, r3, #3
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d123      	bne.n	8002fa8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	08da      	lsrs	r2, r3, #3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	3208      	adds	r2, #8
 8002f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	f003 0307 	and.w	r3, r3, #7
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	220f      	movs	r2, #15
 8002f78:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	4013      	ands	r3, r2
 8002f82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	691a      	ldr	r2, [r3, #16]
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	08da      	lsrs	r2, r3, #3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	3208      	adds	r2, #8
 8002fa2:	69b9      	ldr	r1, [r7, #24]
 8002fa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	2203      	movs	r2, #3
 8002fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb8:	43db      	mvns	r3, r3
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f003 0203 	and.w	r2, r3, #3
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f000 80c0 	beq.w	800316a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fea:	2300      	movs	r3, #0
 8002fec:	60fb      	str	r3, [r7, #12]
 8002fee:	4b66      	ldr	r3, [pc, #408]	; (8003188 <HAL_GPIO_Init+0x324>)
 8002ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff2:	4a65      	ldr	r2, [pc, #404]	; (8003188 <HAL_GPIO_Init+0x324>)
 8002ff4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ff8:	6453      	str	r3, [r2, #68]	; 0x44
 8002ffa:	4b63      	ldr	r3, [pc, #396]	; (8003188 <HAL_GPIO_Init+0x324>)
 8002ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ffe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003002:	60fb      	str	r3, [r7, #12]
 8003004:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003006:	4a61      	ldr	r2, [pc, #388]	; (800318c <HAL_GPIO_Init+0x328>)
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	089b      	lsrs	r3, r3, #2
 800300c:	3302      	adds	r3, #2
 800300e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003012:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	220f      	movs	r2, #15
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43db      	mvns	r3, r3
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	4013      	ands	r3, r2
 8003028:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a58      	ldr	r2, [pc, #352]	; (8003190 <HAL_GPIO_Init+0x32c>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d037      	beq.n	80030a2 <HAL_GPIO_Init+0x23e>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a57      	ldr	r2, [pc, #348]	; (8003194 <HAL_GPIO_Init+0x330>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d031      	beq.n	800309e <HAL_GPIO_Init+0x23a>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a56      	ldr	r2, [pc, #344]	; (8003198 <HAL_GPIO_Init+0x334>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d02b      	beq.n	800309a <HAL_GPIO_Init+0x236>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a55      	ldr	r2, [pc, #340]	; (800319c <HAL_GPIO_Init+0x338>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d025      	beq.n	8003096 <HAL_GPIO_Init+0x232>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a54      	ldr	r2, [pc, #336]	; (80031a0 <HAL_GPIO_Init+0x33c>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d01f      	beq.n	8003092 <HAL_GPIO_Init+0x22e>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a53      	ldr	r2, [pc, #332]	; (80031a4 <HAL_GPIO_Init+0x340>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d019      	beq.n	800308e <HAL_GPIO_Init+0x22a>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a52      	ldr	r2, [pc, #328]	; (80031a8 <HAL_GPIO_Init+0x344>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d013      	beq.n	800308a <HAL_GPIO_Init+0x226>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a51      	ldr	r2, [pc, #324]	; (80031ac <HAL_GPIO_Init+0x348>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d00d      	beq.n	8003086 <HAL_GPIO_Init+0x222>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a50      	ldr	r2, [pc, #320]	; (80031b0 <HAL_GPIO_Init+0x34c>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d007      	beq.n	8003082 <HAL_GPIO_Init+0x21e>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a4f      	ldr	r2, [pc, #316]	; (80031b4 <HAL_GPIO_Init+0x350>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d101      	bne.n	800307e <HAL_GPIO_Init+0x21a>
 800307a:	2309      	movs	r3, #9
 800307c:	e012      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800307e:	230a      	movs	r3, #10
 8003080:	e010      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 8003082:	2308      	movs	r3, #8
 8003084:	e00e      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 8003086:	2307      	movs	r3, #7
 8003088:	e00c      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800308a:	2306      	movs	r3, #6
 800308c:	e00a      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800308e:	2305      	movs	r3, #5
 8003090:	e008      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 8003092:	2304      	movs	r3, #4
 8003094:	e006      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 8003096:	2303      	movs	r3, #3
 8003098:	e004      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800309a:	2302      	movs	r3, #2
 800309c:	e002      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800309e:	2301      	movs	r3, #1
 80030a0:	e000      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 80030a2:	2300      	movs	r3, #0
 80030a4:	69fa      	ldr	r2, [r7, #28]
 80030a6:	f002 0203 	and.w	r2, r2, #3
 80030aa:	0092      	lsls	r2, r2, #2
 80030ac:	4093      	lsls	r3, r2
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030b4:	4935      	ldr	r1, [pc, #212]	; (800318c <HAL_GPIO_Init+0x328>)
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	089b      	lsrs	r3, r3, #2
 80030ba:	3302      	adds	r3, #2
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030c2:	4b3d      	ldr	r3, [pc, #244]	; (80031b8 <HAL_GPIO_Init+0x354>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	43db      	mvns	r3, r3
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	4013      	ands	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030e6:	4a34      	ldr	r2, [pc, #208]	; (80031b8 <HAL_GPIO_Init+0x354>)
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030ec:	4b32      	ldr	r3, [pc, #200]	; (80031b8 <HAL_GPIO_Init+0x354>)
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	4313      	orrs	r3, r2
 800310e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003110:	4a29      	ldr	r2, [pc, #164]	; (80031b8 <HAL_GPIO_Init+0x354>)
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003116:	4b28      	ldr	r3, [pc, #160]	; (80031b8 <HAL_GPIO_Init+0x354>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	43db      	mvns	r3, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4013      	ands	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	4313      	orrs	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800313a:	4a1f      	ldr	r2, [pc, #124]	; (80031b8 <HAL_GPIO_Init+0x354>)
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003140:	4b1d      	ldr	r3, [pc, #116]	; (80031b8 <HAL_GPIO_Init+0x354>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	43db      	mvns	r3, r3
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	4013      	ands	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d003      	beq.n	8003164 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	4313      	orrs	r3, r2
 8003162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003164:	4a14      	ldr	r2, [pc, #80]	; (80031b8 <HAL_GPIO_Init+0x354>)
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	3301      	adds	r3, #1
 800316e:	61fb      	str	r3, [r7, #28]
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	2b0f      	cmp	r3, #15
 8003174:	f67f ae84 	bls.w	8002e80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003178:	bf00      	nop
 800317a:	bf00      	nop
 800317c:	3724      	adds	r7, #36	; 0x24
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	40023800 	.word	0x40023800
 800318c:	40013800 	.word	0x40013800
 8003190:	40020000 	.word	0x40020000
 8003194:	40020400 	.word	0x40020400
 8003198:	40020800 	.word	0x40020800
 800319c:	40020c00 	.word	0x40020c00
 80031a0:	40021000 	.word	0x40021000
 80031a4:	40021400 	.word	0x40021400
 80031a8:	40021800 	.word	0x40021800
 80031ac:	40021c00 	.word	0x40021c00
 80031b0:	40022000 	.word	0x40022000
 80031b4:	40022400 	.word	0x40022400
 80031b8:	40013c00 	.word	0x40013c00

080031bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e267      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d075      	beq.n	80032c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031da:	4b88      	ldr	r3, [pc, #544]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f003 030c 	and.w	r3, r3, #12
 80031e2:	2b04      	cmp	r3, #4
 80031e4:	d00c      	beq.n	8003200 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031e6:	4b85      	ldr	r3, [pc, #532]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031ee:	2b08      	cmp	r3, #8
 80031f0:	d112      	bne.n	8003218 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031f2:	4b82      	ldr	r3, [pc, #520]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031fe:	d10b      	bne.n	8003218 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003200:	4b7e      	ldr	r3, [pc, #504]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d05b      	beq.n	80032c4 <HAL_RCC_OscConfig+0x108>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d157      	bne.n	80032c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e242      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003220:	d106      	bne.n	8003230 <HAL_RCC_OscConfig+0x74>
 8003222:	4b76      	ldr	r3, [pc, #472]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a75      	ldr	r2, [pc, #468]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 8003228:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800322c:	6013      	str	r3, [r2, #0]
 800322e:	e01d      	b.n	800326c <HAL_RCC_OscConfig+0xb0>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003238:	d10c      	bne.n	8003254 <HAL_RCC_OscConfig+0x98>
 800323a:	4b70      	ldr	r3, [pc, #448]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a6f      	ldr	r2, [pc, #444]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 8003240:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003244:	6013      	str	r3, [r2, #0]
 8003246:	4b6d      	ldr	r3, [pc, #436]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a6c      	ldr	r2, [pc, #432]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 800324c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003250:	6013      	str	r3, [r2, #0]
 8003252:	e00b      	b.n	800326c <HAL_RCC_OscConfig+0xb0>
 8003254:	4b69      	ldr	r3, [pc, #420]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a68      	ldr	r2, [pc, #416]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 800325a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800325e:	6013      	str	r3, [r2, #0]
 8003260:	4b66      	ldr	r3, [pc, #408]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a65      	ldr	r2, [pc, #404]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 8003266:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800326a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d013      	beq.n	800329c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003274:	f7fe fe52 	bl	8001f1c <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800327a:	e008      	b.n	800328e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800327c:	f7fe fe4e 	bl	8001f1c <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b64      	cmp	r3, #100	; 0x64
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e207      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328e:	4b5b      	ldr	r3, [pc, #364]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d0f0      	beq.n	800327c <HAL_RCC_OscConfig+0xc0>
 800329a:	e014      	b.n	80032c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329c:	f7fe fe3e 	bl	8001f1c <HAL_GetTick>
 80032a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032a4:	f7fe fe3a 	bl	8001f1c <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b64      	cmp	r3, #100	; 0x64
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e1f3      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032b6:	4b51      	ldr	r3, [pc, #324]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1f0      	bne.n	80032a4 <HAL_RCC_OscConfig+0xe8>
 80032c2:	e000      	b.n	80032c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d063      	beq.n	800339a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032d2:	4b4a      	ldr	r3, [pc, #296]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f003 030c 	and.w	r3, r3, #12
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00b      	beq.n	80032f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032de:	4b47      	ldr	r3, [pc, #284]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032e6:	2b08      	cmp	r3, #8
 80032e8:	d11c      	bne.n	8003324 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032ea:	4b44      	ldr	r3, [pc, #272]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d116      	bne.n	8003324 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032f6:	4b41      	ldr	r3, [pc, #260]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d005      	beq.n	800330e <HAL_RCC_OscConfig+0x152>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	2b01      	cmp	r3, #1
 8003308:	d001      	beq.n	800330e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e1c7      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800330e:	4b3b      	ldr	r3, [pc, #236]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	00db      	lsls	r3, r3, #3
 800331c:	4937      	ldr	r1, [pc, #220]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 800331e:	4313      	orrs	r3, r2
 8003320:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003322:	e03a      	b.n	800339a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d020      	beq.n	800336e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800332c:	4b34      	ldr	r3, [pc, #208]	; (8003400 <HAL_RCC_OscConfig+0x244>)
 800332e:	2201      	movs	r2, #1
 8003330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003332:	f7fe fdf3 	bl	8001f1c <HAL_GetTick>
 8003336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003338:	e008      	b.n	800334c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800333a:	f7fe fdef 	bl	8001f1c <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	2b02      	cmp	r3, #2
 8003346:	d901      	bls.n	800334c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e1a8      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800334c:	4b2b      	ldr	r3, [pc, #172]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d0f0      	beq.n	800333a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003358:	4b28      	ldr	r3, [pc, #160]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	00db      	lsls	r3, r3, #3
 8003366:	4925      	ldr	r1, [pc, #148]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 8003368:	4313      	orrs	r3, r2
 800336a:	600b      	str	r3, [r1, #0]
 800336c:	e015      	b.n	800339a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800336e:	4b24      	ldr	r3, [pc, #144]	; (8003400 <HAL_RCC_OscConfig+0x244>)
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003374:	f7fe fdd2 	bl	8001f1c <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800337c:	f7fe fdce 	bl	8001f1c <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e187      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800338e:	4b1b      	ldr	r3, [pc, #108]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1f0      	bne.n	800337c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0308 	and.w	r3, r3, #8
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d036      	beq.n	8003414 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d016      	beq.n	80033dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033ae:	4b15      	ldr	r3, [pc, #84]	; (8003404 <HAL_RCC_OscConfig+0x248>)
 80033b0:	2201      	movs	r2, #1
 80033b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033b4:	f7fe fdb2 	bl	8001f1c <HAL_GetTick>
 80033b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033ba:	e008      	b.n	80033ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033bc:	f7fe fdae 	bl	8001f1c <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e167      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033ce:	4b0b      	ldr	r3, [pc, #44]	; (80033fc <HAL_RCC_OscConfig+0x240>)
 80033d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d0f0      	beq.n	80033bc <HAL_RCC_OscConfig+0x200>
 80033da:	e01b      	b.n	8003414 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033dc:	4b09      	ldr	r3, [pc, #36]	; (8003404 <HAL_RCC_OscConfig+0x248>)
 80033de:	2200      	movs	r2, #0
 80033e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033e2:	f7fe fd9b 	bl	8001f1c <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033e8:	e00e      	b.n	8003408 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033ea:	f7fe fd97 	bl	8001f1c <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d907      	bls.n	8003408 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e150      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
 80033fc:	40023800 	.word	0x40023800
 8003400:	42470000 	.word	0x42470000
 8003404:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003408:	4b88      	ldr	r3, [pc, #544]	; (800362c <HAL_RCC_OscConfig+0x470>)
 800340a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800340c:	f003 0302 	and.w	r3, r3, #2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1ea      	bne.n	80033ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0304 	and.w	r3, r3, #4
 800341c:	2b00      	cmp	r3, #0
 800341e:	f000 8097 	beq.w	8003550 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003422:	2300      	movs	r3, #0
 8003424:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003426:	4b81      	ldr	r3, [pc, #516]	; (800362c <HAL_RCC_OscConfig+0x470>)
 8003428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d10f      	bne.n	8003452 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003432:	2300      	movs	r3, #0
 8003434:	60bb      	str	r3, [r7, #8]
 8003436:	4b7d      	ldr	r3, [pc, #500]	; (800362c <HAL_RCC_OscConfig+0x470>)
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	4a7c      	ldr	r2, [pc, #496]	; (800362c <HAL_RCC_OscConfig+0x470>)
 800343c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003440:	6413      	str	r3, [r2, #64]	; 0x40
 8003442:	4b7a      	ldr	r3, [pc, #488]	; (800362c <HAL_RCC_OscConfig+0x470>)
 8003444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800344a:	60bb      	str	r3, [r7, #8]
 800344c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800344e:	2301      	movs	r3, #1
 8003450:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003452:	4b77      	ldr	r3, [pc, #476]	; (8003630 <HAL_RCC_OscConfig+0x474>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800345a:	2b00      	cmp	r3, #0
 800345c:	d118      	bne.n	8003490 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800345e:	4b74      	ldr	r3, [pc, #464]	; (8003630 <HAL_RCC_OscConfig+0x474>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a73      	ldr	r2, [pc, #460]	; (8003630 <HAL_RCC_OscConfig+0x474>)
 8003464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003468:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800346a:	f7fe fd57 	bl	8001f1c <HAL_GetTick>
 800346e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003470:	e008      	b.n	8003484 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003472:	f7fe fd53 	bl	8001f1c <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	2b02      	cmp	r3, #2
 800347e:	d901      	bls.n	8003484 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e10c      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003484:	4b6a      	ldr	r3, [pc, #424]	; (8003630 <HAL_RCC_OscConfig+0x474>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800348c:	2b00      	cmp	r3, #0
 800348e:	d0f0      	beq.n	8003472 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d106      	bne.n	80034a6 <HAL_RCC_OscConfig+0x2ea>
 8003498:	4b64      	ldr	r3, [pc, #400]	; (800362c <HAL_RCC_OscConfig+0x470>)
 800349a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800349c:	4a63      	ldr	r2, [pc, #396]	; (800362c <HAL_RCC_OscConfig+0x470>)
 800349e:	f043 0301 	orr.w	r3, r3, #1
 80034a2:	6713      	str	r3, [r2, #112]	; 0x70
 80034a4:	e01c      	b.n	80034e0 <HAL_RCC_OscConfig+0x324>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	2b05      	cmp	r3, #5
 80034ac:	d10c      	bne.n	80034c8 <HAL_RCC_OscConfig+0x30c>
 80034ae:	4b5f      	ldr	r3, [pc, #380]	; (800362c <HAL_RCC_OscConfig+0x470>)
 80034b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b2:	4a5e      	ldr	r2, [pc, #376]	; (800362c <HAL_RCC_OscConfig+0x470>)
 80034b4:	f043 0304 	orr.w	r3, r3, #4
 80034b8:	6713      	str	r3, [r2, #112]	; 0x70
 80034ba:	4b5c      	ldr	r3, [pc, #368]	; (800362c <HAL_RCC_OscConfig+0x470>)
 80034bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034be:	4a5b      	ldr	r2, [pc, #364]	; (800362c <HAL_RCC_OscConfig+0x470>)
 80034c0:	f043 0301 	orr.w	r3, r3, #1
 80034c4:	6713      	str	r3, [r2, #112]	; 0x70
 80034c6:	e00b      	b.n	80034e0 <HAL_RCC_OscConfig+0x324>
 80034c8:	4b58      	ldr	r3, [pc, #352]	; (800362c <HAL_RCC_OscConfig+0x470>)
 80034ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034cc:	4a57      	ldr	r2, [pc, #348]	; (800362c <HAL_RCC_OscConfig+0x470>)
 80034ce:	f023 0301 	bic.w	r3, r3, #1
 80034d2:	6713      	str	r3, [r2, #112]	; 0x70
 80034d4:	4b55      	ldr	r3, [pc, #340]	; (800362c <HAL_RCC_OscConfig+0x470>)
 80034d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034d8:	4a54      	ldr	r2, [pc, #336]	; (800362c <HAL_RCC_OscConfig+0x470>)
 80034da:	f023 0304 	bic.w	r3, r3, #4
 80034de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d015      	beq.n	8003514 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034e8:	f7fe fd18 	bl	8001f1c <HAL_GetTick>
 80034ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034ee:	e00a      	b.n	8003506 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034f0:	f7fe fd14 	bl	8001f1c <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80034fe:	4293      	cmp	r3, r2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e0cb      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003506:	4b49      	ldr	r3, [pc, #292]	; (800362c <HAL_RCC_OscConfig+0x470>)
 8003508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d0ee      	beq.n	80034f0 <HAL_RCC_OscConfig+0x334>
 8003512:	e014      	b.n	800353e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003514:	f7fe fd02 	bl	8001f1c <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800351a:	e00a      	b.n	8003532 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800351c:	f7fe fcfe 	bl	8001f1c <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	f241 3288 	movw	r2, #5000	; 0x1388
 800352a:	4293      	cmp	r3, r2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e0b5      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003532:	4b3e      	ldr	r3, [pc, #248]	; (800362c <HAL_RCC_OscConfig+0x470>)
 8003534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1ee      	bne.n	800351c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800353e:	7dfb      	ldrb	r3, [r7, #23]
 8003540:	2b01      	cmp	r3, #1
 8003542:	d105      	bne.n	8003550 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003544:	4b39      	ldr	r3, [pc, #228]	; (800362c <HAL_RCC_OscConfig+0x470>)
 8003546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003548:	4a38      	ldr	r2, [pc, #224]	; (800362c <HAL_RCC_OscConfig+0x470>)
 800354a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800354e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	2b00      	cmp	r3, #0
 8003556:	f000 80a1 	beq.w	800369c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800355a:	4b34      	ldr	r3, [pc, #208]	; (800362c <HAL_RCC_OscConfig+0x470>)
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f003 030c 	and.w	r3, r3, #12
 8003562:	2b08      	cmp	r3, #8
 8003564:	d05c      	beq.n	8003620 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	2b02      	cmp	r3, #2
 800356c:	d141      	bne.n	80035f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800356e:	4b31      	ldr	r3, [pc, #196]	; (8003634 <HAL_RCC_OscConfig+0x478>)
 8003570:	2200      	movs	r2, #0
 8003572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003574:	f7fe fcd2 	bl	8001f1c <HAL_GetTick>
 8003578:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800357a:	e008      	b.n	800358e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800357c:	f7fe fcce 	bl	8001f1c <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	2b02      	cmp	r3, #2
 8003588:	d901      	bls.n	800358e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e087      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800358e:	4b27      	ldr	r3, [pc, #156]	; (800362c <HAL_RCC_OscConfig+0x470>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d1f0      	bne.n	800357c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	69da      	ldr	r2, [r3, #28]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	431a      	orrs	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a8:	019b      	lsls	r3, r3, #6
 80035aa:	431a      	orrs	r2, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b0:	085b      	lsrs	r3, r3, #1
 80035b2:	3b01      	subs	r3, #1
 80035b4:	041b      	lsls	r3, r3, #16
 80035b6:	431a      	orrs	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035bc:	061b      	lsls	r3, r3, #24
 80035be:	491b      	ldr	r1, [pc, #108]	; (800362c <HAL_RCC_OscConfig+0x470>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035c4:	4b1b      	ldr	r3, [pc, #108]	; (8003634 <HAL_RCC_OscConfig+0x478>)
 80035c6:	2201      	movs	r2, #1
 80035c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ca:	f7fe fca7 	bl	8001f1c <HAL_GetTick>
 80035ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035d0:	e008      	b.n	80035e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035d2:	f7fe fca3 	bl	8001f1c <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d901      	bls.n	80035e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e05c      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035e4:	4b11      	ldr	r3, [pc, #68]	; (800362c <HAL_RCC_OscConfig+0x470>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d0f0      	beq.n	80035d2 <HAL_RCC_OscConfig+0x416>
 80035f0:	e054      	b.n	800369c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035f2:	4b10      	ldr	r3, [pc, #64]	; (8003634 <HAL_RCC_OscConfig+0x478>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f8:	f7fe fc90 	bl	8001f1c <HAL_GetTick>
 80035fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035fe:	e008      	b.n	8003612 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003600:	f7fe fc8c 	bl	8001f1c <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b02      	cmp	r3, #2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e045      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003612:	4b06      	ldr	r3, [pc, #24]	; (800362c <HAL_RCC_OscConfig+0x470>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1f0      	bne.n	8003600 <HAL_RCC_OscConfig+0x444>
 800361e:	e03d      	b.n	800369c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d107      	bne.n	8003638 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e038      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
 800362c:	40023800 	.word	0x40023800
 8003630:	40007000 	.word	0x40007000
 8003634:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003638:	4b1b      	ldr	r3, [pc, #108]	; (80036a8 <HAL_RCC_OscConfig+0x4ec>)
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	699b      	ldr	r3, [r3, #24]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d028      	beq.n	8003698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003650:	429a      	cmp	r2, r3
 8003652:	d121      	bne.n	8003698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800365e:	429a      	cmp	r2, r3
 8003660:	d11a      	bne.n	8003698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003662:	68fa      	ldr	r2, [r7, #12]
 8003664:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003668:	4013      	ands	r3, r2
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800366e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003670:	4293      	cmp	r3, r2
 8003672:	d111      	bne.n	8003698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800367e:	085b      	lsrs	r3, r3, #1
 8003680:	3b01      	subs	r3, #1
 8003682:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003684:	429a      	cmp	r2, r3
 8003686:	d107      	bne.n	8003698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003692:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003694:	429a      	cmp	r2, r3
 8003696:	d001      	beq.n	800369c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e000      	b.n	800369e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800369c:	2300      	movs	r3, #0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3718      	adds	r7, #24
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	40023800 	.word	0x40023800

080036ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d101      	bne.n	80036c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e0cc      	b.n	800385a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036c0:	4b68      	ldr	r3, [pc, #416]	; (8003864 <HAL_RCC_ClockConfig+0x1b8>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 030f 	and.w	r3, r3, #15
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d90c      	bls.n	80036e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ce:	4b65      	ldr	r3, [pc, #404]	; (8003864 <HAL_RCC_ClockConfig+0x1b8>)
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	b2d2      	uxtb	r2, r2
 80036d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036d6:	4b63      	ldr	r3, [pc, #396]	; (8003864 <HAL_RCC_ClockConfig+0x1b8>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 030f 	and.w	r3, r3, #15
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d001      	beq.n	80036e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e0b8      	b.n	800385a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d020      	beq.n	8003736 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0304 	and.w	r3, r3, #4
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d005      	beq.n	800370c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003700:	4b59      	ldr	r3, [pc, #356]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	4a58      	ldr	r2, [pc, #352]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800370a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0308 	and.w	r3, r3, #8
 8003714:	2b00      	cmp	r3, #0
 8003716:	d005      	beq.n	8003724 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003718:	4b53      	ldr	r3, [pc, #332]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	4a52      	ldr	r2, [pc, #328]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 800371e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003722:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003724:	4b50      	ldr	r3, [pc, #320]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	494d      	ldr	r1, [pc, #308]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	4313      	orrs	r3, r2
 8003734:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	2b00      	cmp	r3, #0
 8003740:	d044      	beq.n	80037cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d107      	bne.n	800375a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800374a:	4b47      	ldr	r3, [pc, #284]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d119      	bne.n	800378a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e07f      	b.n	800385a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	2b02      	cmp	r3, #2
 8003760:	d003      	beq.n	800376a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003766:	2b03      	cmp	r3, #3
 8003768:	d107      	bne.n	800377a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800376a:	4b3f      	ldr	r3, [pc, #252]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d109      	bne.n	800378a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e06f      	b.n	800385a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800377a:	4b3b      	ldr	r3, [pc, #236]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d101      	bne.n	800378a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e067      	b.n	800385a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800378a:	4b37      	ldr	r3, [pc, #220]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	f023 0203 	bic.w	r2, r3, #3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	4934      	ldr	r1, [pc, #208]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 8003798:	4313      	orrs	r3, r2
 800379a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800379c:	f7fe fbbe 	bl	8001f1c <HAL_GetTick>
 80037a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a2:	e00a      	b.n	80037ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037a4:	f7fe fbba 	bl	8001f1c <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e04f      	b.n	800385a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ba:	4b2b      	ldr	r3, [pc, #172]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f003 020c 	and.w	r2, r3, #12
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d1eb      	bne.n	80037a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037cc:	4b25      	ldr	r3, [pc, #148]	; (8003864 <HAL_RCC_ClockConfig+0x1b8>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 030f 	and.w	r3, r3, #15
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d20c      	bcs.n	80037f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037da:	4b22      	ldr	r3, [pc, #136]	; (8003864 <HAL_RCC_ClockConfig+0x1b8>)
 80037dc:	683a      	ldr	r2, [r7, #0]
 80037de:	b2d2      	uxtb	r2, r2
 80037e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037e2:	4b20      	ldr	r3, [pc, #128]	; (8003864 <HAL_RCC_ClockConfig+0x1b8>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 030f 	and.w	r3, r3, #15
 80037ea:	683a      	ldr	r2, [r7, #0]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d001      	beq.n	80037f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e032      	b.n	800385a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d008      	beq.n	8003812 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003800:	4b19      	ldr	r3, [pc, #100]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	4916      	ldr	r1, [pc, #88]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 800380e:	4313      	orrs	r3, r2
 8003810:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0308 	and.w	r3, r3, #8
 800381a:	2b00      	cmp	r3, #0
 800381c:	d009      	beq.n	8003832 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800381e:	4b12      	ldr	r3, [pc, #72]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	00db      	lsls	r3, r3, #3
 800382c:	490e      	ldr	r1, [pc, #56]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 800382e:	4313      	orrs	r3, r2
 8003830:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003832:	f000 f821 	bl	8003878 <HAL_RCC_GetSysClockFreq>
 8003836:	4602      	mov	r2, r0
 8003838:	4b0b      	ldr	r3, [pc, #44]	; (8003868 <HAL_RCC_ClockConfig+0x1bc>)
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	091b      	lsrs	r3, r3, #4
 800383e:	f003 030f 	and.w	r3, r3, #15
 8003842:	490a      	ldr	r1, [pc, #40]	; (800386c <HAL_RCC_ClockConfig+0x1c0>)
 8003844:	5ccb      	ldrb	r3, [r1, r3]
 8003846:	fa22 f303 	lsr.w	r3, r2, r3
 800384a:	4a09      	ldr	r2, [pc, #36]	; (8003870 <HAL_RCC_ClockConfig+0x1c4>)
 800384c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800384e:	4b09      	ldr	r3, [pc, #36]	; (8003874 <HAL_RCC_ClockConfig+0x1c8>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4618      	mov	r0, r3
 8003854:	f7fe f93e 	bl	8001ad4 <HAL_InitTick>

  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3710      	adds	r7, #16
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	40023c00 	.word	0x40023c00
 8003868:	40023800 	.word	0x40023800
 800386c:	0800cb18 	.word	0x0800cb18
 8003870:	20000000 	.word	0x20000000
 8003874:	20000004 	.word	0x20000004

08003878 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800387c:	b090      	sub	sp, #64	; 0x40
 800387e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003880:	2300      	movs	r3, #0
 8003882:	637b      	str	r3, [r7, #52]	; 0x34
 8003884:	2300      	movs	r3, #0
 8003886:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003888:	2300      	movs	r3, #0
 800388a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800388c:	2300      	movs	r3, #0
 800388e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003890:	4b59      	ldr	r3, [pc, #356]	; (80039f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f003 030c 	and.w	r3, r3, #12
 8003898:	2b08      	cmp	r3, #8
 800389a:	d00d      	beq.n	80038b8 <HAL_RCC_GetSysClockFreq+0x40>
 800389c:	2b08      	cmp	r3, #8
 800389e:	f200 80a1 	bhi.w	80039e4 <HAL_RCC_GetSysClockFreq+0x16c>
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d002      	beq.n	80038ac <HAL_RCC_GetSysClockFreq+0x34>
 80038a6:	2b04      	cmp	r3, #4
 80038a8:	d003      	beq.n	80038b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80038aa:	e09b      	b.n	80039e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038ac:	4b53      	ldr	r3, [pc, #332]	; (80039fc <HAL_RCC_GetSysClockFreq+0x184>)
 80038ae:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80038b0:	e09b      	b.n	80039ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038b2:	4b53      	ldr	r3, [pc, #332]	; (8003a00 <HAL_RCC_GetSysClockFreq+0x188>)
 80038b4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80038b6:	e098      	b.n	80039ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038b8:	4b4f      	ldr	r3, [pc, #316]	; (80039f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038c0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038c2:	4b4d      	ldr	r3, [pc, #308]	; (80039f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d028      	beq.n	8003920 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038ce:	4b4a      	ldr	r3, [pc, #296]	; (80039f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	099b      	lsrs	r3, r3, #6
 80038d4:	2200      	movs	r2, #0
 80038d6:	623b      	str	r3, [r7, #32]
 80038d8:	627a      	str	r2, [r7, #36]	; 0x24
 80038da:	6a3b      	ldr	r3, [r7, #32]
 80038dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80038e0:	2100      	movs	r1, #0
 80038e2:	4b47      	ldr	r3, [pc, #284]	; (8003a00 <HAL_RCC_GetSysClockFreq+0x188>)
 80038e4:	fb03 f201 	mul.w	r2, r3, r1
 80038e8:	2300      	movs	r3, #0
 80038ea:	fb00 f303 	mul.w	r3, r0, r3
 80038ee:	4413      	add	r3, r2
 80038f0:	4a43      	ldr	r2, [pc, #268]	; (8003a00 <HAL_RCC_GetSysClockFreq+0x188>)
 80038f2:	fba0 1202 	umull	r1, r2, r0, r2
 80038f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80038f8:	460a      	mov	r2, r1
 80038fa:	62ba      	str	r2, [r7, #40]	; 0x28
 80038fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038fe:	4413      	add	r3, r2
 8003900:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003904:	2200      	movs	r2, #0
 8003906:	61bb      	str	r3, [r7, #24]
 8003908:	61fa      	str	r2, [r7, #28]
 800390a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800390e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003912:	f7fd f9c9 	bl	8000ca8 <__aeabi_uldivmod>
 8003916:	4602      	mov	r2, r0
 8003918:	460b      	mov	r3, r1
 800391a:	4613      	mov	r3, r2
 800391c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800391e:	e053      	b.n	80039c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003920:	4b35      	ldr	r3, [pc, #212]	; (80039f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	099b      	lsrs	r3, r3, #6
 8003926:	2200      	movs	r2, #0
 8003928:	613b      	str	r3, [r7, #16]
 800392a:	617a      	str	r2, [r7, #20]
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003932:	f04f 0b00 	mov.w	fp, #0
 8003936:	4652      	mov	r2, sl
 8003938:	465b      	mov	r3, fp
 800393a:	f04f 0000 	mov.w	r0, #0
 800393e:	f04f 0100 	mov.w	r1, #0
 8003942:	0159      	lsls	r1, r3, #5
 8003944:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003948:	0150      	lsls	r0, r2, #5
 800394a:	4602      	mov	r2, r0
 800394c:	460b      	mov	r3, r1
 800394e:	ebb2 080a 	subs.w	r8, r2, sl
 8003952:	eb63 090b 	sbc.w	r9, r3, fp
 8003956:	f04f 0200 	mov.w	r2, #0
 800395a:	f04f 0300 	mov.w	r3, #0
 800395e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003962:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003966:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800396a:	ebb2 0408 	subs.w	r4, r2, r8
 800396e:	eb63 0509 	sbc.w	r5, r3, r9
 8003972:	f04f 0200 	mov.w	r2, #0
 8003976:	f04f 0300 	mov.w	r3, #0
 800397a:	00eb      	lsls	r3, r5, #3
 800397c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003980:	00e2      	lsls	r2, r4, #3
 8003982:	4614      	mov	r4, r2
 8003984:	461d      	mov	r5, r3
 8003986:	eb14 030a 	adds.w	r3, r4, sl
 800398a:	603b      	str	r3, [r7, #0]
 800398c:	eb45 030b 	adc.w	r3, r5, fp
 8003990:	607b      	str	r3, [r7, #4]
 8003992:	f04f 0200 	mov.w	r2, #0
 8003996:	f04f 0300 	mov.w	r3, #0
 800399a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800399e:	4629      	mov	r1, r5
 80039a0:	028b      	lsls	r3, r1, #10
 80039a2:	4621      	mov	r1, r4
 80039a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039a8:	4621      	mov	r1, r4
 80039aa:	028a      	lsls	r2, r1, #10
 80039ac:	4610      	mov	r0, r2
 80039ae:	4619      	mov	r1, r3
 80039b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039b2:	2200      	movs	r2, #0
 80039b4:	60bb      	str	r3, [r7, #8]
 80039b6:	60fa      	str	r2, [r7, #12]
 80039b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039bc:	f7fd f974 	bl	8000ca8 <__aeabi_uldivmod>
 80039c0:	4602      	mov	r2, r0
 80039c2:	460b      	mov	r3, r1
 80039c4:	4613      	mov	r3, r2
 80039c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80039c8:	4b0b      	ldr	r3, [pc, #44]	; (80039f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	0c1b      	lsrs	r3, r3, #16
 80039ce:	f003 0303 	and.w	r3, r3, #3
 80039d2:	3301      	adds	r3, #1
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80039d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80039e2:	e002      	b.n	80039ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039e4:	4b05      	ldr	r3, [pc, #20]	; (80039fc <HAL_RCC_GetSysClockFreq+0x184>)
 80039e6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80039e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3740      	adds	r7, #64	; 0x40
 80039f0:	46bd      	mov	sp, r7
 80039f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039f6:	bf00      	nop
 80039f8:	40023800 	.word	0x40023800
 80039fc:	00f42400 	.word	0x00f42400
 8003a00:	017d7840 	.word	0x017d7840

08003a04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a08:	4b03      	ldr	r3, [pc, #12]	; (8003a18 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	20000000 	.word	0x20000000

08003a1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a20:	f7ff fff0 	bl	8003a04 <HAL_RCC_GetHCLKFreq>
 8003a24:	4602      	mov	r2, r0
 8003a26:	4b05      	ldr	r3, [pc, #20]	; (8003a3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	0a9b      	lsrs	r3, r3, #10
 8003a2c:	f003 0307 	and.w	r3, r3, #7
 8003a30:	4903      	ldr	r1, [pc, #12]	; (8003a40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a32:	5ccb      	ldrb	r3, [r1, r3]
 8003a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40023800 	.word	0x40023800
 8003a40:	0800cb28 	.word	0x0800cb28

08003a44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a48:	f7ff ffdc 	bl	8003a04 <HAL_RCC_GetHCLKFreq>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	4b05      	ldr	r3, [pc, #20]	; (8003a64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	0b5b      	lsrs	r3, r3, #13
 8003a54:	f003 0307 	and.w	r3, r3, #7
 8003a58:	4903      	ldr	r1, [pc, #12]	; (8003a68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a5a:	5ccb      	ldrb	r3, [r1, r3]
 8003a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40023800 	.word	0x40023800
 8003a68:	0800cb28 	.word	0x0800cb28

08003a6c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	220f      	movs	r2, #15
 8003a7a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a7c:	4b12      	ldr	r3, [pc, #72]	; (8003ac8 <HAL_RCC_GetClockConfig+0x5c>)
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f003 0203 	and.w	r2, r3, #3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a88:	4b0f      	ldr	r3, [pc, #60]	; (8003ac8 <HAL_RCC_GetClockConfig+0x5c>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a94:	4b0c      	ldr	r3, [pc, #48]	; (8003ac8 <HAL_RCC_GetClockConfig+0x5c>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003aa0:	4b09      	ldr	r3, [pc, #36]	; (8003ac8 <HAL_RCC_GetClockConfig+0x5c>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	08db      	lsrs	r3, r3, #3
 8003aa6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003aae:	4b07      	ldr	r3, [pc, #28]	; (8003acc <HAL_RCC_GetClockConfig+0x60>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 020f 	and.w	r2, r3, #15
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	601a      	str	r2, [r3, #0]
}
 8003aba:	bf00      	nop
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	40023800 	.word	0x40023800
 8003acc:	40023c00 	.word	0x40023c00

08003ad0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d101      	bne.n	8003ae2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e041      	b.n	8003b66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d106      	bne.n	8003afc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 f839 	bl	8003b6e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2202      	movs	r2, #2
 8003b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	3304      	adds	r3, #4
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	4610      	mov	r0, r2
 8003b10:	f000 f9d8 	bl	8003ec4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003b6e:	b480      	push	{r7}
 8003b70:	b083      	sub	sp, #12
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
	...

08003b84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d001      	beq.n	8003b9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e04e      	b.n	8003c3a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68da      	ldr	r2, [r3, #12]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f042 0201 	orr.w	r2, r2, #1
 8003bb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a23      	ldr	r2, [pc, #140]	; (8003c48 <HAL_TIM_Base_Start_IT+0xc4>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d022      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bc6:	d01d      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a1f      	ldr	r2, [pc, #124]	; (8003c4c <HAL_TIM_Base_Start_IT+0xc8>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d018      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a1e      	ldr	r2, [pc, #120]	; (8003c50 <HAL_TIM_Base_Start_IT+0xcc>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d013      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a1c      	ldr	r2, [pc, #112]	; (8003c54 <HAL_TIM_Base_Start_IT+0xd0>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d00e      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a1b      	ldr	r2, [pc, #108]	; (8003c58 <HAL_TIM_Base_Start_IT+0xd4>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d009      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a19      	ldr	r2, [pc, #100]	; (8003c5c <HAL_TIM_Base_Start_IT+0xd8>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d004      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x80>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a18      	ldr	r2, [pc, #96]	; (8003c60 <HAL_TIM_Base_Start_IT+0xdc>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d111      	bne.n	8003c28 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 0307 	and.w	r3, r3, #7
 8003c0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2b06      	cmp	r3, #6
 8003c14:	d010      	beq.n	8003c38 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f042 0201 	orr.w	r2, r2, #1
 8003c24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c26:	e007      	b.n	8003c38 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f042 0201 	orr.w	r2, r2, #1
 8003c36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3714      	adds	r7, #20
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	40010000 	.word	0x40010000
 8003c4c:	40000400 	.word	0x40000400
 8003c50:	40000800 	.word	0x40000800
 8003c54:	40000c00 	.word	0x40000c00
 8003c58:	40010400 	.word	0x40010400
 8003c5c:	40014000 	.word	0x40014000
 8003c60:	40001800 	.word	0x40001800

08003c64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d122      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d11b      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f06f 0202 	mvn.w	r2, #2
 8003c90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	f003 0303 	and.w	r3, r3, #3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 f8ee 	bl	8003e88 <HAL_TIM_IC_CaptureCallback>
 8003cac:	e005      	b.n	8003cba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f8e0 	bl	8003e74 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f8f1 	bl	8003e9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	f003 0304 	and.w	r3, r3, #4
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	d122      	bne.n	8003d14 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d11b      	bne.n	8003d14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f06f 0204 	mvn.w	r2, #4
 8003ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2202      	movs	r2, #2
 8003cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 f8c4 	bl	8003e88 <HAL_TIM_IC_CaptureCallback>
 8003d00:	e005      	b.n	8003d0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 f8b6 	bl	8003e74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 f8c7 	bl	8003e9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b08      	cmp	r3, #8
 8003d20:	d122      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f003 0308 	and.w	r3, r3, #8
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d11b      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f06f 0208 	mvn.w	r2, #8
 8003d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2204      	movs	r2, #4
 8003d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	f003 0303 	and.w	r3, r3, #3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 f89a 	bl	8003e88 <HAL_TIM_IC_CaptureCallback>
 8003d54:	e005      	b.n	8003d62 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f88c 	bl	8003e74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 f89d 	bl	8003e9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	f003 0310 	and.w	r3, r3, #16
 8003d72:	2b10      	cmp	r3, #16
 8003d74:	d122      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	f003 0310 	and.w	r3, r3, #16
 8003d80:	2b10      	cmp	r3, #16
 8003d82:	d11b      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f06f 0210 	mvn.w	r2, #16
 8003d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2208      	movs	r2, #8
 8003d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f870 	bl	8003e88 <HAL_TIM_IC_CaptureCallback>
 8003da8:	e005      	b.n	8003db6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f862 	bl	8003e74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f000 f873 	bl	8003e9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d10e      	bne.n	8003de8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d107      	bne.n	8003de8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f06f 0201 	mvn.w	r2, #1
 8003de0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f7fd fd72 	bl	80018cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df2:	2b80      	cmp	r3, #128	; 0x80
 8003df4:	d10e      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e00:	2b80      	cmp	r3, #128	; 0x80
 8003e02:	d107      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 f902 	bl	8004018 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e1e:	2b40      	cmp	r3, #64	; 0x40
 8003e20:	d10e      	bne.n	8003e40 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e2c:	2b40      	cmp	r3, #64	; 0x40
 8003e2e:	d107      	bne.n	8003e40 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 f838 	bl	8003eb0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	f003 0320 	and.w	r3, r3, #32
 8003e4a:	2b20      	cmp	r3, #32
 8003e4c:	d10e      	bne.n	8003e6c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	f003 0320 	and.w	r3, r3, #32
 8003e58:	2b20      	cmp	r3, #32
 8003e5a:	d107      	bne.n	8003e6c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f06f 0220 	mvn.w	r2, #32
 8003e64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 f8cc 	bl	8004004 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e6c:	bf00      	nop
 8003e6e:	3708      	adds	r7, #8
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr

08003e9c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ea4:	bf00      	nop
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4a40      	ldr	r2, [pc, #256]	; (8003fd8 <TIM_Base_SetConfig+0x114>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d013      	beq.n	8003f04 <TIM_Base_SetConfig+0x40>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ee2:	d00f      	beq.n	8003f04 <TIM_Base_SetConfig+0x40>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	4a3d      	ldr	r2, [pc, #244]	; (8003fdc <TIM_Base_SetConfig+0x118>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d00b      	beq.n	8003f04 <TIM_Base_SetConfig+0x40>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4a3c      	ldr	r2, [pc, #240]	; (8003fe0 <TIM_Base_SetConfig+0x11c>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d007      	beq.n	8003f04 <TIM_Base_SetConfig+0x40>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a3b      	ldr	r2, [pc, #236]	; (8003fe4 <TIM_Base_SetConfig+0x120>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d003      	beq.n	8003f04 <TIM_Base_SetConfig+0x40>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a3a      	ldr	r2, [pc, #232]	; (8003fe8 <TIM_Base_SetConfig+0x124>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d108      	bne.n	8003f16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	68fa      	ldr	r2, [r7, #12]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a2f      	ldr	r2, [pc, #188]	; (8003fd8 <TIM_Base_SetConfig+0x114>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d02b      	beq.n	8003f76 <TIM_Base_SetConfig+0xb2>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f24:	d027      	beq.n	8003f76 <TIM_Base_SetConfig+0xb2>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a2c      	ldr	r2, [pc, #176]	; (8003fdc <TIM_Base_SetConfig+0x118>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d023      	beq.n	8003f76 <TIM_Base_SetConfig+0xb2>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a2b      	ldr	r2, [pc, #172]	; (8003fe0 <TIM_Base_SetConfig+0x11c>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d01f      	beq.n	8003f76 <TIM_Base_SetConfig+0xb2>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a2a      	ldr	r2, [pc, #168]	; (8003fe4 <TIM_Base_SetConfig+0x120>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d01b      	beq.n	8003f76 <TIM_Base_SetConfig+0xb2>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a29      	ldr	r2, [pc, #164]	; (8003fe8 <TIM_Base_SetConfig+0x124>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d017      	beq.n	8003f76 <TIM_Base_SetConfig+0xb2>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a28      	ldr	r2, [pc, #160]	; (8003fec <TIM_Base_SetConfig+0x128>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d013      	beq.n	8003f76 <TIM_Base_SetConfig+0xb2>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a27      	ldr	r2, [pc, #156]	; (8003ff0 <TIM_Base_SetConfig+0x12c>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d00f      	beq.n	8003f76 <TIM_Base_SetConfig+0xb2>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a26      	ldr	r2, [pc, #152]	; (8003ff4 <TIM_Base_SetConfig+0x130>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d00b      	beq.n	8003f76 <TIM_Base_SetConfig+0xb2>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a25      	ldr	r2, [pc, #148]	; (8003ff8 <TIM_Base_SetConfig+0x134>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d007      	beq.n	8003f76 <TIM_Base_SetConfig+0xb2>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a24      	ldr	r2, [pc, #144]	; (8003ffc <TIM_Base_SetConfig+0x138>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d003      	beq.n	8003f76 <TIM_Base_SetConfig+0xb2>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a23      	ldr	r2, [pc, #140]	; (8004000 <TIM_Base_SetConfig+0x13c>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d108      	bne.n	8003f88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	689a      	ldr	r2, [r3, #8]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4a0a      	ldr	r2, [pc, #40]	; (8003fd8 <TIM_Base_SetConfig+0x114>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d003      	beq.n	8003fbc <TIM_Base_SetConfig+0xf8>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a0c      	ldr	r2, [pc, #48]	; (8003fe8 <TIM_Base_SetConfig+0x124>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d103      	bne.n	8003fc4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	691a      	ldr	r2, [r3, #16]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	615a      	str	r2, [r3, #20]
}
 8003fca:	bf00      	nop
 8003fcc:	3714      	adds	r7, #20
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop
 8003fd8:	40010000 	.word	0x40010000
 8003fdc:	40000400 	.word	0x40000400
 8003fe0:	40000800 	.word	0x40000800
 8003fe4:	40000c00 	.word	0x40000c00
 8003fe8:	40010400 	.word	0x40010400
 8003fec:	40014000 	.word	0x40014000
 8003ff0:	40014400 	.word	0x40014400
 8003ff4:	40014800 	.word	0x40014800
 8003ff8:	40001800 	.word	0x40001800
 8003ffc:	40001c00 	.word	0x40001c00
 8004000:	40002000 	.word	0x40002000

08004004 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800400c:	bf00      	nop
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004020:	bf00      	nop
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e03f      	b.n	80040be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d106      	bne.n	8004058 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f7fd feba 	bl	8001dcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2224      	movs	r2, #36	; 0x24
 800405c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68da      	ldr	r2, [r3, #12]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800406e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f000 f929 	bl	80042c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	691a      	ldr	r2, [r3, #16]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004084:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	695a      	ldr	r2, [r3, #20]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004094:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68da      	ldr	r2, [r3, #12]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80040a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2220      	movs	r2, #32
 80040b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3708      	adds	r7, #8
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}

080040c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040c6:	b580      	push	{r7, lr}
 80040c8:	b08a      	sub	sp, #40	; 0x28
 80040ca:	af02      	add	r7, sp, #8
 80040cc:	60f8      	str	r0, [r7, #12]
 80040ce:	60b9      	str	r1, [r7, #8]
 80040d0:	603b      	str	r3, [r7, #0]
 80040d2:	4613      	mov	r3, r2
 80040d4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b20      	cmp	r3, #32
 80040e4:	d17c      	bne.n	80041e0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d002      	beq.n	80040f2 <HAL_UART_Transmit+0x2c>
 80040ec:	88fb      	ldrh	r3, [r7, #6]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e075      	b.n	80041e2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d101      	bne.n	8004104 <HAL_UART_Transmit+0x3e>
 8004100:	2302      	movs	r3, #2
 8004102:	e06e      	b.n	80041e2 <HAL_UART_Transmit+0x11c>
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2221      	movs	r2, #33	; 0x21
 8004116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800411a:	f7fd feff 	bl	8001f1c <HAL_GetTick>
 800411e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	88fa      	ldrh	r2, [r7, #6]
 8004124:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	88fa      	ldrh	r2, [r7, #6]
 800412a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004134:	d108      	bne.n	8004148 <HAL_UART_Transmit+0x82>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	691b      	ldr	r3, [r3, #16]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d104      	bne.n	8004148 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800413e:	2300      	movs	r3, #0
 8004140:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	61bb      	str	r3, [r7, #24]
 8004146:	e003      	b.n	8004150 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800414c:	2300      	movs	r3, #0
 800414e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004158:	e02a      	b.n	80041b0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	9300      	str	r3, [sp, #0]
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2200      	movs	r2, #0
 8004162:	2180      	movs	r1, #128	; 0x80
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f000 f840 	bl	80041ea <UART_WaitOnFlagUntilTimeout>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d001      	beq.n	8004174 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e036      	b.n	80041e2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d10b      	bne.n	8004192 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	881b      	ldrh	r3, [r3, #0]
 800417e:	461a      	mov	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004188:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	3302      	adds	r3, #2
 800418e:	61bb      	str	r3, [r7, #24]
 8004190:	e007      	b.n	80041a2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	781a      	ldrb	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	3301      	adds	r3, #1
 80041a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	3b01      	subs	r3, #1
 80041aa:	b29a      	uxth	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1cf      	bne.n	800415a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	9300      	str	r3, [sp, #0]
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	2200      	movs	r2, #0
 80041c2:	2140      	movs	r1, #64	; 0x40
 80041c4:	68f8      	ldr	r0, [r7, #12]
 80041c6:	f000 f810 	bl	80041ea <UART_WaitOnFlagUntilTimeout>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d001      	beq.n	80041d4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e006      	b.n	80041e2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2220      	movs	r2, #32
 80041d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80041dc:	2300      	movs	r3, #0
 80041de:	e000      	b.n	80041e2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80041e0:	2302      	movs	r3, #2
  }
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3720      	adds	r7, #32
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b090      	sub	sp, #64	; 0x40
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	60f8      	str	r0, [r7, #12]
 80041f2:	60b9      	str	r1, [r7, #8]
 80041f4:	603b      	str	r3, [r7, #0]
 80041f6:	4613      	mov	r3, r2
 80041f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041fa:	e050      	b.n	800429e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004202:	d04c      	beq.n	800429e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004204:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004206:	2b00      	cmp	r3, #0
 8004208:	d007      	beq.n	800421a <UART_WaitOnFlagUntilTimeout+0x30>
 800420a:	f7fd fe87 	bl	8001f1c <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004216:	429a      	cmp	r2, r3
 8004218:	d241      	bcs.n	800429e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	330c      	adds	r3, #12
 8004220:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004224:	e853 3f00 	ldrex	r3, [r3]
 8004228:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800422a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004230:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	330c      	adds	r3, #12
 8004238:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800423a:	637a      	str	r2, [r7, #52]	; 0x34
 800423c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800423e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004240:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004242:	e841 2300 	strex	r3, r2, [r1]
 8004246:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1e5      	bne.n	800421a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	3314      	adds	r3, #20
 8004254:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	e853 3f00 	ldrex	r3, [r3]
 800425c:	613b      	str	r3, [r7, #16]
   return(result);
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	f023 0301 	bic.w	r3, r3, #1
 8004264:	63bb      	str	r3, [r7, #56]	; 0x38
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	3314      	adds	r3, #20
 800426c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800426e:	623a      	str	r2, [r7, #32]
 8004270:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004272:	69f9      	ldr	r1, [r7, #28]
 8004274:	6a3a      	ldr	r2, [r7, #32]
 8004276:	e841 2300 	strex	r3, r2, [r1]
 800427a:	61bb      	str	r3, [r7, #24]
   return(result);
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1e5      	bne.n	800424e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2220      	movs	r2, #32
 8004286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2220      	movs	r2, #32
 800428e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e00f      	b.n	80042be <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	4013      	ands	r3, r2
 80042a8:	68ba      	ldr	r2, [r7, #8]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	bf0c      	ite	eq
 80042ae:	2301      	moveq	r3, #1
 80042b0:	2300      	movne	r3, #0
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	461a      	mov	r2, r3
 80042b6:	79fb      	ldrb	r3, [r7, #7]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d09f      	beq.n	80041fc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80042bc:	2300      	movs	r3, #0
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3740      	adds	r7, #64	; 0x40
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
	...

080042c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042cc:	b0c0      	sub	sp, #256	; 0x100
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	691b      	ldr	r3, [r3, #16]
 80042dc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80042e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042e4:	68d9      	ldr	r1, [r3, #12]
 80042e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	ea40 0301 	orr.w	r3, r0, r1
 80042f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80042f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042f6:	689a      	ldr	r2, [r3, #8]
 80042f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	431a      	orrs	r2, r3
 8004300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	431a      	orrs	r2, r3
 8004308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800430c:	69db      	ldr	r3, [r3, #28]
 800430e:	4313      	orrs	r3, r2
 8004310:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004320:	f021 010c 	bic.w	r1, r1, #12
 8004324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800432e:	430b      	orrs	r3, r1
 8004330:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800433e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004342:	6999      	ldr	r1, [r3, #24]
 8004344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	ea40 0301 	orr.w	r3, r0, r1
 800434e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	4b8f      	ldr	r3, [pc, #572]	; (8004594 <UART_SetConfig+0x2cc>)
 8004358:	429a      	cmp	r2, r3
 800435a:	d005      	beq.n	8004368 <UART_SetConfig+0xa0>
 800435c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	4b8d      	ldr	r3, [pc, #564]	; (8004598 <UART_SetConfig+0x2d0>)
 8004364:	429a      	cmp	r2, r3
 8004366:	d104      	bne.n	8004372 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004368:	f7ff fb6c 	bl	8003a44 <HAL_RCC_GetPCLK2Freq>
 800436c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004370:	e003      	b.n	800437a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004372:	f7ff fb53 	bl	8003a1c <HAL_RCC_GetPCLK1Freq>
 8004376:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800437a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800437e:	69db      	ldr	r3, [r3, #28]
 8004380:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004384:	f040 810c 	bne.w	80045a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004388:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800438c:	2200      	movs	r2, #0
 800438e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004392:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004396:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800439a:	4622      	mov	r2, r4
 800439c:	462b      	mov	r3, r5
 800439e:	1891      	adds	r1, r2, r2
 80043a0:	65b9      	str	r1, [r7, #88]	; 0x58
 80043a2:	415b      	adcs	r3, r3
 80043a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80043a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80043aa:	4621      	mov	r1, r4
 80043ac:	eb12 0801 	adds.w	r8, r2, r1
 80043b0:	4629      	mov	r1, r5
 80043b2:	eb43 0901 	adc.w	r9, r3, r1
 80043b6:	f04f 0200 	mov.w	r2, #0
 80043ba:	f04f 0300 	mov.w	r3, #0
 80043be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043ca:	4690      	mov	r8, r2
 80043cc:	4699      	mov	r9, r3
 80043ce:	4623      	mov	r3, r4
 80043d0:	eb18 0303 	adds.w	r3, r8, r3
 80043d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80043d8:	462b      	mov	r3, r5
 80043da:	eb49 0303 	adc.w	r3, r9, r3
 80043de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80043e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80043ee:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80043f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80043f6:	460b      	mov	r3, r1
 80043f8:	18db      	adds	r3, r3, r3
 80043fa:	653b      	str	r3, [r7, #80]	; 0x50
 80043fc:	4613      	mov	r3, r2
 80043fe:	eb42 0303 	adc.w	r3, r2, r3
 8004402:	657b      	str	r3, [r7, #84]	; 0x54
 8004404:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004408:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800440c:	f7fc fc4c 	bl	8000ca8 <__aeabi_uldivmod>
 8004410:	4602      	mov	r2, r0
 8004412:	460b      	mov	r3, r1
 8004414:	4b61      	ldr	r3, [pc, #388]	; (800459c <UART_SetConfig+0x2d4>)
 8004416:	fba3 2302 	umull	r2, r3, r3, r2
 800441a:	095b      	lsrs	r3, r3, #5
 800441c:	011c      	lsls	r4, r3, #4
 800441e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004422:	2200      	movs	r2, #0
 8004424:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004428:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800442c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004430:	4642      	mov	r2, r8
 8004432:	464b      	mov	r3, r9
 8004434:	1891      	adds	r1, r2, r2
 8004436:	64b9      	str	r1, [r7, #72]	; 0x48
 8004438:	415b      	adcs	r3, r3
 800443a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800443c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004440:	4641      	mov	r1, r8
 8004442:	eb12 0a01 	adds.w	sl, r2, r1
 8004446:	4649      	mov	r1, r9
 8004448:	eb43 0b01 	adc.w	fp, r3, r1
 800444c:	f04f 0200 	mov.w	r2, #0
 8004450:	f04f 0300 	mov.w	r3, #0
 8004454:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004458:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800445c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004460:	4692      	mov	sl, r2
 8004462:	469b      	mov	fp, r3
 8004464:	4643      	mov	r3, r8
 8004466:	eb1a 0303 	adds.w	r3, sl, r3
 800446a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800446e:	464b      	mov	r3, r9
 8004470:	eb4b 0303 	adc.w	r3, fp, r3
 8004474:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004484:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004488:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800448c:	460b      	mov	r3, r1
 800448e:	18db      	adds	r3, r3, r3
 8004490:	643b      	str	r3, [r7, #64]	; 0x40
 8004492:	4613      	mov	r3, r2
 8004494:	eb42 0303 	adc.w	r3, r2, r3
 8004498:	647b      	str	r3, [r7, #68]	; 0x44
 800449a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800449e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80044a2:	f7fc fc01 	bl	8000ca8 <__aeabi_uldivmod>
 80044a6:	4602      	mov	r2, r0
 80044a8:	460b      	mov	r3, r1
 80044aa:	4611      	mov	r1, r2
 80044ac:	4b3b      	ldr	r3, [pc, #236]	; (800459c <UART_SetConfig+0x2d4>)
 80044ae:	fba3 2301 	umull	r2, r3, r3, r1
 80044b2:	095b      	lsrs	r3, r3, #5
 80044b4:	2264      	movs	r2, #100	; 0x64
 80044b6:	fb02 f303 	mul.w	r3, r2, r3
 80044ba:	1acb      	subs	r3, r1, r3
 80044bc:	00db      	lsls	r3, r3, #3
 80044be:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80044c2:	4b36      	ldr	r3, [pc, #216]	; (800459c <UART_SetConfig+0x2d4>)
 80044c4:	fba3 2302 	umull	r2, r3, r3, r2
 80044c8:	095b      	lsrs	r3, r3, #5
 80044ca:	005b      	lsls	r3, r3, #1
 80044cc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80044d0:	441c      	add	r4, r3
 80044d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80044d6:	2200      	movs	r2, #0
 80044d8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80044dc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80044e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80044e4:	4642      	mov	r2, r8
 80044e6:	464b      	mov	r3, r9
 80044e8:	1891      	adds	r1, r2, r2
 80044ea:	63b9      	str	r1, [r7, #56]	; 0x38
 80044ec:	415b      	adcs	r3, r3
 80044ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80044f4:	4641      	mov	r1, r8
 80044f6:	1851      	adds	r1, r2, r1
 80044f8:	6339      	str	r1, [r7, #48]	; 0x30
 80044fa:	4649      	mov	r1, r9
 80044fc:	414b      	adcs	r3, r1
 80044fe:	637b      	str	r3, [r7, #52]	; 0x34
 8004500:	f04f 0200 	mov.w	r2, #0
 8004504:	f04f 0300 	mov.w	r3, #0
 8004508:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800450c:	4659      	mov	r1, fp
 800450e:	00cb      	lsls	r3, r1, #3
 8004510:	4651      	mov	r1, sl
 8004512:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004516:	4651      	mov	r1, sl
 8004518:	00ca      	lsls	r2, r1, #3
 800451a:	4610      	mov	r0, r2
 800451c:	4619      	mov	r1, r3
 800451e:	4603      	mov	r3, r0
 8004520:	4642      	mov	r2, r8
 8004522:	189b      	adds	r3, r3, r2
 8004524:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004528:	464b      	mov	r3, r9
 800452a:	460a      	mov	r2, r1
 800452c:	eb42 0303 	adc.w	r3, r2, r3
 8004530:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004540:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004544:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004548:	460b      	mov	r3, r1
 800454a:	18db      	adds	r3, r3, r3
 800454c:	62bb      	str	r3, [r7, #40]	; 0x28
 800454e:	4613      	mov	r3, r2
 8004550:	eb42 0303 	adc.w	r3, r2, r3
 8004554:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004556:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800455a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800455e:	f7fc fba3 	bl	8000ca8 <__aeabi_uldivmod>
 8004562:	4602      	mov	r2, r0
 8004564:	460b      	mov	r3, r1
 8004566:	4b0d      	ldr	r3, [pc, #52]	; (800459c <UART_SetConfig+0x2d4>)
 8004568:	fba3 1302 	umull	r1, r3, r3, r2
 800456c:	095b      	lsrs	r3, r3, #5
 800456e:	2164      	movs	r1, #100	; 0x64
 8004570:	fb01 f303 	mul.w	r3, r1, r3
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	00db      	lsls	r3, r3, #3
 8004578:	3332      	adds	r3, #50	; 0x32
 800457a:	4a08      	ldr	r2, [pc, #32]	; (800459c <UART_SetConfig+0x2d4>)
 800457c:	fba2 2303 	umull	r2, r3, r2, r3
 8004580:	095b      	lsrs	r3, r3, #5
 8004582:	f003 0207 	and.w	r2, r3, #7
 8004586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4422      	add	r2, r4
 800458e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004590:	e105      	b.n	800479e <UART_SetConfig+0x4d6>
 8004592:	bf00      	nop
 8004594:	40011000 	.word	0x40011000
 8004598:	40011400 	.word	0x40011400
 800459c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045a4:	2200      	movs	r2, #0
 80045a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80045aa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80045ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80045b2:	4642      	mov	r2, r8
 80045b4:	464b      	mov	r3, r9
 80045b6:	1891      	adds	r1, r2, r2
 80045b8:	6239      	str	r1, [r7, #32]
 80045ba:	415b      	adcs	r3, r3
 80045bc:	627b      	str	r3, [r7, #36]	; 0x24
 80045be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80045c2:	4641      	mov	r1, r8
 80045c4:	1854      	adds	r4, r2, r1
 80045c6:	4649      	mov	r1, r9
 80045c8:	eb43 0501 	adc.w	r5, r3, r1
 80045cc:	f04f 0200 	mov.w	r2, #0
 80045d0:	f04f 0300 	mov.w	r3, #0
 80045d4:	00eb      	lsls	r3, r5, #3
 80045d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045da:	00e2      	lsls	r2, r4, #3
 80045dc:	4614      	mov	r4, r2
 80045de:	461d      	mov	r5, r3
 80045e0:	4643      	mov	r3, r8
 80045e2:	18e3      	adds	r3, r4, r3
 80045e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80045e8:	464b      	mov	r3, r9
 80045ea:	eb45 0303 	adc.w	r3, r5, r3
 80045ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80045f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80045fe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004602:	f04f 0200 	mov.w	r2, #0
 8004606:	f04f 0300 	mov.w	r3, #0
 800460a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800460e:	4629      	mov	r1, r5
 8004610:	008b      	lsls	r3, r1, #2
 8004612:	4621      	mov	r1, r4
 8004614:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004618:	4621      	mov	r1, r4
 800461a:	008a      	lsls	r2, r1, #2
 800461c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004620:	f7fc fb42 	bl	8000ca8 <__aeabi_uldivmod>
 8004624:	4602      	mov	r2, r0
 8004626:	460b      	mov	r3, r1
 8004628:	4b60      	ldr	r3, [pc, #384]	; (80047ac <UART_SetConfig+0x4e4>)
 800462a:	fba3 2302 	umull	r2, r3, r3, r2
 800462e:	095b      	lsrs	r3, r3, #5
 8004630:	011c      	lsls	r4, r3, #4
 8004632:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004636:	2200      	movs	r2, #0
 8004638:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800463c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004640:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004644:	4642      	mov	r2, r8
 8004646:	464b      	mov	r3, r9
 8004648:	1891      	adds	r1, r2, r2
 800464a:	61b9      	str	r1, [r7, #24]
 800464c:	415b      	adcs	r3, r3
 800464e:	61fb      	str	r3, [r7, #28]
 8004650:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004654:	4641      	mov	r1, r8
 8004656:	1851      	adds	r1, r2, r1
 8004658:	6139      	str	r1, [r7, #16]
 800465a:	4649      	mov	r1, r9
 800465c:	414b      	adcs	r3, r1
 800465e:	617b      	str	r3, [r7, #20]
 8004660:	f04f 0200 	mov.w	r2, #0
 8004664:	f04f 0300 	mov.w	r3, #0
 8004668:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800466c:	4659      	mov	r1, fp
 800466e:	00cb      	lsls	r3, r1, #3
 8004670:	4651      	mov	r1, sl
 8004672:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004676:	4651      	mov	r1, sl
 8004678:	00ca      	lsls	r2, r1, #3
 800467a:	4610      	mov	r0, r2
 800467c:	4619      	mov	r1, r3
 800467e:	4603      	mov	r3, r0
 8004680:	4642      	mov	r2, r8
 8004682:	189b      	adds	r3, r3, r2
 8004684:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004688:	464b      	mov	r3, r9
 800468a:	460a      	mov	r2, r1
 800468c:	eb42 0303 	adc.w	r3, r2, r3
 8004690:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	67bb      	str	r3, [r7, #120]	; 0x78
 800469e:	67fa      	str	r2, [r7, #124]	; 0x7c
 80046a0:	f04f 0200 	mov.w	r2, #0
 80046a4:	f04f 0300 	mov.w	r3, #0
 80046a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80046ac:	4649      	mov	r1, r9
 80046ae:	008b      	lsls	r3, r1, #2
 80046b0:	4641      	mov	r1, r8
 80046b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046b6:	4641      	mov	r1, r8
 80046b8:	008a      	lsls	r2, r1, #2
 80046ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80046be:	f7fc faf3 	bl	8000ca8 <__aeabi_uldivmod>
 80046c2:	4602      	mov	r2, r0
 80046c4:	460b      	mov	r3, r1
 80046c6:	4b39      	ldr	r3, [pc, #228]	; (80047ac <UART_SetConfig+0x4e4>)
 80046c8:	fba3 1302 	umull	r1, r3, r3, r2
 80046cc:	095b      	lsrs	r3, r3, #5
 80046ce:	2164      	movs	r1, #100	; 0x64
 80046d0:	fb01 f303 	mul.w	r3, r1, r3
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	011b      	lsls	r3, r3, #4
 80046d8:	3332      	adds	r3, #50	; 0x32
 80046da:	4a34      	ldr	r2, [pc, #208]	; (80047ac <UART_SetConfig+0x4e4>)
 80046dc:	fba2 2303 	umull	r2, r3, r2, r3
 80046e0:	095b      	lsrs	r3, r3, #5
 80046e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046e6:	441c      	add	r4, r3
 80046e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046ec:	2200      	movs	r2, #0
 80046ee:	673b      	str	r3, [r7, #112]	; 0x70
 80046f0:	677a      	str	r2, [r7, #116]	; 0x74
 80046f2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80046f6:	4642      	mov	r2, r8
 80046f8:	464b      	mov	r3, r9
 80046fa:	1891      	adds	r1, r2, r2
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	415b      	adcs	r3, r3
 8004700:	60fb      	str	r3, [r7, #12]
 8004702:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004706:	4641      	mov	r1, r8
 8004708:	1851      	adds	r1, r2, r1
 800470a:	6039      	str	r1, [r7, #0]
 800470c:	4649      	mov	r1, r9
 800470e:	414b      	adcs	r3, r1
 8004710:	607b      	str	r3, [r7, #4]
 8004712:	f04f 0200 	mov.w	r2, #0
 8004716:	f04f 0300 	mov.w	r3, #0
 800471a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800471e:	4659      	mov	r1, fp
 8004720:	00cb      	lsls	r3, r1, #3
 8004722:	4651      	mov	r1, sl
 8004724:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004728:	4651      	mov	r1, sl
 800472a:	00ca      	lsls	r2, r1, #3
 800472c:	4610      	mov	r0, r2
 800472e:	4619      	mov	r1, r3
 8004730:	4603      	mov	r3, r0
 8004732:	4642      	mov	r2, r8
 8004734:	189b      	adds	r3, r3, r2
 8004736:	66bb      	str	r3, [r7, #104]	; 0x68
 8004738:	464b      	mov	r3, r9
 800473a:	460a      	mov	r2, r1
 800473c:	eb42 0303 	adc.w	r3, r2, r3
 8004740:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	663b      	str	r3, [r7, #96]	; 0x60
 800474c:	667a      	str	r2, [r7, #100]	; 0x64
 800474e:	f04f 0200 	mov.w	r2, #0
 8004752:	f04f 0300 	mov.w	r3, #0
 8004756:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800475a:	4649      	mov	r1, r9
 800475c:	008b      	lsls	r3, r1, #2
 800475e:	4641      	mov	r1, r8
 8004760:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004764:	4641      	mov	r1, r8
 8004766:	008a      	lsls	r2, r1, #2
 8004768:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800476c:	f7fc fa9c 	bl	8000ca8 <__aeabi_uldivmod>
 8004770:	4602      	mov	r2, r0
 8004772:	460b      	mov	r3, r1
 8004774:	4b0d      	ldr	r3, [pc, #52]	; (80047ac <UART_SetConfig+0x4e4>)
 8004776:	fba3 1302 	umull	r1, r3, r3, r2
 800477a:	095b      	lsrs	r3, r3, #5
 800477c:	2164      	movs	r1, #100	; 0x64
 800477e:	fb01 f303 	mul.w	r3, r1, r3
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	011b      	lsls	r3, r3, #4
 8004786:	3332      	adds	r3, #50	; 0x32
 8004788:	4a08      	ldr	r2, [pc, #32]	; (80047ac <UART_SetConfig+0x4e4>)
 800478a:	fba2 2303 	umull	r2, r3, r2, r3
 800478e:	095b      	lsrs	r3, r3, #5
 8004790:	f003 020f 	and.w	r2, r3, #15
 8004794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4422      	add	r2, r4
 800479c:	609a      	str	r2, [r3, #8]
}
 800479e:	bf00      	nop
 80047a0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80047a4:	46bd      	mov	sp, r7
 80047a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047aa:	bf00      	nop
 80047ac:	51eb851f 	.word	0x51eb851f

080047b0 <__NVIC_SetPriority>:
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	4603      	mov	r3, r0
 80047b8:	6039      	str	r1, [r7, #0]
 80047ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	db0a      	blt.n	80047da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	b2da      	uxtb	r2, r3
 80047c8:	490c      	ldr	r1, [pc, #48]	; (80047fc <__NVIC_SetPriority+0x4c>)
 80047ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ce:	0112      	lsls	r2, r2, #4
 80047d0:	b2d2      	uxtb	r2, r2
 80047d2:	440b      	add	r3, r1
 80047d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80047d8:	e00a      	b.n	80047f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	b2da      	uxtb	r2, r3
 80047de:	4908      	ldr	r1, [pc, #32]	; (8004800 <__NVIC_SetPriority+0x50>)
 80047e0:	79fb      	ldrb	r3, [r7, #7]
 80047e2:	f003 030f 	and.w	r3, r3, #15
 80047e6:	3b04      	subs	r3, #4
 80047e8:	0112      	lsls	r2, r2, #4
 80047ea:	b2d2      	uxtb	r2, r2
 80047ec:	440b      	add	r3, r1
 80047ee:	761a      	strb	r2, [r3, #24]
}
 80047f0:	bf00      	nop
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr
 80047fc:	e000e100 	.word	0xe000e100
 8004800:	e000ed00 	.word	0xe000ed00

08004804 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004804:	b580      	push	{r7, lr}
 8004806:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004808:	4b05      	ldr	r3, [pc, #20]	; (8004820 <SysTick_Handler+0x1c>)
 800480a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800480c:	f002 fab0 	bl	8006d70 <xTaskGetSchedulerState>
 8004810:	4603      	mov	r3, r0
 8004812:	2b01      	cmp	r3, #1
 8004814:	d001      	beq.n	800481a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004816:	f003 f8cf 	bl	80079b8 <xPortSysTickHandler>
  }
}
 800481a:	bf00      	nop
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	e000e010 	.word	0xe000e010

08004824 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004824:	b580      	push	{r7, lr}
 8004826:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004828:	2100      	movs	r1, #0
 800482a:	f06f 0004 	mvn.w	r0, #4
 800482e:	f7ff ffbf 	bl	80047b0 <__NVIC_SetPriority>
#endif
}
 8004832:	bf00      	nop
 8004834:	bd80      	pop	{r7, pc}
	...

08004838 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800483e:	f3ef 8305 	mrs	r3, IPSR
 8004842:	603b      	str	r3, [r7, #0]
  return(result);
 8004844:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004846:	2b00      	cmp	r3, #0
 8004848:	d003      	beq.n	8004852 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800484a:	f06f 0305 	mvn.w	r3, #5
 800484e:	607b      	str	r3, [r7, #4]
 8004850:	e00c      	b.n	800486c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004852:	4b0a      	ldr	r3, [pc, #40]	; (800487c <osKernelInitialize+0x44>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d105      	bne.n	8004866 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800485a:	4b08      	ldr	r3, [pc, #32]	; (800487c <osKernelInitialize+0x44>)
 800485c:	2201      	movs	r2, #1
 800485e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004860:	2300      	movs	r3, #0
 8004862:	607b      	str	r3, [r7, #4]
 8004864:	e002      	b.n	800486c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004866:	f04f 33ff 	mov.w	r3, #4294967295
 800486a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800486c:	687b      	ldr	r3, [r7, #4]
}
 800486e:	4618      	mov	r0, r3
 8004870:	370c      	adds	r7, #12
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	200002e4 	.word	0x200002e4

08004880 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004886:	f3ef 8305 	mrs	r3, IPSR
 800488a:	603b      	str	r3, [r7, #0]
  return(result);
 800488c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800488e:	2b00      	cmp	r3, #0
 8004890:	d003      	beq.n	800489a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004892:	f06f 0305 	mvn.w	r3, #5
 8004896:	607b      	str	r3, [r7, #4]
 8004898:	e010      	b.n	80048bc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800489a:	4b0b      	ldr	r3, [pc, #44]	; (80048c8 <osKernelStart+0x48>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d109      	bne.n	80048b6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80048a2:	f7ff ffbf 	bl	8004824 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80048a6:	4b08      	ldr	r3, [pc, #32]	; (80048c8 <osKernelStart+0x48>)
 80048a8:	2202      	movs	r2, #2
 80048aa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80048ac:	f001 fd54 	bl	8006358 <vTaskStartScheduler>
      stat = osOK;
 80048b0:	2300      	movs	r3, #0
 80048b2:	607b      	str	r3, [r7, #4]
 80048b4:	e002      	b.n	80048bc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80048b6:	f04f 33ff 	mov.w	r3, #4294967295
 80048ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80048bc:	687b      	ldr	r3, [r7, #4]
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3708      	adds	r7, #8
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	200002e4 	.word	0x200002e4

080048cc <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b082      	sub	sp, #8
 80048d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048d2:	f3ef 8305 	mrs	r3, IPSR
 80048d6:	603b      	str	r3, [r7, #0]
  return(result);
 80048d8:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80048de:	f001 fe67 	bl	80065b0 <xTaskGetTickCountFromISR>
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	e002      	b.n	80048ec <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80048e6:	f001 fe53 	bl	8006590 <xTaskGetTickCount>
 80048ea:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80048ec:	687b      	ldr	r3, [r7, #4]
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b08e      	sub	sp, #56	; 0x38
 80048fa:	af04      	add	r7, sp, #16
 80048fc:	60f8      	str	r0, [r7, #12]
 80048fe:	60b9      	str	r1, [r7, #8]
 8004900:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004902:	2300      	movs	r3, #0
 8004904:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004906:	f3ef 8305 	mrs	r3, IPSR
 800490a:	617b      	str	r3, [r7, #20]
  return(result);
 800490c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800490e:	2b00      	cmp	r3, #0
 8004910:	d17e      	bne.n	8004a10 <osThreadNew+0x11a>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d07b      	beq.n	8004a10 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004918:	2380      	movs	r3, #128	; 0x80
 800491a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800491c:	2318      	movs	r3, #24
 800491e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004920:	2300      	movs	r3, #0
 8004922:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004924:	f04f 33ff 	mov.w	r3, #4294967295
 8004928:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d045      	beq.n	80049bc <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d002      	beq.n	800493e <osThreadNew+0x48>
        name = attr->name;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d002      	beq.n	800494c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d008      	beq.n	8004964 <osThreadNew+0x6e>
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	2b38      	cmp	r3, #56	; 0x38
 8004956:	d805      	bhi.n	8004964 <osThreadNew+0x6e>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f003 0301 	and.w	r3, r3, #1
 8004960:	2b00      	cmp	r3, #0
 8004962:	d001      	beq.n	8004968 <osThreadNew+0x72>
        return (NULL);
 8004964:	2300      	movs	r3, #0
 8004966:	e054      	b.n	8004a12 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	695b      	ldr	r3, [r3, #20]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d003      	beq.n	8004978 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	695b      	ldr	r3, [r3, #20]
 8004974:	089b      	lsrs	r3, r3, #2
 8004976:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d00e      	beq.n	800499e <osThreadNew+0xa8>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	2bbb      	cmp	r3, #187	; 0xbb
 8004986:	d90a      	bls.n	800499e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800498c:	2b00      	cmp	r3, #0
 800498e:	d006      	beq.n	800499e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	695b      	ldr	r3, [r3, #20]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d002      	beq.n	800499e <osThreadNew+0xa8>
        mem = 1;
 8004998:	2301      	movs	r3, #1
 800499a:	61bb      	str	r3, [r7, #24]
 800499c:	e010      	b.n	80049c0 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10c      	bne.n	80049c0 <osThreadNew+0xca>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d108      	bne.n	80049c0 <osThreadNew+0xca>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d104      	bne.n	80049c0 <osThreadNew+0xca>
          mem = 0;
 80049b6:	2300      	movs	r3, #0
 80049b8:	61bb      	str	r3, [r7, #24]
 80049ba:	e001      	b.n	80049c0 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80049bc:	2300      	movs	r3, #0
 80049be:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d110      	bne.n	80049e8 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80049ce:	9202      	str	r2, [sp, #8]
 80049d0:	9301      	str	r3, [sp, #4]
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	9300      	str	r3, [sp, #0]
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	6a3a      	ldr	r2, [r7, #32]
 80049da:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f001 facf 	bl	8005f80 <xTaskCreateStatic>
 80049e2:	4603      	mov	r3, r0
 80049e4:	613b      	str	r3, [r7, #16]
 80049e6:	e013      	b.n	8004a10 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d110      	bne.n	8004a10 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80049ee:	6a3b      	ldr	r3, [r7, #32]
 80049f0:	b29a      	uxth	r2, r3
 80049f2:	f107 0310 	add.w	r3, r7, #16
 80049f6:	9301      	str	r3, [sp, #4]
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	9300      	str	r3, [sp, #0]
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004a00:	68f8      	ldr	r0, [r7, #12]
 8004a02:	f001 fb1a 	bl	800603a <xTaskCreate>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d001      	beq.n	8004a10 <osThreadNew+0x11a>
            hTask = NULL;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004a10:	693b      	ldr	r3, [r7, #16]
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3728      	adds	r7, #40	; 0x28
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}

08004a1a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004a1a:	b580      	push	{r7, lr}
 8004a1c:	b084      	sub	sp, #16
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a22:	f3ef 8305 	mrs	r3, IPSR
 8004a26:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a28:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d003      	beq.n	8004a36 <osDelay+0x1c>
    stat = osErrorISR;
 8004a2e:	f06f 0305 	mvn.w	r3, #5
 8004a32:	60fb      	str	r3, [r7, #12]
 8004a34:	e007      	b.n	8004a46 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004a36:	2300      	movs	r3, #0
 8004a38:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d002      	beq.n	8004a46 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f001 fc55 	bl	80062f0 <vTaskDelay>
    }
  }

  return (stat);
 8004a46:	68fb      	ldr	r3, [r7, #12]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3710      	adds	r7, #16
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a5c:	f3ef 8305 	mrs	r3, IPSR
 8004a60:	60fb      	str	r3, [r7, #12]
  return(result);
 8004a62:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d12d      	bne.n	8004ac4 <osEventFlagsNew+0x74>
    mem = -1;
 8004a68:	f04f 33ff 	mov.w	r3, #4294967295
 8004a6c:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d015      	beq.n	8004aa0 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d006      	beq.n	8004a8a <osEventFlagsNew+0x3a>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	2b1f      	cmp	r3, #31
 8004a82:	d902      	bls.n	8004a8a <osEventFlagsNew+0x3a>
        mem = 1;
 8004a84:	2301      	movs	r3, #1
 8004a86:	613b      	str	r3, [r7, #16]
 8004a88:	e00c      	b.n	8004aa4 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d108      	bne.n	8004aa4 <osEventFlagsNew+0x54>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d104      	bne.n	8004aa4 <osEventFlagsNew+0x54>
          mem = 0;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	613b      	str	r3, [r7, #16]
 8004a9e:	e001      	b.n	8004aa4 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d106      	bne.n	8004ab8 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f000 fa1e 	bl	8004ef0 <xEventGroupCreateStatic>
 8004ab4:	6178      	str	r0, [r7, #20]
 8004ab6:	e005      	b.n	8004ac4 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d102      	bne.n	8004ac4 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8004abe:	f000 fa4e 	bl	8004f5e <xEventGroupCreate>
 8004ac2:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8004ac4:	697b      	ldr	r3, [r7, #20]
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3718      	adds	r7, #24
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
	...

08004ad0 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d004      	beq.n	8004aee <osEventFlagsSet+0x1e>
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d003      	beq.n	8004af6 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8004aee:	f06f 0303 	mvn.w	r3, #3
 8004af2:	617b      	str	r3, [r7, #20]
 8004af4:	e028      	b.n	8004b48 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004af6:	f3ef 8305 	mrs	r3, IPSR
 8004afa:	60fb      	str	r3, [r7, #12]
  return(result);
 8004afc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d01d      	beq.n	8004b3e <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8004b02:	2300      	movs	r3, #0
 8004b04:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8004b06:	f107 0308 	add.w	r3, r7, #8
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	6839      	ldr	r1, [r7, #0]
 8004b0e:	6938      	ldr	r0, [r7, #16]
 8004b10:	f000 fbc8 	bl	80052a4 <xEventGroupSetBitsFromISR>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d103      	bne.n	8004b22 <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8004b1a:	f06f 0302 	mvn.w	r3, #2
 8004b1e:	617b      	str	r3, [r7, #20]
 8004b20:	e012      	b.n	8004b48 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d00d      	beq.n	8004b48 <osEventFlagsSet+0x78>
 8004b2c:	4b09      	ldr	r3, [pc, #36]	; (8004b54 <osEventFlagsSet+0x84>)
 8004b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b32:	601a      	str	r2, [r3, #0]
 8004b34:	f3bf 8f4f 	dsb	sy
 8004b38:	f3bf 8f6f 	isb	sy
 8004b3c:	e004      	b.n	8004b48 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8004b3e:	6839      	ldr	r1, [r7, #0]
 8004b40:	6938      	ldr	r0, [r7, #16]
 8004b42:	f000 faf5 	bl	8005130 <xEventGroupSetBits>
 8004b46:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8004b48:	697b      	ldr	r3, [r7, #20]
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3718      	adds	r7, #24
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	e000ed04 	.word	0xe000ed04

08004b58 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b08c      	sub	sp, #48	; 0x30
 8004b5c:	af02      	add	r7, sp, #8
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
 8004b64:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004b6a:	69bb      	ldr	r3, [r7, #24]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d004      	beq.n	8004b7a <osEventFlagsWait+0x22>
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d003      	beq.n	8004b82 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8004b7a:	f06f 0303 	mvn.w	r3, #3
 8004b7e:	61fb      	str	r3, [r7, #28]
 8004b80:	e04b      	b.n	8004c1a <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b82:	f3ef 8305 	mrs	r3, IPSR
 8004b86:	617b      	str	r3, [r7, #20]
  return(result);
 8004b88:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d003      	beq.n	8004b96 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 8004b8e:	f06f 0305 	mvn.w	r3, #5
 8004b92:	61fb      	str	r3, [r7, #28]
 8004b94:	e041      	b.n	8004c1a <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d002      	beq.n	8004ba6 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	627b      	str	r3, [r7, #36]	; 0x24
 8004ba4:	e001      	b.n	8004baa <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f003 0302 	and.w	r3, r3, #2
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d002      	beq.n	8004bba <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	623b      	str	r3, [r7, #32]
 8004bb8:	e001      	b.n	8004bbe <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc4:	6a3a      	ldr	r2, [r7, #32]
 8004bc6:	68b9      	ldr	r1, [r7, #8]
 8004bc8:	69b8      	ldr	r0, [r7, #24]
 8004bca:	f000 f9e3 	bl	8004f94 <xEventGroupWaitBits>
 8004bce:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f003 0301 	and.w	r3, r3, #1
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d010      	beq.n	8004bfc <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	4013      	ands	r3, r2
 8004be0:	68ba      	ldr	r2, [r7, #8]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d019      	beq.n	8004c1a <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d003      	beq.n	8004bf4 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 8004bec:	f06f 0301 	mvn.w	r3, #1
 8004bf0:	61fb      	str	r3, [r7, #28]
 8004bf2:	e012      	b.n	8004c1a <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004bf4:	f06f 0302 	mvn.w	r3, #2
 8004bf8:	61fb      	str	r3, [r7, #28]
 8004bfa:	e00e      	b.n	8004c1a <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8004bfc:	68ba      	ldr	r2, [r7, #8]
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	4013      	ands	r3, r2
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d109      	bne.n	8004c1a <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d003      	beq.n	8004c14 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 8004c0c:	f06f 0301 	mvn.w	r3, #1
 8004c10:	61fb      	str	r3, [r7, #28]
 8004c12:	e002      	b.n	8004c1a <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004c14:	f06f 0302 	mvn.w	r3, #2
 8004c18:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8004c1a:	69fb      	ldr	r3, [r7, #28]
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3728      	adds	r7, #40	; 0x28
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b08a      	sub	sp, #40	; 0x28
 8004c28:	af02      	add	r7, sp, #8
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004c30:	2300      	movs	r3, #0
 8004c32:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c34:	f3ef 8305 	mrs	r3, IPSR
 8004c38:	613b      	str	r3, [r7, #16]
  return(result);
 8004c3a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d15f      	bne.n	8004d00 <osMessageQueueNew+0xdc>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d05c      	beq.n	8004d00 <osMessageQueueNew+0xdc>
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d059      	beq.n	8004d00 <osMessageQueueNew+0xdc>
    mem = -1;
 8004c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8004c50:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d029      	beq.n	8004cac <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d012      	beq.n	8004c86 <osMessageQueueNew+0x62>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	2b4f      	cmp	r3, #79	; 0x4f
 8004c66:	d90e      	bls.n	8004c86 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d00a      	beq.n	8004c86 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	695a      	ldr	r2, [r3, #20]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	68b9      	ldr	r1, [r7, #8]
 8004c78:	fb01 f303 	mul.w	r3, r1, r3
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d302      	bcc.n	8004c86 <osMessageQueueNew+0x62>
        mem = 1;
 8004c80:	2301      	movs	r3, #1
 8004c82:	61bb      	str	r3, [r7, #24]
 8004c84:	e014      	b.n	8004cb0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d110      	bne.n	8004cb0 <osMessageQueueNew+0x8c>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d10c      	bne.n	8004cb0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d108      	bne.n	8004cb0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d104      	bne.n	8004cb0 <osMessageQueueNew+0x8c>
          mem = 0;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	61bb      	str	r3, [r7, #24]
 8004caa:	e001      	b.n	8004cb0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004cac:	2300      	movs	r3, #0
 8004cae:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d10b      	bne.n	8004cce <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	691a      	ldr	r2, [r3, #16]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	2100      	movs	r1, #0
 8004cc0:	9100      	str	r1, [sp, #0]
 8004cc2:	68b9      	ldr	r1, [r7, #8]
 8004cc4:	68f8      	ldr	r0, [r7, #12]
 8004cc6:	f000 fc1d 	bl	8005504 <xQueueGenericCreateStatic>
 8004cca:	61f8      	str	r0, [r7, #28]
 8004ccc:	e008      	b.n	8004ce0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d105      	bne.n	8004ce0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	68b9      	ldr	r1, [r7, #8]
 8004cd8:	68f8      	ldr	r0, [r7, #12]
 8004cda:	f000 fc8b 	bl	80055f4 <xQueueGenericCreate>
 8004cde:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00c      	beq.n	8004d00 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d003      	beq.n	8004cf4 <osMessageQueueNew+0xd0>
        name = attr->name;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	617b      	str	r3, [r7, #20]
 8004cf2:	e001      	b.n	8004cf8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004cf8:	6979      	ldr	r1, [r7, #20]
 8004cfa:	69f8      	ldr	r0, [r7, #28]
 8004cfc:	f001 f8e2 	bl	8005ec4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004d00:	69fb      	ldr	r3, [r7, #28]
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3720      	adds	r7, #32
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
	...

08004d0c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b088      	sub	sp, #32
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	603b      	str	r3, [r7, #0]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004d20:	2300      	movs	r3, #0
 8004d22:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d24:	f3ef 8305 	mrs	r3, IPSR
 8004d28:	617b      	str	r3, [r7, #20]
  return(result);
 8004d2a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d028      	beq.n	8004d82 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d005      	beq.n	8004d42 <osMessageQueuePut+0x36>
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d002      	beq.n	8004d42 <osMessageQueuePut+0x36>
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d003      	beq.n	8004d4a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004d42:	f06f 0303 	mvn.w	r3, #3
 8004d46:	61fb      	str	r3, [r7, #28]
 8004d48:	e038      	b.n	8004dbc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004d4e:	f107 0210 	add.w	r2, r7, #16
 8004d52:	2300      	movs	r3, #0
 8004d54:	68b9      	ldr	r1, [r7, #8]
 8004d56:	69b8      	ldr	r0, [r7, #24]
 8004d58:	f000 fda8 	bl	80058ac <xQueueGenericSendFromISR>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d003      	beq.n	8004d6a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8004d62:	f06f 0302 	mvn.w	r3, #2
 8004d66:	61fb      	str	r3, [r7, #28]
 8004d68:	e028      	b.n	8004dbc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d025      	beq.n	8004dbc <osMessageQueuePut+0xb0>
 8004d70:	4b15      	ldr	r3, [pc, #84]	; (8004dc8 <osMessageQueuePut+0xbc>)
 8004d72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d76:	601a      	str	r2, [r3, #0]
 8004d78:	f3bf 8f4f 	dsb	sy
 8004d7c:	f3bf 8f6f 	isb	sy
 8004d80:	e01c      	b.n	8004dbc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d002      	beq.n	8004d8e <osMessageQueuePut+0x82>
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d103      	bne.n	8004d96 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8004d8e:	f06f 0303 	mvn.w	r3, #3
 8004d92:	61fb      	str	r3, [r7, #28]
 8004d94:	e012      	b.n	8004dbc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004d96:	2300      	movs	r3, #0
 8004d98:	683a      	ldr	r2, [r7, #0]
 8004d9a:	68b9      	ldr	r1, [r7, #8]
 8004d9c:	69b8      	ldr	r0, [r7, #24]
 8004d9e:	f000 fc87 	bl	80056b0 <xQueueGenericSend>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d009      	beq.n	8004dbc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d003      	beq.n	8004db6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8004dae:	f06f 0301 	mvn.w	r3, #1
 8004db2:	61fb      	str	r3, [r7, #28]
 8004db4:	e002      	b.n	8004dbc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004db6:	f06f 0302 	mvn.w	r3, #2
 8004dba:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004dbc:	69fb      	ldr	r3, [r7, #28]
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3720      	adds	r7, #32
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	e000ed04 	.word	0xe000ed04

08004dcc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b088      	sub	sp, #32
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	607a      	str	r2, [r7, #4]
 8004dd8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004dde:	2300      	movs	r3, #0
 8004de0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004de2:	f3ef 8305 	mrs	r3, IPSR
 8004de6:	617b      	str	r3, [r7, #20]
  return(result);
 8004de8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d028      	beq.n	8004e40 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d005      	beq.n	8004e00 <osMessageQueueGet+0x34>
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d002      	beq.n	8004e00 <osMessageQueueGet+0x34>
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d003      	beq.n	8004e08 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004e00:	f06f 0303 	mvn.w	r3, #3
 8004e04:	61fb      	str	r3, [r7, #28]
 8004e06:	e037      	b.n	8004e78 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004e0c:	f107 0310 	add.w	r3, r7, #16
 8004e10:	461a      	mov	r2, r3
 8004e12:	68b9      	ldr	r1, [r7, #8]
 8004e14:	69b8      	ldr	r0, [r7, #24]
 8004e16:	f000 fec5 	bl	8005ba4 <xQueueReceiveFromISR>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d003      	beq.n	8004e28 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004e20:	f06f 0302 	mvn.w	r3, #2
 8004e24:	61fb      	str	r3, [r7, #28]
 8004e26:	e027      	b.n	8004e78 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d024      	beq.n	8004e78 <osMessageQueueGet+0xac>
 8004e2e:	4b15      	ldr	r3, [pc, #84]	; (8004e84 <osMessageQueueGet+0xb8>)
 8004e30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e34:	601a      	str	r2, [r3, #0]
 8004e36:	f3bf 8f4f 	dsb	sy
 8004e3a:	f3bf 8f6f 	isb	sy
 8004e3e:	e01b      	b.n	8004e78 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004e40:	69bb      	ldr	r3, [r7, #24]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d002      	beq.n	8004e4c <osMessageQueueGet+0x80>
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d103      	bne.n	8004e54 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8004e4c:	f06f 0303 	mvn.w	r3, #3
 8004e50:	61fb      	str	r3, [r7, #28]
 8004e52:	e011      	b.n	8004e78 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004e54:	683a      	ldr	r2, [r7, #0]
 8004e56:	68b9      	ldr	r1, [r7, #8]
 8004e58:	69b8      	ldr	r0, [r7, #24]
 8004e5a:	f000 fdc3 	bl	80059e4 <xQueueReceive>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d009      	beq.n	8004e78 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d003      	beq.n	8004e72 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8004e6a:	f06f 0301 	mvn.w	r3, #1
 8004e6e:	61fb      	str	r3, [r7, #28]
 8004e70:	e002      	b.n	8004e78 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8004e72:	f06f 0302 	mvn.w	r3, #2
 8004e76:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004e78:	69fb      	ldr	r3, [r7, #28]
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3720      	adds	r7, #32
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	e000ed04 	.word	0xe000ed04

08004e88 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	4a07      	ldr	r2, [pc, #28]	; (8004eb4 <vApplicationGetIdleTaskMemory+0x2c>)
 8004e98:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	4a06      	ldr	r2, [pc, #24]	; (8004eb8 <vApplicationGetIdleTaskMemory+0x30>)
 8004e9e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2280      	movs	r2, #128	; 0x80
 8004ea4:	601a      	str	r2, [r3, #0]
}
 8004ea6:	bf00      	nop
 8004ea8:	3714      	adds	r7, #20
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr
 8004eb2:	bf00      	nop
 8004eb4:	200002e8 	.word	0x200002e8
 8004eb8:	200003a4 	.word	0x200003a4

08004ebc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	4a07      	ldr	r2, [pc, #28]	; (8004ee8 <vApplicationGetTimerTaskMemory+0x2c>)
 8004ecc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	4a06      	ldr	r2, [pc, #24]	; (8004eec <vApplicationGetTimerTaskMemory+0x30>)
 8004ed2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004eda:	601a      	str	r2, [r3, #0]
}
 8004edc:	bf00      	nop
 8004ede:	3714      	adds	r7, #20
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr
 8004ee8:	200005a4 	.word	0x200005a4
 8004eec:	20000660 	.word	0x20000660

08004ef0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b086      	sub	sp, #24
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d10a      	bne.n	8004f14 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f02:	f383 8811 	msr	BASEPRI, r3
 8004f06:	f3bf 8f6f 	isb	sy
 8004f0a:	f3bf 8f4f 	dsb	sy
 8004f0e:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004f10:	bf00      	nop
 8004f12:	e7fe      	b.n	8004f12 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8004f14:	2320      	movs	r3, #32
 8004f16:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	2b20      	cmp	r3, #32
 8004f1c:	d00a      	beq.n	8004f34 <xEventGroupCreateStatic+0x44>
	__asm volatile
 8004f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f22:	f383 8811 	msr	BASEPRI, r3
 8004f26:	f3bf 8f6f 	isb	sy
 8004f2a:	f3bf 8f4f 	dsb	sy
 8004f2e:	60fb      	str	r3, [r7, #12]
}
 8004f30:	bf00      	nop
 8004f32:	e7fe      	b.n	8004f32 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00a      	beq.n	8004f54 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	2200      	movs	r2, #0
 8004f42:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	3304      	adds	r3, #4
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f000 f9bf 	bl	80052cc <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	2201      	movs	r2, #1
 8004f52:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8004f54:	697b      	ldr	r3, [r7, #20]
	}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3718      	adds	r7, #24
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b082      	sub	sp, #8
 8004f62:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8004f64:	2020      	movs	r0, #32
 8004f66:	f002 fdb7 	bl	8007ad8 <pvPortMalloc>
 8004f6a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00a      	beq.n	8004f88 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	3304      	adds	r3, #4
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f000 f9a5 	bl	80052cc <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8004f88:	687b      	ldr	r3, [r7, #4]
	}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3708      	adds	r7, #8
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
	...

08004f94 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b090      	sub	sp, #64	; 0x40
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
 8004fa0:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8004faa:	2300      	movs	r3, #0
 8004fac:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d10a      	bne.n	8004fca <xEventGroupWaitBits+0x36>
	__asm volatile
 8004fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fb8:	f383 8811 	msr	BASEPRI, r3
 8004fbc:	f3bf 8f6f 	isb	sy
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	623b      	str	r3, [r7, #32]
}
 8004fc6:	bf00      	nop
 8004fc8:	e7fe      	b.n	8004fc8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00a      	beq.n	8004fea <xEventGroupWaitBits+0x56>
	__asm volatile
 8004fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd8:	f383 8811 	msr	BASEPRI, r3
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f3bf 8f4f 	dsb	sy
 8004fe4:	61fb      	str	r3, [r7, #28]
}
 8004fe6:	bf00      	nop
 8004fe8:	e7fe      	b.n	8004fe8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10a      	bne.n	8005006 <xEventGroupWaitBits+0x72>
	__asm volatile
 8004ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ff4:	f383 8811 	msr	BASEPRI, r3
 8004ff8:	f3bf 8f6f 	isb	sy
 8004ffc:	f3bf 8f4f 	dsb	sy
 8005000:	61bb      	str	r3, [r7, #24]
}
 8005002:	bf00      	nop
 8005004:	e7fe      	b.n	8005004 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005006:	f001 feb3 	bl	8006d70 <xTaskGetSchedulerState>
 800500a:	4603      	mov	r3, r0
 800500c:	2b00      	cmp	r3, #0
 800500e:	d102      	bne.n	8005016 <xEventGroupWaitBits+0x82>
 8005010:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005012:	2b00      	cmp	r3, #0
 8005014:	d101      	bne.n	800501a <xEventGroupWaitBits+0x86>
 8005016:	2301      	movs	r3, #1
 8005018:	e000      	b.n	800501c <xEventGroupWaitBits+0x88>
 800501a:	2300      	movs	r3, #0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10a      	bne.n	8005036 <xEventGroupWaitBits+0xa2>
	__asm volatile
 8005020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005024:	f383 8811 	msr	BASEPRI, r3
 8005028:	f3bf 8f6f 	isb	sy
 800502c:	f3bf 8f4f 	dsb	sy
 8005030:	617b      	str	r3, [r7, #20]
}
 8005032:	bf00      	nop
 8005034:	e7fe      	b.n	8005034 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8005036:	f001 f9ff 	bl	8006438 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800503a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	68b9      	ldr	r1, [r7, #8]
 8005044:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005046:	f000 f90b 	bl	8005260 <prvTestWaitCondition>
 800504a:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800504c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00e      	beq.n	8005070 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8005052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005054:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8005056:	2300      	movs	r3, #0
 8005058:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d028      	beq.n	80050b2 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005060:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	43db      	mvns	r3, r3
 8005068:	401a      	ands	r2, r3
 800506a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800506c:	601a      	str	r2, [r3, #0]
 800506e:	e020      	b.n	80050b2 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8005070:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005072:	2b00      	cmp	r3, #0
 8005074:	d104      	bne.n	8005080 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8005076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005078:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800507a:	2301      	movs	r3, #1
 800507c:	633b      	str	r3, [r7, #48]	; 0x30
 800507e:	e018      	b.n	80050b2 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d003      	beq.n	800508e <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8005086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005088:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800508c:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d003      	beq.n	800509c <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8005094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005096:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800509a:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800509c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800509e:	1d18      	adds	r0, r3, #4
 80050a0:	68ba      	ldr	r2, [r7, #8]
 80050a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050a4:	4313      	orrs	r3, r2
 80050a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80050a8:	4619      	mov	r1, r3
 80050aa:	f001 fbd5 	bl	8006858 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80050ae:	2300      	movs	r3, #0
 80050b0:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80050b2:	f001 f9cf 	bl	8006454 <xTaskResumeAll>
 80050b6:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80050b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d031      	beq.n	8005122 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 80050be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d107      	bne.n	80050d4 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 80050c4:	4b19      	ldr	r3, [pc, #100]	; (800512c <xEventGroupWaitBits+0x198>)
 80050c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050ca:	601a      	str	r2, [r3, #0]
 80050cc:	f3bf 8f4f 	dsb	sy
 80050d0:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80050d4:	f001 fed8 	bl	8006e88 <uxTaskResetEventItemValue>
 80050d8:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80050da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d11a      	bne.n	800511a <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 80050e4:	f002 fbd6 	bl	8007894 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80050e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80050ee:	683a      	ldr	r2, [r7, #0]
 80050f0:	68b9      	ldr	r1, [r7, #8]
 80050f2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80050f4:	f000 f8b4 	bl	8005260 <prvTestWaitCondition>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d009      	beq.n	8005112 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d006      	beq.n	8005112 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005104:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	43db      	mvns	r3, r3
 800510c:	401a      	ands	r2, r3
 800510e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005110:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8005112:	2301      	movs	r3, #1
 8005114:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8005116:	f002 fbed 	bl	80078f4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800511a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800511c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005120:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8005122:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005124:	4618      	mov	r0, r3
 8005126:	3740      	adds	r7, #64	; 0x40
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}
 800512c:	e000ed04 	.word	0xe000ed04

08005130 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b08e      	sub	sp, #56	; 0x38
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800513a:	2300      	movs	r3, #0
 800513c:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8005142:	2300      	movs	r3, #0
 8005144:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d10a      	bne.n	8005162 <xEventGroupSetBits+0x32>
	__asm volatile
 800514c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005150:	f383 8811 	msr	BASEPRI, r3
 8005154:	f3bf 8f6f 	isb	sy
 8005158:	f3bf 8f4f 	dsb	sy
 800515c:	613b      	str	r3, [r7, #16]
}
 800515e:	bf00      	nop
 8005160:	e7fe      	b.n	8005160 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00a      	beq.n	8005182 <xEventGroupSetBits+0x52>
	__asm volatile
 800516c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005170:	f383 8811 	msr	BASEPRI, r3
 8005174:	f3bf 8f6f 	isb	sy
 8005178:	f3bf 8f4f 	dsb	sy
 800517c:	60fb      	str	r3, [r7, #12]
}
 800517e:	bf00      	nop
 8005180:	e7fe      	b.n	8005180 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8005182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005184:	3304      	adds	r3, #4
 8005186:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518a:	3308      	adds	r3, #8
 800518c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800518e:	f001 f953 	bl	8006438 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8005192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8005198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	431a      	orrs	r2, r3
 80051a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a2:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80051a4:	e03c      	b.n	8005220 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80051a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80051ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80051b2:	2300      	movs	r3, #0
 80051b4:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80051b6:	69bb      	ldr	r3, [r7, #24]
 80051b8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80051bc:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80051be:	69bb      	ldr	r3, [r7, #24]
 80051c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80051c4:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d108      	bne.n	80051e2 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80051d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	4013      	ands	r3, r2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00b      	beq.n	80051f4 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80051dc:	2301      	movs	r3, #1
 80051de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051e0:	e008      	b.n	80051f4 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80051e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	4013      	ands	r3, r2
 80051ea:	69ba      	ldr	r2, [r7, #24]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d101      	bne.n	80051f4 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80051f0:	2301      	movs	r3, #1
 80051f2:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80051f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d010      	beq.n	800521c <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8005204:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005206:	69bb      	ldr	r3, [r7, #24]
 8005208:	4313      	orrs	r3, r2
 800520a:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800520c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005214:	4619      	mov	r1, r3
 8005216:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005218:	f001 fbea 	bl	80069f0 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8005220:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005222:	6a3b      	ldr	r3, [r7, #32]
 8005224:	429a      	cmp	r2, r3
 8005226:	d1be      	bne.n	80051a6 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800522e:	43db      	mvns	r3, r3
 8005230:	401a      	ands	r2, r3
 8005232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005234:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8005236:	f001 f90d 	bl	8006454 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800523a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800523c:	681b      	ldr	r3, [r3, #0]
}
 800523e:	4618      	mov	r0, r3
 8005240:	3738      	adds	r7, #56	; 0x38
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8005246:	b580      	push	{r7, lr}
 8005248:	b082      	sub	sp, #8
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
 800524e:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8005250:	6839      	ldr	r1, [r7, #0]
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f7ff ff6c 	bl	8005130 <xEventGroupSetBits>
}
 8005258:	bf00      	nop
 800525a:	3708      	adds	r7, #8
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8005260:	b480      	push	{r7}
 8005262:	b087      	sub	sp, #28
 8005264:	af00      	add	r7, sp, #0
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800526c:	2300      	movs	r3, #0
 800526e:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d107      	bne.n	8005286 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8005276:	68fa      	ldr	r2, [r7, #12]
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	4013      	ands	r3, r2
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00a      	beq.n	8005296 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005280:	2301      	movs	r3, #1
 8005282:	617b      	str	r3, [r7, #20]
 8005284:	e007      	b.n	8005296 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	4013      	ands	r3, r2
 800528c:	68ba      	ldr	r2, [r7, #8]
 800528e:	429a      	cmp	r2, r3
 8005290:	d101      	bne.n	8005296 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005292:	2301      	movs	r3, #1
 8005294:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8005296:	697b      	ldr	r3, [r7, #20]
}
 8005298:	4618      	mov	r0, r3
 800529a:	371c      	adds	r7, #28
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	68ba      	ldr	r2, [r7, #8]
 80052b4:	68f9      	ldr	r1, [r7, #12]
 80052b6:	4804      	ldr	r0, [pc, #16]	; (80052c8 <xEventGroupSetBitsFromISR+0x24>)
 80052b8:	f002 f9a0 	bl	80075fc <xTimerPendFunctionCallFromISR>
 80052bc:	6178      	str	r0, [r7, #20]

		return xReturn;
 80052be:	697b      	ldr	r3, [r7, #20]
	}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3718      	adds	r7, #24
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	08005247 	.word	0x08005247

080052cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f103 0208 	add.w	r2, r3, #8
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f04f 32ff 	mov.w	r2, #4294967295
 80052e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f103 0208 	add.w	r2, r3, #8
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f103 0208 	add.w	r2, r3, #8
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800531a:	bf00      	nop
 800531c:	370c      	adds	r7, #12
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr

08005326 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005326:	b480      	push	{r7}
 8005328:	b085      	sub	sp, #20
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
 800532e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	689a      	ldr	r2, [r3, #8]
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	683a      	ldr	r2, [r7, #0]
 800534a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	1c5a      	adds	r2, r3, #1
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	601a      	str	r2, [r3, #0]
}
 8005362:	bf00      	nop
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800536e:	b480      	push	{r7}
 8005370:	b085      	sub	sp, #20
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
 8005376:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005384:	d103      	bne.n	800538e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	691b      	ldr	r3, [r3, #16]
 800538a:	60fb      	str	r3, [r7, #12]
 800538c:	e00c      	b.n	80053a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	3308      	adds	r3, #8
 8005392:	60fb      	str	r3, [r7, #12]
 8005394:	e002      	b.n	800539c <vListInsert+0x2e>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	60fb      	str	r3, [r7, #12]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68ba      	ldr	r2, [r7, #8]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d2f6      	bcs.n	8005396 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	685a      	ldr	r2, [r3, #4]
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	683a      	ldr	r2, [r7, #0]
 80053b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	683a      	ldr	r2, [r7, #0]
 80053c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	1c5a      	adds	r2, r3, #1
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	601a      	str	r2, [r3, #0]
}
 80053d4:	bf00      	nop
 80053d6:	3714      	adds	r7, #20
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80053e0:	b480      	push	{r7}
 80053e2:	b085      	sub	sp, #20
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	691b      	ldr	r3, [r3, #16]
 80053ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	6892      	ldr	r2, [r2, #8]
 80053f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	6852      	ldr	r2, [r2, #4]
 8005400:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	429a      	cmp	r2, r3
 800540a:	d103      	bne.n	8005414 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689a      	ldr	r2, [r3, #8]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	1e5a      	subs	r2, r3, #1
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
}
 8005428:	4618      	mov	r0, r3
 800542a:	3714      	adds	r7, #20
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10a      	bne.n	800545e <xQueueGenericReset+0x2a>
	__asm volatile
 8005448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800544c:	f383 8811 	msr	BASEPRI, r3
 8005450:	f3bf 8f6f 	isb	sy
 8005454:	f3bf 8f4f 	dsb	sy
 8005458:	60bb      	str	r3, [r7, #8]
}
 800545a:	bf00      	nop
 800545c:	e7fe      	b.n	800545c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800545e:	f002 fa19 	bl	8007894 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800546a:	68f9      	ldr	r1, [r7, #12]
 800546c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800546e:	fb01 f303 	mul.w	r3, r1, r3
 8005472:	441a      	add	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800548e:	3b01      	subs	r3, #1
 8005490:	68f9      	ldr	r1, [r7, #12]
 8005492:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005494:	fb01 f303 	mul.w	r3, r1, r3
 8005498:	441a      	add	r2, r3
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	22ff      	movs	r2, #255	; 0xff
 80054a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	22ff      	movs	r2, #255	; 0xff
 80054aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d114      	bne.n	80054de <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d01a      	beq.n	80054f2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	3310      	adds	r3, #16
 80054c0:	4618      	mov	r0, r3
 80054c2:	f001 fa31 	bl	8006928 <xTaskRemoveFromEventList>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d012      	beq.n	80054f2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80054cc:	4b0c      	ldr	r3, [pc, #48]	; (8005500 <xQueueGenericReset+0xcc>)
 80054ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054d2:	601a      	str	r2, [r3, #0]
 80054d4:	f3bf 8f4f 	dsb	sy
 80054d8:	f3bf 8f6f 	isb	sy
 80054dc:	e009      	b.n	80054f2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	3310      	adds	r3, #16
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7ff fef2 	bl	80052cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	3324      	adds	r3, #36	; 0x24
 80054ec:	4618      	mov	r0, r3
 80054ee:	f7ff feed 	bl	80052cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80054f2:	f002 f9ff 	bl	80078f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80054f6:	2301      	movs	r3, #1
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3710      	adds	r7, #16
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	e000ed04 	.word	0xe000ed04

08005504 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005504:	b580      	push	{r7, lr}
 8005506:	b08e      	sub	sp, #56	; 0x38
 8005508:	af02      	add	r7, sp, #8
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	607a      	str	r2, [r7, #4]
 8005510:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d10a      	bne.n	800552e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800551c:	f383 8811 	msr	BASEPRI, r3
 8005520:	f3bf 8f6f 	isb	sy
 8005524:	f3bf 8f4f 	dsb	sy
 8005528:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800552a:	bf00      	nop
 800552c:	e7fe      	b.n	800552c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d10a      	bne.n	800554a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005538:	f383 8811 	msr	BASEPRI, r3
 800553c:	f3bf 8f6f 	isb	sy
 8005540:	f3bf 8f4f 	dsb	sy
 8005544:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005546:	bf00      	nop
 8005548:	e7fe      	b.n	8005548 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d002      	beq.n	8005556 <xQueueGenericCreateStatic+0x52>
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d001      	beq.n	800555a <xQueueGenericCreateStatic+0x56>
 8005556:	2301      	movs	r3, #1
 8005558:	e000      	b.n	800555c <xQueueGenericCreateStatic+0x58>
 800555a:	2300      	movs	r3, #0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d10a      	bne.n	8005576 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005564:	f383 8811 	msr	BASEPRI, r3
 8005568:	f3bf 8f6f 	isb	sy
 800556c:	f3bf 8f4f 	dsb	sy
 8005570:	623b      	str	r3, [r7, #32]
}
 8005572:	bf00      	nop
 8005574:	e7fe      	b.n	8005574 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d102      	bne.n	8005582 <xQueueGenericCreateStatic+0x7e>
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d101      	bne.n	8005586 <xQueueGenericCreateStatic+0x82>
 8005582:	2301      	movs	r3, #1
 8005584:	e000      	b.n	8005588 <xQueueGenericCreateStatic+0x84>
 8005586:	2300      	movs	r3, #0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d10a      	bne.n	80055a2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800558c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005590:	f383 8811 	msr	BASEPRI, r3
 8005594:	f3bf 8f6f 	isb	sy
 8005598:	f3bf 8f4f 	dsb	sy
 800559c:	61fb      	str	r3, [r7, #28]
}
 800559e:	bf00      	nop
 80055a0:	e7fe      	b.n	80055a0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80055a2:	2350      	movs	r3, #80	; 0x50
 80055a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	2b50      	cmp	r3, #80	; 0x50
 80055aa:	d00a      	beq.n	80055c2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80055ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b0:	f383 8811 	msr	BASEPRI, r3
 80055b4:	f3bf 8f6f 	isb	sy
 80055b8:	f3bf 8f4f 	dsb	sy
 80055bc:	61bb      	str	r3, [r7, #24]
}
 80055be:	bf00      	nop
 80055c0:	e7fe      	b.n	80055c0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80055c2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80055c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00d      	beq.n	80055ea <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80055ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80055d6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80055da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	4613      	mov	r3, r2
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	68b9      	ldr	r1, [r7, #8]
 80055e4:	68f8      	ldr	r0, [r7, #12]
 80055e6:	f000 f83f 	bl	8005668 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80055ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3730      	adds	r7, #48	; 0x30
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b08a      	sub	sp, #40	; 0x28
 80055f8:	af02      	add	r7, sp, #8
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	4613      	mov	r3, r2
 8005600:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d10a      	bne.n	800561e <xQueueGenericCreate+0x2a>
	__asm volatile
 8005608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800560c:	f383 8811 	msr	BASEPRI, r3
 8005610:	f3bf 8f6f 	isb	sy
 8005614:	f3bf 8f4f 	dsb	sy
 8005618:	613b      	str	r3, [r7, #16]
}
 800561a:	bf00      	nop
 800561c:	e7fe      	b.n	800561c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	68ba      	ldr	r2, [r7, #8]
 8005622:	fb02 f303 	mul.w	r3, r2, r3
 8005626:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	3350      	adds	r3, #80	; 0x50
 800562c:	4618      	mov	r0, r3
 800562e:	f002 fa53 	bl	8007ad8 <pvPortMalloc>
 8005632:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d011      	beq.n	800565e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800563a:	69bb      	ldr	r3, [r7, #24]
 800563c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	3350      	adds	r3, #80	; 0x50
 8005642:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	2200      	movs	r2, #0
 8005648:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800564c:	79fa      	ldrb	r2, [r7, #7]
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	4613      	mov	r3, r2
 8005654:	697a      	ldr	r2, [r7, #20]
 8005656:	68b9      	ldr	r1, [r7, #8]
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f000 f805 	bl	8005668 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800565e:	69bb      	ldr	r3, [r7, #24]
	}
 8005660:	4618      	mov	r0, r3
 8005662:	3720      	adds	r7, #32
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}

08005668 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
 8005674:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d103      	bne.n	8005684 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800567c:	69bb      	ldr	r3, [r7, #24]
 800567e:	69ba      	ldr	r2, [r7, #24]
 8005680:	601a      	str	r2, [r3, #0]
 8005682:	e002      	b.n	800568a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800568a:	69bb      	ldr	r3, [r7, #24]
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005696:	2101      	movs	r1, #1
 8005698:	69b8      	ldr	r0, [r7, #24]
 800569a:	f7ff fecb 	bl	8005434 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	78fa      	ldrb	r2, [r7, #3]
 80056a2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80056a6:	bf00      	nop
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
	...

080056b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b08e      	sub	sp, #56	; 0x38
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
 80056bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80056be:	2300      	movs	r3, #0
 80056c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80056c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d10a      	bne.n	80056e2 <xQueueGenericSend+0x32>
	__asm volatile
 80056cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d0:	f383 8811 	msr	BASEPRI, r3
 80056d4:	f3bf 8f6f 	isb	sy
 80056d8:	f3bf 8f4f 	dsb	sy
 80056dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80056de:	bf00      	nop
 80056e0:	e7fe      	b.n	80056e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d103      	bne.n	80056f0 <xQueueGenericSend+0x40>
 80056e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d101      	bne.n	80056f4 <xQueueGenericSend+0x44>
 80056f0:	2301      	movs	r3, #1
 80056f2:	e000      	b.n	80056f6 <xQueueGenericSend+0x46>
 80056f4:	2300      	movs	r3, #0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d10a      	bne.n	8005710 <xQueueGenericSend+0x60>
	__asm volatile
 80056fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056fe:	f383 8811 	msr	BASEPRI, r3
 8005702:	f3bf 8f6f 	isb	sy
 8005706:	f3bf 8f4f 	dsb	sy
 800570a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800570c:	bf00      	nop
 800570e:	e7fe      	b.n	800570e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	2b02      	cmp	r3, #2
 8005714:	d103      	bne.n	800571e <xQueueGenericSend+0x6e>
 8005716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800571a:	2b01      	cmp	r3, #1
 800571c:	d101      	bne.n	8005722 <xQueueGenericSend+0x72>
 800571e:	2301      	movs	r3, #1
 8005720:	e000      	b.n	8005724 <xQueueGenericSend+0x74>
 8005722:	2300      	movs	r3, #0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d10a      	bne.n	800573e <xQueueGenericSend+0x8e>
	__asm volatile
 8005728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800572c:	f383 8811 	msr	BASEPRI, r3
 8005730:	f3bf 8f6f 	isb	sy
 8005734:	f3bf 8f4f 	dsb	sy
 8005738:	623b      	str	r3, [r7, #32]
}
 800573a:	bf00      	nop
 800573c:	e7fe      	b.n	800573c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800573e:	f001 fb17 	bl	8006d70 <xTaskGetSchedulerState>
 8005742:	4603      	mov	r3, r0
 8005744:	2b00      	cmp	r3, #0
 8005746:	d102      	bne.n	800574e <xQueueGenericSend+0x9e>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d101      	bne.n	8005752 <xQueueGenericSend+0xa2>
 800574e:	2301      	movs	r3, #1
 8005750:	e000      	b.n	8005754 <xQueueGenericSend+0xa4>
 8005752:	2300      	movs	r3, #0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d10a      	bne.n	800576e <xQueueGenericSend+0xbe>
	__asm volatile
 8005758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800575c:	f383 8811 	msr	BASEPRI, r3
 8005760:	f3bf 8f6f 	isb	sy
 8005764:	f3bf 8f4f 	dsb	sy
 8005768:	61fb      	str	r3, [r7, #28]
}
 800576a:	bf00      	nop
 800576c:	e7fe      	b.n	800576c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800576e:	f002 f891 	bl	8007894 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005774:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800577a:	429a      	cmp	r2, r3
 800577c:	d302      	bcc.n	8005784 <xQueueGenericSend+0xd4>
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	2b02      	cmp	r3, #2
 8005782:	d129      	bne.n	80057d8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005784:	683a      	ldr	r2, [r7, #0]
 8005786:	68b9      	ldr	r1, [r7, #8]
 8005788:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800578a:	f000 fa8b 	bl	8005ca4 <prvCopyDataToQueue>
 800578e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005794:	2b00      	cmp	r3, #0
 8005796:	d010      	beq.n	80057ba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800579a:	3324      	adds	r3, #36	; 0x24
 800579c:	4618      	mov	r0, r3
 800579e:	f001 f8c3 	bl	8006928 <xTaskRemoveFromEventList>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d013      	beq.n	80057d0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80057a8:	4b3f      	ldr	r3, [pc, #252]	; (80058a8 <xQueueGenericSend+0x1f8>)
 80057aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057ae:	601a      	str	r2, [r3, #0]
 80057b0:	f3bf 8f4f 	dsb	sy
 80057b4:	f3bf 8f6f 	isb	sy
 80057b8:	e00a      	b.n	80057d0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80057ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d007      	beq.n	80057d0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80057c0:	4b39      	ldr	r3, [pc, #228]	; (80058a8 <xQueueGenericSend+0x1f8>)
 80057c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057c6:	601a      	str	r2, [r3, #0]
 80057c8:	f3bf 8f4f 	dsb	sy
 80057cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80057d0:	f002 f890 	bl	80078f4 <vPortExitCritical>
				return pdPASS;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e063      	b.n	80058a0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d103      	bne.n	80057e6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80057de:	f002 f889 	bl	80078f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80057e2:	2300      	movs	r3, #0
 80057e4:	e05c      	b.n	80058a0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80057e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d106      	bne.n	80057fa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80057ec:	f107 0314 	add.w	r3, r7, #20
 80057f0:	4618      	mov	r0, r3
 80057f2:	f001 f95f 	bl	8006ab4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80057f6:	2301      	movs	r3, #1
 80057f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80057fa:	f002 f87b 	bl	80078f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80057fe:	f000 fe1b 	bl	8006438 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005802:	f002 f847 	bl	8007894 <vPortEnterCritical>
 8005806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005808:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800580c:	b25b      	sxtb	r3, r3
 800580e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005812:	d103      	bne.n	800581c <xQueueGenericSend+0x16c>
 8005814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005816:	2200      	movs	r2, #0
 8005818:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800581c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800581e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005822:	b25b      	sxtb	r3, r3
 8005824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005828:	d103      	bne.n	8005832 <xQueueGenericSend+0x182>
 800582a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800582c:	2200      	movs	r2, #0
 800582e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005832:	f002 f85f 	bl	80078f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005836:	1d3a      	adds	r2, r7, #4
 8005838:	f107 0314 	add.w	r3, r7, #20
 800583c:	4611      	mov	r1, r2
 800583e:	4618      	mov	r0, r3
 8005840:	f001 f94e 	bl	8006ae0 <xTaskCheckForTimeOut>
 8005844:	4603      	mov	r3, r0
 8005846:	2b00      	cmp	r3, #0
 8005848:	d124      	bne.n	8005894 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800584a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800584c:	f000 fb22 	bl	8005e94 <prvIsQueueFull>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d018      	beq.n	8005888 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005858:	3310      	adds	r3, #16
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	4611      	mov	r1, r2
 800585e:	4618      	mov	r0, r3
 8005860:	f000 ffd6 	bl	8006810 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005864:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005866:	f000 faad 	bl	8005dc4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800586a:	f000 fdf3 	bl	8006454 <xTaskResumeAll>
 800586e:	4603      	mov	r3, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	f47f af7c 	bne.w	800576e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005876:	4b0c      	ldr	r3, [pc, #48]	; (80058a8 <xQueueGenericSend+0x1f8>)
 8005878:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800587c:	601a      	str	r2, [r3, #0]
 800587e:	f3bf 8f4f 	dsb	sy
 8005882:	f3bf 8f6f 	isb	sy
 8005886:	e772      	b.n	800576e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005888:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800588a:	f000 fa9b 	bl	8005dc4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800588e:	f000 fde1 	bl	8006454 <xTaskResumeAll>
 8005892:	e76c      	b.n	800576e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005894:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005896:	f000 fa95 	bl	8005dc4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800589a:	f000 fddb 	bl	8006454 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800589e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3738      	adds	r7, #56	; 0x38
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	e000ed04 	.word	0xe000ed04

080058ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b090      	sub	sp, #64	; 0x40
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
 80058b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80058be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d10a      	bne.n	80058da <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80058c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058c8:	f383 8811 	msr	BASEPRI, r3
 80058cc:	f3bf 8f6f 	isb	sy
 80058d0:	f3bf 8f4f 	dsb	sy
 80058d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80058d6:	bf00      	nop
 80058d8:	e7fe      	b.n	80058d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d103      	bne.n	80058e8 <xQueueGenericSendFromISR+0x3c>
 80058e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d101      	bne.n	80058ec <xQueueGenericSendFromISR+0x40>
 80058e8:	2301      	movs	r3, #1
 80058ea:	e000      	b.n	80058ee <xQueueGenericSendFromISR+0x42>
 80058ec:	2300      	movs	r3, #0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10a      	bne.n	8005908 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80058f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f6:	f383 8811 	msr	BASEPRI, r3
 80058fa:	f3bf 8f6f 	isb	sy
 80058fe:	f3bf 8f4f 	dsb	sy
 8005902:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005904:	bf00      	nop
 8005906:	e7fe      	b.n	8005906 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	2b02      	cmp	r3, #2
 800590c:	d103      	bne.n	8005916 <xQueueGenericSendFromISR+0x6a>
 800590e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005912:	2b01      	cmp	r3, #1
 8005914:	d101      	bne.n	800591a <xQueueGenericSendFromISR+0x6e>
 8005916:	2301      	movs	r3, #1
 8005918:	e000      	b.n	800591c <xQueueGenericSendFromISR+0x70>
 800591a:	2300      	movs	r3, #0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d10a      	bne.n	8005936 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005924:	f383 8811 	msr	BASEPRI, r3
 8005928:	f3bf 8f6f 	isb	sy
 800592c:	f3bf 8f4f 	dsb	sy
 8005930:	623b      	str	r3, [r7, #32]
}
 8005932:	bf00      	nop
 8005934:	e7fe      	b.n	8005934 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005936:	f002 f88f 	bl	8007a58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800593a:	f3ef 8211 	mrs	r2, BASEPRI
 800593e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005942:	f383 8811 	msr	BASEPRI, r3
 8005946:	f3bf 8f6f 	isb	sy
 800594a:	f3bf 8f4f 	dsb	sy
 800594e:	61fa      	str	r2, [r7, #28]
 8005950:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005952:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005954:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005958:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800595a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800595c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800595e:	429a      	cmp	r2, r3
 8005960:	d302      	bcc.n	8005968 <xQueueGenericSendFromISR+0xbc>
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	2b02      	cmp	r3, #2
 8005966:	d12f      	bne.n	80059c8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800596a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800596e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005976:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005978:	683a      	ldr	r2, [r7, #0]
 800597a:	68b9      	ldr	r1, [r7, #8]
 800597c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800597e:	f000 f991 	bl	8005ca4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005982:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800598a:	d112      	bne.n	80059b2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800598c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800598e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005990:	2b00      	cmp	r3, #0
 8005992:	d016      	beq.n	80059c2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005996:	3324      	adds	r3, #36	; 0x24
 8005998:	4618      	mov	r0, r3
 800599a:	f000 ffc5 	bl	8006928 <xTaskRemoveFromEventList>
 800599e:	4603      	mov	r3, r0
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d00e      	beq.n	80059c2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00b      	beq.n	80059c2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	601a      	str	r2, [r3, #0]
 80059b0:	e007      	b.n	80059c2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80059b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80059b6:	3301      	adds	r3, #1
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	b25a      	sxtb	r2, r3
 80059bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80059c2:	2301      	movs	r3, #1
 80059c4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80059c6:	e001      	b.n	80059cc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80059c8:	2300      	movs	r3, #0
 80059ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ce:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80059d6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80059d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3740      	adds	r7, #64	; 0x40
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
	...

080059e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b08c      	sub	sp, #48	; 0x30
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	60b9      	str	r1, [r7, #8]
 80059ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80059f0:	2300      	movs	r3, #0
 80059f2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80059f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d10a      	bne.n	8005a14 <xQueueReceive+0x30>
	__asm volatile
 80059fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a02:	f383 8811 	msr	BASEPRI, r3
 8005a06:	f3bf 8f6f 	isb	sy
 8005a0a:	f3bf 8f4f 	dsb	sy
 8005a0e:	623b      	str	r3, [r7, #32]
}
 8005a10:	bf00      	nop
 8005a12:	e7fe      	b.n	8005a12 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d103      	bne.n	8005a22 <xQueueReceive+0x3e>
 8005a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d101      	bne.n	8005a26 <xQueueReceive+0x42>
 8005a22:	2301      	movs	r3, #1
 8005a24:	e000      	b.n	8005a28 <xQueueReceive+0x44>
 8005a26:	2300      	movs	r3, #0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d10a      	bne.n	8005a42 <xQueueReceive+0x5e>
	__asm volatile
 8005a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a30:	f383 8811 	msr	BASEPRI, r3
 8005a34:	f3bf 8f6f 	isb	sy
 8005a38:	f3bf 8f4f 	dsb	sy
 8005a3c:	61fb      	str	r3, [r7, #28]
}
 8005a3e:	bf00      	nop
 8005a40:	e7fe      	b.n	8005a40 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a42:	f001 f995 	bl	8006d70 <xTaskGetSchedulerState>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d102      	bne.n	8005a52 <xQueueReceive+0x6e>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d101      	bne.n	8005a56 <xQueueReceive+0x72>
 8005a52:	2301      	movs	r3, #1
 8005a54:	e000      	b.n	8005a58 <xQueueReceive+0x74>
 8005a56:	2300      	movs	r3, #0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d10a      	bne.n	8005a72 <xQueueReceive+0x8e>
	__asm volatile
 8005a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a60:	f383 8811 	msr	BASEPRI, r3
 8005a64:	f3bf 8f6f 	isb	sy
 8005a68:	f3bf 8f4f 	dsb	sy
 8005a6c:	61bb      	str	r3, [r7, #24]
}
 8005a6e:	bf00      	nop
 8005a70:	e7fe      	b.n	8005a70 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005a72:	f001 ff0f 	bl	8007894 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d01f      	beq.n	8005ac2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005a82:	68b9      	ldr	r1, [r7, #8]
 8005a84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a86:	f000 f977 	bl	8005d78 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8c:	1e5a      	subs	r2, r3, #1
 8005a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a90:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a94:	691b      	ldr	r3, [r3, #16]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00f      	beq.n	8005aba <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a9c:	3310      	adds	r3, #16
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f000 ff42 	bl	8006928 <xTaskRemoveFromEventList>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d007      	beq.n	8005aba <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005aaa:	4b3d      	ldr	r3, [pc, #244]	; (8005ba0 <xQueueReceive+0x1bc>)
 8005aac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ab0:	601a      	str	r2, [r3, #0]
 8005ab2:	f3bf 8f4f 	dsb	sy
 8005ab6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005aba:	f001 ff1b 	bl	80078f4 <vPortExitCritical>
				return pdPASS;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e069      	b.n	8005b96 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d103      	bne.n	8005ad0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005ac8:	f001 ff14 	bl	80078f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005acc:	2300      	movs	r3, #0
 8005ace:	e062      	b.n	8005b96 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d106      	bne.n	8005ae4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005ad6:	f107 0310 	add.w	r3, r7, #16
 8005ada:	4618      	mov	r0, r3
 8005adc:	f000 ffea 	bl	8006ab4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005ae4:	f001 ff06 	bl	80078f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005ae8:	f000 fca6 	bl	8006438 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005aec:	f001 fed2 	bl	8007894 <vPortEnterCritical>
 8005af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005af2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005af6:	b25b      	sxtb	r3, r3
 8005af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005afc:	d103      	bne.n	8005b06 <xQueueReceive+0x122>
 8005afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b0c:	b25b      	sxtb	r3, r3
 8005b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b12:	d103      	bne.n	8005b1c <xQueueReceive+0x138>
 8005b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b1c:	f001 feea 	bl	80078f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b20:	1d3a      	adds	r2, r7, #4
 8005b22:	f107 0310 	add.w	r3, r7, #16
 8005b26:	4611      	mov	r1, r2
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f000 ffd9 	bl	8006ae0 <xTaskCheckForTimeOut>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d123      	bne.n	8005b7c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b36:	f000 f997 	bl	8005e68 <prvIsQueueEmpty>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d017      	beq.n	8005b70 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b42:	3324      	adds	r3, #36	; 0x24
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	4611      	mov	r1, r2
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f000 fe61 	bl	8006810 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005b4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b50:	f000 f938 	bl	8005dc4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005b54:	f000 fc7e 	bl	8006454 <xTaskResumeAll>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d189      	bne.n	8005a72 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005b5e:	4b10      	ldr	r3, [pc, #64]	; (8005ba0 <xQueueReceive+0x1bc>)
 8005b60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b64:	601a      	str	r2, [r3, #0]
 8005b66:	f3bf 8f4f 	dsb	sy
 8005b6a:	f3bf 8f6f 	isb	sy
 8005b6e:	e780      	b.n	8005a72 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005b70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b72:	f000 f927 	bl	8005dc4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005b76:	f000 fc6d 	bl	8006454 <xTaskResumeAll>
 8005b7a:	e77a      	b.n	8005a72 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005b7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b7e:	f000 f921 	bl	8005dc4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005b82:	f000 fc67 	bl	8006454 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b88:	f000 f96e 	bl	8005e68 <prvIsQueueEmpty>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	f43f af6f 	beq.w	8005a72 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005b94:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3730      	adds	r7, #48	; 0x30
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	e000ed04 	.word	0xe000ed04

08005ba4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b08e      	sub	sp, #56	; 0x38
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d10a      	bne.n	8005bd0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8005bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bbe:	f383 8811 	msr	BASEPRI, r3
 8005bc2:	f3bf 8f6f 	isb	sy
 8005bc6:	f3bf 8f4f 	dsb	sy
 8005bca:	623b      	str	r3, [r7, #32]
}
 8005bcc:	bf00      	nop
 8005bce:	e7fe      	b.n	8005bce <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d103      	bne.n	8005bde <xQueueReceiveFromISR+0x3a>
 8005bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d101      	bne.n	8005be2 <xQueueReceiveFromISR+0x3e>
 8005bde:	2301      	movs	r3, #1
 8005be0:	e000      	b.n	8005be4 <xQueueReceiveFromISR+0x40>
 8005be2:	2300      	movs	r3, #0
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d10a      	bne.n	8005bfe <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8005be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bec:	f383 8811 	msr	BASEPRI, r3
 8005bf0:	f3bf 8f6f 	isb	sy
 8005bf4:	f3bf 8f4f 	dsb	sy
 8005bf8:	61fb      	str	r3, [r7, #28]
}
 8005bfa:	bf00      	nop
 8005bfc:	e7fe      	b.n	8005bfc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005bfe:	f001 ff2b 	bl	8007a58 <vPortValidateInterruptPriority>
	__asm volatile
 8005c02:	f3ef 8211 	mrs	r2, BASEPRI
 8005c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c0a:	f383 8811 	msr	BASEPRI, r3
 8005c0e:	f3bf 8f6f 	isb	sy
 8005c12:	f3bf 8f4f 	dsb	sy
 8005c16:	61ba      	str	r2, [r7, #24]
 8005c18:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005c1a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c22:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d02f      	beq.n	8005c8a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005c34:	68b9      	ldr	r1, [r7, #8]
 8005c36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c38:	f000 f89e 	bl	8005d78 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c3e:	1e5a      	subs	r2, r3, #1
 8005c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c42:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005c44:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c4c:	d112      	bne.n	8005c74 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c50:	691b      	ldr	r3, [r3, #16]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d016      	beq.n	8005c84 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c58:	3310      	adds	r3, #16
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 fe64 	bl	8006928 <xTaskRemoveFromEventList>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00e      	beq.n	8005c84 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d00b      	beq.n	8005c84 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	601a      	str	r2, [r3, #0]
 8005c72:	e007      	b.n	8005c84 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005c74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c78:	3301      	adds	r3, #1
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	b25a      	sxtb	r2, r3
 8005c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8005c84:	2301      	movs	r3, #1
 8005c86:	637b      	str	r3, [r7, #52]	; 0x34
 8005c88:	e001      	b.n	8005c8e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	637b      	str	r3, [r7, #52]	; 0x34
 8005c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c90:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	f383 8811 	msr	BASEPRI, r3
}
 8005c98:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3738      	adds	r7, #56	; 0x38
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b086      	sub	sp, #24
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d10d      	bne.n	8005cde <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d14d      	bne.n	8005d66 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f001 f86c 	bl	8006dac <xTaskPriorityDisinherit>
 8005cd4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	609a      	str	r2, [r3, #8]
 8005cdc:	e043      	b.n	8005d66 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d119      	bne.n	8005d18 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6858      	ldr	r0, [r3, #4]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cec:	461a      	mov	r2, r3
 8005cee:	68b9      	ldr	r1, [r7, #8]
 8005cf0:	f002 f9ff 	bl	80080f2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	685a      	ldr	r2, [r3, #4]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfc:	441a      	add	r2, r3
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	685a      	ldr	r2, [r3, #4]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d32b      	bcc.n	8005d66 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	605a      	str	r2, [r3, #4]
 8005d16:	e026      	b.n	8005d66 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	68d8      	ldr	r0, [r3, #12]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d20:	461a      	mov	r2, r3
 8005d22:	68b9      	ldr	r1, [r7, #8]
 8005d24:	f002 f9e5 	bl	80080f2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	68da      	ldr	r2, [r3, #12]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d30:	425b      	negs	r3, r3
 8005d32:	441a      	add	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	68da      	ldr	r2, [r3, #12]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d207      	bcs.n	8005d54 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	689a      	ldr	r2, [r3, #8]
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4c:	425b      	negs	r3, r3
 8005d4e:	441a      	add	r2, r3
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	d105      	bne.n	8005d66 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d002      	beq.n	8005d66 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	3b01      	subs	r3, #1
 8005d64:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	1c5a      	adds	r2, r3, #1
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005d6e:	697b      	ldr	r3, [r7, #20]
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3718      	adds	r7, #24
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d018      	beq.n	8005dbc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68da      	ldr	r2, [r3, #12]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d92:	441a      	add	r2, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	68da      	ldr	r2, [r3, #12]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d303      	bcc.n	8005dac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	68d9      	ldr	r1, [r3, #12]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db4:	461a      	mov	r2, r3
 8005db6:	6838      	ldr	r0, [r7, #0]
 8005db8:	f002 f99b 	bl	80080f2 <memcpy>
	}
}
 8005dbc:	bf00      	nop
 8005dbe:	3708      	adds	r7, #8
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005dcc:	f001 fd62 	bl	8007894 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005dd6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005dd8:	e011      	b.n	8005dfe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d012      	beq.n	8005e08 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	3324      	adds	r3, #36	; 0x24
 8005de6:	4618      	mov	r0, r3
 8005de8:	f000 fd9e 	bl	8006928 <xTaskRemoveFromEventList>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005df2:	f000 fed7 	bl	8006ba4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005df6:	7bfb      	ldrb	r3, [r7, #15]
 8005df8:	3b01      	subs	r3, #1
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005dfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	dce9      	bgt.n	8005dda <prvUnlockQueue+0x16>
 8005e06:	e000      	b.n	8005e0a <prvUnlockQueue+0x46>
					break;
 8005e08:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	22ff      	movs	r2, #255	; 0xff
 8005e0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005e12:	f001 fd6f 	bl	80078f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005e16:	f001 fd3d 	bl	8007894 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005e20:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e22:	e011      	b.n	8005e48 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d012      	beq.n	8005e52 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	3310      	adds	r3, #16
 8005e30:	4618      	mov	r0, r3
 8005e32:	f000 fd79 	bl	8006928 <xTaskRemoveFromEventList>
 8005e36:	4603      	mov	r3, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d001      	beq.n	8005e40 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005e3c:	f000 feb2 	bl	8006ba4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005e40:	7bbb      	ldrb	r3, [r7, #14]
 8005e42:	3b01      	subs	r3, #1
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	dce9      	bgt.n	8005e24 <prvUnlockQueue+0x60>
 8005e50:	e000      	b.n	8005e54 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005e52:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	22ff      	movs	r2, #255	; 0xff
 8005e58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005e5c:	f001 fd4a 	bl	80078f4 <vPortExitCritical>
}
 8005e60:	bf00      	nop
 8005e62:	3710      	adds	r7, #16
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e70:	f001 fd10 	bl	8007894 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d102      	bne.n	8005e82 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	60fb      	str	r3, [r7, #12]
 8005e80:	e001      	b.n	8005e86 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005e82:	2300      	movs	r3, #0
 8005e84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005e86:	f001 fd35 	bl	80078f4 <vPortExitCritical>

	return xReturn;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3710      	adds	r7, #16
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e9c:	f001 fcfa 	bl	8007894 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d102      	bne.n	8005eb2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005eac:	2301      	movs	r3, #1
 8005eae:	60fb      	str	r3, [r7, #12]
 8005eb0:	e001      	b.n	8005eb6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005eb6:	f001 fd1d 	bl	80078f4 <vPortExitCritical>

	return xReturn;
 8005eba:	68fb      	ldr	r3, [r7, #12]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b085      	sub	sp, #20
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ece:	2300      	movs	r3, #0
 8005ed0:	60fb      	str	r3, [r7, #12]
 8005ed2:	e014      	b.n	8005efe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005ed4:	4a0f      	ldr	r2, [pc, #60]	; (8005f14 <vQueueAddToRegistry+0x50>)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d10b      	bne.n	8005ef8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005ee0:	490c      	ldr	r1, [pc, #48]	; (8005f14 <vQueueAddToRegistry+0x50>)
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005eea:	4a0a      	ldr	r2, [pc, #40]	; (8005f14 <vQueueAddToRegistry+0x50>)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	00db      	lsls	r3, r3, #3
 8005ef0:	4413      	add	r3, r2
 8005ef2:	687a      	ldr	r2, [r7, #4]
 8005ef4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005ef6:	e006      	b.n	8005f06 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	3301      	adds	r3, #1
 8005efc:	60fb      	str	r3, [r7, #12]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2b07      	cmp	r3, #7
 8005f02:	d9e7      	bls.n	8005ed4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005f04:	bf00      	nop
 8005f06:	bf00      	nop
 8005f08:	3714      	adds	r7, #20
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	20000a60 	.word	0x20000a60

08005f18 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b086      	sub	sp, #24
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005f28:	f001 fcb4 	bl	8007894 <vPortEnterCritical>
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005f32:	b25b      	sxtb	r3, r3
 8005f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f38:	d103      	bne.n	8005f42 <vQueueWaitForMessageRestricted+0x2a>
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f48:	b25b      	sxtb	r3, r3
 8005f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f4e:	d103      	bne.n	8005f58 <vQueueWaitForMessageRestricted+0x40>
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f58:	f001 fccc 	bl	80078f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d106      	bne.n	8005f72 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	3324      	adds	r3, #36	; 0x24
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	68b9      	ldr	r1, [r7, #8]
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f000 fcaf 	bl	80068d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005f72:	6978      	ldr	r0, [r7, #20]
 8005f74:	f7ff ff26 	bl	8005dc4 <prvUnlockQueue>
	}
 8005f78:	bf00      	nop
 8005f7a:	3718      	adds	r7, #24
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b08e      	sub	sp, #56	; 0x38
 8005f84:	af04      	add	r7, sp, #16
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]
 8005f8c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d10a      	bne.n	8005faa <xTaskCreateStatic+0x2a>
	__asm volatile
 8005f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f98:	f383 8811 	msr	BASEPRI, r3
 8005f9c:	f3bf 8f6f 	isb	sy
 8005fa0:	f3bf 8f4f 	dsb	sy
 8005fa4:	623b      	str	r3, [r7, #32]
}
 8005fa6:	bf00      	nop
 8005fa8:	e7fe      	b.n	8005fa8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d10a      	bne.n	8005fc6 <xTaskCreateStatic+0x46>
	__asm volatile
 8005fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb4:	f383 8811 	msr	BASEPRI, r3
 8005fb8:	f3bf 8f6f 	isb	sy
 8005fbc:	f3bf 8f4f 	dsb	sy
 8005fc0:	61fb      	str	r3, [r7, #28]
}
 8005fc2:	bf00      	nop
 8005fc4:	e7fe      	b.n	8005fc4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005fc6:	23bc      	movs	r3, #188	; 0xbc
 8005fc8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	2bbc      	cmp	r3, #188	; 0xbc
 8005fce:	d00a      	beq.n	8005fe6 <xTaskCreateStatic+0x66>
	__asm volatile
 8005fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fd4:	f383 8811 	msr	BASEPRI, r3
 8005fd8:	f3bf 8f6f 	isb	sy
 8005fdc:	f3bf 8f4f 	dsb	sy
 8005fe0:	61bb      	str	r3, [r7, #24]
}
 8005fe2:	bf00      	nop
 8005fe4:	e7fe      	b.n	8005fe4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005fe6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d01e      	beq.n	800602c <xTaskCreateStatic+0xac>
 8005fee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d01b      	beq.n	800602c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ffc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006000:	2202      	movs	r2, #2
 8006002:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006006:	2300      	movs	r3, #0
 8006008:	9303      	str	r3, [sp, #12]
 800600a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600c:	9302      	str	r3, [sp, #8]
 800600e:	f107 0314 	add.w	r3, r7, #20
 8006012:	9301      	str	r3, [sp, #4]
 8006014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006016:	9300      	str	r3, [sp, #0]
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	68b9      	ldr	r1, [r7, #8]
 800601e:	68f8      	ldr	r0, [r7, #12]
 8006020:	f000 f850 	bl	80060c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006024:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006026:	f000 f8f3 	bl	8006210 <prvAddNewTaskToReadyList>
 800602a:	e001      	b.n	8006030 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800602c:	2300      	movs	r3, #0
 800602e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006030:	697b      	ldr	r3, [r7, #20]
	}
 8006032:	4618      	mov	r0, r3
 8006034:	3728      	adds	r7, #40	; 0x28
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}

0800603a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800603a:	b580      	push	{r7, lr}
 800603c:	b08c      	sub	sp, #48	; 0x30
 800603e:	af04      	add	r7, sp, #16
 8006040:	60f8      	str	r0, [r7, #12]
 8006042:	60b9      	str	r1, [r7, #8]
 8006044:	603b      	str	r3, [r7, #0]
 8006046:	4613      	mov	r3, r2
 8006048:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800604a:	88fb      	ldrh	r3, [r7, #6]
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	4618      	mov	r0, r3
 8006050:	f001 fd42 	bl	8007ad8 <pvPortMalloc>
 8006054:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00e      	beq.n	800607a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800605c:	20bc      	movs	r0, #188	; 0xbc
 800605e:	f001 fd3b 	bl	8007ad8 <pvPortMalloc>
 8006062:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d003      	beq.n	8006072 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	631a      	str	r2, [r3, #48]	; 0x30
 8006070:	e005      	b.n	800607e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006072:	6978      	ldr	r0, [r7, #20]
 8006074:	f001 fdfc 	bl	8007c70 <vPortFree>
 8006078:	e001      	b.n	800607e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800607a:	2300      	movs	r3, #0
 800607c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d017      	beq.n	80060b4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800608c:	88fa      	ldrh	r2, [r7, #6]
 800608e:	2300      	movs	r3, #0
 8006090:	9303      	str	r3, [sp, #12]
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	9302      	str	r3, [sp, #8]
 8006096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006098:	9301      	str	r3, [sp, #4]
 800609a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	68b9      	ldr	r1, [r7, #8]
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 f80e 	bl	80060c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80060a8:	69f8      	ldr	r0, [r7, #28]
 80060aa:	f000 f8b1 	bl	8006210 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80060ae:	2301      	movs	r3, #1
 80060b0:	61bb      	str	r3, [r7, #24]
 80060b2:	e002      	b.n	80060ba <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80060b4:	f04f 33ff 	mov.w	r3, #4294967295
 80060b8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80060ba:	69bb      	ldr	r3, [r7, #24]
	}
 80060bc:	4618      	mov	r0, r3
 80060be:	3720      	adds	r7, #32
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b088      	sub	sp, #32
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
 80060d0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80060d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	461a      	mov	r2, r3
 80060dc:	21a5      	movs	r1, #165	; 0xa5
 80060de:	f002 f816 	bl	800810e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80060e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80060ec:	3b01      	subs	r3, #1
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	4413      	add	r3, r2
 80060f2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80060f4:	69bb      	ldr	r3, [r7, #24]
 80060f6:	f023 0307 	bic.w	r3, r3, #7
 80060fa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	f003 0307 	and.w	r3, r3, #7
 8006102:	2b00      	cmp	r3, #0
 8006104:	d00a      	beq.n	800611c <prvInitialiseNewTask+0x58>
	__asm volatile
 8006106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800610a:	f383 8811 	msr	BASEPRI, r3
 800610e:	f3bf 8f6f 	isb	sy
 8006112:	f3bf 8f4f 	dsb	sy
 8006116:	617b      	str	r3, [r7, #20]
}
 8006118:	bf00      	nop
 800611a:	e7fe      	b.n	800611a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d01f      	beq.n	8006162 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006122:	2300      	movs	r3, #0
 8006124:	61fb      	str	r3, [r7, #28]
 8006126:	e012      	b.n	800614e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006128:	68ba      	ldr	r2, [r7, #8]
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	4413      	add	r3, r2
 800612e:	7819      	ldrb	r1, [r3, #0]
 8006130:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006132:	69fb      	ldr	r3, [r7, #28]
 8006134:	4413      	add	r3, r2
 8006136:	3334      	adds	r3, #52	; 0x34
 8006138:	460a      	mov	r2, r1
 800613a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800613c:	68ba      	ldr	r2, [r7, #8]
 800613e:	69fb      	ldr	r3, [r7, #28]
 8006140:	4413      	add	r3, r2
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d006      	beq.n	8006156 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	3301      	adds	r3, #1
 800614c:	61fb      	str	r3, [r7, #28]
 800614e:	69fb      	ldr	r3, [r7, #28]
 8006150:	2b0f      	cmp	r3, #15
 8006152:	d9e9      	bls.n	8006128 <prvInitialiseNewTask+0x64>
 8006154:	e000      	b.n	8006158 <prvInitialiseNewTask+0x94>
			{
				break;
 8006156:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800615a:	2200      	movs	r2, #0
 800615c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006160:	e003      	b.n	800616a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006164:	2200      	movs	r2, #0
 8006166:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800616a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800616c:	2b37      	cmp	r3, #55	; 0x37
 800616e:	d901      	bls.n	8006174 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006170:	2337      	movs	r3, #55	; 0x37
 8006172:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006176:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006178:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800617a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800617c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800617e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006182:	2200      	movs	r2, #0
 8006184:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006188:	3304      	adds	r3, #4
 800618a:	4618      	mov	r0, r3
 800618c:	f7ff f8be 	bl	800530c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006192:	3318      	adds	r3, #24
 8006194:	4618      	mov	r0, r3
 8006196:	f7ff f8b9 	bl	800530c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800619a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800619c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800619e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061a2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80061a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061a8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80061aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061ae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80061b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b2:	2200      	movs	r2, #0
 80061b4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80061b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80061c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061c2:	3354      	adds	r3, #84	; 0x54
 80061c4:	2260      	movs	r2, #96	; 0x60
 80061c6:	2100      	movs	r1, #0
 80061c8:	4618      	mov	r0, r3
 80061ca:	f001 ffa0 	bl	800810e <memset>
 80061ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d0:	4a0c      	ldr	r2, [pc, #48]	; (8006204 <prvInitialiseNewTask+0x140>)
 80061d2:	659a      	str	r2, [r3, #88]	; 0x58
 80061d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d6:	4a0c      	ldr	r2, [pc, #48]	; (8006208 <prvInitialiseNewTask+0x144>)
 80061d8:	65da      	str	r2, [r3, #92]	; 0x5c
 80061da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061dc:	4a0b      	ldr	r2, [pc, #44]	; (800620c <prvInitialiseNewTask+0x148>)
 80061de:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80061e0:	683a      	ldr	r2, [r7, #0]
 80061e2:	68f9      	ldr	r1, [r7, #12]
 80061e4:	69b8      	ldr	r0, [r7, #24]
 80061e6:	f001 fa29 	bl	800763c <pxPortInitialiseStack>
 80061ea:	4602      	mov	r2, r0
 80061ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80061f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d002      	beq.n	80061fc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80061f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061fa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80061fc:	bf00      	nop
 80061fe:	3720      	adds	r7, #32
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}
 8006204:	0800cb50 	.word	0x0800cb50
 8006208:	0800cb70 	.word	0x0800cb70
 800620c:	0800cb30 	.word	0x0800cb30

08006210 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b082      	sub	sp, #8
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006218:	f001 fb3c 	bl	8007894 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800621c:	4b2d      	ldr	r3, [pc, #180]	; (80062d4 <prvAddNewTaskToReadyList+0xc4>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	3301      	adds	r3, #1
 8006222:	4a2c      	ldr	r2, [pc, #176]	; (80062d4 <prvAddNewTaskToReadyList+0xc4>)
 8006224:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006226:	4b2c      	ldr	r3, [pc, #176]	; (80062d8 <prvAddNewTaskToReadyList+0xc8>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d109      	bne.n	8006242 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800622e:	4a2a      	ldr	r2, [pc, #168]	; (80062d8 <prvAddNewTaskToReadyList+0xc8>)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006234:	4b27      	ldr	r3, [pc, #156]	; (80062d4 <prvAddNewTaskToReadyList+0xc4>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	2b01      	cmp	r3, #1
 800623a:	d110      	bne.n	800625e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800623c:	f000 fcd6 	bl	8006bec <prvInitialiseTaskLists>
 8006240:	e00d      	b.n	800625e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006242:	4b26      	ldr	r3, [pc, #152]	; (80062dc <prvAddNewTaskToReadyList+0xcc>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d109      	bne.n	800625e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800624a:	4b23      	ldr	r3, [pc, #140]	; (80062d8 <prvAddNewTaskToReadyList+0xc8>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006254:	429a      	cmp	r2, r3
 8006256:	d802      	bhi.n	800625e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006258:	4a1f      	ldr	r2, [pc, #124]	; (80062d8 <prvAddNewTaskToReadyList+0xc8>)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800625e:	4b20      	ldr	r3, [pc, #128]	; (80062e0 <prvAddNewTaskToReadyList+0xd0>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	3301      	adds	r3, #1
 8006264:	4a1e      	ldr	r2, [pc, #120]	; (80062e0 <prvAddNewTaskToReadyList+0xd0>)
 8006266:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006268:	4b1d      	ldr	r3, [pc, #116]	; (80062e0 <prvAddNewTaskToReadyList+0xd0>)
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006274:	4b1b      	ldr	r3, [pc, #108]	; (80062e4 <prvAddNewTaskToReadyList+0xd4>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	429a      	cmp	r2, r3
 800627a:	d903      	bls.n	8006284 <prvAddNewTaskToReadyList+0x74>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006280:	4a18      	ldr	r2, [pc, #96]	; (80062e4 <prvAddNewTaskToReadyList+0xd4>)
 8006282:	6013      	str	r3, [r2, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006288:	4613      	mov	r3, r2
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	4413      	add	r3, r2
 800628e:	009b      	lsls	r3, r3, #2
 8006290:	4a15      	ldr	r2, [pc, #84]	; (80062e8 <prvAddNewTaskToReadyList+0xd8>)
 8006292:	441a      	add	r2, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	3304      	adds	r3, #4
 8006298:	4619      	mov	r1, r3
 800629a:	4610      	mov	r0, r2
 800629c:	f7ff f843 	bl	8005326 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80062a0:	f001 fb28 	bl	80078f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80062a4:	4b0d      	ldr	r3, [pc, #52]	; (80062dc <prvAddNewTaskToReadyList+0xcc>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d00e      	beq.n	80062ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80062ac:	4b0a      	ldr	r3, [pc, #40]	; (80062d8 <prvAddNewTaskToReadyList+0xc8>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d207      	bcs.n	80062ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80062ba:	4b0c      	ldr	r3, [pc, #48]	; (80062ec <prvAddNewTaskToReadyList+0xdc>)
 80062bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062c0:	601a      	str	r2, [r3, #0]
 80062c2:	f3bf 8f4f 	dsb	sy
 80062c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80062ca:	bf00      	nop
 80062cc:	3708      	adds	r7, #8
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	20000f74 	.word	0x20000f74
 80062d8:	20000aa0 	.word	0x20000aa0
 80062dc:	20000f80 	.word	0x20000f80
 80062e0:	20000f90 	.word	0x20000f90
 80062e4:	20000f7c 	.word	0x20000f7c
 80062e8:	20000aa4 	.word	0x20000aa4
 80062ec:	e000ed04 	.word	0xe000ed04

080062f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b084      	sub	sp, #16
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80062f8:	2300      	movs	r3, #0
 80062fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d017      	beq.n	8006332 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006302:	4b13      	ldr	r3, [pc, #76]	; (8006350 <vTaskDelay+0x60>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00a      	beq.n	8006320 <vTaskDelay+0x30>
	__asm volatile
 800630a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800630e:	f383 8811 	msr	BASEPRI, r3
 8006312:	f3bf 8f6f 	isb	sy
 8006316:	f3bf 8f4f 	dsb	sy
 800631a:	60bb      	str	r3, [r7, #8]
}
 800631c:	bf00      	nop
 800631e:	e7fe      	b.n	800631e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006320:	f000 f88a 	bl	8006438 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006324:	2100      	movs	r1, #0
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f000 fdc6 	bl	8006eb8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800632c:	f000 f892 	bl	8006454 <xTaskResumeAll>
 8006330:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d107      	bne.n	8006348 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006338:	4b06      	ldr	r3, [pc, #24]	; (8006354 <vTaskDelay+0x64>)
 800633a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800633e:	601a      	str	r2, [r3, #0]
 8006340:	f3bf 8f4f 	dsb	sy
 8006344:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006348:	bf00      	nop
 800634a:	3710      	adds	r7, #16
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}
 8006350:	20000f9c 	.word	0x20000f9c
 8006354:	e000ed04 	.word	0xe000ed04

08006358 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b08a      	sub	sp, #40	; 0x28
 800635c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800635e:	2300      	movs	r3, #0
 8006360:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006362:	2300      	movs	r3, #0
 8006364:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006366:	463a      	mov	r2, r7
 8006368:	1d39      	adds	r1, r7, #4
 800636a:	f107 0308 	add.w	r3, r7, #8
 800636e:	4618      	mov	r0, r3
 8006370:	f7fe fd8a 	bl	8004e88 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006374:	6839      	ldr	r1, [r7, #0]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	68ba      	ldr	r2, [r7, #8]
 800637a:	9202      	str	r2, [sp, #8]
 800637c:	9301      	str	r3, [sp, #4]
 800637e:	2300      	movs	r3, #0
 8006380:	9300      	str	r3, [sp, #0]
 8006382:	2300      	movs	r3, #0
 8006384:	460a      	mov	r2, r1
 8006386:	4924      	ldr	r1, [pc, #144]	; (8006418 <vTaskStartScheduler+0xc0>)
 8006388:	4824      	ldr	r0, [pc, #144]	; (800641c <vTaskStartScheduler+0xc4>)
 800638a:	f7ff fdf9 	bl	8005f80 <xTaskCreateStatic>
 800638e:	4603      	mov	r3, r0
 8006390:	4a23      	ldr	r2, [pc, #140]	; (8006420 <vTaskStartScheduler+0xc8>)
 8006392:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006394:	4b22      	ldr	r3, [pc, #136]	; (8006420 <vTaskStartScheduler+0xc8>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d002      	beq.n	80063a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800639c:	2301      	movs	r3, #1
 800639e:	617b      	str	r3, [r7, #20]
 80063a0:	e001      	b.n	80063a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80063a2:	2300      	movs	r3, #0
 80063a4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d102      	bne.n	80063b2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80063ac:	f000 fdd8 	bl	8006f60 <xTimerCreateTimerTask>
 80063b0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d11b      	bne.n	80063f0 <vTaskStartScheduler+0x98>
	__asm volatile
 80063b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063bc:	f383 8811 	msr	BASEPRI, r3
 80063c0:	f3bf 8f6f 	isb	sy
 80063c4:	f3bf 8f4f 	dsb	sy
 80063c8:	613b      	str	r3, [r7, #16]
}
 80063ca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80063cc:	4b15      	ldr	r3, [pc, #84]	; (8006424 <vTaskStartScheduler+0xcc>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	3354      	adds	r3, #84	; 0x54
 80063d2:	4a15      	ldr	r2, [pc, #84]	; (8006428 <vTaskStartScheduler+0xd0>)
 80063d4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80063d6:	4b15      	ldr	r3, [pc, #84]	; (800642c <vTaskStartScheduler+0xd4>)
 80063d8:	f04f 32ff 	mov.w	r2, #4294967295
 80063dc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80063de:	4b14      	ldr	r3, [pc, #80]	; (8006430 <vTaskStartScheduler+0xd8>)
 80063e0:	2201      	movs	r2, #1
 80063e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80063e4:	4b13      	ldr	r3, [pc, #76]	; (8006434 <vTaskStartScheduler+0xdc>)
 80063e6:	2200      	movs	r2, #0
 80063e8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80063ea:	f001 f9b1 	bl	8007750 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80063ee:	e00e      	b.n	800640e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f6:	d10a      	bne.n	800640e <vTaskStartScheduler+0xb6>
	__asm volatile
 80063f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fc:	f383 8811 	msr	BASEPRI, r3
 8006400:	f3bf 8f6f 	isb	sy
 8006404:	f3bf 8f4f 	dsb	sy
 8006408:	60fb      	str	r3, [r7, #12]
}
 800640a:	bf00      	nop
 800640c:	e7fe      	b.n	800640c <vTaskStartScheduler+0xb4>
}
 800640e:	bf00      	nop
 8006410:	3718      	adds	r7, #24
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	0800cadc 	.word	0x0800cadc
 800641c:	08006bbd 	.word	0x08006bbd
 8006420:	20000f98 	.word	0x20000f98
 8006424:	20000aa0 	.word	0x20000aa0
 8006428:	20000010 	.word	0x20000010
 800642c:	20000f94 	.word	0x20000f94
 8006430:	20000f80 	.word	0x20000f80
 8006434:	20000f78 	.word	0x20000f78

08006438 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006438:	b480      	push	{r7}
 800643a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800643c:	4b04      	ldr	r3, [pc, #16]	; (8006450 <vTaskSuspendAll+0x18>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	3301      	adds	r3, #1
 8006442:	4a03      	ldr	r2, [pc, #12]	; (8006450 <vTaskSuspendAll+0x18>)
 8006444:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006446:	bf00      	nop
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr
 8006450:	20000f9c 	.word	0x20000f9c

08006454 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b084      	sub	sp, #16
 8006458:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800645a:	2300      	movs	r3, #0
 800645c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800645e:	2300      	movs	r3, #0
 8006460:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006462:	4b42      	ldr	r3, [pc, #264]	; (800656c <xTaskResumeAll+0x118>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d10a      	bne.n	8006480 <xTaskResumeAll+0x2c>
	__asm volatile
 800646a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800646e:	f383 8811 	msr	BASEPRI, r3
 8006472:	f3bf 8f6f 	isb	sy
 8006476:	f3bf 8f4f 	dsb	sy
 800647a:	603b      	str	r3, [r7, #0]
}
 800647c:	bf00      	nop
 800647e:	e7fe      	b.n	800647e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006480:	f001 fa08 	bl	8007894 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006484:	4b39      	ldr	r3, [pc, #228]	; (800656c <xTaskResumeAll+0x118>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	3b01      	subs	r3, #1
 800648a:	4a38      	ldr	r2, [pc, #224]	; (800656c <xTaskResumeAll+0x118>)
 800648c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800648e:	4b37      	ldr	r3, [pc, #220]	; (800656c <xTaskResumeAll+0x118>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d162      	bne.n	800655c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006496:	4b36      	ldr	r3, [pc, #216]	; (8006570 <xTaskResumeAll+0x11c>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d05e      	beq.n	800655c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800649e:	e02f      	b.n	8006500 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064a0:	4b34      	ldr	r3, [pc, #208]	; (8006574 <xTaskResumeAll+0x120>)
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	3318      	adds	r3, #24
 80064ac:	4618      	mov	r0, r3
 80064ae:	f7fe ff97 	bl	80053e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	3304      	adds	r3, #4
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7fe ff92 	bl	80053e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064c0:	4b2d      	ldr	r3, [pc, #180]	; (8006578 <xTaskResumeAll+0x124>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d903      	bls.n	80064d0 <xTaskResumeAll+0x7c>
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064cc:	4a2a      	ldr	r2, [pc, #168]	; (8006578 <xTaskResumeAll+0x124>)
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064d4:	4613      	mov	r3, r2
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	4413      	add	r3, r2
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	4a27      	ldr	r2, [pc, #156]	; (800657c <xTaskResumeAll+0x128>)
 80064de:	441a      	add	r2, r3
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	3304      	adds	r3, #4
 80064e4:	4619      	mov	r1, r3
 80064e6:	4610      	mov	r0, r2
 80064e8:	f7fe ff1d 	bl	8005326 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064f0:	4b23      	ldr	r3, [pc, #140]	; (8006580 <xTaskResumeAll+0x12c>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d302      	bcc.n	8006500 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80064fa:	4b22      	ldr	r3, [pc, #136]	; (8006584 <xTaskResumeAll+0x130>)
 80064fc:	2201      	movs	r2, #1
 80064fe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006500:	4b1c      	ldr	r3, [pc, #112]	; (8006574 <xTaskResumeAll+0x120>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d1cb      	bne.n	80064a0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d001      	beq.n	8006512 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800650e:	f000 fc0f 	bl	8006d30 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006512:	4b1d      	ldr	r3, [pc, #116]	; (8006588 <xTaskResumeAll+0x134>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d010      	beq.n	8006540 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800651e:	f000 f859 	bl	80065d4 <xTaskIncrementTick>
 8006522:	4603      	mov	r3, r0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d002      	beq.n	800652e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006528:	4b16      	ldr	r3, [pc, #88]	; (8006584 <xTaskResumeAll+0x130>)
 800652a:	2201      	movs	r2, #1
 800652c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	3b01      	subs	r3, #1
 8006532:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d1f1      	bne.n	800651e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800653a:	4b13      	ldr	r3, [pc, #76]	; (8006588 <xTaskResumeAll+0x134>)
 800653c:	2200      	movs	r2, #0
 800653e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006540:	4b10      	ldr	r3, [pc, #64]	; (8006584 <xTaskResumeAll+0x130>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d009      	beq.n	800655c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006548:	2301      	movs	r3, #1
 800654a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800654c:	4b0f      	ldr	r3, [pc, #60]	; (800658c <xTaskResumeAll+0x138>)
 800654e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006552:	601a      	str	r2, [r3, #0]
 8006554:	f3bf 8f4f 	dsb	sy
 8006558:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800655c:	f001 f9ca 	bl	80078f4 <vPortExitCritical>

	return xAlreadyYielded;
 8006560:	68bb      	ldr	r3, [r7, #8]
}
 8006562:	4618      	mov	r0, r3
 8006564:	3710      	adds	r7, #16
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}
 800656a:	bf00      	nop
 800656c:	20000f9c 	.word	0x20000f9c
 8006570:	20000f74 	.word	0x20000f74
 8006574:	20000f34 	.word	0x20000f34
 8006578:	20000f7c 	.word	0x20000f7c
 800657c:	20000aa4 	.word	0x20000aa4
 8006580:	20000aa0 	.word	0x20000aa0
 8006584:	20000f88 	.word	0x20000f88
 8006588:	20000f84 	.word	0x20000f84
 800658c:	e000ed04 	.word	0xe000ed04

08006590 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006596:	4b05      	ldr	r3, [pc, #20]	; (80065ac <xTaskGetTickCount+0x1c>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800659c:	687b      	ldr	r3, [r7, #4]
}
 800659e:	4618      	mov	r0, r3
 80065a0:	370c      	adds	r7, #12
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	20000f78 	.word	0x20000f78

080065b0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80065b6:	f001 fa4f 	bl	8007a58 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80065ba:	2300      	movs	r3, #0
 80065bc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80065be:	4b04      	ldr	r3, [pc, #16]	; (80065d0 <xTaskGetTickCountFromISR+0x20>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80065c4:	683b      	ldr	r3, [r7, #0]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3708      	adds	r7, #8
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
 80065ce:	bf00      	nop
 80065d0:	20000f78 	.word	0x20000f78

080065d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b086      	sub	sp, #24
 80065d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80065da:	2300      	movs	r3, #0
 80065dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065de:	4b4f      	ldr	r3, [pc, #316]	; (800671c <xTaskIncrementTick+0x148>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	f040 808f 	bne.w	8006706 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80065e8:	4b4d      	ldr	r3, [pc, #308]	; (8006720 <xTaskIncrementTick+0x14c>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	3301      	adds	r3, #1
 80065ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80065f0:	4a4b      	ldr	r2, [pc, #300]	; (8006720 <xTaskIncrementTick+0x14c>)
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d120      	bne.n	800663e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80065fc:	4b49      	ldr	r3, [pc, #292]	; (8006724 <xTaskIncrementTick+0x150>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d00a      	beq.n	800661c <xTaskIncrementTick+0x48>
	__asm volatile
 8006606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800660a:	f383 8811 	msr	BASEPRI, r3
 800660e:	f3bf 8f6f 	isb	sy
 8006612:	f3bf 8f4f 	dsb	sy
 8006616:	603b      	str	r3, [r7, #0]
}
 8006618:	bf00      	nop
 800661a:	e7fe      	b.n	800661a <xTaskIncrementTick+0x46>
 800661c:	4b41      	ldr	r3, [pc, #260]	; (8006724 <xTaskIncrementTick+0x150>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	60fb      	str	r3, [r7, #12]
 8006622:	4b41      	ldr	r3, [pc, #260]	; (8006728 <xTaskIncrementTick+0x154>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a3f      	ldr	r2, [pc, #252]	; (8006724 <xTaskIncrementTick+0x150>)
 8006628:	6013      	str	r3, [r2, #0]
 800662a:	4a3f      	ldr	r2, [pc, #252]	; (8006728 <xTaskIncrementTick+0x154>)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6013      	str	r3, [r2, #0]
 8006630:	4b3e      	ldr	r3, [pc, #248]	; (800672c <xTaskIncrementTick+0x158>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	3301      	adds	r3, #1
 8006636:	4a3d      	ldr	r2, [pc, #244]	; (800672c <xTaskIncrementTick+0x158>)
 8006638:	6013      	str	r3, [r2, #0]
 800663a:	f000 fb79 	bl	8006d30 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800663e:	4b3c      	ldr	r3, [pc, #240]	; (8006730 <xTaskIncrementTick+0x15c>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	693a      	ldr	r2, [r7, #16]
 8006644:	429a      	cmp	r2, r3
 8006646:	d349      	bcc.n	80066dc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006648:	4b36      	ldr	r3, [pc, #216]	; (8006724 <xTaskIncrementTick+0x150>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d104      	bne.n	800665c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006652:	4b37      	ldr	r3, [pc, #220]	; (8006730 <xTaskIncrementTick+0x15c>)
 8006654:	f04f 32ff 	mov.w	r2, #4294967295
 8006658:	601a      	str	r2, [r3, #0]
					break;
 800665a:	e03f      	b.n	80066dc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800665c:	4b31      	ldr	r3, [pc, #196]	; (8006724 <xTaskIncrementTick+0x150>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	429a      	cmp	r2, r3
 8006672:	d203      	bcs.n	800667c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006674:	4a2e      	ldr	r2, [pc, #184]	; (8006730 <xTaskIncrementTick+0x15c>)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800667a:	e02f      	b.n	80066dc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	3304      	adds	r3, #4
 8006680:	4618      	mov	r0, r3
 8006682:	f7fe fead 	bl	80053e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800668a:	2b00      	cmp	r3, #0
 800668c:	d004      	beq.n	8006698 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	3318      	adds	r3, #24
 8006692:	4618      	mov	r0, r3
 8006694:	f7fe fea4 	bl	80053e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800669c:	4b25      	ldr	r3, [pc, #148]	; (8006734 <xTaskIncrementTick+0x160>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d903      	bls.n	80066ac <xTaskIncrementTick+0xd8>
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066a8:	4a22      	ldr	r2, [pc, #136]	; (8006734 <xTaskIncrementTick+0x160>)
 80066aa:	6013      	str	r3, [r2, #0]
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066b0:	4613      	mov	r3, r2
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	4413      	add	r3, r2
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	4a1f      	ldr	r2, [pc, #124]	; (8006738 <xTaskIncrementTick+0x164>)
 80066ba:	441a      	add	r2, r3
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	3304      	adds	r3, #4
 80066c0:	4619      	mov	r1, r3
 80066c2:	4610      	mov	r0, r2
 80066c4:	f7fe fe2f 	bl	8005326 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066cc:	4b1b      	ldr	r3, [pc, #108]	; (800673c <xTaskIncrementTick+0x168>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d3b8      	bcc.n	8006648 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80066d6:	2301      	movs	r3, #1
 80066d8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066da:	e7b5      	b.n	8006648 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80066dc:	4b17      	ldr	r3, [pc, #92]	; (800673c <xTaskIncrementTick+0x168>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066e2:	4915      	ldr	r1, [pc, #84]	; (8006738 <xTaskIncrementTick+0x164>)
 80066e4:	4613      	mov	r3, r2
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	4413      	add	r3, r2
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	440b      	add	r3, r1
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d901      	bls.n	80066f8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80066f4:	2301      	movs	r3, #1
 80066f6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80066f8:	4b11      	ldr	r3, [pc, #68]	; (8006740 <xTaskIncrementTick+0x16c>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d007      	beq.n	8006710 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006700:	2301      	movs	r3, #1
 8006702:	617b      	str	r3, [r7, #20]
 8006704:	e004      	b.n	8006710 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006706:	4b0f      	ldr	r3, [pc, #60]	; (8006744 <xTaskIncrementTick+0x170>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	3301      	adds	r3, #1
 800670c:	4a0d      	ldr	r2, [pc, #52]	; (8006744 <xTaskIncrementTick+0x170>)
 800670e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006710:	697b      	ldr	r3, [r7, #20]
}
 8006712:	4618      	mov	r0, r3
 8006714:	3718      	adds	r7, #24
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	20000f9c 	.word	0x20000f9c
 8006720:	20000f78 	.word	0x20000f78
 8006724:	20000f2c 	.word	0x20000f2c
 8006728:	20000f30 	.word	0x20000f30
 800672c:	20000f8c 	.word	0x20000f8c
 8006730:	20000f94 	.word	0x20000f94
 8006734:	20000f7c 	.word	0x20000f7c
 8006738:	20000aa4 	.word	0x20000aa4
 800673c:	20000aa0 	.word	0x20000aa0
 8006740:	20000f88 	.word	0x20000f88
 8006744:	20000f84 	.word	0x20000f84

08006748 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006748:	b480      	push	{r7}
 800674a:	b085      	sub	sp, #20
 800674c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800674e:	4b2a      	ldr	r3, [pc, #168]	; (80067f8 <vTaskSwitchContext+0xb0>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d003      	beq.n	800675e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006756:	4b29      	ldr	r3, [pc, #164]	; (80067fc <vTaskSwitchContext+0xb4>)
 8006758:	2201      	movs	r2, #1
 800675a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800675c:	e046      	b.n	80067ec <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800675e:	4b27      	ldr	r3, [pc, #156]	; (80067fc <vTaskSwitchContext+0xb4>)
 8006760:	2200      	movs	r2, #0
 8006762:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006764:	4b26      	ldr	r3, [pc, #152]	; (8006800 <vTaskSwitchContext+0xb8>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	60fb      	str	r3, [r7, #12]
 800676a:	e010      	b.n	800678e <vTaskSwitchContext+0x46>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d10a      	bne.n	8006788 <vTaskSwitchContext+0x40>
	__asm volatile
 8006772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006776:	f383 8811 	msr	BASEPRI, r3
 800677a:	f3bf 8f6f 	isb	sy
 800677e:	f3bf 8f4f 	dsb	sy
 8006782:	607b      	str	r3, [r7, #4]
}
 8006784:	bf00      	nop
 8006786:	e7fe      	b.n	8006786 <vTaskSwitchContext+0x3e>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	3b01      	subs	r3, #1
 800678c:	60fb      	str	r3, [r7, #12]
 800678e:	491d      	ldr	r1, [pc, #116]	; (8006804 <vTaskSwitchContext+0xbc>)
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	4613      	mov	r3, r2
 8006794:	009b      	lsls	r3, r3, #2
 8006796:	4413      	add	r3, r2
 8006798:	009b      	lsls	r3, r3, #2
 800679a:	440b      	add	r3, r1
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d0e4      	beq.n	800676c <vTaskSwitchContext+0x24>
 80067a2:	68fa      	ldr	r2, [r7, #12]
 80067a4:	4613      	mov	r3, r2
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	4413      	add	r3, r2
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	4a15      	ldr	r2, [pc, #84]	; (8006804 <vTaskSwitchContext+0xbc>)
 80067ae:	4413      	add	r3, r2
 80067b0:	60bb      	str	r3, [r7, #8]
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	685a      	ldr	r2, [r3, #4]
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	605a      	str	r2, [r3, #4]
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	685a      	ldr	r2, [r3, #4]
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	3308      	adds	r3, #8
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d104      	bne.n	80067d2 <vTaskSwitchContext+0x8a>
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	685a      	ldr	r2, [r3, #4]
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	605a      	str	r2, [r3, #4]
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	68db      	ldr	r3, [r3, #12]
 80067d8:	4a0b      	ldr	r2, [pc, #44]	; (8006808 <vTaskSwitchContext+0xc0>)
 80067da:	6013      	str	r3, [r2, #0]
 80067dc:	4a08      	ldr	r2, [pc, #32]	; (8006800 <vTaskSwitchContext+0xb8>)
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80067e2:	4b09      	ldr	r3, [pc, #36]	; (8006808 <vTaskSwitchContext+0xc0>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	3354      	adds	r3, #84	; 0x54
 80067e8:	4a08      	ldr	r2, [pc, #32]	; (800680c <vTaskSwitchContext+0xc4>)
 80067ea:	6013      	str	r3, [r2, #0]
}
 80067ec:	bf00      	nop
 80067ee:	3714      	adds	r7, #20
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr
 80067f8:	20000f9c 	.word	0x20000f9c
 80067fc:	20000f88 	.word	0x20000f88
 8006800:	20000f7c 	.word	0x20000f7c
 8006804:	20000aa4 	.word	0x20000aa4
 8006808:	20000aa0 	.word	0x20000aa0
 800680c:	20000010 	.word	0x20000010

08006810 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d10a      	bne.n	8006836 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006824:	f383 8811 	msr	BASEPRI, r3
 8006828:	f3bf 8f6f 	isb	sy
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	60fb      	str	r3, [r7, #12]
}
 8006832:	bf00      	nop
 8006834:	e7fe      	b.n	8006834 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006836:	4b07      	ldr	r3, [pc, #28]	; (8006854 <vTaskPlaceOnEventList+0x44>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	3318      	adds	r3, #24
 800683c:	4619      	mov	r1, r3
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f7fe fd95 	bl	800536e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006844:	2101      	movs	r1, #1
 8006846:	6838      	ldr	r0, [r7, #0]
 8006848:	f000 fb36 	bl	8006eb8 <prvAddCurrentTaskToDelayedList>
}
 800684c:	bf00      	nop
 800684e:	3710      	adds	r7, #16
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	20000aa0 	.word	0x20000aa0

08006858 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b086      	sub	sp, #24
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d10a      	bne.n	8006880 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 800686a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800686e:	f383 8811 	msr	BASEPRI, r3
 8006872:	f3bf 8f6f 	isb	sy
 8006876:	f3bf 8f4f 	dsb	sy
 800687a:	617b      	str	r3, [r7, #20]
}
 800687c:	bf00      	nop
 800687e:	e7fe      	b.n	800687e <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8006880:	4b11      	ldr	r3, [pc, #68]	; (80068c8 <vTaskPlaceOnUnorderedEventList+0x70>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d10a      	bne.n	800689e <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8006888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800688c:	f383 8811 	msr	BASEPRI, r3
 8006890:	f3bf 8f6f 	isb	sy
 8006894:	f3bf 8f4f 	dsb	sy
 8006898:	613b      	str	r3, [r7, #16]
}
 800689a:	bf00      	nop
 800689c:	e7fe      	b.n	800689c <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800689e:	4b0b      	ldr	r3, [pc, #44]	; (80068cc <vTaskPlaceOnUnorderedEventList+0x74>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80068a8:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80068aa:	4b08      	ldr	r3, [pc, #32]	; (80068cc <vTaskPlaceOnUnorderedEventList+0x74>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	3318      	adds	r3, #24
 80068b0:	4619      	mov	r1, r3
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f7fe fd37 	bl	8005326 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80068b8:	2101      	movs	r1, #1
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 fafc 	bl	8006eb8 <prvAddCurrentTaskToDelayedList>
}
 80068c0:	bf00      	nop
 80068c2:	3718      	adds	r7, #24
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	20000f9c 	.word	0x20000f9c
 80068cc:	20000aa0 	.word	0x20000aa0

080068d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d10a      	bne.n	80068f8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80068e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e6:	f383 8811 	msr	BASEPRI, r3
 80068ea:	f3bf 8f6f 	isb	sy
 80068ee:	f3bf 8f4f 	dsb	sy
 80068f2:	617b      	str	r3, [r7, #20]
}
 80068f4:	bf00      	nop
 80068f6:	e7fe      	b.n	80068f6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80068f8:	4b0a      	ldr	r3, [pc, #40]	; (8006924 <vTaskPlaceOnEventListRestricted+0x54>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	3318      	adds	r3, #24
 80068fe:	4619      	mov	r1, r3
 8006900:	68f8      	ldr	r0, [r7, #12]
 8006902:	f7fe fd10 	bl	8005326 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d002      	beq.n	8006912 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800690c:	f04f 33ff 	mov.w	r3, #4294967295
 8006910:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006912:	6879      	ldr	r1, [r7, #4]
 8006914:	68b8      	ldr	r0, [r7, #8]
 8006916:	f000 facf 	bl	8006eb8 <prvAddCurrentTaskToDelayedList>
	}
 800691a:	bf00      	nop
 800691c:	3718      	adds	r7, #24
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}
 8006922:	bf00      	nop
 8006924:	20000aa0 	.word	0x20000aa0

08006928 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b086      	sub	sp, #24
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d10a      	bne.n	8006954 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800693e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006942:	f383 8811 	msr	BASEPRI, r3
 8006946:	f3bf 8f6f 	isb	sy
 800694a:	f3bf 8f4f 	dsb	sy
 800694e:	60fb      	str	r3, [r7, #12]
}
 8006950:	bf00      	nop
 8006952:	e7fe      	b.n	8006952 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	3318      	adds	r3, #24
 8006958:	4618      	mov	r0, r3
 800695a:	f7fe fd41 	bl	80053e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800695e:	4b1e      	ldr	r3, [pc, #120]	; (80069d8 <xTaskRemoveFromEventList+0xb0>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d11d      	bne.n	80069a2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	3304      	adds	r3, #4
 800696a:	4618      	mov	r0, r3
 800696c:	f7fe fd38 	bl	80053e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006974:	4b19      	ldr	r3, [pc, #100]	; (80069dc <xTaskRemoveFromEventList+0xb4>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	429a      	cmp	r2, r3
 800697a:	d903      	bls.n	8006984 <xTaskRemoveFromEventList+0x5c>
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006980:	4a16      	ldr	r2, [pc, #88]	; (80069dc <xTaskRemoveFromEventList+0xb4>)
 8006982:	6013      	str	r3, [r2, #0]
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006988:	4613      	mov	r3, r2
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	4413      	add	r3, r2
 800698e:	009b      	lsls	r3, r3, #2
 8006990:	4a13      	ldr	r2, [pc, #76]	; (80069e0 <xTaskRemoveFromEventList+0xb8>)
 8006992:	441a      	add	r2, r3
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	3304      	adds	r3, #4
 8006998:	4619      	mov	r1, r3
 800699a:	4610      	mov	r0, r2
 800699c:	f7fe fcc3 	bl	8005326 <vListInsertEnd>
 80069a0:	e005      	b.n	80069ae <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	3318      	adds	r3, #24
 80069a6:	4619      	mov	r1, r3
 80069a8:	480e      	ldr	r0, [pc, #56]	; (80069e4 <xTaskRemoveFromEventList+0xbc>)
 80069aa:	f7fe fcbc 	bl	8005326 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069b2:	4b0d      	ldr	r3, [pc, #52]	; (80069e8 <xTaskRemoveFromEventList+0xc0>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b8:	429a      	cmp	r2, r3
 80069ba:	d905      	bls.n	80069c8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80069bc:	2301      	movs	r3, #1
 80069be:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80069c0:	4b0a      	ldr	r3, [pc, #40]	; (80069ec <xTaskRemoveFromEventList+0xc4>)
 80069c2:	2201      	movs	r2, #1
 80069c4:	601a      	str	r2, [r3, #0]
 80069c6:	e001      	b.n	80069cc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80069c8:	2300      	movs	r3, #0
 80069ca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80069cc:	697b      	ldr	r3, [r7, #20]
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3718      	adds	r7, #24
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	20000f9c 	.word	0x20000f9c
 80069dc:	20000f7c 	.word	0x20000f7c
 80069e0:	20000aa4 	.word	0x20000aa4
 80069e4:	20000f34 	.word	0x20000f34
 80069e8:	20000aa0 	.word	0x20000aa0
 80069ec:	20000f88 	.word	0x20000f88

080069f0 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b086      	sub	sp, #24
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80069fa:	4b29      	ldr	r3, [pc, #164]	; (8006aa0 <vTaskRemoveFromUnorderedEventList+0xb0>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d10a      	bne.n	8006a18 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8006a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a06:	f383 8811 	msr	BASEPRI, r3
 8006a0a:	f3bf 8f6f 	isb	sy
 8006a0e:	f3bf 8f4f 	dsb	sy
 8006a12:	613b      	str	r3, [r7, #16]
}
 8006a14:	bf00      	nop
 8006a16:	e7fe      	b.n	8006a16 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	68db      	ldr	r3, [r3, #12]
 8006a26:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d10a      	bne.n	8006a44 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8006a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a32:	f383 8811 	msr	BASEPRI, r3
 8006a36:	f3bf 8f6f 	isb	sy
 8006a3a:	f3bf 8f4f 	dsb	sy
 8006a3e:	60fb      	str	r3, [r7, #12]
}
 8006a40:	bf00      	nop
 8006a42:	e7fe      	b.n	8006a42 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f7fe fccb 	bl	80053e0 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	3304      	adds	r3, #4
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f7fe fcc6 	bl	80053e0 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a58:	4b12      	ldr	r3, [pc, #72]	; (8006aa4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d903      	bls.n	8006a68 <vTaskRemoveFromUnorderedEventList+0x78>
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a64:	4a0f      	ldr	r2, [pc, #60]	; (8006aa4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8006a66:	6013      	str	r3, [r2, #0]
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4413      	add	r3, r2
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	4a0c      	ldr	r2, [pc, #48]	; (8006aa8 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8006a76:	441a      	add	r2, r3
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	3304      	adds	r3, #4
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	4610      	mov	r0, r2
 8006a80:	f7fe fc51 	bl	8005326 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a88:	4b08      	ldr	r3, [pc, #32]	; (8006aac <vTaskRemoveFromUnorderedEventList+0xbc>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d902      	bls.n	8006a98 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8006a92:	4b07      	ldr	r3, [pc, #28]	; (8006ab0 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8006a94:	2201      	movs	r2, #1
 8006a96:	601a      	str	r2, [r3, #0]
	}
}
 8006a98:	bf00      	nop
 8006a9a:	3718      	adds	r7, #24
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	20000f9c 	.word	0x20000f9c
 8006aa4:	20000f7c 	.word	0x20000f7c
 8006aa8:	20000aa4 	.word	0x20000aa4
 8006aac:	20000aa0 	.word	0x20000aa0
 8006ab0:	20000f88 	.word	0x20000f88

08006ab4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b083      	sub	sp, #12
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006abc:	4b06      	ldr	r3, [pc, #24]	; (8006ad8 <vTaskInternalSetTimeOutState+0x24>)
 8006abe:	681a      	ldr	r2, [r3, #0]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006ac4:	4b05      	ldr	r3, [pc, #20]	; (8006adc <vTaskInternalSetTimeOutState+0x28>)
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	605a      	str	r2, [r3, #4]
}
 8006acc:	bf00      	nop
 8006ace:	370c      	adds	r7, #12
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr
 8006ad8:	20000f8c 	.word	0x20000f8c
 8006adc:	20000f78 	.word	0x20000f78

08006ae0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b088      	sub	sp, #32
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d10a      	bne.n	8006b06 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006af4:	f383 8811 	msr	BASEPRI, r3
 8006af8:	f3bf 8f6f 	isb	sy
 8006afc:	f3bf 8f4f 	dsb	sy
 8006b00:	613b      	str	r3, [r7, #16]
}
 8006b02:	bf00      	nop
 8006b04:	e7fe      	b.n	8006b04 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d10a      	bne.n	8006b22 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b10:	f383 8811 	msr	BASEPRI, r3
 8006b14:	f3bf 8f6f 	isb	sy
 8006b18:	f3bf 8f4f 	dsb	sy
 8006b1c:	60fb      	str	r3, [r7, #12]
}
 8006b1e:	bf00      	nop
 8006b20:	e7fe      	b.n	8006b20 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006b22:	f000 feb7 	bl	8007894 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006b26:	4b1d      	ldr	r3, [pc, #116]	; (8006b9c <xTaskCheckForTimeOut+0xbc>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	69ba      	ldr	r2, [r7, #24]
 8006b32:	1ad3      	subs	r3, r2, r3
 8006b34:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b3e:	d102      	bne.n	8006b46 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006b40:	2300      	movs	r3, #0
 8006b42:	61fb      	str	r3, [r7, #28]
 8006b44:	e023      	b.n	8006b8e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	4b15      	ldr	r3, [pc, #84]	; (8006ba0 <xTaskCheckForTimeOut+0xc0>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d007      	beq.n	8006b62 <xTaskCheckForTimeOut+0x82>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	69ba      	ldr	r2, [r7, #24]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d302      	bcc.n	8006b62 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	61fb      	str	r3, [r7, #28]
 8006b60:	e015      	b.n	8006b8e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d20b      	bcs.n	8006b84 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	1ad2      	subs	r2, r2, r3
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f7ff ff9b 	bl	8006ab4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	61fb      	str	r3, [r7, #28]
 8006b82:	e004      	b.n	8006b8e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	2200      	movs	r2, #0
 8006b88:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006b8e:	f000 feb1 	bl	80078f4 <vPortExitCritical>

	return xReturn;
 8006b92:	69fb      	ldr	r3, [r7, #28]
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3720      	adds	r7, #32
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}
 8006b9c:	20000f78 	.word	0x20000f78
 8006ba0:	20000f8c 	.word	0x20000f8c

08006ba4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006ba8:	4b03      	ldr	r3, [pc, #12]	; (8006bb8 <vTaskMissedYield+0x14>)
 8006baa:	2201      	movs	r2, #1
 8006bac:	601a      	str	r2, [r3, #0]
}
 8006bae:	bf00      	nop
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr
 8006bb8:	20000f88 	.word	0x20000f88

08006bbc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006bc4:	f000 f852 	bl	8006c6c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006bc8:	4b06      	ldr	r3, [pc, #24]	; (8006be4 <prvIdleTask+0x28>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d9f9      	bls.n	8006bc4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006bd0:	4b05      	ldr	r3, [pc, #20]	; (8006be8 <prvIdleTask+0x2c>)
 8006bd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bd6:	601a      	str	r2, [r3, #0]
 8006bd8:	f3bf 8f4f 	dsb	sy
 8006bdc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006be0:	e7f0      	b.n	8006bc4 <prvIdleTask+0x8>
 8006be2:	bf00      	nop
 8006be4:	20000aa4 	.word	0x20000aa4
 8006be8:	e000ed04 	.word	0xe000ed04

08006bec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b082      	sub	sp, #8
 8006bf0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	607b      	str	r3, [r7, #4]
 8006bf6:	e00c      	b.n	8006c12 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	4613      	mov	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	4413      	add	r3, r2
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	4a12      	ldr	r2, [pc, #72]	; (8006c4c <prvInitialiseTaskLists+0x60>)
 8006c04:	4413      	add	r3, r2
 8006c06:	4618      	mov	r0, r3
 8006c08:	f7fe fb60 	bl	80052cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	3301      	adds	r3, #1
 8006c10:	607b      	str	r3, [r7, #4]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2b37      	cmp	r3, #55	; 0x37
 8006c16:	d9ef      	bls.n	8006bf8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006c18:	480d      	ldr	r0, [pc, #52]	; (8006c50 <prvInitialiseTaskLists+0x64>)
 8006c1a:	f7fe fb57 	bl	80052cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006c1e:	480d      	ldr	r0, [pc, #52]	; (8006c54 <prvInitialiseTaskLists+0x68>)
 8006c20:	f7fe fb54 	bl	80052cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006c24:	480c      	ldr	r0, [pc, #48]	; (8006c58 <prvInitialiseTaskLists+0x6c>)
 8006c26:	f7fe fb51 	bl	80052cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006c2a:	480c      	ldr	r0, [pc, #48]	; (8006c5c <prvInitialiseTaskLists+0x70>)
 8006c2c:	f7fe fb4e 	bl	80052cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006c30:	480b      	ldr	r0, [pc, #44]	; (8006c60 <prvInitialiseTaskLists+0x74>)
 8006c32:	f7fe fb4b 	bl	80052cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006c36:	4b0b      	ldr	r3, [pc, #44]	; (8006c64 <prvInitialiseTaskLists+0x78>)
 8006c38:	4a05      	ldr	r2, [pc, #20]	; (8006c50 <prvInitialiseTaskLists+0x64>)
 8006c3a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006c3c:	4b0a      	ldr	r3, [pc, #40]	; (8006c68 <prvInitialiseTaskLists+0x7c>)
 8006c3e:	4a05      	ldr	r2, [pc, #20]	; (8006c54 <prvInitialiseTaskLists+0x68>)
 8006c40:	601a      	str	r2, [r3, #0]
}
 8006c42:	bf00      	nop
 8006c44:	3708      	adds	r7, #8
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	20000aa4 	.word	0x20000aa4
 8006c50:	20000f04 	.word	0x20000f04
 8006c54:	20000f18 	.word	0x20000f18
 8006c58:	20000f34 	.word	0x20000f34
 8006c5c:	20000f48 	.word	0x20000f48
 8006c60:	20000f60 	.word	0x20000f60
 8006c64:	20000f2c 	.word	0x20000f2c
 8006c68:	20000f30 	.word	0x20000f30

08006c6c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b082      	sub	sp, #8
 8006c70:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006c72:	e019      	b.n	8006ca8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006c74:	f000 fe0e 	bl	8007894 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c78:	4b10      	ldr	r3, [pc, #64]	; (8006cbc <prvCheckTasksWaitingTermination+0x50>)
 8006c7a:	68db      	ldr	r3, [r3, #12]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	3304      	adds	r3, #4
 8006c84:	4618      	mov	r0, r3
 8006c86:	f7fe fbab 	bl	80053e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006c8a:	4b0d      	ldr	r3, [pc, #52]	; (8006cc0 <prvCheckTasksWaitingTermination+0x54>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	4a0b      	ldr	r2, [pc, #44]	; (8006cc0 <prvCheckTasksWaitingTermination+0x54>)
 8006c92:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006c94:	4b0b      	ldr	r3, [pc, #44]	; (8006cc4 <prvCheckTasksWaitingTermination+0x58>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	4a0a      	ldr	r2, [pc, #40]	; (8006cc4 <prvCheckTasksWaitingTermination+0x58>)
 8006c9c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006c9e:	f000 fe29 	bl	80078f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 f810 	bl	8006cc8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ca8:	4b06      	ldr	r3, [pc, #24]	; (8006cc4 <prvCheckTasksWaitingTermination+0x58>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d1e1      	bne.n	8006c74 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006cb0:	bf00      	nop
 8006cb2:	bf00      	nop
 8006cb4:	3708      	adds	r7, #8
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	20000f48 	.word	0x20000f48
 8006cc0:	20000f74 	.word	0x20000f74
 8006cc4:	20000f5c 	.word	0x20000f5c

08006cc8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b084      	sub	sp, #16
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	3354      	adds	r3, #84	; 0x54
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f002 f9cd 	bl	8009074 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d108      	bne.n	8006cf6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ce8:	4618      	mov	r0, r3
 8006cea:	f000 ffc1 	bl	8007c70 <vPortFree>
				vPortFree( pxTCB );
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 ffbe 	bl	8007c70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006cf4:	e018      	b.n	8006d28 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d103      	bne.n	8006d08 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f000 ffb5 	bl	8007c70 <vPortFree>
	}
 8006d06:	e00f      	b.n	8006d28 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006d0e:	2b02      	cmp	r3, #2
 8006d10:	d00a      	beq.n	8006d28 <prvDeleteTCB+0x60>
	__asm volatile
 8006d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d16:	f383 8811 	msr	BASEPRI, r3
 8006d1a:	f3bf 8f6f 	isb	sy
 8006d1e:	f3bf 8f4f 	dsb	sy
 8006d22:	60fb      	str	r3, [r7, #12]
}
 8006d24:	bf00      	nop
 8006d26:	e7fe      	b.n	8006d26 <prvDeleteTCB+0x5e>
	}
 8006d28:	bf00      	nop
 8006d2a:	3710      	adds	r7, #16
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d36:	4b0c      	ldr	r3, [pc, #48]	; (8006d68 <prvResetNextTaskUnblockTime+0x38>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d104      	bne.n	8006d4a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006d40:	4b0a      	ldr	r3, [pc, #40]	; (8006d6c <prvResetNextTaskUnblockTime+0x3c>)
 8006d42:	f04f 32ff 	mov.w	r2, #4294967295
 8006d46:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006d48:	e008      	b.n	8006d5c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d4a:	4b07      	ldr	r3, [pc, #28]	; (8006d68 <prvResetNextTaskUnblockTime+0x38>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	4a04      	ldr	r2, [pc, #16]	; (8006d6c <prvResetNextTaskUnblockTime+0x3c>)
 8006d5a:	6013      	str	r3, [r2, #0]
}
 8006d5c:	bf00      	nop
 8006d5e:	370c      	adds	r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr
 8006d68:	20000f2c 	.word	0x20000f2c
 8006d6c:	20000f94 	.word	0x20000f94

08006d70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006d76:	4b0b      	ldr	r3, [pc, #44]	; (8006da4 <xTaskGetSchedulerState+0x34>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d102      	bne.n	8006d84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	607b      	str	r3, [r7, #4]
 8006d82:	e008      	b.n	8006d96 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d84:	4b08      	ldr	r3, [pc, #32]	; (8006da8 <xTaskGetSchedulerState+0x38>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d102      	bne.n	8006d92 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006d8c:	2302      	movs	r3, #2
 8006d8e:	607b      	str	r3, [r7, #4]
 8006d90:	e001      	b.n	8006d96 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006d92:	2300      	movs	r3, #0
 8006d94:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006d96:	687b      	ldr	r3, [r7, #4]
	}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	370c      	adds	r7, #12
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr
 8006da4:	20000f80 	.word	0x20000f80
 8006da8:	20000f9c 	.word	0x20000f9c

08006dac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b086      	sub	sp, #24
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006db8:	2300      	movs	r3, #0
 8006dba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d056      	beq.n	8006e70 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006dc2:	4b2e      	ldr	r3, [pc, #184]	; (8006e7c <xTaskPriorityDisinherit+0xd0>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	693a      	ldr	r2, [r7, #16]
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d00a      	beq.n	8006de2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dd0:	f383 8811 	msr	BASEPRI, r3
 8006dd4:	f3bf 8f6f 	isb	sy
 8006dd8:	f3bf 8f4f 	dsb	sy
 8006ddc:	60fb      	str	r3, [r7, #12]
}
 8006dde:	bf00      	nop
 8006de0:	e7fe      	b.n	8006de0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d10a      	bne.n	8006e00 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dee:	f383 8811 	msr	BASEPRI, r3
 8006df2:	f3bf 8f6f 	isb	sy
 8006df6:	f3bf 8f4f 	dsb	sy
 8006dfa:	60bb      	str	r3, [r7, #8]
}
 8006dfc:	bf00      	nop
 8006dfe:	e7fe      	b.n	8006dfe <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e04:	1e5a      	subs	r2, r3, #1
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e12:	429a      	cmp	r2, r3
 8006e14:	d02c      	beq.n	8006e70 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d128      	bne.n	8006e70 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	3304      	adds	r3, #4
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7fe fadc 	bl	80053e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e34:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e40:	4b0f      	ldr	r3, [pc, #60]	; (8006e80 <xTaskPriorityDisinherit+0xd4>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d903      	bls.n	8006e50 <xTaskPriorityDisinherit+0xa4>
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e4c:	4a0c      	ldr	r2, [pc, #48]	; (8006e80 <xTaskPriorityDisinherit+0xd4>)
 8006e4e:	6013      	str	r3, [r2, #0]
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e54:	4613      	mov	r3, r2
 8006e56:	009b      	lsls	r3, r3, #2
 8006e58:	4413      	add	r3, r2
 8006e5a:	009b      	lsls	r3, r3, #2
 8006e5c:	4a09      	ldr	r2, [pc, #36]	; (8006e84 <xTaskPriorityDisinherit+0xd8>)
 8006e5e:	441a      	add	r2, r3
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	3304      	adds	r3, #4
 8006e64:	4619      	mov	r1, r3
 8006e66:	4610      	mov	r0, r2
 8006e68:	f7fe fa5d 	bl	8005326 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006e70:	697b      	ldr	r3, [r7, #20]
	}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3718      	adds	r7, #24
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}
 8006e7a:	bf00      	nop
 8006e7c:	20000aa0 	.word	0x20000aa0
 8006e80:	20000f7c 	.word	0x20000f7c
 8006e84:	20000aa4 	.word	0x20000aa4

08006e88 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b083      	sub	sp, #12
 8006e8c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8006e8e:	4b09      	ldr	r3, [pc, #36]	; (8006eb4 <uxTaskResetEventItemValue+0x2c>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	699b      	ldr	r3, [r3, #24]
 8006e94:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e96:	4b07      	ldr	r3, [pc, #28]	; (8006eb4 <uxTaskResetEventItemValue+0x2c>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e9c:	4b05      	ldr	r3, [pc, #20]	; (8006eb4 <uxTaskResetEventItemValue+0x2c>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8006ea4:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8006ea6:	687b      	ldr	r3, [r7, #4]
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	370c      	adds	r7, #12
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr
 8006eb4:	20000aa0 	.word	0x20000aa0

08006eb8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b084      	sub	sp, #16
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006ec2:	4b21      	ldr	r3, [pc, #132]	; (8006f48 <prvAddCurrentTaskToDelayedList+0x90>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ec8:	4b20      	ldr	r3, [pc, #128]	; (8006f4c <prvAddCurrentTaskToDelayedList+0x94>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3304      	adds	r3, #4
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7fe fa86 	bl	80053e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eda:	d10a      	bne.n	8006ef2 <prvAddCurrentTaskToDelayedList+0x3a>
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d007      	beq.n	8006ef2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ee2:	4b1a      	ldr	r3, [pc, #104]	; (8006f4c <prvAddCurrentTaskToDelayedList+0x94>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	3304      	adds	r3, #4
 8006ee8:	4619      	mov	r1, r3
 8006eea:	4819      	ldr	r0, [pc, #100]	; (8006f50 <prvAddCurrentTaskToDelayedList+0x98>)
 8006eec:	f7fe fa1b 	bl	8005326 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006ef0:	e026      	b.n	8006f40 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	4413      	add	r3, r2
 8006ef8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006efa:	4b14      	ldr	r3, [pc, #80]	; (8006f4c <prvAddCurrentTaskToDelayedList+0x94>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	68ba      	ldr	r2, [r7, #8]
 8006f00:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006f02:	68ba      	ldr	r2, [r7, #8]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d209      	bcs.n	8006f1e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f0a:	4b12      	ldr	r3, [pc, #72]	; (8006f54 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	4b0f      	ldr	r3, [pc, #60]	; (8006f4c <prvAddCurrentTaskToDelayedList+0x94>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	3304      	adds	r3, #4
 8006f14:	4619      	mov	r1, r3
 8006f16:	4610      	mov	r0, r2
 8006f18:	f7fe fa29 	bl	800536e <vListInsert>
}
 8006f1c:	e010      	b.n	8006f40 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f1e:	4b0e      	ldr	r3, [pc, #56]	; (8006f58 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	4b0a      	ldr	r3, [pc, #40]	; (8006f4c <prvAddCurrentTaskToDelayedList+0x94>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	3304      	adds	r3, #4
 8006f28:	4619      	mov	r1, r3
 8006f2a:	4610      	mov	r0, r2
 8006f2c:	f7fe fa1f 	bl	800536e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006f30:	4b0a      	ldr	r3, [pc, #40]	; (8006f5c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	68ba      	ldr	r2, [r7, #8]
 8006f36:	429a      	cmp	r2, r3
 8006f38:	d202      	bcs.n	8006f40 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006f3a:	4a08      	ldr	r2, [pc, #32]	; (8006f5c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	6013      	str	r3, [r2, #0]
}
 8006f40:	bf00      	nop
 8006f42:	3710      	adds	r7, #16
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}
 8006f48:	20000f78 	.word	0x20000f78
 8006f4c:	20000aa0 	.word	0x20000aa0
 8006f50:	20000f60 	.word	0x20000f60
 8006f54:	20000f30 	.word	0x20000f30
 8006f58:	20000f2c 	.word	0x20000f2c
 8006f5c:	20000f94 	.word	0x20000f94

08006f60 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b08a      	sub	sp, #40	; 0x28
 8006f64:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006f66:	2300      	movs	r3, #0
 8006f68:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006f6a:	f000 fb07 	bl	800757c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006f6e:	4b1c      	ldr	r3, [pc, #112]	; (8006fe0 <xTimerCreateTimerTask+0x80>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d021      	beq.n	8006fba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006f76:	2300      	movs	r3, #0
 8006f78:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006f7e:	1d3a      	adds	r2, r7, #4
 8006f80:	f107 0108 	add.w	r1, r7, #8
 8006f84:	f107 030c 	add.w	r3, r7, #12
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7fd ff97 	bl	8004ebc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006f8e:	6879      	ldr	r1, [r7, #4]
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	68fa      	ldr	r2, [r7, #12]
 8006f94:	9202      	str	r2, [sp, #8]
 8006f96:	9301      	str	r3, [sp, #4]
 8006f98:	2302      	movs	r3, #2
 8006f9a:	9300      	str	r3, [sp, #0]
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	460a      	mov	r2, r1
 8006fa0:	4910      	ldr	r1, [pc, #64]	; (8006fe4 <xTimerCreateTimerTask+0x84>)
 8006fa2:	4811      	ldr	r0, [pc, #68]	; (8006fe8 <xTimerCreateTimerTask+0x88>)
 8006fa4:	f7fe ffec 	bl	8005f80 <xTaskCreateStatic>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	4a10      	ldr	r2, [pc, #64]	; (8006fec <xTimerCreateTimerTask+0x8c>)
 8006fac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006fae:	4b0f      	ldr	r3, [pc, #60]	; (8006fec <xTimerCreateTimerTask+0x8c>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d001      	beq.n	8006fba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d10a      	bne.n	8006fd6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fc4:	f383 8811 	msr	BASEPRI, r3
 8006fc8:	f3bf 8f6f 	isb	sy
 8006fcc:	f3bf 8f4f 	dsb	sy
 8006fd0:	613b      	str	r3, [r7, #16]
}
 8006fd2:	bf00      	nop
 8006fd4:	e7fe      	b.n	8006fd4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006fd6:	697b      	ldr	r3, [r7, #20]
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3718      	adds	r7, #24
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	20000fd0 	.word	0x20000fd0
 8006fe4:	0800cae4 	.word	0x0800cae4
 8006fe8:	08007125 	.word	0x08007125
 8006fec:	20000fd4 	.word	0x20000fd4

08006ff0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b08a      	sub	sp, #40	; 0x28
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	607a      	str	r2, [r7, #4]
 8006ffc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006ffe:	2300      	movs	r3, #0
 8007000:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d10a      	bne.n	800701e <xTimerGenericCommand+0x2e>
	__asm volatile
 8007008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800700c:	f383 8811 	msr	BASEPRI, r3
 8007010:	f3bf 8f6f 	isb	sy
 8007014:	f3bf 8f4f 	dsb	sy
 8007018:	623b      	str	r3, [r7, #32]
}
 800701a:	bf00      	nop
 800701c:	e7fe      	b.n	800701c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800701e:	4b1a      	ldr	r3, [pc, #104]	; (8007088 <xTimerGenericCommand+0x98>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d02a      	beq.n	800707c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	2b05      	cmp	r3, #5
 8007036:	dc18      	bgt.n	800706a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007038:	f7ff fe9a 	bl	8006d70 <xTaskGetSchedulerState>
 800703c:	4603      	mov	r3, r0
 800703e:	2b02      	cmp	r3, #2
 8007040:	d109      	bne.n	8007056 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007042:	4b11      	ldr	r3, [pc, #68]	; (8007088 <xTimerGenericCommand+0x98>)
 8007044:	6818      	ldr	r0, [r3, #0]
 8007046:	f107 0110 	add.w	r1, r7, #16
 800704a:	2300      	movs	r3, #0
 800704c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800704e:	f7fe fb2f 	bl	80056b0 <xQueueGenericSend>
 8007052:	6278      	str	r0, [r7, #36]	; 0x24
 8007054:	e012      	b.n	800707c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007056:	4b0c      	ldr	r3, [pc, #48]	; (8007088 <xTimerGenericCommand+0x98>)
 8007058:	6818      	ldr	r0, [r3, #0]
 800705a:	f107 0110 	add.w	r1, r7, #16
 800705e:	2300      	movs	r3, #0
 8007060:	2200      	movs	r2, #0
 8007062:	f7fe fb25 	bl	80056b0 <xQueueGenericSend>
 8007066:	6278      	str	r0, [r7, #36]	; 0x24
 8007068:	e008      	b.n	800707c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800706a:	4b07      	ldr	r3, [pc, #28]	; (8007088 <xTimerGenericCommand+0x98>)
 800706c:	6818      	ldr	r0, [r3, #0]
 800706e:	f107 0110 	add.w	r1, r7, #16
 8007072:	2300      	movs	r3, #0
 8007074:	683a      	ldr	r2, [r7, #0]
 8007076:	f7fe fc19 	bl	80058ac <xQueueGenericSendFromISR>
 800707a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800707c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800707e:	4618      	mov	r0, r3
 8007080:	3728      	adds	r7, #40	; 0x28
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	20000fd0 	.word	0x20000fd0

0800708c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b088      	sub	sp, #32
 8007090:	af02      	add	r7, sp, #8
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007096:	4b22      	ldr	r3, [pc, #136]	; (8007120 <prvProcessExpiredTimer+0x94>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	3304      	adds	r3, #4
 80070a4:	4618      	mov	r0, r3
 80070a6:	f7fe f99b 	bl	80053e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80070b0:	f003 0304 	and.w	r3, r3, #4
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d022      	beq.n	80070fe <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	699a      	ldr	r2, [r3, #24]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	18d1      	adds	r1, r2, r3
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	683a      	ldr	r2, [r7, #0]
 80070c4:	6978      	ldr	r0, [r7, #20]
 80070c6:	f000 f8d1 	bl	800726c <prvInsertTimerInActiveList>
 80070ca:	4603      	mov	r3, r0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d01f      	beq.n	8007110 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80070d0:	2300      	movs	r3, #0
 80070d2:	9300      	str	r3, [sp, #0]
 80070d4:	2300      	movs	r3, #0
 80070d6:	687a      	ldr	r2, [r7, #4]
 80070d8:	2100      	movs	r1, #0
 80070da:	6978      	ldr	r0, [r7, #20]
 80070dc:	f7ff ff88 	bl	8006ff0 <xTimerGenericCommand>
 80070e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d113      	bne.n	8007110 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80070e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ec:	f383 8811 	msr	BASEPRI, r3
 80070f0:	f3bf 8f6f 	isb	sy
 80070f4:	f3bf 8f4f 	dsb	sy
 80070f8:	60fb      	str	r3, [r7, #12]
}
 80070fa:	bf00      	nop
 80070fc:	e7fe      	b.n	80070fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007104:	f023 0301 	bic.w	r3, r3, #1
 8007108:	b2da      	uxtb	r2, r3
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	6a1b      	ldr	r3, [r3, #32]
 8007114:	6978      	ldr	r0, [r7, #20]
 8007116:	4798      	blx	r3
}
 8007118:	bf00      	nop
 800711a:	3718      	adds	r7, #24
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	20000fc8 	.word	0x20000fc8

08007124 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b084      	sub	sp, #16
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800712c:	f107 0308 	add.w	r3, r7, #8
 8007130:	4618      	mov	r0, r3
 8007132:	f000 f857 	bl	80071e4 <prvGetNextExpireTime>
 8007136:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	4619      	mov	r1, r3
 800713c:	68f8      	ldr	r0, [r7, #12]
 800713e:	f000 f803 	bl	8007148 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007142:	f000 f8d5 	bl	80072f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007146:	e7f1      	b.n	800712c <prvTimerTask+0x8>

08007148 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007152:	f7ff f971 	bl	8006438 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007156:	f107 0308 	add.w	r3, r7, #8
 800715a:	4618      	mov	r0, r3
 800715c:	f000 f866 	bl	800722c <prvSampleTimeNow>
 8007160:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d130      	bne.n	80071ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d10a      	bne.n	8007184 <prvProcessTimerOrBlockTask+0x3c>
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	429a      	cmp	r2, r3
 8007174:	d806      	bhi.n	8007184 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007176:	f7ff f96d 	bl	8006454 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800717a:	68f9      	ldr	r1, [r7, #12]
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f7ff ff85 	bl	800708c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007182:	e024      	b.n	80071ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d008      	beq.n	800719c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800718a:	4b13      	ldr	r3, [pc, #76]	; (80071d8 <prvProcessTimerOrBlockTask+0x90>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d101      	bne.n	8007198 <prvProcessTimerOrBlockTask+0x50>
 8007194:	2301      	movs	r3, #1
 8007196:	e000      	b.n	800719a <prvProcessTimerOrBlockTask+0x52>
 8007198:	2300      	movs	r3, #0
 800719a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800719c:	4b0f      	ldr	r3, [pc, #60]	; (80071dc <prvProcessTimerOrBlockTask+0x94>)
 800719e:	6818      	ldr	r0, [r3, #0]
 80071a0:	687a      	ldr	r2, [r7, #4]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	1ad3      	subs	r3, r2, r3
 80071a6:	683a      	ldr	r2, [r7, #0]
 80071a8:	4619      	mov	r1, r3
 80071aa:	f7fe feb5 	bl	8005f18 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80071ae:	f7ff f951 	bl	8006454 <xTaskResumeAll>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d10a      	bne.n	80071ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80071b8:	4b09      	ldr	r3, [pc, #36]	; (80071e0 <prvProcessTimerOrBlockTask+0x98>)
 80071ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071be:	601a      	str	r2, [r3, #0]
 80071c0:	f3bf 8f4f 	dsb	sy
 80071c4:	f3bf 8f6f 	isb	sy
}
 80071c8:	e001      	b.n	80071ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80071ca:	f7ff f943 	bl	8006454 <xTaskResumeAll>
}
 80071ce:	bf00      	nop
 80071d0:	3710      	adds	r7, #16
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}
 80071d6:	bf00      	nop
 80071d8:	20000fcc 	.word	0x20000fcc
 80071dc:	20000fd0 	.word	0x20000fd0
 80071e0:	e000ed04 	.word	0xe000ed04

080071e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80071e4:	b480      	push	{r7}
 80071e6:	b085      	sub	sp, #20
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80071ec:	4b0e      	ldr	r3, [pc, #56]	; (8007228 <prvGetNextExpireTime+0x44>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d101      	bne.n	80071fa <prvGetNextExpireTime+0x16>
 80071f6:	2201      	movs	r2, #1
 80071f8:	e000      	b.n	80071fc <prvGetNextExpireTime+0x18>
 80071fa:	2200      	movs	r2, #0
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d105      	bne.n	8007214 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007208:	4b07      	ldr	r3, [pc, #28]	; (8007228 <prvGetNextExpireTime+0x44>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	68db      	ldr	r3, [r3, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	60fb      	str	r3, [r7, #12]
 8007212:	e001      	b.n	8007218 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007214:	2300      	movs	r3, #0
 8007216:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007218:	68fb      	ldr	r3, [r7, #12]
}
 800721a:	4618      	mov	r0, r3
 800721c:	3714      	adds	r7, #20
 800721e:	46bd      	mov	sp, r7
 8007220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007224:	4770      	bx	lr
 8007226:	bf00      	nop
 8007228:	20000fc8 	.word	0x20000fc8

0800722c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007234:	f7ff f9ac 	bl	8006590 <xTaskGetTickCount>
 8007238:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800723a:	4b0b      	ldr	r3, [pc, #44]	; (8007268 <prvSampleTimeNow+0x3c>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	68fa      	ldr	r2, [r7, #12]
 8007240:	429a      	cmp	r2, r3
 8007242:	d205      	bcs.n	8007250 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007244:	f000 f936 	bl	80074b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	601a      	str	r2, [r3, #0]
 800724e:	e002      	b.n	8007256 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007256:	4a04      	ldr	r2, [pc, #16]	; (8007268 <prvSampleTimeNow+0x3c>)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800725c:	68fb      	ldr	r3, [r7, #12]
}
 800725e:	4618      	mov	r0, r3
 8007260:	3710      	adds	r7, #16
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
 8007266:	bf00      	nop
 8007268:	20000fd8 	.word	0x20000fd8

0800726c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b086      	sub	sp, #24
 8007270:	af00      	add	r7, sp, #0
 8007272:	60f8      	str	r0, [r7, #12]
 8007274:	60b9      	str	r1, [r7, #8]
 8007276:	607a      	str	r2, [r7, #4]
 8007278:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800727a:	2300      	movs	r3, #0
 800727c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	68ba      	ldr	r2, [r7, #8]
 8007282:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	68fa      	ldr	r2, [r7, #12]
 8007288:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	429a      	cmp	r2, r3
 8007290:	d812      	bhi.n	80072b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	1ad2      	subs	r2, r2, r3
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	699b      	ldr	r3, [r3, #24]
 800729c:	429a      	cmp	r2, r3
 800729e:	d302      	bcc.n	80072a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80072a0:	2301      	movs	r3, #1
 80072a2:	617b      	str	r3, [r7, #20]
 80072a4:	e01b      	b.n	80072de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80072a6:	4b10      	ldr	r3, [pc, #64]	; (80072e8 <prvInsertTimerInActiveList+0x7c>)
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	3304      	adds	r3, #4
 80072ae:	4619      	mov	r1, r3
 80072b0:	4610      	mov	r0, r2
 80072b2:	f7fe f85c 	bl	800536e <vListInsert>
 80072b6:	e012      	b.n	80072de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d206      	bcs.n	80072ce <prvInsertTimerInActiveList+0x62>
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d302      	bcc.n	80072ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80072c8:	2301      	movs	r3, #1
 80072ca:	617b      	str	r3, [r7, #20]
 80072cc:	e007      	b.n	80072de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80072ce:	4b07      	ldr	r3, [pc, #28]	; (80072ec <prvInsertTimerInActiveList+0x80>)
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	3304      	adds	r3, #4
 80072d6:	4619      	mov	r1, r3
 80072d8:	4610      	mov	r0, r2
 80072da:	f7fe f848 	bl	800536e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80072de:	697b      	ldr	r3, [r7, #20]
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3718      	adds	r7, #24
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}
 80072e8:	20000fcc 	.word	0x20000fcc
 80072ec:	20000fc8 	.word	0x20000fc8

080072f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b08e      	sub	sp, #56	; 0x38
 80072f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80072f6:	e0ca      	b.n	800748e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	da18      	bge.n	8007330 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80072fe:	1d3b      	adds	r3, r7, #4
 8007300:	3304      	adds	r3, #4
 8007302:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007306:	2b00      	cmp	r3, #0
 8007308:	d10a      	bne.n	8007320 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800730a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800730e:	f383 8811 	msr	BASEPRI, r3
 8007312:	f3bf 8f6f 	isb	sy
 8007316:	f3bf 8f4f 	dsb	sy
 800731a:	61fb      	str	r3, [r7, #28]
}
 800731c:	bf00      	nop
 800731e:	e7fe      	b.n	800731e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007326:	6850      	ldr	r0, [r2, #4]
 8007328:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800732a:	6892      	ldr	r2, [r2, #8]
 800732c:	4611      	mov	r1, r2
 800732e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2b00      	cmp	r3, #0
 8007334:	f2c0 80aa 	blt.w	800748c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800733c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800733e:	695b      	ldr	r3, [r3, #20]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d004      	beq.n	800734e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007346:	3304      	adds	r3, #4
 8007348:	4618      	mov	r0, r3
 800734a:	f7fe f849 	bl	80053e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800734e:	463b      	mov	r3, r7
 8007350:	4618      	mov	r0, r3
 8007352:	f7ff ff6b 	bl	800722c <prvSampleTimeNow>
 8007356:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b09      	cmp	r3, #9
 800735c:	f200 8097 	bhi.w	800748e <prvProcessReceivedCommands+0x19e>
 8007360:	a201      	add	r2, pc, #4	; (adr r2, 8007368 <prvProcessReceivedCommands+0x78>)
 8007362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007366:	bf00      	nop
 8007368:	08007391 	.word	0x08007391
 800736c:	08007391 	.word	0x08007391
 8007370:	08007391 	.word	0x08007391
 8007374:	08007405 	.word	0x08007405
 8007378:	08007419 	.word	0x08007419
 800737c:	08007463 	.word	0x08007463
 8007380:	08007391 	.word	0x08007391
 8007384:	08007391 	.word	0x08007391
 8007388:	08007405 	.word	0x08007405
 800738c:	08007419 	.word	0x08007419
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007392:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007396:	f043 0301 	orr.w	r3, r3, #1
 800739a:	b2da      	uxtb	r2, r3
 800739c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800739e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80073a2:	68ba      	ldr	r2, [r7, #8]
 80073a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073a6:	699b      	ldr	r3, [r3, #24]
 80073a8:	18d1      	adds	r1, r2, r3
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073b0:	f7ff ff5c 	bl	800726c <prvInsertTimerInActiveList>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d069      	beq.n	800748e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80073ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073bc:	6a1b      	ldr	r3, [r3, #32]
 80073be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80073c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80073c8:	f003 0304 	and.w	r3, r3, #4
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d05e      	beq.n	800748e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80073d0:	68ba      	ldr	r2, [r7, #8]
 80073d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d4:	699b      	ldr	r3, [r3, #24]
 80073d6:	441a      	add	r2, r3
 80073d8:	2300      	movs	r3, #0
 80073da:	9300      	str	r3, [sp, #0]
 80073dc:	2300      	movs	r3, #0
 80073de:	2100      	movs	r1, #0
 80073e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073e2:	f7ff fe05 	bl	8006ff0 <xTimerGenericCommand>
 80073e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80073e8:	6a3b      	ldr	r3, [r7, #32]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d14f      	bne.n	800748e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80073ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f2:	f383 8811 	msr	BASEPRI, r3
 80073f6:	f3bf 8f6f 	isb	sy
 80073fa:	f3bf 8f4f 	dsb	sy
 80073fe:	61bb      	str	r3, [r7, #24]
}
 8007400:	bf00      	nop
 8007402:	e7fe      	b.n	8007402 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007406:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800740a:	f023 0301 	bic.w	r3, r3, #1
 800740e:	b2da      	uxtb	r2, r3
 8007410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007412:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007416:	e03a      	b.n	800748e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800741a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800741e:	f043 0301 	orr.w	r3, r3, #1
 8007422:	b2da      	uxtb	r2, r3
 8007424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007426:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800742a:	68ba      	ldr	r2, [r7, #8]
 800742c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800742e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007432:	699b      	ldr	r3, [r3, #24]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d10a      	bne.n	800744e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800743c:	f383 8811 	msr	BASEPRI, r3
 8007440:	f3bf 8f6f 	isb	sy
 8007444:	f3bf 8f4f 	dsb	sy
 8007448:	617b      	str	r3, [r7, #20]
}
 800744a:	bf00      	nop
 800744c:	e7fe      	b.n	800744c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800744e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007450:	699a      	ldr	r2, [r3, #24]
 8007452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007454:	18d1      	adds	r1, r2, r3
 8007456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007458:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800745a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800745c:	f7ff ff06 	bl	800726c <prvInsertTimerInActiveList>
					break;
 8007460:	e015      	b.n	800748e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007464:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007468:	f003 0302 	and.w	r3, r3, #2
 800746c:	2b00      	cmp	r3, #0
 800746e:	d103      	bne.n	8007478 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007470:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007472:	f000 fbfd 	bl	8007c70 <vPortFree>
 8007476:	e00a      	b.n	800748e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800747a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800747e:	f023 0301 	bic.w	r3, r3, #1
 8007482:	b2da      	uxtb	r2, r3
 8007484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007486:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800748a:	e000      	b.n	800748e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800748c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800748e:	4b08      	ldr	r3, [pc, #32]	; (80074b0 <prvProcessReceivedCommands+0x1c0>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	1d39      	adds	r1, r7, #4
 8007494:	2200      	movs	r2, #0
 8007496:	4618      	mov	r0, r3
 8007498:	f7fe faa4 	bl	80059e4 <xQueueReceive>
 800749c:	4603      	mov	r3, r0
 800749e:	2b00      	cmp	r3, #0
 80074a0:	f47f af2a 	bne.w	80072f8 <prvProcessReceivedCommands+0x8>
	}
}
 80074a4:	bf00      	nop
 80074a6:	bf00      	nop
 80074a8:	3730      	adds	r7, #48	; 0x30
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	20000fd0 	.word	0x20000fd0

080074b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b088      	sub	sp, #32
 80074b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80074ba:	e048      	b.n	800754e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80074bc:	4b2d      	ldr	r3, [pc, #180]	; (8007574 <prvSwitchTimerLists+0xc0>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074c6:	4b2b      	ldr	r3, [pc, #172]	; (8007574 <prvSwitchTimerLists+0xc0>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	68db      	ldr	r3, [r3, #12]
 80074ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	3304      	adds	r3, #4
 80074d4:	4618      	mov	r0, r3
 80074d6:	f7fd ff83 	bl	80053e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6a1b      	ldr	r3, [r3, #32]
 80074de:	68f8      	ldr	r0, [r7, #12]
 80074e0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80074e8:	f003 0304 	and.w	r3, r3, #4
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d02e      	beq.n	800754e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	699b      	ldr	r3, [r3, #24]
 80074f4:	693a      	ldr	r2, [r7, #16]
 80074f6:	4413      	add	r3, r2
 80074f8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80074fa:	68ba      	ldr	r2, [r7, #8]
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	429a      	cmp	r2, r3
 8007500:	d90e      	bls.n	8007520 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	68ba      	ldr	r2, [r7, #8]
 8007506:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800750e:	4b19      	ldr	r3, [pc, #100]	; (8007574 <prvSwitchTimerLists+0xc0>)
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	3304      	adds	r3, #4
 8007516:	4619      	mov	r1, r3
 8007518:	4610      	mov	r0, r2
 800751a:	f7fd ff28 	bl	800536e <vListInsert>
 800751e:	e016      	b.n	800754e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007520:	2300      	movs	r3, #0
 8007522:	9300      	str	r3, [sp, #0]
 8007524:	2300      	movs	r3, #0
 8007526:	693a      	ldr	r2, [r7, #16]
 8007528:	2100      	movs	r1, #0
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f7ff fd60 	bl	8006ff0 <xTimerGenericCommand>
 8007530:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d10a      	bne.n	800754e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800753c:	f383 8811 	msr	BASEPRI, r3
 8007540:	f3bf 8f6f 	isb	sy
 8007544:	f3bf 8f4f 	dsb	sy
 8007548:	603b      	str	r3, [r7, #0]
}
 800754a:	bf00      	nop
 800754c:	e7fe      	b.n	800754c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800754e:	4b09      	ldr	r3, [pc, #36]	; (8007574 <prvSwitchTimerLists+0xc0>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1b1      	bne.n	80074bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007558:	4b06      	ldr	r3, [pc, #24]	; (8007574 <prvSwitchTimerLists+0xc0>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800755e:	4b06      	ldr	r3, [pc, #24]	; (8007578 <prvSwitchTimerLists+0xc4>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a04      	ldr	r2, [pc, #16]	; (8007574 <prvSwitchTimerLists+0xc0>)
 8007564:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007566:	4a04      	ldr	r2, [pc, #16]	; (8007578 <prvSwitchTimerLists+0xc4>)
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	6013      	str	r3, [r2, #0]
}
 800756c:	bf00      	nop
 800756e:	3718      	adds	r7, #24
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}
 8007574:	20000fc8 	.word	0x20000fc8
 8007578:	20000fcc 	.word	0x20000fcc

0800757c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b082      	sub	sp, #8
 8007580:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007582:	f000 f987 	bl	8007894 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007586:	4b15      	ldr	r3, [pc, #84]	; (80075dc <prvCheckForValidListAndQueue+0x60>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d120      	bne.n	80075d0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800758e:	4814      	ldr	r0, [pc, #80]	; (80075e0 <prvCheckForValidListAndQueue+0x64>)
 8007590:	f7fd fe9c 	bl	80052cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007594:	4813      	ldr	r0, [pc, #76]	; (80075e4 <prvCheckForValidListAndQueue+0x68>)
 8007596:	f7fd fe99 	bl	80052cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800759a:	4b13      	ldr	r3, [pc, #76]	; (80075e8 <prvCheckForValidListAndQueue+0x6c>)
 800759c:	4a10      	ldr	r2, [pc, #64]	; (80075e0 <prvCheckForValidListAndQueue+0x64>)
 800759e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80075a0:	4b12      	ldr	r3, [pc, #72]	; (80075ec <prvCheckForValidListAndQueue+0x70>)
 80075a2:	4a10      	ldr	r2, [pc, #64]	; (80075e4 <prvCheckForValidListAndQueue+0x68>)
 80075a4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80075a6:	2300      	movs	r3, #0
 80075a8:	9300      	str	r3, [sp, #0]
 80075aa:	4b11      	ldr	r3, [pc, #68]	; (80075f0 <prvCheckForValidListAndQueue+0x74>)
 80075ac:	4a11      	ldr	r2, [pc, #68]	; (80075f4 <prvCheckForValidListAndQueue+0x78>)
 80075ae:	2110      	movs	r1, #16
 80075b0:	200a      	movs	r0, #10
 80075b2:	f7fd ffa7 	bl	8005504 <xQueueGenericCreateStatic>
 80075b6:	4603      	mov	r3, r0
 80075b8:	4a08      	ldr	r2, [pc, #32]	; (80075dc <prvCheckForValidListAndQueue+0x60>)
 80075ba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80075bc:	4b07      	ldr	r3, [pc, #28]	; (80075dc <prvCheckForValidListAndQueue+0x60>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d005      	beq.n	80075d0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80075c4:	4b05      	ldr	r3, [pc, #20]	; (80075dc <prvCheckForValidListAndQueue+0x60>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	490b      	ldr	r1, [pc, #44]	; (80075f8 <prvCheckForValidListAndQueue+0x7c>)
 80075ca:	4618      	mov	r0, r3
 80075cc:	f7fe fc7a 	bl	8005ec4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80075d0:	f000 f990 	bl	80078f4 <vPortExitCritical>
}
 80075d4:	bf00      	nop
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
 80075da:	bf00      	nop
 80075dc:	20000fd0 	.word	0x20000fd0
 80075e0:	20000fa0 	.word	0x20000fa0
 80075e4:	20000fb4 	.word	0x20000fb4
 80075e8:	20000fc8 	.word	0x20000fc8
 80075ec:	20000fcc 	.word	0x20000fcc
 80075f0:	2000107c 	.word	0x2000107c
 80075f4:	20000fdc 	.word	0x20000fdc
 80075f8:	0800caec 	.word	0x0800caec

080075fc <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b08a      	sub	sp, #40	; 0x28
 8007600:	af00      	add	r7, sp, #0
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	607a      	str	r2, [r7, #4]
 8007608:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800760a:	f06f 0301 	mvn.w	r3, #1
 800760e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800761c:	4b06      	ldr	r3, [pc, #24]	; (8007638 <xTimerPendFunctionCallFromISR+0x3c>)
 800761e:	6818      	ldr	r0, [r3, #0]
 8007620:	f107 0114 	add.w	r1, r7, #20
 8007624:	2300      	movs	r3, #0
 8007626:	683a      	ldr	r2, [r7, #0]
 8007628:	f7fe f940 	bl	80058ac <xQueueGenericSendFromISR>
 800762c:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800762e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8007630:	4618      	mov	r0, r3
 8007632:	3728      	adds	r7, #40	; 0x28
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}
 8007638:	20000fd0 	.word	0x20000fd0

0800763c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800763c:	b480      	push	{r7}
 800763e:	b085      	sub	sp, #20
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	3b04      	subs	r3, #4
 800764c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007654:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	3b04      	subs	r3, #4
 800765a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	f023 0201 	bic.w	r2, r3, #1
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	3b04      	subs	r3, #4
 800766a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800766c:	4a0c      	ldr	r2, [pc, #48]	; (80076a0 <pxPortInitialiseStack+0x64>)
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	3b14      	subs	r3, #20
 8007676:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007678:	687a      	ldr	r2, [r7, #4]
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	3b04      	subs	r3, #4
 8007682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f06f 0202 	mvn.w	r2, #2
 800768a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	3b20      	subs	r3, #32
 8007690:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007692:	68fb      	ldr	r3, [r7, #12]
}
 8007694:	4618      	mov	r0, r3
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr
 80076a0:	080076a5 	.word	0x080076a5

080076a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80076a4:	b480      	push	{r7}
 80076a6:	b085      	sub	sp, #20
 80076a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80076aa:	2300      	movs	r3, #0
 80076ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80076ae:	4b12      	ldr	r3, [pc, #72]	; (80076f8 <prvTaskExitError+0x54>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b6:	d00a      	beq.n	80076ce <prvTaskExitError+0x2a>
	__asm volatile
 80076b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076bc:	f383 8811 	msr	BASEPRI, r3
 80076c0:	f3bf 8f6f 	isb	sy
 80076c4:	f3bf 8f4f 	dsb	sy
 80076c8:	60fb      	str	r3, [r7, #12]
}
 80076ca:	bf00      	nop
 80076cc:	e7fe      	b.n	80076cc <prvTaskExitError+0x28>
	__asm volatile
 80076ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d2:	f383 8811 	msr	BASEPRI, r3
 80076d6:	f3bf 8f6f 	isb	sy
 80076da:	f3bf 8f4f 	dsb	sy
 80076de:	60bb      	str	r3, [r7, #8]
}
 80076e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80076e2:	bf00      	nop
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d0fc      	beq.n	80076e4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80076ea:	bf00      	nop
 80076ec:	bf00      	nop
 80076ee:	3714      	adds	r7, #20
 80076f0:	46bd      	mov	sp, r7
 80076f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f6:	4770      	bx	lr
 80076f8:	2000000c 	.word	0x2000000c
 80076fc:	00000000 	.word	0x00000000

08007700 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007700:	4b07      	ldr	r3, [pc, #28]	; (8007720 <pxCurrentTCBConst2>)
 8007702:	6819      	ldr	r1, [r3, #0]
 8007704:	6808      	ldr	r0, [r1, #0]
 8007706:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800770a:	f380 8809 	msr	PSP, r0
 800770e:	f3bf 8f6f 	isb	sy
 8007712:	f04f 0000 	mov.w	r0, #0
 8007716:	f380 8811 	msr	BASEPRI, r0
 800771a:	4770      	bx	lr
 800771c:	f3af 8000 	nop.w

08007720 <pxCurrentTCBConst2>:
 8007720:	20000aa0 	.word	0x20000aa0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007724:	bf00      	nop
 8007726:	bf00      	nop

08007728 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007728:	4808      	ldr	r0, [pc, #32]	; (800774c <prvPortStartFirstTask+0x24>)
 800772a:	6800      	ldr	r0, [r0, #0]
 800772c:	6800      	ldr	r0, [r0, #0]
 800772e:	f380 8808 	msr	MSP, r0
 8007732:	f04f 0000 	mov.w	r0, #0
 8007736:	f380 8814 	msr	CONTROL, r0
 800773a:	b662      	cpsie	i
 800773c:	b661      	cpsie	f
 800773e:	f3bf 8f4f 	dsb	sy
 8007742:	f3bf 8f6f 	isb	sy
 8007746:	df00      	svc	0
 8007748:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800774a:	bf00      	nop
 800774c:	e000ed08 	.word	0xe000ed08

08007750 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b086      	sub	sp, #24
 8007754:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007756:	4b46      	ldr	r3, [pc, #280]	; (8007870 <xPortStartScheduler+0x120>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a46      	ldr	r2, [pc, #280]	; (8007874 <xPortStartScheduler+0x124>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d10a      	bne.n	8007776 <xPortStartScheduler+0x26>
	__asm volatile
 8007760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007764:	f383 8811 	msr	BASEPRI, r3
 8007768:	f3bf 8f6f 	isb	sy
 800776c:	f3bf 8f4f 	dsb	sy
 8007770:	613b      	str	r3, [r7, #16]
}
 8007772:	bf00      	nop
 8007774:	e7fe      	b.n	8007774 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007776:	4b3e      	ldr	r3, [pc, #248]	; (8007870 <xPortStartScheduler+0x120>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a3f      	ldr	r2, [pc, #252]	; (8007878 <xPortStartScheduler+0x128>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d10a      	bne.n	8007796 <xPortStartScheduler+0x46>
	__asm volatile
 8007780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007784:	f383 8811 	msr	BASEPRI, r3
 8007788:	f3bf 8f6f 	isb	sy
 800778c:	f3bf 8f4f 	dsb	sy
 8007790:	60fb      	str	r3, [r7, #12]
}
 8007792:	bf00      	nop
 8007794:	e7fe      	b.n	8007794 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007796:	4b39      	ldr	r3, [pc, #228]	; (800787c <xPortStartScheduler+0x12c>)
 8007798:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	22ff      	movs	r2, #255	; 0xff
 80077a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80077b0:	78fb      	ldrb	r3, [r7, #3]
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80077b8:	b2da      	uxtb	r2, r3
 80077ba:	4b31      	ldr	r3, [pc, #196]	; (8007880 <xPortStartScheduler+0x130>)
 80077bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80077be:	4b31      	ldr	r3, [pc, #196]	; (8007884 <xPortStartScheduler+0x134>)
 80077c0:	2207      	movs	r2, #7
 80077c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80077c4:	e009      	b.n	80077da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80077c6:	4b2f      	ldr	r3, [pc, #188]	; (8007884 <xPortStartScheduler+0x134>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	3b01      	subs	r3, #1
 80077cc:	4a2d      	ldr	r2, [pc, #180]	; (8007884 <xPortStartScheduler+0x134>)
 80077ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80077d0:	78fb      	ldrb	r3, [r7, #3]
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	005b      	lsls	r3, r3, #1
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80077da:	78fb      	ldrb	r3, [r7, #3]
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077e2:	2b80      	cmp	r3, #128	; 0x80
 80077e4:	d0ef      	beq.n	80077c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80077e6:	4b27      	ldr	r3, [pc, #156]	; (8007884 <xPortStartScheduler+0x134>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f1c3 0307 	rsb	r3, r3, #7
 80077ee:	2b04      	cmp	r3, #4
 80077f0:	d00a      	beq.n	8007808 <xPortStartScheduler+0xb8>
	__asm volatile
 80077f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f6:	f383 8811 	msr	BASEPRI, r3
 80077fa:	f3bf 8f6f 	isb	sy
 80077fe:	f3bf 8f4f 	dsb	sy
 8007802:	60bb      	str	r3, [r7, #8]
}
 8007804:	bf00      	nop
 8007806:	e7fe      	b.n	8007806 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007808:	4b1e      	ldr	r3, [pc, #120]	; (8007884 <xPortStartScheduler+0x134>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	021b      	lsls	r3, r3, #8
 800780e:	4a1d      	ldr	r2, [pc, #116]	; (8007884 <xPortStartScheduler+0x134>)
 8007810:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007812:	4b1c      	ldr	r3, [pc, #112]	; (8007884 <xPortStartScheduler+0x134>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800781a:	4a1a      	ldr	r2, [pc, #104]	; (8007884 <xPortStartScheduler+0x134>)
 800781c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	b2da      	uxtb	r2, r3
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007826:	4b18      	ldr	r3, [pc, #96]	; (8007888 <xPortStartScheduler+0x138>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a17      	ldr	r2, [pc, #92]	; (8007888 <xPortStartScheduler+0x138>)
 800782c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007830:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007832:	4b15      	ldr	r3, [pc, #84]	; (8007888 <xPortStartScheduler+0x138>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a14      	ldr	r2, [pc, #80]	; (8007888 <xPortStartScheduler+0x138>)
 8007838:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800783c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800783e:	f000 f8dd 	bl	80079fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007842:	4b12      	ldr	r3, [pc, #72]	; (800788c <xPortStartScheduler+0x13c>)
 8007844:	2200      	movs	r2, #0
 8007846:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007848:	f000 f8fc 	bl	8007a44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800784c:	4b10      	ldr	r3, [pc, #64]	; (8007890 <xPortStartScheduler+0x140>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a0f      	ldr	r2, [pc, #60]	; (8007890 <xPortStartScheduler+0x140>)
 8007852:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007856:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007858:	f7ff ff66 	bl	8007728 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800785c:	f7fe ff74 	bl	8006748 <vTaskSwitchContext>
	prvTaskExitError();
 8007860:	f7ff ff20 	bl	80076a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007864:	2300      	movs	r3, #0
}
 8007866:	4618      	mov	r0, r3
 8007868:	3718      	adds	r7, #24
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop
 8007870:	e000ed00 	.word	0xe000ed00
 8007874:	410fc271 	.word	0x410fc271
 8007878:	410fc270 	.word	0x410fc270
 800787c:	e000e400 	.word	0xe000e400
 8007880:	200010cc 	.word	0x200010cc
 8007884:	200010d0 	.word	0x200010d0
 8007888:	e000ed20 	.word	0xe000ed20
 800788c:	2000000c 	.word	0x2000000c
 8007890:	e000ef34 	.word	0xe000ef34

08007894 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
	__asm volatile
 800789a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800789e:	f383 8811 	msr	BASEPRI, r3
 80078a2:	f3bf 8f6f 	isb	sy
 80078a6:	f3bf 8f4f 	dsb	sy
 80078aa:	607b      	str	r3, [r7, #4]
}
 80078ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80078ae:	4b0f      	ldr	r3, [pc, #60]	; (80078ec <vPortEnterCritical+0x58>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	3301      	adds	r3, #1
 80078b4:	4a0d      	ldr	r2, [pc, #52]	; (80078ec <vPortEnterCritical+0x58>)
 80078b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80078b8:	4b0c      	ldr	r3, [pc, #48]	; (80078ec <vPortEnterCritical+0x58>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d10f      	bne.n	80078e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80078c0:	4b0b      	ldr	r3, [pc, #44]	; (80078f0 <vPortEnterCritical+0x5c>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	b2db      	uxtb	r3, r3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d00a      	beq.n	80078e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80078ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ce:	f383 8811 	msr	BASEPRI, r3
 80078d2:	f3bf 8f6f 	isb	sy
 80078d6:	f3bf 8f4f 	dsb	sy
 80078da:	603b      	str	r3, [r7, #0]
}
 80078dc:	bf00      	nop
 80078de:	e7fe      	b.n	80078de <vPortEnterCritical+0x4a>
	}
}
 80078e0:	bf00      	nop
 80078e2:	370c      	adds	r7, #12
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr
 80078ec:	2000000c 	.word	0x2000000c
 80078f0:	e000ed04 	.word	0xe000ed04

080078f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80078f4:	b480      	push	{r7}
 80078f6:	b083      	sub	sp, #12
 80078f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80078fa:	4b12      	ldr	r3, [pc, #72]	; (8007944 <vPortExitCritical+0x50>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d10a      	bne.n	8007918 <vPortExitCritical+0x24>
	__asm volatile
 8007902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007906:	f383 8811 	msr	BASEPRI, r3
 800790a:	f3bf 8f6f 	isb	sy
 800790e:	f3bf 8f4f 	dsb	sy
 8007912:	607b      	str	r3, [r7, #4]
}
 8007914:	bf00      	nop
 8007916:	e7fe      	b.n	8007916 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007918:	4b0a      	ldr	r3, [pc, #40]	; (8007944 <vPortExitCritical+0x50>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	3b01      	subs	r3, #1
 800791e:	4a09      	ldr	r2, [pc, #36]	; (8007944 <vPortExitCritical+0x50>)
 8007920:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007922:	4b08      	ldr	r3, [pc, #32]	; (8007944 <vPortExitCritical+0x50>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d105      	bne.n	8007936 <vPortExitCritical+0x42>
 800792a:	2300      	movs	r3, #0
 800792c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	f383 8811 	msr	BASEPRI, r3
}
 8007934:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007936:	bf00      	nop
 8007938:	370c      	adds	r7, #12
 800793a:	46bd      	mov	sp, r7
 800793c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007940:	4770      	bx	lr
 8007942:	bf00      	nop
 8007944:	2000000c 	.word	0x2000000c
	...

08007950 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007950:	f3ef 8009 	mrs	r0, PSP
 8007954:	f3bf 8f6f 	isb	sy
 8007958:	4b15      	ldr	r3, [pc, #84]	; (80079b0 <pxCurrentTCBConst>)
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	f01e 0f10 	tst.w	lr, #16
 8007960:	bf08      	it	eq
 8007962:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007966:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800796a:	6010      	str	r0, [r2, #0]
 800796c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007970:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007974:	f380 8811 	msr	BASEPRI, r0
 8007978:	f3bf 8f4f 	dsb	sy
 800797c:	f3bf 8f6f 	isb	sy
 8007980:	f7fe fee2 	bl	8006748 <vTaskSwitchContext>
 8007984:	f04f 0000 	mov.w	r0, #0
 8007988:	f380 8811 	msr	BASEPRI, r0
 800798c:	bc09      	pop	{r0, r3}
 800798e:	6819      	ldr	r1, [r3, #0]
 8007990:	6808      	ldr	r0, [r1, #0]
 8007992:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007996:	f01e 0f10 	tst.w	lr, #16
 800799a:	bf08      	it	eq
 800799c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80079a0:	f380 8809 	msr	PSP, r0
 80079a4:	f3bf 8f6f 	isb	sy
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	f3af 8000 	nop.w

080079b0 <pxCurrentTCBConst>:
 80079b0:	20000aa0 	.word	0x20000aa0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80079b4:	bf00      	nop
 80079b6:	bf00      	nop

080079b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b082      	sub	sp, #8
 80079bc:	af00      	add	r7, sp, #0
	__asm volatile
 80079be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079c2:	f383 8811 	msr	BASEPRI, r3
 80079c6:	f3bf 8f6f 	isb	sy
 80079ca:	f3bf 8f4f 	dsb	sy
 80079ce:	607b      	str	r3, [r7, #4]
}
 80079d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80079d2:	f7fe fdff 	bl	80065d4 <xTaskIncrementTick>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d003      	beq.n	80079e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80079dc:	4b06      	ldr	r3, [pc, #24]	; (80079f8 <xPortSysTickHandler+0x40>)
 80079de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079e2:	601a      	str	r2, [r3, #0]
 80079e4:	2300      	movs	r3, #0
 80079e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	f383 8811 	msr	BASEPRI, r3
}
 80079ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80079f0:	bf00      	nop
 80079f2:	3708      	adds	r7, #8
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	e000ed04 	.word	0xe000ed04

080079fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80079fc:	b480      	push	{r7}
 80079fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007a00:	4b0b      	ldr	r3, [pc, #44]	; (8007a30 <vPortSetupTimerInterrupt+0x34>)
 8007a02:	2200      	movs	r2, #0
 8007a04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007a06:	4b0b      	ldr	r3, [pc, #44]	; (8007a34 <vPortSetupTimerInterrupt+0x38>)
 8007a08:	2200      	movs	r2, #0
 8007a0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007a0c:	4b0a      	ldr	r3, [pc, #40]	; (8007a38 <vPortSetupTimerInterrupt+0x3c>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a0a      	ldr	r2, [pc, #40]	; (8007a3c <vPortSetupTimerInterrupt+0x40>)
 8007a12:	fba2 2303 	umull	r2, r3, r2, r3
 8007a16:	099b      	lsrs	r3, r3, #6
 8007a18:	4a09      	ldr	r2, [pc, #36]	; (8007a40 <vPortSetupTimerInterrupt+0x44>)
 8007a1a:	3b01      	subs	r3, #1
 8007a1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007a1e:	4b04      	ldr	r3, [pc, #16]	; (8007a30 <vPortSetupTimerInterrupt+0x34>)
 8007a20:	2207      	movs	r2, #7
 8007a22:	601a      	str	r2, [r3, #0]
}
 8007a24:	bf00      	nop
 8007a26:	46bd      	mov	sp, r7
 8007a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2c:	4770      	bx	lr
 8007a2e:	bf00      	nop
 8007a30:	e000e010 	.word	0xe000e010
 8007a34:	e000e018 	.word	0xe000e018
 8007a38:	20000000 	.word	0x20000000
 8007a3c:	10624dd3 	.word	0x10624dd3
 8007a40:	e000e014 	.word	0xe000e014

08007a44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007a44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007a54 <vPortEnableVFP+0x10>
 8007a48:	6801      	ldr	r1, [r0, #0]
 8007a4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007a4e:	6001      	str	r1, [r0, #0]
 8007a50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007a52:	bf00      	nop
 8007a54:	e000ed88 	.word	0xe000ed88

08007a58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007a58:	b480      	push	{r7}
 8007a5a:	b085      	sub	sp, #20
 8007a5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007a5e:	f3ef 8305 	mrs	r3, IPSR
 8007a62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2b0f      	cmp	r3, #15
 8007a68:	d914      	bls.n	8007a94 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007a6a:	4a17      	ldr	r2, [pc, #92]	; (8007ac8 <vPortValidateInterruptPriority+0x70>)
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	4413      	add	r3, r2
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007a74:	4b15      	ldr	r3, [pc, #84]	; (8007acc <vPortValidateInterruptPriority+0x74>)
 8007a76:	781b      	ldrb	r3, [r3, #0]
 8007a78:	7afa      	ldrb	r2, [r7, #11]
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d20a      	bcs.n	8007a94 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a82:	f383 8811 	msr	BASEPRI, r3
 8007a86:	f3bf 8f6f 	isb	sy
 8007a8a:	f3bf 8f4f 	dsb	sy
 8007a8e:	607b      	str	r3, [r7, #4]
}
 8007a90:	bf00      	nop
 8007a92:	e7fe      	b.n	8007a92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007a94:	4b0e      	ldr	r3, [pc, #56]	; (8007ad0 <vPortValidateInterruptPriority+0x78>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007a9c:	4b0d      	ldr	r3, [pc, #52]	; (8007ad4 <vPortValidateInterruptPriority+0x7c>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d90a      	bls.n	8007aba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aa8:	f383 8811 	msr	BASEPRI, r3
 8007aac:	f3bf 8f6f 	isb	sy
 8007ab0:	f3bf 8f4f 	dsb	sy
 8007ab4:	603b      	str	r3, [r7, #0]
}
 8007ab6:	bf00      	nop
 8007ab8:	e7fe      	b.n	8007ab8 <vPortValidateInterruptPriority+0x60>
	}
 8007aba:	bf00      	nop
 8007abc:	3714      	adds	r7, #20
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr
 8007ac6:	bf00      	nop
 8007ac8:	e000e3f0 	.word	0xe000e3f0
 8007acc:	200010cc 	.word	0x200010cc
 8007ad0:	e000ed0c 	.word	0xe000ed0c
 8007ad4:	200010d0 	.word	0x200010d0

08007ad8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b08a      	sub	sp, #40	; 0x28
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007ae4:	f7fe fca8 	bl	8006438 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007ae8:	4b5b      	ldr	r3, [pc, #364]	; (8007c58 <pvPortMalloc+0x180>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d101      	bne.n	8007af4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007af0:	f000 f920 	bl	8007d34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007af4:	4b59      	ldr	r3, [pc, #356]	; (8007c5c <pvPortMalloc+0x184>)
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	4013      	ands	r3, r2
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	f040 8093 	bne.w	8007c28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d01d      	beq.n	8007b44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007b08:	2208      	movs	r2, #8
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4413      	add	r3, r2
 8007b0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f003 0307 	and.w	r3, r3, #7
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d014      	beq.n	8007b44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f023 0307 	bic.w	r3, r3, #7
 8007b20:	3308      	adds	r3, #8
 8007b22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f003 0307 	and.w	r3, r3, #7
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00a      	beq.n	8007b44 <pvPortMalloc+0x6c>
	__asm volatile
 8007b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b32:	f383 8811 	msr	BASEPRI, r3
 8007b36:	f3bf 8f6f 	isb	sy
 8007b3a:	f3bf 8f4f 	dsb	sy
 8007b3e:	617b      	str	r3, [r7, #20]
}
 8007b40:	bf00      	nop
 8007b42:	e7fe      	b.n	8007b42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d06e      	beq.n	8007c28 <pvPortMalloc+0x150>
 8007b4a:	4b45      	ldr	r3, [pc, #276]	; (8007c60 <pvPortMalloc+0x188>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d869      	bhi.n	8007c28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007b54:	4b43      	ldr	r3, [pc, #268]	; (8007c64 <pvPortMalloc+0x18c>)
 8007b56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007b58:	4b42      	ldr	r3, [pc, #264]	; (8007c64 <pvPortMalloc+0x18c>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b5e:	e004      	b.n	8007b6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d903      	bls.n	8007b7c <pvPortMalloc+0xa4>
 8007b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d1f1      	bne.n	8007b60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007b7c:	4b36      	ldr	r3, [pc, #216]	; (8007c58 <pvPortMalloc+0x180>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d050      	beq.n	8007c28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007b86:	6a3b      	ldr	r3, [r7, #32]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2208      	movs	r2, #8
 8007b8c:	4413      	add	r3, r2
 8007b8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	6a3b      	ldr	r3, [r7, #32]
 8007b96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9a:	685a      	ldr	r2, [r3, #4]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	1ad2      	subs	r2, r2, r3
 8007ba0:	2308      	movs	r3, #8
 8007ba2:	005b      	lsls	r3, r3, #1
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d91f      	bls.n	8007be8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4413      	add	r3, r2
 8007bae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	f003 0307 	and.w	r3, r3, #7
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00a      	beq.n	8007bd0 <pvPortMalloc+0xf8>
	__asm volatile
 8007bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bbe:	f383 8811 	msr	BASEPRI, r3
 8007bc2:	f3bf 8f6f 	isb	sy
 8007bc6:	f3bf 8f4f 	dsb	sy
 8007bca:	613b      	str	r3, [r7, #16]
}
 8007bcc:	bf00      	nop
 8007bce:	e7fe      	b.n	8007bce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd2:	685a      	ldr	r2, [r3, #4]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	1ad2      	subs	r2, r2, r3
 8007bd8:	69bb      	ldr	r3, [r7, #24]
 8007bda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007be2:	69b8      	ldr	r0, [r7, #24]
 8007be4:	f000 f908 	bl	8007df8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007be8:	4b1d      	ldr	r3, [pc, #116]	; (8007c60 <pvPortMalloc+0x188>)
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	1ad3      	subs	r3, r2, r3
 8007bf2:	4a1b      	ldr	r2, [pc, #108]	; (8007c60 <pvPortMalloc+0x188>)
 8007bf4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007bf6:	4b1a      	ldr	r3, [pc, #104]	; (8007c60 <pvPortMalloc+0x188>)
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	4b1b      	ldr	r3, [pc, #108]	; (8007c68 <pvPortMalloc+0x190>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d203      	bcs.n	8007c0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007c02:	4b17      	ldr	r3, [pc, #92]	; (8007c60 <pvPortMalloc+0x188>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a18      	ldr	r2, [pc, #96]	; (8007c68 <pvPortMalloc+0x190>)
 8007c08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0c:	685a      	ldr	r2, [r3, #4]
 8007c0e:	4b13      	ldr	r3, [pc, #76]	; (8007c5c <pvPortMalloc+0x184>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	431a      	orrs	r2, r3
 8007c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007c1e:	4b13      	ldr	r3, [pc, #76]	; (8007c6c <pvPortMalloc+0x194>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	3301      	adds	r3, #1
 8007c24:	4a11      	ldr	r2, [pc, #68]	; (8007c6c <pvPortMalloc+0x194>)
 8007c26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007c28:	f7fe fc14 	bl	8006454 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	f003 0307 	and.w	r3, r3, #7
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d00a      	beq.n	8007c4c <pvPortMalloc+0x174>
	__asm volatile
 8007c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c3a:	f383 8811 	msr	BASEPRI, r3
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	f3bf 8f4f 	dsb	sy
 8007c46:	60fb      	str	r3, [r7, #12]
}
 8007c48:	bf00      	nop
 8007c4a:	e7fe      	b.n	8007c4a <pvPortMalloc+0x172>
	return pvReturn;
 8007c4c:	69fb      	ldr	r3, [r7, #28]
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	3728      	adds	r7, #40	; 0x28
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}
 8007c56:	bf00      	nop
 8007c58:	200050dc 	.word	0x200050dc
 8007c5c:	200050f0 	.word	0x200050f0
 8007c60:	200050e0 	.word	0x200050e0
 8007c64:	200050d4 	.word	0x200050d4
 8007c68:	200050e4 	.word	0x200050e4
 8007c6c:	200050e8 	.word	0x200050e8

08007c70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b086      	sub	sp, #24
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d04d      	beq.n	8007d1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007c82:	2308      	movs	r3, #8
 8007c84:	425b      	negs	r3, r3
 8007c86:	697a      	ldr	r2, [r7, #20]
 8007c88:	4413      	add	r3, r2
 8007c8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	685a      	ldr	r2, [r3, #4]
 8007c94:	4b24      	ldr	r3, [pc, #144]	; (8007d28 <vPortFree+0xb8>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4013      	ands	r3, r2
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d10a      	bne.n	8007cb4 <vPortFree+0x44>
	__asm volatile
 8007c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca2:	f383 8811 	msr	BASEPRI, r3
 8007ca6:	f3bf 8f6f 	isb	sy
 8007caa:	f3bf 8f4f 	dsb	sy
 8007cae:	60fb      	str	r3, [r7, #12]
}
 8007cb0:	bf00      	nop
 8007cb2:	e7fe      	b.n	8007cb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00a      	beq.n	8007cd2 <vPortFree+0x62>
	__asm volatile
 8007cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc0:	f383 8811 	msr	BASEPRI, r3
 8007cc4:	f3bf 8f6f 	isb	sy
 8007cc8:	f3bf 8f4f 	dsb	sy
 8007ccc:	60bb      	str	r3, [r7, #8]
}
 8007cce:	bf00      	nop
 8007cd0:	e7fe      	b.n	8007cd0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	685a      	ldr	r2, [r3, #4]
 8007cd6:	4b14      	ldr	r3, [pc, #80]	; (8007d28 <vPortFree+0xb8>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4013      	ands	r3, r2
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d01e      	beq.n	8007d1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d11a      	bne.n	8007d1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	685a      	ldr	r2, [r3, #4]
 8007cec:	4b0e      	ldr	r3, [pc, #56]	; (8007d28 <vPortFree+0xb8>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	43db      	mvns	r3, r3
 8007cf2:	401a      	ands	r2, r3
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007cf8:	f7fe fb9e 	bl	8006438 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	685a      	ldr	r2, [r3, #4]
 8007d00:	4b0a      	ldr	r3, [pc, #40]	; (8007d2c <vPortFree+0xbc>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4413      	add	r3, r2
 8007d06:	4a09      	ldr	r2, [pc, #36]	; (8007d2c <vPortFree+0xbc>)
 8007d08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007d0a:	6938      	ldr	r0, [r7, #16]
 8007d0c:	f000 f874 	bl	8007df8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007d10:	4b07      	ldr	r3, [pc, #28]	; (8007d30 <vPortFree+0xc0>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	3301      	adds	r3, #1
 8007d16:	4a06      	ldr	r2, [pc, #24]	; (8007d30 <vPortFree+0xc0>)
 8007d18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007d1a:	f7fe fb9b 	bl	8006454 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007d1e:	bf00      	nop
 8007d20:	3718      	adds	r7, #24
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	200050f0 	.word	0x200050f0
 8007d2c:	200050e0 	.word	0x200050e0
 8007d30:	200050ec 	.word	0x200050ec

08007d34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007d3a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007d3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007d40:	4b27      	ldr	r3, [pc, #156]	; (8007de0 <prvHeapInit+0xac>)
 8007d42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	f003 0307 	and.w	r3, r3, #7
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00c      	beq.n	8007d68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	3307      	adds	r3, #7
 8007d52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f023 0307 	bic.w	r3, r3, #7
 8007d5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007d5c:	68ba      	ldr	r2, [r7, #8]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	1ad3      	subs	r3, r2, r3
 8007d62:	4a1f      	ldr	r2, [pc, #124]	; (8007de0 <prvHeapInit+0xac>)
 8007d64:	4413      	add	r3, r2
 8007d66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007d6c:	4a1d      	ldr	r2, [pc, #116]	; (8007de4 <prvHeapInit+0xb0>)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007d72:	4b1c      	ldr	r3, [pc, #112]	; (8007de4 <prvHeapInit+0xb0>)
 8007d74:	2200      	movs	r2, #0
 8007d76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	68ba      	ldr	r2, [r7, #8]
 8007d7c:	4413      	add	r3, r2
 8007d7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007d80:	2208      	movs	r2, #8
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	1a9b      	subs	r3, r3, r2
 8007d86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f023 0307 	bic.w	r3, r3, #7
 8007d8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	4a15      	ldr	r2, [pc, #84]	; (8007de8 <prvHeapInit+0xb4>)
 8007d94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007d96:	4b14      	ldr	r3, [pc, #80]	; (8007de8 <prvHeapInit+0xb4>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007d9e:	4b12      	ldr	r3, [pc, #72]	; (8007de8 <prvHeapInit+0xb4>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2200      	movs	r2, #0
 8007da4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	1ad2      	subs	r2, r2, r3
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007db4:	4b0c      	ldr	r3, [pc, #48]	; (8007de8 <prvHeapInit+0xb4>)
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	4a0a      	ldr	r2, [pc, #40]	; (8007dec <prvHeapInit+0xb8>)
 8007dc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	4a09      	ldr	r2, [pc, #36]	; (8007df0 <prvHeapInit+0xbc>)
 8007dca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007dcc:	4b09      	ldr	r3, [pc, #36]	; (8007df4 <prvHeapInit+0xc0>)
 8007dce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007dd2:	601a      	str	r2, [r3, #0]
}
 8007dd4:	bf00      	nop
 8007dd6:	3714      	adds	r7, #20
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr
 8007de0:	200010d4 	.word	0x200010d4
 8007de4:	200050d4 	.word	0x200050d4
 8007de8:	200050dc 	.word	0x200050dc
 8007dec:	200050e4 	.word	0x200050e4
 8007df0:	200050e0 	.word	0x200050e0
 8007df4:	200050f0 	.word	0x200050f0

08007df8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b085      	sub	sp, #20
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007e00:	4b28      	ldr	r3, [pc, #160]	; (8007ea4 <prvInsertBlockIntoFreeList+0xac>)
 8007e02:	60fb      	str	r3, [r7, #12]
 8007e04:	e002      	b.n	8007e0c <prvInsertBlockIntoFreeList+0x14>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	60fb      	str	r3, [r7, #12]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	429a      	cmp	r2, r3
 8007e14:	d8f7      	bhi.n	8007e06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	68ba      	ldr	r2, [r7, #8]
 8007e20:	4413      	add	r3, r2
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d108      	bne.n	8007e3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	685a      	ldr	r2, [r3, #4]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	441a      	add	r2, r3
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	68ba      	ldr	r2, [r7, #8]
 8007e44:	441a      	add	r2, r3
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d118      	bne.n	8007e80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	4b15      	ldr	r3, [pc, #84]	; (8007ea8 <prvInsertBlockIntoFreeList+0xb0>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d00d      	beq.n	8007e76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	685a      	ldr	r2, [r3, #4]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	441a      	add	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	601a      	str	r2, [r3, #0]
 8007e74:	e008      	b.n	8007e88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007e76:	4b0c      	ldr	r3, [pc, #48]	; (8007ea8 <prvInsertBlockIntoFreeList+0xb0>)
 8007e78:	681a      	ldr	r2, [r3, #0]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	601a      	str	r2, [r3, #0]
 8007e7e:	e003      	b.n	8007e88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d002      	beq.n	8007e96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e96:	bf00      	nop
 8007e98:	3714      	adds	r7, #20
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea0:	4770      	bx	lr
 8007ea2:	bf00      	nop
 8007ea4:	200050d4 	.word	0x200050d4
 8007ea8:	200050dc 	.word	0x200050dc

08007eac <__errno>:
 8007eac:	4b01      	ldr	r3, [pc, #4]	; (8007eb4 <__errno+0x8>)
 8007eae:	6818      	ldr	r0, [r3, #0]
 8007eb0:	4770      	bx	lr
 8007eb2:	bf00      	nop
 8007eb4:	20000010 	.word	0x20000010

08007eb8 <std>:
 8007eb8:	2300      	movs	r3, #0
 8007eba:	b510      	push	{r4, lr}
 8007ebc:	4604      	mov	r4, r0
 8007ebe:	e9c0 3300 	strd	r3, r3, [r0]
 8007ec2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ec6:	6083      	str	r3, [r0, #8]
 8007ec8:	8181      	strh	r1, [r0, #12]
 8007eca:	6643      	str	r3, [r0, #100]	; 0x64
 8007ecc:	81c2      	strh	r2, [r0, #14]
 8007ece:	6183      	str	r3, [r0, #24]
 8007ed0:	4619      	mov	r1, r3
 8007ed2:	2208      	movs	r2, #8
 8007ed4:	305c      	adds	r0, #92	; 0x5c
 8007ed6:	f000 f91a 	bl	800810e <memset>
 8007eda:	4b05      	ldr	r3, [pc, #20]	; (8007ef0 <std+0x38>)
 8007edc:	6263      	str	r3, [r4, #36]	; 0x24
 8007ede:	4b05      	ldr	r3, [pc, #20]	; (8007ef4 <std+0x3c>)
 8007ee0:	62a3      	str	r3, [r4, #40]	; 0x28
 8007ee2:	4b05      	ldr	r3, [pc, #20]	; (8007ef8 <std+0x40>)
 8007ee4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007ee6:	4b05      	ldr	r3, [pc, #20]	; (8007efc <std+0x44>)
 8007ee8:	6224      	str	r4, [r4, #32]
 8007eea:	6323      	str	r3, [r4, #48]	; 0x30
 8007eec:	bd10      	pop	{r4, pc}
 8007eee:	bf00      	nop
 8007ef0:	08009199 	.word	0x08009199
 8007ef4:	080091bb 	.word	0x080091bb
 8007ef8:	080091f3 	.word	0x080091f3
 8007efc:	08009217 	.word	0x08009217

08007f00 <_cleanup_r>:
 8007f00:	4901      	ldr	r1, [pc, #4]	; (8007f08 <_cleanup_r+0x8>)
 8007f02:	f000 b8af 	b.w	8008064 <_fwalk_reent>
 8007f06:	bf00      	nop
 8007f08:	0800af41 	.word	0x0800af41

08007f0c <__sfmoreglue>:
 8007f0c:	b570      	push	{r4, r5, r6, lr}
 8007f0e:	2268      	movs	r2, #104	; 0x68
 8007f10:	1e4d      	subs	r5, r1, #1
 8007f12:	4355      	muls	r5, r2
 8007f14:	460e      	mov	r6, r1
 8007f16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007f1a:	f000 f921 	bl	8008160 <_malloc_r>
 8007f1e:	4604      	mov	r4, r0
 8007f20:	b140      	cbz	r0, 8007f34 <__sfmoreglue+0x28>
 8007f22:	2100      	movs	r1, #0
 8007f24:	e9c0 1600 	strd	r1, r6, [r0]
 8007f28:	300c      	adds	r0, #12
 8007f2a:	60a0      	str	r0, [r4, #8]
 8007f2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007f30:	f000 f8ed 	bl	800810e <memset>
 8007f34:	4620      	mov	r0, r4
 8007f36:	bd70      	pop	{r4, r5, r6, pc}

08007f38 <__sfp_lock_acquire>:
 8007f38:	4801      	ldr	r0, [pc, #4]	; (8007f40 <__sfp_lock_acquire+0x8>)
 8007f3a:	f000 b8d8 	b.w	80080ee <__retarget_lock_acquire_recursive>
 8007f3e:	bf00      	nop
 8007f40:	200050f5 	.word	0x200050f5

08007f44 <__sfp_lock_release>:
 8007f44:	4801      	ldr	r0, [pc, #4]	; (8007f4c <__sfp_lock_release+0x8>)
 8007f46:	f000 b8d3 	b.w	80080f0 <__retarget_lock_release_recursive>
 8007f4a:	bf00      	nop
 8007f4c:	200050f5 	.word	0x200050f5

08007f50 <__sinit_lock_acquire>:
 8007f50:	4801      	ldr	r0, [pc, #4]	; (8007f58 <__sinit_lock_acquire+0x8>)
 8007f52:	f000 b8cc 	b.w	80080ee <__retarget_lock_acquire_recursive>
 8007f56:	bf00      	nop
 8007f58:	200050f6 	.word	0x200050f6

08007f5c <__sinit_lock_release>:
 8007f5c:	4801      	ldr	r0, [pc, #4]	; (8007f64 <__sinit_lock_release+0x8>)
 8007f5e:	f000 b8c7 	b.w	80080f0 <__retarget_lock_release_recursive>
 8007f62:	bf00      	nop
 8007f64:	200050f6 	.word	0x200050f6

08007f68 <__sinit>:
 8007f68:	b510      	push	{r4, lr}
 8007f6a:	4604      	mov	r4, r0
 8007f6c:	f7ff fff0 	bl	8007f50 <__sinit_lock_acquire>
 8007f70:	69a3      	ldr	r3, [r4, #24]
 8007f72:	b11b      	cbz	r3, 8007f7c <__sinit+0x14>
 8007f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f78:	f7ff bff0 	b.w	8007f5c <__sinit_lock_release>
 8007f7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007f80:	6523      	str	r3, [r4, #80]	; 0x50
 8007f82:	4b13      	ldr	r3, [pc, #76]	; (8007fd0 <__sinit+0x68>)
 8007f84:	4a13      	ldr	r2, [pc, #76]	; (8007fd4 <__sinit+0x6c>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	62a2      	str	r2, [r4, #40]	; 0x28
 8007f8a:	42a3      	cmp	r3, r4
 8007f8c:	bf04      	itt	eq
 8007f8e:	2301      	moveq	r3, #1
 8007f90:	61a3      	streq	r3, [r4, #24]
 8007f92:	4620      	mov	r0, r4
 8007f94:	f000 f820 	bl	8007fd8 <__sfp>
 8007f98:	6060      	str	r0, [r4, #4]
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	f000 f81c 	bl	8007fd8 <__sfp>
 8007fa0:	60a0      	str	r0, [r4, #8]
 8007fa2:	4620      	mov	r0, r4
 8007fa4:	f000 f818 	bl	8007fd8 <__sfp>
 8007fa8:	2200      	movs	r2, #0
 8007faa:	60e0      	str	r0, [r4, #12]
 8007fac:	2104      	movs	r1, #4
 8007fae:	6860      	ldr	r0, [r4, #4]
 8007fb0:	f7ff ff82 	bl	8007eb8 <std>
 8007fb4:	68a0      	ldr	r0, [r4, #8]
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	2109      	movs	r1, #9
 8007fba:	f7ff ff7d 	bl	8007eb8 <std>
 8007fbe:	68e0      	ldr	r0, [r4, #12]
 8007fc0:	2202      	movs	r2, #2
 8007fc2:	2112      	movs	r1, #18
 8007fc4:	f7ff ff78 	bl	8007eb8 <std>
 8007fc8:	2301      	movs	r3, #1
 8007fca:	61a3      	str	r3, [r4, #24]
 8007fcc:	e7d2      	b.n	8007f74 <__sinit+0xc>
 8007fce:	bf00      	nop
 8007fd0:	0800cb90 	.word	0x0800cb90
 8007fd4:	08007f01 	.word	0x08007f01

08007fd8 <__sfp>:
 8007fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fda:	4607      	mov	r7, r0
 8007fdc:	f7ff ffac 	bl	8007f38 <__sfp_lock_acquire>
 8007fe0:	4b1e      	ldr	r3, [pc, #120]	; (800805c <__sfp+0x84>)
 8007fe2:	681e      	ldr	r6, [r3, #0]
 8007fe4:	69b3      	ldr	r3, [r6, #24]
 8007fe6:	b913      	cbnz	r3, 8007fee <__sfp+0x16>
 8007fe8:	4630      	mov	r0, r6
 8007fea:	f7ff ffbd 	bl	8007f68 <__sinit>
 8007fee:	3648      	adds	r6, #72	; 0x48
 8007ff0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	d503      	bpl.n	8008000 <__sfp+0x28>
 8007ff8:	6833      	ldr	r3, [r6, #0]
 8007ffa:	b30b      	cbz	r3, 8008040 <__sfp+0x68>
 8007ffc:	6836      	ldr	r6, [r6, #0]
 8007ffe:	e7f7      	b.n	8007ff0 <__sfp+0x18>
 8008000:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008004:	b9d5      	cbnz	r5, 800803c <__sfp+0x64>
 8008006:	4b16      	ldr	r3, [pc, #88]	; (8008060 <__sfp+0x88>)
 8008008:	60e3      	str	r3, [r4, #12]
 800800a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800800e:	6665      	str	r5, [r4, #100]	; 0x64
 8008010:	f000 f86c 	bl	80080ec <__retarget_lock_init_recursive>
 8008014:	f7ff ff96 	bl	8007f44 <__sfp_lock_release>
 8008018:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800801c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008020:	6025      	str	r5, [r4, #0]
 8008022:	61a5      	str	r5, [r4, #24]
 8008024:	2208      	movs	r2, #8
 8008026:	4629      	mov	r1, r5
 8008028:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800802c:	f000 f86f 	bl	800810e <memset>
 8008030:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008034:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008038:	4620      	mov	r0, r4
 800803a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800803c:	3468      	adds	r4, #104	; 0x68
 800803e:	e7d9      	b.n	8007ff4 <__sfp+0x1c>
 8008040:	2104      	movs	r1, #4
 8008042:	4638      	mov	r0, r7
 8008044:	f7ff ff62 	bl	8007f0c <__sfmoreglue>
 8008048:	4604      	mov	r4, r0
 800804a:	6030      	str	r0, [r6, #0]
 800804c:	2800      	cmp	r0, #0
 800804e:	d1d5      	bne.n	8007ffc <__sfp+0x24>
 8008050:	f7ff ff78 	bl	8007f44 <__sfp_lock_release>
 8008054:	230c      	movs	r3, #12
 8008056:	603b      	str	r3, [r7, #0]
 8008058:	e7ee      	b.n	8008038 <__sfp+0x60>
 800805a:	bf00      	nop
 800805c:	0800cb90 	.word	0x0800cb90
 8008060:	ffff0001 	.word	0xffff0001

08008064 <_fwalk_reent>:
 8008064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008068:	4606      	mov	r6, r0
 800806a:	4688      	mov	r8, r1
 800806c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008070:	2700      	movs	r7, #0
 8008072:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008076:	f1b9 0901 	subs.w	r9, r9, #1
 800807a:	d505      	bpl.n	8008088 <_fwalk_reent+0x24>
 800807c:	6824      	ldr	r4, [r4, #0]
 800807e:	2c00      	cmp	r4, #0
 8008080:	d1f7      	bne.n	8008072 <_fwalk_reent+0xe>
 8008082:	4638      	mov	r0, r7
 8008084:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008088:	89ab      	ldrh	r3, [r5, #12]
 800808a:	2b01      	cmp	r3, #1
 800808c:	d907      	bls.n	800809e <_fwalk_reent+0x3a>
 800808e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008092:	3301      	adds	r3, #1
 8008094:	d003      	beq.n	800809e <_fwalk_reent+0x3a>
 8008096:	4629      	mov	r1, r5
 8008098:	4630      	mov	r0, r6
 800809a:	47c0      	blx	r8
 800809c:	4307      	orrs	r7, r0
 800809e:	3568      	adds	r5, #104	; 0x68
 80080a0:	e7e9      	b.n	8008076 <_fwalk_reent+0x12>
	...

080080a4 <__libc_init_array>:
 80080a4:	b570      	push	{r4, r5, r6, lr}
 80080a6:	4d0d      	ldr	r5, [pc, #52]	; (80080dc <__libc_init_array+0x38>)
 80080a8:	4c0d      	ldr	r4, [pc, #52]	; (80080e0 <__libc_init_array+0x3c>)
 80080aa:	1b64      	subs	r4, r4, r5
 80080ac:	10a4      	asrs	r4, r4, #2
 80080ae:	2600      	movs	r6, #0
 80080b0:	42a6      	cmp	r6, r4
 80080b2:	d109      	bne.n	80080c8 <__libc_init_array+0x24>
 80080b4:	4d0b      	ldr	r5, [pc, #44]	; (80080e4 <__libc_init_array+0x40>)
 80080b6:	4c0c      	ldr	r4, [pc, #48]	; (80080e8 <__libc_init_array+0x44>)
 80080b8:	f004 fc96 	bl	800c9e8 <_init>
 80080bc:	1b64      	subs	r4, r4, r5
 80080be:	10a4      	asrs	r4, r4, #2
 80080c0:	2600      	movs	r6, #0
 80080c2:	42a6      	cmp	r6, r4
 80080c4:	d105      	bne.n	80080d2 <__libc_init_array+0x2e>
 80080c6:	bd70      	pop	{r4, r5, r6, pc}
 80080c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80080cc:	4798      	blx	r3
 80080ce:	3601      	adds	r6, #1
 80080d0:	e7ee      	b.n	80080b0 <__libc_init_array+0xc>
 80080d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80080d6:	4798      	blx	r3
 80080d8:	3601      	adds	r6, #1
 80080da:	e7f2      	b.n	80080c2 <__libc_init_array+0x1e>
 80080dc:	0800cfdc 	.word	0x0800cfdc
 80080e0:	0800cfdc 	.word	0x0800cfdc
 80080e4:	0800cfdc 	.word	0x0800cfdc
 80080e8:	0800cfe0 	.word	0x0800cfe0

080080ec <__retarget_lock_init_recursive>:
 80080ec:	4770      	bx	lr

080080ee <__retarget_lock_acquire_recursive>:
 80080ee:	4770      	bx	lr

080080f0 <__retarget_lock_release_recursive>:
 80080f0:	4770      	bx	lr

080080f2 <memcpy>:
 80080f2:	440a      	add	r2, r1
 80080f4:	4291      	cmp	r1, r2
 80080f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80080fa:	d100      	bne.n	80080fe <memcpy+0xc>
 80080fc:	4770      	bx	lr
 80080fe:	b510      	push	{r4, lr}
 8008100:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008104:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008108:	4291      	cmp	r1, r2
 800810a:	d1f9      	bne.n	8008100 <memcpy+0xe>
 800810c:	bd10      	pop	{r4, pc}

0800810e <memset>:
 800810e:	4402      	add	r2, r0
 8008110:	4603      	mov	r3, r0
 8008112:	4293      	cmp	r3, r2
 8008114:	d100      	bne.n	8008118 <memset+0xa>
 8008116:	4770      	bx	lr
 8008118:	f803 1b01 	strb.w	r1, [r3], #1
 800811c:	e7f9      	b.n	8008112 <memset+0x4>
	...

08008120 <sbrk_aligned>:
 8008120:	b570      	push	{r4, r5, r6, lr}
 8008122:	4e0e      	ldr	r6, [pc, #56]	; (800815c <sbrk_aligned+0x3c>)
 8008124:	460c      	mov	r4, r1
 8008126:	6831      	ldr	r1, [r6, #0]
 8008128:	4605      	mov	r5, r0
 800812a:	b911      	cbnz	r1, 8008132 <sbrk_aligned+0x12>
 800812c:	f000 fffe 	bl	800912c <_sbrk_r>
 8008130:	6030      	str	r0, [r6, #0]
 8008132:	4621      	mov	r1, r4
 8008134:	4628      	mov	r0, r5
 8008136:	f000 fff9 	bl	800912c <_sbrk_r>
 800813a:	1c43      	adds	r3, r0, #1
 800813c:	d00a      	beq.n	8008154 <sbrk_aligned+0x34>
 800813e:	1cc4      	adds	r4, r0, #3
 8008140:	f024 0403 	bic.w	r4, r4, #3
 8008144:	42a0      	cmp	r0, r4
 8008146:	d007      	beq.n	8008158 <sbrk_aligned+0x38>
 8008148:	1a21      	subs	r1, r4, r0
 800814a:	4628      	mov	r0, r5
 800814c:	f000 ffee 	bl	800912c <_sbrk_r>
 8008150:	3001      	adds	r0, #1
 8008152:	d101      	bne.n	8008158 <sbrk_aligned+0x38>
 8008154:	f04f 34ff 	mov.w	r4, #4294967295
 8008158:	4620      	mov	r0, r4
 800815a:	bd70      	pop	{r4, r5, r6, pc}
 800815c:	200050fc 	.word	0x200050fc

08008160 <_malloc_r>:
 8008160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008164:	1ccd      	adds	r5, r1, #3
 8008166:	f025 0503 	bic.w	r5, r5, #3
 800816a:	3508      	adds	r5, #8
 800816c:	2d0c      	cmp	r5, #12
 800816e:	bf38      	it	cc
 8008170:	250c      	movcc	r5, #12
 8008172:	2d00      	cmp	r5, #0
 8008174:	4607      	mov	r7, r0
 8008176:	db01      	blt.n	800817c <_malloc_r+0x1c>
 8008178:	42a9      	cmp	r1, r5
 800817a:	d905      	bls.n	8008188 <_malloc_r+0x28>
 800817c:	230c      	movs	r3, #12
 800817e:	603b      	str	r3, [r7, #0]
 8008180:	2600      	movs	r6, #0
 8008182:	4630      	mov	r0, r6
 8008184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008188:	4e2e      	ldr	r6, [pc, #184]	; (8008244 <_malloc_r+0xe4>)
 800818a:	f003 fb1b 	bl	800b7c4 <__malloc_lock>
 800818e:	6833      	ldr	r3, [r6, #0]
 8008190:	461c      	mov	r4, r3
 8008192:	bb34      	cbnz	r4, 80081e2 <_malloc_r+0x82>
 8008194:	4629      	mov	r1, r5
 8008196:	4638      	mov	r0, r7
 8008198:	f7ff ffc2 	bl	8008120 <sbrk_aligned>
 800819c:	1c43      	adds	r3, r0, #1
 800819e:	4604      	mov	r4, r0
 80081a0:	d14d      	bne.n	800823e <_malloc_r+0xde>
 80081a2:	6834      	ldr	r4, [r6, #0]
 80081a4:	4626      	mov	r6, r4
 80081a6:	2e00      	cmp	r6, #0
 80081a8:	d140      	bne.n	800822c <_malloc_r+0xcc>
 80081aa:	6823      	ldr	r3, [r4, #0]
 80081ac:	4631      	mov	r1, r6
 80081ae:	4638      	mov	r0, r7
 80081b0:	eb04 0803 	add.w	r8, r4, r3
 80081b4:	f000 ffba 	bl	800912c <_sbrk_r>
 80081b8:	4580      	cmp	r8, r0
 80081ba:	d13a      	bne.n	8008232 <_malloc_r+0xd2>
 80081bc:	6821      	ldr	r1, [r4, #0]
 80081be:	3503      	adds	r5, #3
 80081c0:	1a6d      	subs	r5, r5, r1
 80081c2:	f025 0503 	bic.w	r5, r5, #3
 80081c6:	3508      	adds	r5, #8
 80081c8:	2d0c      	cmp	r5, #12
 80081ca:	bf38      	it	cc
 80081cc:	250c      	movcc	r5, #12
 80081ce:	4629      	mov	r1, r5
 80081d0:	4638      	mov	r0, r7
 80081d2:	f7ff ffa5 	bl	8008120 <sbrk_aligned>
 80081d6:	3001      	adds	r0, #1
 80081d8:	d02b      	beq.n	8008232 <_malloc_r+0xd2>
 80081da:	6823      	ldr	r3, [r4, #0]
 80081dc:	442b      	add	r3, r5
 80081de:	6023      	str	r3, [r4, #0]
 80081e0:	e00e      	b.n	8008200 <_malloc_r+0xa0>
 80081e2:	6822      	ldr	r2, [r4, #0]
 80081e4:	1b52      	subs	r2, r2, r5
 80081e6:	d41e      	bmi.n	8008226 <_malloc_r+0xc6>
 80081e8:	2a0b      	cmp	r2, #11
 80081ea:	d916      	bls.n	800821a <_malloc_r+0xba>
 80081ec:	1961      	adds	r1, r4, r5
 80081ee:	42a3      	cmp	r3, r4
 80081f0:	6025      	str	r5, [r4, #0]
 80081f2:	bf18      	it	ne
 80081f4:	6059      	strne	r1, [r3, #4]
 80081f6:	6863      	ldr	r3, [r4, #4]
 80081f8:	bf08      	it	eq
 80081fa:	6031      	streq	r1, [r6, #0]
 80081fc:	5162      	str	r2, [r4, r5]
 80081fe:	604b      	str	r3, [r1, #4]
 8008200:	4638      	mov	r0, r7
 8008202:	f104 060b 	add.w	r6, r4, #11
 8008206:	f003 fae3 	bl	800b7d0 <__malloc_unlock>
 800820a:	f026 0607 	bic.w	r6, r6, #7
 800820e:	1d23      	adds	r3, r4, #4
 8008210:	1af2      	subs	r2, r6, r3
 8008212:	d0b6      	beq.n	8008182 <_malloc_r+0x22>
 8008214:	1b9b      	subs	r3, r3, r6
 8008216:	50a3      	str	r3, [r4, r2]
 8008218:	e7b3      	b.n	8008182 <_malloc_r+0x22>
 800821a:	6862      	ldr	r2, [r4, #4]
 800821c:	42a3      	cmp	r3, r4
 800821e:	bf0c      	ite	eq
 8008220:	6032      	streq	r2, [r6, #0]
 8008222:	605a      	strne	r2, [r3, #4]
 8008224:	e7ec      	b.n	8008200 <_malloc_r+0xa0>
 8008226:	4623      	mov	r3, r4
 8008228:	6864      	ldr	r4, [r4, #4]
 800822a:	e7b2      	b.n	8008192 <_malloc_r+0x32>
 800822c:	4634      	mov	r4, r6
 800822e:	6876      	ldr	r6, [r6, #4]
 8008230:	e7b9      	b.n	80081a6 <_malloc_r+0x46>
 8008232:	230c      	movs	r3, #12
 8008234:	603b      	str	r3, [r7, #0]
 8008236:	4638      	mov	r0, r7
 8008238:	f003 faca 	bl	800b7d0 <__malloc_unlock>
 800823c:	e7a1      	b.n	8008182 <_malloc_r+0x22>
 800823e:	6025      	str	r5, [r4, #0]
 8008240:	e7de      	b.n	8008200 <_malloc_r+0xa0>
 8008242:	bf00      	nop
 8008244:	200050f8 	.word	0x200050f8

08008248 <__cvt>:
 8008248:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800824c:	ec55 4b10 	vmov	r4, r5, d0
 8008250:	2d00      	cmp	r5, #0
 8008252:	460e      	mov	r6, r1
 8008254:	4619      	mov	r1, r3
 8008256:	462b      	mov	r3, r5
 8008258:	bfbb      	ittet	lt
 800825a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800825e:	461d      	movlt	r5, r3
 8008260:	2300      	movge	r3, #0
 8008262:	232d      	movlt	r3, #45	; 0x2d
 8008264:	700b      	strb	r3, [r1, #0]
 8008266:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008268:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800826c:	4691      	mov	r9, r2
 800826e:	f023 0820 	bic.w	r8, r3, #32
 8008272:	bfbc      	itt	lt
 8008274:	4622      	movlt	r2, r4
 8008276:	4614      	movlt	r4, r2
 8008278:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800827c:	d005      	beq.n	800828a <__cvt+0x42>
 800827e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008282:	d100      	bne.n	8008286 <__cvt+0x3e>
 8008284:	3601      	adds	r6, #1
 8008286:	2102      	movs	r1, #2
 8008288:	e000      	b.n	800828c <__cvt+0x44>
 800828a:	2103      	movs	r1, #3
 800828c:	ab03      	add	r3, sp, #12
 800828e:	9301      	str	r3, [sp, #4]
 8008290:	ab02      	add	r3, sp, #8
 8008292:	9300      	str	r3, [sp, #0]
 8008294:	ec45 4b10 	vmov	d0, r4, r5
 8008298:	4653      	mov	r3, sl
 800829a:	4632      	mov	r2, r6
 800829c:	f001 ffdc 	bl	800a258 <_dtoa_r>
 80082a0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80082a4:	4607      	mov	r7, r0
 80082a6:	d102      	bne.n	80082ae <__cvt+0x66>
 80082a8:	f019 0f01 	tst.w	r9, #1
 80082ac:	d022      	beq.n	80082f4 <__cvt+0xac>
 80082ae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80082b2:	eb07 0906 	add.w	r9, r7, r6
 80082b6:	d110      	bne.n	80082da <__cvt+0x92>
 80082b8:	783b      	ldrb	r3, [r7, #0]
 80082ba:	2b30      	cmp	r3, #48	; 0x30
 80082bc:	d10a      	bne.n	80082d4 <__cvt+0x8c>
 80082be:	2200      	movs	r2, #0
 80082c0:	2300      	movs	r3, #0
 80082c2:	4620      	mov	r0, r4
 80082c4:	4629      	mov	r1, r5
 80082c6:	f7f8 fc0f 	bl	8000ae8 <__aeabi_dcmpeq>
 80082ca:	b918      	cbnz	r0, 80082d4 <__cvt+0x8c>
 80082cc:	f1c6 0601 	rsb	r6, r6, #1
 80082d0:	f8ca 6000 	str.w	r6, [sl]
 80082d4:	f8da 3000 	ldr.w	r3, [sl]
 80082d8:	4499      	add	r9, r3
 80082da:	2200      	movs	r2, #0
 80082dc:	2300      	movs	r3, #0
 80082de:	4620      	mov	r0, r4
 80082e0:	4629      	mov	r1, r5
 80082e2:	f7f8 fc01 	bl	8000ae8 <__aeabi_dcmpeq>
 80082e6:	b108      	cbz	r0, 80082ec <__cvt+0xa4>
 80082e8:	f8cd 900c 	str.w	r9, [sp, #12]
 80082ec:	2230      	movs	r2, #48	; 0x30
 80082ee:	9b03      	ldr	r3, [sp, #12]
 80082f0:	454b      	cmp	r3, r9
 80082f2:	d307      	bcc.n	8008304 <__cvt+0xbc>
 80082f4:	9b03      	ldr	r3, [sp, #12]
 80082f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082f8:	1bdb      	subs	r3, r3, r7
 80082fa:	4638      	mov	r0, r7
 80082fc:	6013      	str	r3, [r2, #0]
 80082fe:	b004      	add	sp, #16
 8008300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008304:	1c59      	adds	r1, r3, #1
 8008306:	9103      	str	r1, [sp, #12]
 8008308:	701a      	strb	r2, [r3, #0]
 800830a:	e7f0      	b.n	80082ee <__cvt+0xa6>

0800830c <__exponent>:
 800830c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800830e:	4603      	mov	r3, r0
 8008310:	2900      	cmp	r1, #0
 8008312:	bfb8      	it	lt
 8008314:	4249      	neglt	r1, r1
 8008316:	f803 2b02 	strb.w	r2, [r3], #2
 800831a:	bfb4      	ite	lt
 800831c:	222d      	movlt	r2, #45	; 0x2d
 800831e:	222b      	movge	r2, #43	; 0x2b
 8008320:	2909      	cmp	r1, #9
 8008322:	7042      	strb	r2, [r0, #1]
 8008324:	dd2a      	ble.n	800837c <__exponent+0x70>
 8008326:	f10d 0407 	add.w	r4, sp, #7
 800832a:	46a4      	mov	ip, r4
 800832c:	270a      	movs	r7, #10
 800832e:	46a6      	mov	lr, r4
 8008330:	460a      	mov	r2, r1
 8008332:	fb91 f6f7 	sdiv	r6, r1, r7
 8008336:	fb07 1516 	mls	r5, r7, r6, r1
 800833a:	3530      	adds	r5, #48	; 0x30
 800833c:	2a63      	cmp	r2, #99	; 0x63
 800833e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008342:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008346:	4631      	mov	r1, r6
 8008348:	dcf1      	bgt.n	800832e <__exponent+0x22>
 800834a:	3130      	adds	r1, #48	; 0x30
 800834c:	f1ae 0502 	sub.w	r5, lr, #2
 8008350:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008354:	1c44      	adds	r4, r0, #1
 8008356:	4629      	mov	r1, r5
 8008358:	4561      	cmp	r1, ip
 800835a:	d30a      	bcc.n	8008372 <__exponent+0x66>
 800835c:	f10d 0209 	add.w	r2, sp, #9
 8008360:	eba2 020e 	sub.w	r2, r2, lr
 8008364:	4565      	cmp	r5, ip
 8008366:	bf88      	it	hi
 8008368:	2200      	movhi	r2, #0
 800836a:	4413      	add	r3, r2
 800836c:	1a18      	subs	r0, r3, r0
 800836e:	b003      	add	sp, #12
 8008370:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008372:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008376:	f804 2f01 	strb.w	r2, [r4, #1]!
 800837a:	e7ed      	b.n	8008358 <__exponent+0x4c>
 800837c:	2330      	movs	r3, #48	; 0x30
 800837e:	3130      	adds	r1, #48	; 0x30
 8008380:	7083      	strb	r3, [r0, #2]
 8008382:	70c1      	strb	r1, [r0, #3]
 8008384:	1d03      	adds	r3, r0, #4
 8008386:	e7f1      	b.n	800836c <__exponent+0x60>

08008388 <_printf_float>:
 8008388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800838c:	ed2d 8b02 	vpush	{d8}
 8008390:	b08d      	sub	sp, #52	; 0x34
 8008392:	460c      	mov	r4, r1
 8008394:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008398:	4616      	mov	r6, r2
 800839a:	461f      	mov	r7, r3
 800839c:	4605      	mov	r5, r0
 800839e:	f003 f97b 	bl	800b698 <_localeconv_r>
 80083a2:	f8d0 a000 	ldr.w	sl, [r0]
 80083a6:	4650      	mov	r0, sl
 80083a8:	f7f7 ff22 	bl	80001f0 <strlen>
 80083ac:	2300      	movs	r3, #0
 80083ae:	930a      	str	r3, [sp, #40]	; 0x28
 80083b0:	6823      	ldr	r3, [r4, #0]
 80083b2:	9305      	str	r3, [sp, #20]
 80083b4:	f8d8 3000 	ldr.w	r3, [r8]
 80083b8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80083bc:	3307      	adds	r3, #7
 80083be:	f023 0307 	bic.w	r3, r3, #7
 80083c2:	f103 0208 	add.w	r2, r3, #8
 80083c6:	f8c8 2000 	str.w	r2, [r8]
 80083ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ce:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80083d2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80083d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80083da:	9307      	str	r3, [sp, #28]
 80083dc:	f8cd 8018 	str.w	r8, [sp, #24]
 80083e0:	ee08 0a10 	vmov	s16, r0
 80083e4:	4b9f      	ldr	r3, [pc, #636]	; (8008664 <_printf_float+0x2dc>)
 80083e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083ea:	f04f 32ff 	mov.w	r2, #4294967295
 80083ee:	f7f8 fbad 	bl	8000b4c <__aeabi_dcmpun>
 80083f2:	bb88      	cbnz	r0, 8008458 <_printf_float+0xd0>
 80083f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083f8:	4b9a      	ldr	r3, [pc, #616]	; (8008664 <_printf_float+0x2dc>)
 80083fa:	f04f 32ff 	mov.w	r2, #4294967295
 80083fe:	f7f8 fb87 	bl	8000b10 <__aeabi_dcmple>
 8008402:	bb48      	cbnz	r0, 8008458 <_printf_float+0xd0>
 8008404:	2200      	movs	r2, #0
 8008406:	2300      	movs	r3, #0
 8008408:	4640      	mov	r0, r8
 800840a:	4649      	mov	r1, r9
 800840c:	f7f8 fb76 	bl	8000afc <__aeabi_dcmplt>
 8008410:	b110      	cbz	r0, 8008418 <_printf_float+0x90>
 8008412:	232d      	movs	r3, #45	; 0x2d
 8008414:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008418:	4b93      	ldr	r3, [pc, #588]	; (8008668 <_printf_float+0x2e0>)
 800841a:	4894      	ldr	r0, [pc, #592]	; (800866c <_printf_float+0x2e4>)
 800841c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008420:	bf94      	ite	ls
 8008422:	4698      	movls	r8, r3
 8008424:	4680      	movhi	r8, r0
 8008426:	2303      	movs	r3, #3
 8008428:	6123      	str	r3, [r4, #16]
 800842a:	9b05      	ldr	r3, [sp, #20]
 800842c:	f023 0204 	bic.w	r2, r3, #4
 8008430:	6022      	str	r2, [r4, #0]
 8008432:	f04f 0900 	mov.w	r9, #0
 8008436:	9700      	str	r7, [sp, #0]
 8008438:	4633      	mov	r3, r6
 800843a:	aa0b      	add	r2, sp, #44	; 0x2c
 800843c:	4621      	mov	r1, r4
 800843e:	4628      	mov	r0, r5
 8008440:	f000 f9d8 	bl	80087f4 <_printf_common>
 8008444:	3001      	adds	r0, #1
 8008446:	f040 8090 	bne.w	800856a <_printf_float+0x1e2>
 800844a:	f04f 30ff 	mov.w	r0, #4294967295
 800844e:	b00d      	add	sp, #52	; 0x34
 8008450:	ecbd 8b02 	vpop	{d8}
 8008454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008458:	4642      	mov	r2, r8
 800845a:	464b      	mov	r3, r9
 800845c:	4640      	mov	r0, r8
 800845e:	4649      	mov	r1, r9
 8008460:	f7f8 fb74 	bl	8000b4c <__aeabi_dcmpun>
 8008464:	b140      	cbz	r0, 8008478 <_printf_float+0xf0>
 8008466:	464b      	mov	r3, r9
 8008468:	2b00      	cmp	r3, #0
 800846a:	bfbc      	itt	lt
 800846c:	232d      	movlt	r3, #45	; 0x2d
 800846e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008472:	487f      	ldr	r0, [pc, #508]	; (8008670 <_printf_float+0x2e8>)
 8008474:	4b7f      	ldr	r3, [pc, #508]	; (8008674 <_printf_float+0x2ec>)
 8008476:	e7d1      	b.n	800841c <_printf_float+0x94>
 8008478:	6863      	ldr	r3, [r4, #4]
 800847a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800847e:	9206      	str	r2, [sp, #24]
 8008480:	1c5a      	adds	r2, r3, #1
 8008482:	d13f      	bne.n	8008504 <_printf_float+0x17c>
 8008484:	2306      	movs	r3, #6
 8008486:	6063      	str	r3, [r4, #4]
 8008488:	9b05      	ldr	r3, [sp, #20]
 800848a:	6861      	ldr	r1, [r4, #4]
 800848c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008490:	2300      	movs	r3, #0
 8008492:	9303      	str	r3, [sp, #12]
 8008494:	ab0a      	add	r3, sp, #40	; 0x28
 8008496:	e9cd b301 	strd	fp, r3, [sp, #4]
 800849a:	ab09      	add	r3, sp, #36	; 0x24
 800849c:	ec49 8b10 	vmov	d0, r8, r9
 80084a0:	9300      	str	r3, [sp, #0]
 80084a2:	6022      	str	r2, [r4, #0]
 80084a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80084a8:	4628      	mov	r0, r5
 80084aa:	f7ff fecd 	bl	8008248 <__cvt>
 80084ae:	9b06      	ldr	r3, [sp, #24]
 80084b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80084b2:	2b47      	cmp	r3, #71	; 0x47
 80084b4:	4680      	mov	r8, r0
 80084b6:	d108      	bne.n	80084ca <_printf_float+0x142>
 80084b8:	1cc8      	adds	r0, r1, #3
 80084ba:	db02      	blt.n	80084c2 <_printf_float+0x13a>
 80084bc:	6863      	ldr	r3, [r4, #4]
 80084be:	4299      	cmp	r1, r3
 80084c0:	dd41      	ble.n	8008546 <_printf_float+0x1be>
 80084c2:	f1ab 0b02 	sub.w	fp, fp, #2
 80084c6:	fa5f fb8b 	uxtb.w	fp, fp
 80084ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80084ce:	d820      	bhi.n	8008512 <_printf_float+0x18a>
 80084d0:	3901      	subs	r1, #1
 80084d2:	465a      	mov	r2, fp
 80084d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80084d8:	9109      	str	r1, [sp, #36]	; 0x24
 80084da:	f7ff ff17 	bl	800830c <__exponent>
 80084de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084e0:	1813      	adds	r3, r2, r0
 80084e2:	2a01      	cmp	r2, #1
 80084e4:	4681      	mov	r9, r0
 80084e6:	6123      	str	r3, [r4, #16]
 80084e8:	dc02      	bgt.n	80084f0 <_printf_float+0x168>
 80084ea:	6822      	ldr	r2, [r4, #0]
 80084ec:	07d2      	lsls	r2, r2, #31
 80084ee:	d501      	bpl.n	80084f4 <_printf_float+0x16c>
 80084f0:	3301      	adds	r3, #1
 80084f2:	6123      	str	r3, [r4, #16]
 80084f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d09c      	beq.n	8008436 <_printf_float+0xae>
 80084fc:	232d      	movs	r3, #45	; 0x2d
 80084fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008502:	e798      	b.n	8008436 <_printf_float+0xae>
 8008504:	9a06      	ldr	r2, [sp, #24]
 8008506:	2a47      	cmp	r2, #71	; 0x47
 8008508:	d1be      	bne.n	8008488 <_printf_float+0x100>
 800850a:	2b00      	cmp	r3, #0
 800850c:	d1bc      	bne.n	8008488 <_printf_float+0x100>
 800850e:	2301      	movs	r3, #1
 8008510:	e7b9      	b.n	8008486 <_printf_float+0xfe>
 8008512:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008516:	d118      	bne.n	800854a <_printf_float+0x1c2>
 8008518:	2900      	cmp	r1, #0
 800851a:	6863      	ldr	r3, [r4, #4]
 800851c:	dd0b      	ble.n	8008536 <_printf_float+0x1ae>
 800851e:	6121      	str	r1, [r4, #16]
 8008520:	b913      	cbnz	r3, 8008528 <_printf_float+0x1a0>
 8008522:	6822      	ldr	r2, [r4, #0]
 8008524:	07d0      	lsls	r0, r2, #31
 8008526:	d502      	bpl.n	800852e <_printf_float+0x1a6>
 8008528:	3301      	adds	r3, #1
 800852a:	440b      	add	r3, r1
 800852c:	6123      	str	r3, [r4, #16]
 800852e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008530:	f04f 0900 	mov.w	r9, #0
 8008534:	e7de      	b.n	80084f4 <_printf_float+0x16c>
 8008536:	b913      	cbnz	r3, 800853e <_printf_float+0x1b6>
 8008538:	6822      	ldr	r2, [r4, #0]
 800853a:	07d2      	lsls	r2, r2, #31
 800853c:	d501      	bpl.n	8008542 <_printf_float+0x1ba>
 800853e:	3302      	adds	r3, #2
 8008540:	e7f4      	b.n	800852c <_printf_float+0x1a4>
 8008542:	2301      	movs	r3, #1
 8008544:	e7f2      	b.n	800852c <_printf_float+0x1a4>
 8008546:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800854a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800854c:	4299      	cmp	r1, r3
 800854e:	db05      	blt.n	800855c <_printf_float+0x1d4>
 8008550:	6823      	ldr	r3, [r4, #0]
 8008552:	6121      	str	r1, [r4, #16]
 8008554:	07d8      	lsls	r0, r3, #31
 8008556:	d5ea      	bpl.n	800852e <_printf_float+0x1a6>
 8008558:	1c4b      	adds	r3, r1, #1
 800855a:	e7e7      	b.n	800852c <_printf_float+0x1a4>
 800855c:	2900      	cmp	r1, #0
 800855e:	bfd4      	ite	le
 8008560:	f1c1 0202 	rsble	r2, r1, #2
 8008564:	2201      	movgt	r2, #1
 8008566:	4413      	add	r3, r2
 8008568:	e7e0      	b.n	800852c <_printf_float+0x1a4>
 800856a:	6823      	ldr	r3, [r4, #0]
 800856c:	055a      	lsls	r2, r3, #21
 800856e:	d407      	bmi.n	8008580 <_printf_float+0x1f8>
 8008570:	6923      	ldr	r3, [r4, #16]
 8008572:	4642      	mov	r2, r8
 8008574:	4631      	mov	r1, r6
 8008576:	4628      	mov	r0, r5
 8008578:	47b8      	blx	r7
 800857a:	3001      	adds	r0, #1
 800857c:	d12c      	bne.n	80085d8 <_printf_float+0x250>
 800857e:	e764      	b.n	800844a <_printf_float+0xc2>
 8008580:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008584:	f240 80e0 	bls.w	8008748 <_printf_float+0x3c0>
 8008588:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800858c:	2200      	movs	r2, #0
 800858e:	2300      	movs	r3, #0
 8008590:	f7f8 faaa 	bl	8000ae8 <__aeabi_dcmpeq>
 8008594:	2800      	cmp	r0, #0
 8008596:	d034      	beq.n	8008602 <_printf_float+0x27a>
 8008598:	4a37      	ldr	r2, [pc, #220]	; (8008678 <_printf_float+0x2f0>)
 800859a:	2301      	movs	r3, #1
 800859c:	4631      	mov	r1, r6
 800859e:	4628      	mov	r0, r5
 80085a0:	47b8      	blx	r7
 80085a2:	3001      	adds	r0, #1
 80085a4:	f43f af51 	beq.w	800844a <_printf_float+0xc2>
 80085a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80085ac:	429a      	cmp	r2, r3
 80085ae:	db02      	blt.n	80085b6 <_printf_float+0x22e>
 80085b0:	6823      	ldr	r3, [r4, #0]
 80085b2:	07d8      	lsls	r0, r3, #31
 80085b4:	d510      	bpl.n	80085d8 <_printf_float+0x250>
 80085b6:	ee18 3a10 	vmov	r3, s16
 80085ba:	4652      	mov	r2, sl
 80085bc:	4631      	mov	r1, r6
 80085be:	4628      	mov	r0, r5
 80085c0:	47b8      	blx	r7
 80085c2:	3001      	adds	r0, #1
 80085c4:	f43f af41 	beq.w	800844a <_printf_float+0xc2>
 80085c8:	f04f 0800 	mov.w	r8, #0
 80085cc:	f104 091a 	add.w	r9, r4, #26
 80085d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085d2:	3b01      	subs	r3, #1
 80085d4:	4543      	cmp	r3, r8
 80085d6:	dc09      	bgt.n	80085ec <_printf_float+0x264>
 80085d8:	6823      	ldr	r3, [r4, #0]
 80085da:	079b      	lsls	r3, r3, #30
 80085dc:	f100 8105 	bmi.w	80087ea <_printf_float+0x462>
 80085e0:	68e0      	ldr	r0, [r4, #12]
 80085e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085e4:	4298      	cmp	r0, r3
 80085e6:	bfb8      	it	lt
 80085e8:	4618      	movlt	r0, r3
 80085ea:	e730      	b.n	800844e <_printf_float+0xc6>
 80085ec:	2301      	movs	r3, #1
 80085ee:	464a      	mov	r2, r9
 80085f0:	4631      	mov	r1, r6
 80085f2:	4628      	mov	r0, r5
 80085f4:	47b8      	blx	r7
 80085f6:	3001      	adds	r0, #1
 80085f8:	f43f af27 	beq.w	800844a <_printf_float+0xc2>
 80085fc:	f108 0801 	add.w	r8, r8, #1
 8008600:	e7e6      	b.n	80085d0 <_printf_float+0x248>
 8008602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008604:	2b00      	cmp	r3, #0
 8008606:	dc39      	bgt.n	800867c <_printf_float+0x2f4>
 8008608:	4a1b      	ldr	r2, [pc, #108]	; (8008678 <_printf_float+0x2f0>)
 800860a:	2301      	movs	r3, #1
 800860c:	4631      	mov	r1, r6
 800860e:	4628      	mov	r0, r5
 8008610:	47b8      	blx	r7
 8008612:	3001      	adds	r0, #1
 8008614:	f43f af19 	beq.w	800844a <_printf_float+0xc2>
 8008618:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800861c:	4313      	orrs	r3, r2
 800861e:	d102      	bne.n	8008626 <_printf_float+0x29e>
 8008620:	6823      	ldr	r3, [r4, #0]
 8008622:	07d9      	lsls	r1, r3, #31
 8008624:	d5d8      	bpl.n	80085d8 <_printf_float+0x250>
 8008626:	ee18 3a10 	vmov	r3, s16
 800862a:	4652      	mov	r2, sl
 800862c:	4631      	mov	r1, r6
 800862e:	4628      	mov	r0, r5
 8008630:	47b8      	blx	r7
 8008632:	3001      	adds	r0, #1
 8008634:	f43f af09 	beq.w	800844a <_printf_float+0xc2>
 8008638:	f04f 0900 	mov.w	r9, #0
 800863c:	f104 0a1a 	add.w	sl, r4, #26
 8008640:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008642:	425b      	negs	r3, r3
 8008644:	454b      	cmp	r3, r9
 8008646:	dc01      	bgt.n	800864c <_printf_float+0x2c4>
 8008648:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800864a:	e792      	b.n	8008572 <_printf_float+0x1ea>
 800864c:	2301      	movs	r3, #1
 800864e:	4652      	mov	r2, sl
 8008650:	4631      	mov	r1, r6
 8008652:	4628      	mov	r0, r5
 8008654:	47b8      	blx	r7
 8008656:	3001      	adds	r0, #1
 8008658:	f43f aef7 	beq.w	800844a <_printf_float+0xc2>
 800865c:	f109 0901 	add.w	r9, r9, #1
 8008660:	e7ee      	b.n	8008640 <_printf_float+0x2b8>
 8008662:	bf00      	nop
 8008664:	7fefffff 	.word	0x7fefffff
 8008668:	0800cb94 	.word	0x0800cb94
 800866c:	0800cb98 	.word	0x0800cb98
 8008670:	0800cba0 	.word	0x0800cba0
 8008674:	0800cb9c 	.word	0x0800cb9c
 8008678:	0800cba4 	.word	0x0800cba4
 800867c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800867e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008680:	429a      	cmp	r2, r3
 8008682:	bfa8      	it	ge
 8008684:	461a      	movge	r2, r3
 8008686:	2a00      	cmp	r2, #0
 8008688:	4691      	mov	r9, r2
 800868a:	dc37      	bgt.n	80086fc <_printf_float+0x374>
 800868c:	f04f 0b00 	mov.w	fp, #0
 8008690:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008694:	f104 021a 	add.w	r2, r4, #26
 8008698:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800869a:	9305      	str	r3, [sp, #20]
 800869c:	eba3 0309 	sub.w	r3, r3, r9
 80086a0:	455b      	cmp	r3, fp
 80086a2:	dc33      	bgt.n	800870c <_printf_float+0x384>
 80086a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086a8:	429a      	cmp	r2, r3
 80086aa:	db3b      	blt.n	8008724 <_printf_float+0x39c>
 80086ac:	6823      	ldr	r3, [r4, #0]
 80086ae:	07da      	lsls	r2, r3, #31
 80086b0:	d438      	bmi.n	8008724 <_printf_float+0x39c>
 80086b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086b4:	9a05      	ldr	r2, [sp, #20]
 80086b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80086b8:	1a9a      	subs	r2, r3, r2
 80086ba:	eba3 0901 	sub.w	r9, r3, r1
 80086be:	4591      	cmp	r9, r2
 80086c0:	bfa8      	it	ge
 80086c2:	4691      	movge	r9, r2
 80086c4:	f1b9 0f00 	cmp.w	r9, #0
 80086c8:	dc35      	bgt.n	8008736 <_printf_float+0x3ae>
 80086ca:	f04f 0800 	mov.w	r8, #0
 80086ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80086d2:	f104 0a1a 	add.w	sl, r4, #26
 80086d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086da:	1a9b      	subs	r3, r3, r2
 80086dc:	eba3 0309 	sub.w	r3, r3, r9
 80086e0:	4543      	cmp	r3, r8
 80086e2:	f77f af79 	ble.w	80085d8 <_printf_float+0x250>
 80086e6:	2301      	movs	r3, #1
 80086e8:	4652      	mov	r2, sl
 80086ea:	4631      	mov	r1, r6
 80086ec:	4628      	mov	r0, r5
 80086ee:	47b8      	blx	r7
 80086f0:	3001      	adds	r0, #1
 80086f2:	f43f aeaa 	beq.w	800844a <_printf_float+0xc2>
 80086f6:	f108 0801 	add.w	r8, r8, #1
 80086fa:	e7ec      	b.n	80086d6 <_printf_float+0x34e>
 80086fc:	4613      	mov	r3, r2
 80086fe:	4631      	mov	r1, r6
 8008700:	4642      	mov	r2, r8
 8008702:	4628      	mov	r0, r5
 8008704:	47b8      	blx	r7
 8008706:	3001      	adds	r0, #1
 8008708:	d1c0      	bne.n	800868c <_printf_float+0x304>
 800870a:	e69e      	b.n	800844a <_printf_float+0xc2>
 800870c:	2301      	movs	r3, #1
 800870e:	4631      	mov	r1, r6
 8008710:	4628      	mov	r0, r5
 8008712:	9205      	str	r2, [sp, #20]
 8008714:	47b8      	blx	r7
 8008716:	3001      	adds	r0, #1
 8008718:	f43f ae97 	beq.w	800844a <_printf_float+0xc2>
 800871c:	9a05      	ldr	r2, [sp, #20]
 800871e:	f10b 0b01 	add.w	fp, fp, #1
 8008722:	e7b9      	b.n	8008698 <_printf_float+0x310>
 8008724:	ee18 3a10 	vmov	r3, s16
 8008728:	4652      	mov	r2, sl
 800872a:	4631      	mov	r1, r6
 800872c:	4628      	mov	r0, r5
 800872e:	47b8      	blx	r7
 8008730:	3001      	adds	r0, #1
 8008732:	d1be      	bne.n	80086b2 <_printf_float+0x32a>
 8008734:	e689      	b.n	800844a <_printf_float+0xc2>
 8008736:	9a05      	ldr	r2, [sp, #20]
 8008738:	464b      	mov	r3, r9
 800873a:	4442      	add	r2, r8
 800873c:	4631      	mov	r1, r6
 800873e:	4628      	mov	r0, r5
 8008740:	47b8      	blx	r7
 8008742:	3001      	adds	r0, #1
 8008744:	d1c1      	bne.n	80086ca <_printf_float+0x342>
 8008746:	e680      	b.n	800844a <_printf_float+0xc2>
 8008748:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800874a:	2a01      	cmp	r2, #1
 800874c:	dc01      	bgt.n	8008752 <_printf_float+0x3ca>
 800874e:	07db      	lsls	r3, r3, #31
 8008750:	d538      	bpl.n	80087c4 <_printf_float+0x43c>
 8008752:	2301      	movs	r3, #1
 8008754:	4642      	mov	r2, r8
 8008756:	4631      	mov	r1, r6
 8008758:	4628      	mov	r0, r5
 800875a:	47b8      	blx	r7
 800875c:	3001      	adds	r0, #1
 800875e:	f43f ae74 	beq.w	800844a <_printf_float+0xc2>
 8008762:	ee18 3a10 	vmov	r3, s16
 8008766:	4652      	mov	r2, sl
 8008768:	4631      	mov	r1, r6
 800876a:	4628      	mov	r0, r5
 800876c:	47b8      	blx	r7
 800876e:	3001      	adds	r0, #1
 8008770:	f43f ae6b 	beq.w	800844a <_printf_float+0xc2>
 8008774:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008778:	2200      	movs	r2, #0
 800877a:	2300      	movs	r3, #0
 800877c:	f7f8 f9b4 	bl	8000ae8 <__aeabi_dcmpeq>
 8008780:	b9d8      	cbnz	r0, 80087ba <_printf_float+0x432>
 8008782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008784:	f108 0201 	add.w	r2, r8, #1
 8008788:	3b01      	subs	r3, #1
 800878a:	4631      	mov	r1, r6
 800878c:	4628      	mov	r0, r5
 800878e:	47b8      	blx	r7
 8008790:	3001      	adds	r0, #1
 8008792:	d10e      	bne.n	80087b2 <_printf_float+0x42a>
 8008794:	e659      	b.n	800844a <_printf_float+0xc2>
 8008796:	2301      	movs	r3, #1
 8008798:	4652      	mov	r2, sl
 800879a:	4631      	mov	r1, r6
 800879c:	4628      	mov	r0, r5
 800879e:	47b8      	blx	r7
 80087a0:	3001      	adds	r0, #1
 80087a2:	f43f ae52 	beq.w	800844a <_printf_float+0xc2>
 80087a6:	f108 0801 	add.w	r8, r8, #1
 80087aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087ac:	3b01      	subs	r3, #1
 80087ae:	4543      	cmp	r3, r8
 80087b0:	dcf1      	bgt.n	8008796 <_printf_float+0x40e>
 80087b2:	464b      	mov	r3, r9
 80087b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80087b8:	e6dc      	b.n	8008574 <_printf_float+0x1ec>
 80087ba:	f04f 0800 	mov.w	r8, #0
 80087be:	f104 0a1a 	add.w	sl, r4, #26
 80087c2:	e7f2      	b.n	80087aa <_printf_float+0x422>
 80087c4:	2301      	movs	r3, #1
 80087c6:	4642      	mov	r2, r8
 80087c8:	e7df      	b.n	800878a <_printf_float+0x402>
 80087ca:	2301      	movs	r3, #1
 80087cc:	464a      	mov	r2, r9
 80087ce:	4631      	mov	r1, r6
 80087d0:	4628      	mov	r0, r5
 80087d2:	47b8      	blx	r7
 80087d4:	3001      	adds	r0, #1
 80087d6:	f43f ae38 	beq.w	800844a <_printf_float+0xc2>
 80087da:	f108 0801 	add.w	r8, r8, #1
 80087de:	68e3      	ldr	r3, [r4, #12]
 80087e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087e2:	1a5b      	subs	r3, r3, r1
 80087e4:	4543      	cmp	r3, r8
 80087e6:	dcf0      	bgt.n	80087ca <_printf_float+0x442>
 80087e8:	e6fa      	b.n	80085e0 <_printf_float+0x258>
 80087ea:	f04f 0800 	mov.w	r8, #0
 80087ee:	f104 0919 	add.w	r9, r4, #25
 80087f2:	e7f4      	b.n	80087de <_printf_float+0x456>

080087f4 <_printf_common>:
 80087f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087f8:	4616      	mov	r6, r2
 80087fa:	4699      	mov	r9, r3
 80087fc:	688a      	ldr	r2, [r1, #8]
 80087fe:	690b      	ldr	r3, [r1, #16]
 8008800:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008804:	4293      	cmp	r3, r2
 8008806:	bfb8      	it	lt
 8008808:	4613      	movlt	r3, r2
 800880a:	6033      	str	r3, [r6, #0]
 800880c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008810:	4607      	mov	r7, r0
 8008812:	460c      	mov	r4, r1
 8008814:	b10a      	cbz	r2, 800881a <_printf_common+0x26>
 8008816:	3301      	adds	r3, #1
 8008818:	6033      	str	r3, [r6, #0]
 800881a:	6823      	ldr	r3, [r4, #0]
 800881c:	0699      	lsls	r1, r3, #26
 800881e:	bf42      	ittt	mi
 8008820:	6833      	ldrmi	r3, [r6, #0]
 8008822:	3302      	addmi	r3, #2
 8008824:	6033      	strmi	r3, [r6, #0]
 8008826:	6825      	ldr	r5, [r4, #0]
 8008828:	f015 0506 	ands.w	r5, r5, #6
 800882c:	d106      	bne.n	800883c <_printf_common+0x48>
 800882e:	f104 0a19 	add.w	sl, r4, #25
 8008832:	68e3      	ldr	r3, [r4, #12]
 8008834:	6832      	ldr	r2, [r6, #0]
 8008836:	1a9b      	subs	r3, r3, r2
 8008838:	42ab      	cmp	r3, r5
 800883a:	dc26      	bgt.n	800888a <_printf_common+0x96>
 800883c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008840:	1e13      	subs	r3, r2, #0
 8008842:	6822      	ldr	r2, [r4, #0]
 8008844:	bf18      	it	ne
 8008846:	2301      	movne	r3, #1
 8008848:	0692      	lsls	r2, r2, #26
 800884a:	d42b      	bmi.n	80088a4 <_printf_common+0xb0>
 800884c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008850:	4649      	mov	r1, r9
 8008852:	4638      	mov	r0, r7
 8008854:	47c0      	blx	r8
 8008856:	3001      	adds	r0, #1
 8008858:	d01e      	beq.n	8008898 <_printf_common+0xa4>
 800885a:	6823      	ldr	r3, [r4, #0]
 800885c:	68e5      	ldr	r5, [r4, #12]
 800885e:	6832      	ldr	r2, [r6, #0]
 8008860:	f003 0306 	and.w	r3, r3, #6
 8008864:	2b04      	cmp	r3, #4
 8008866:	bf08      	it	eq
 8008868:	1aad      	subeq	r5, r5, r2
 800886a:	68a3      	ldr	r3, [r4, #8]
 800886c:	6922      	ldr	r2, [r4, #16]
 800886e:	bf0c      	ite	eq
 8008870:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008874:	2500      	movne	r5, #0
 8008876:	4293      	cmp	r3, r2
 8008878:	bfc4      	itt	gt
 800887a:	1a9b      	subgt	r3, r3, r2
 800887c:	18ed      	addgt	r5, r5, r3
 800887e:	2600      	movs	r6, #0
 8008880:	341a      	adds	r4, #26
 8008882:	42b5      	cmp	r5, r6
 8008884:	d11a      	bne.n	80088bc <_printf_common+0xc8>
 8008886:	2000      	movs	r0, #0
 8008888:	e008      	b.n	800889c <_printf_common+0xa8>
 800888a:	2301      	movs	r3, #1
 800888c:	4652      	mov	r2, sl
 800888e:	4649      	mov	r1, r9
 8008890:	4638      	mov	r0, r7
 8008892:	47c0      	blx	r8
 8008894:	3001      	adds	r0, #1
 8008896:	d103      	bne.n	80088a0 <_printf_common+0xac>
 8008898:	f04f 30ff 	mov.w	r0, #4294967295
 800889c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088a0:	3501      	adds	r5, #1
 80088a2:	e7c6      	b.n	8008832 <_printf_common+0x3e>
 80088a4:	18e1      	adds	r1, r4, r3
 80088a6:	1c5a      	adds	r2, r3, #1
 80088a8:	2030      	movs	r0, #48	; 0x30
 80088aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80088ae:	4422      	add	r2, r4
 80088b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80088b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088b8:	3302      	adds	r3, #2
 80088ba:	e7c7      	b.n	800884c <_printf_common+0x58>
 80088bc:	2301      	movs	r3, #1
 80088be:	4622      	mov	r2, r4
 80088c0:	4649      	mov	r1, r9
 80088c2:	4638      	mov	r0, r7
 80088c4:	47c0      	blx	r8
 80088c6:	3001      	adds	r0, #1
 80088c8:	d0e6      	beq.n	8008898 <_printf_common+0xa4>
 80088ca:	3601      	adds	r6, #1
 80088cc:	e7d9      	b.n	8008882 <_printf_common+0x8e>
	...

080088d0 <_printf_i>:
 80088d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088d4:	7e0f      	ldrb	r7, [r1, #24]
 80088d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80088d8:	2f78      	cmp	r7, #120	; 0x78
 80088da:	4691      	mov	r9, r2
 80088dc:	4680      	mov	r8, r0
 80088de:	460c      	mov	r4, r1
 80088e0:	469a      	mov	sl, r3
 80088e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80088e6:	d807      	bhi.n	80088f8 <_printf_i+0x28>
 80088e8:	2f62      	cmp	r7, #98	; 0x62
 80088ea:	d80a      	bhi.n	8008902 <_printf_i+0x32>
 80088ec:	2f00      	cmp	r7, #0
 80088ee:	f000 80d8 	beq.w	8008aa2 <_printf_i+0x1d2>
 80088f2:	2f58      	cmp	r7, #88	; 0x58
 80088f4:	f000 80a3 	beq.w	8008a3e <_printf_i+0x16e>
 80088f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80088fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008900:	e03a      	b.n	8008978 <_printf_i+0xa8>
 8008902:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008906:	2b15      	cmp	r3, #21
 8008908:	d8f6      	bhi.n	80088f8 <_printf_i+0x28>
 800890a:	a101      	add	r1, pc, #4	; (adr r1, 8008910 <_printf_i+0x40>)
 800890c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008910:	08008969 	.word	0x08008969
 8008914:	0800897d 	.word	0x0800897d
 8008918:	080088f9 	.word	0x080088f9
 800891c:	080088f9 	.word	0x080088f9
 8008920:	080088f9 	.word	0x080088f9
 8008924:	080088f9 	.word	0x080088f9
 8008928:	0800897d 	.word	0x0800897d
 800892c:	080088f9 	.word	0x080088f9
 8008930:	080088f9 	.word	0x080088f9
 8008934:	080088f9 	.word	0x080088f9
 8008938:	080088f9 	.word	0x080088f9
 800893c:	08008a89 	.word	0x08008a89
 8008940:	080089ad 	.word	0x080089ad
 8008944:	08008a6b 	.word	0x08008a6b
 8008948:	080088f9 	.word	0x080088f9
 800894c:	080088f9 	.word	0x080088f9
 8008950:	08008aab 	.word	0x08008aab
 8008954:	080088f9 	.word	0x080088f9
 8008958:	080089ad 	.word	0x080089ad
 800895c:	080088f9 	.word	0x080088f9
 8008960:	080088f9 	.word	0x080088f9
 8008964:	08008a73 	.word	0x08008a73
 8008968:	682b      	ldr	r3, [r5, #0]
 800896a:	1d1a      	adds	r2, r3, #4
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	602a      	str	r2, [r5, #0]
 8008970:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008974:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008978:	2301      	movs	r3, #1
 800897a:	e0a3      	b.n	8008ac4 <_printf_i+0x1f4>
 800897c:	6820      	ldr	r0, [r4, #0]
 800897e:	6829      	ldr	r1, [r5, #0]
 8008980:	0606      	lsls	r6, r0, #24
 8008982:	f101 0304 	add.w	r3, r1, #4
 8008986:	d50a      	bpl.n	800899e <_printf_i+0xce>
 8008988:	680e      	ldr	r6, [r1, #0]
 800898a:	602b      	str	r3, [r5, #0]
 800898c:	2e00      	cmp	r6, #0
 800898e:	da03      	bge.n	8008998 <_printf_i+0xc8>
 8008990:	232d      	movs	r3, #45	; 0x2d
 8008992:	4276      	negs	r6, r6
 8008994:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008998:	485e      	ldr	r0, [pc, #376]	; (8008b14 <_printf_i+0x244>)
 800899a:	230a      	movs	r3, #10
 800899c:	e019      	b.n	80089d2 <_printf_i+0x102>
 800899e:	680e      	ldr	r6, [r1, #0]
 80089a0:	602b      	str	r3, [r5, #0]
 80089a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80089a6:	bf18      	it	ne
 80089a8:	b236      	sxthne	r6, r6
 80089aa:	e7ef      	b.n	800898c <_printf_i+0xbc>
 80089ac:	682b      	ldr	r3, [r5, #0]
 80089ae:	6820      	ldr	r0, [r4, #0]
 80089b0:	1d19      	adds	r1, r3, #4
 80089b2:	6029      	str	r1, [r5, #0]
 80089b4:	0601      	lsls	r1, r0, #24
 80089b6:	d501      	bpl.n	80089bc <_printf_i+0xec>
 80089b8:	681e      	ldr	r6, [r3, #0]
 80089ba:	e002      	b.n	80089c2 <_printf_i+0xf2>
 80089bc:	0646      	lsls	r6, r0, #25
 80089be:	d5fb      	bpl.n	80089b8 <_printf_i+0xe8>
 80089c0:	881e      	ldrh	r6, [r3, #0]
 80089c2:	4854      	ldr	r0, [pc, #336]	; (8008b14 <_printf_i+0x244>)
 80089c4:	2f6f      	cmp	r7, #111	; 0x6f
 80089c6:	bf0c      	ite	eq
 80089c8:	2308      	moveq	r3, #8
 80089ca:	230a      	movne	r3, #10
 80089cc:	2100      	movs	r1, #0
 80089ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80089d2:	6865      	ldr	r5, [r4, #4]
 80089d4:	60a5      	str	r5, [r4, #8]
 80089d6:	2d00      	cmp	r5, #0
 80089d8:	bfa2      	ittt	ge
 80089da:	6821      	ldrge	r1, [r4, #0]
 80089dc:	f021 0104 	bicge.w	r1, r1, #4
 80089e0:	6021      	strge	r1, [r4, #0]
 80089e2:	b90e      	cbnz	r6, 80089e8 <_printf_i+0x118>
 80089e4:	2d00      	cmp	r5, #0
 80089e6:	d04d      	beq.n	8008a84 <_printf_i+0x1b4>
 80089e8:	4615      	mov	r5, r2
 80089ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80089ee:	fb03 6711 	mls	r7, r3, r1, r6
 80089f2:	5dc7      	ldrb	r7, [r0, r7]
 80089f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80089f8:	4637      	mov	r7, r6
 80089fa:	42bb      	cmp	r3, r7
 80089fc:	460e      	mov	r6, r1
 80089fe:	d9f4      	bls.n	80089ea <_printf_i+0x11a>
 8008a00:	2b08      	cmp	r3, #8
 8008a02:	d10b      	bne.n	8008a1c <_printf_i+0x14c>
 8008a04:	6823      	ldr	r3, [r4, #0]
 8008a06:	07de      	lsls	r6, r3, #31
 8008a08:	d508      	bpl.n	8008a1c <_printf_i+0x14c>
 8008a0a:	6923      	ldr	r3, [r4, #16]
 8008a0c:	6861      	ldr	r1, [r4, #4]
 8008a0e:	4299      	cmp	r1, r3
 8008a10:	bfde      	ittt	le
 8008a12:	2330      	movle	r3, #48	; 0x30
 8008a14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008a18:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008a1c:	1b52      	subs	r2, r2, r5
 8008a1e:	6122      	str	r2, [r4, #16]
 8008a20:	f8cd a000 	str.w	sl, [sp]
 8008a24:	464b      	mov	r3, r9
 8008a26:	aa03      	add	r2, sp, #12
 8008a28:	4621      	mov	r1, r4
 8008a2a:	4640      	mov	r0, r8
 8008a2c:	f7ff fee2 	bl	80087f4 <_printf_common>
 8008a30:	3001      	adds	r0, #1
 8008a32:	d14c      	bne.n	8008ace <_printf_i+0x1fe>
 8008a34:	f04f 30ff 	mov.w	r0, #4294967295
 8008a38:	b004      	add	sp, #16
 8008a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a3e:	4835      	ldr	r0, [pc, #212]	; (8008b14 <_printf_i+0x244>)
 8008a40:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008a44:	6829      	ldr	r1, [r5, #0]
 8008a46:	6823      	ldr	r3, [r4, #0]
 8008a48:	f851 6b04 	ldr.w	r6, [r1], #4
 8008a4c:	6029      	str	r1, [r5, #0]
 8008a4e:	061d      	lsls	r5, r3, #24
 8008a50:	d514      	bpl.n	8008a7c <_printf_i+0x1ac>
 8008a52:	07df      	lsls	r7, r3, #31
 8008a54:	bf44      	itt	mi
 8008a56:	f043 0320 	orrmi.w	r3, r3, #32
 8008a5a:	6023      	strmi	r3, [r4, #0]
 8008a5c:	b91e      	cbnz	r6, 8008a66 <_printf_i+0x196>
 8008a5e:	6823      	ldr	r3, [r4, #0]
 8008a60:	f023 0320 	bic.w	r3, r3, #32
 8008a64:	6023      	str	r3, [r4, #0]
 8008a66:	2310      	movs	r3, #16
 8008a68:	e7b0      	b.n	80089cc <_printf_i+0xfc>
 8008a6a:	6823      	ldr	r3, [r4, #0]
 8008a6c:	f043 0320 	orr.w	r3, r3, #32
 8008a70:	6023      	str	r3, [r4, #0]
 8008a72:	2378      	movs	r3, #120	; 0x78
 8008a74:	4828      	ldr	r0, [pc, #160]	; (8008b18 <_printf_i+0x248>)
 8008a76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008a7a:	e7e3      	b.n	8008a44 <_printf_i+0x174>
 8008a7c:	0659      	lsls	r1, r3, #25
 8008a7e:	bf48      	it	mi
 8008a80:	b2b6      	uxthmi	r6, r6
 8008a82:	e7e6      	b.n	8008a52 <_printf_i+0x182>
 8008a84:	4615      	mov	r5, r2
 8008a86:	e7bb      	b.n	8008a00 <_printf_i+0x130>
 8008a88:	682b      	ldr	r3, [r5, #0]
 8008a8a:	6826      	ldr	r6, [r4, #0]
 8008a8c:	6961      	ldr	r1, [r4, #20]
 8008a8e:	1d18      	adds	r0, r3, #4
 8008a90:	6028      	str	r0, [r5, #0]
 8008a92:	0635      	lsls	r5, r6, #24
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	d501      	bpl.n	8008a9c <_printf_i+0x1cc>
 8008a98:	6019      	str	r1, [r3, #0]
 8008a9a:	e002      	b.n	8008aa2 <_printf_i+0x1d2>
 8008a9c:	0670      	lsls	r0, r6, #25
 8008a9e:	d5fb      	bpl.n	8008a98 <_printf_i+0x1c8>
 8008aa0:	8019      	strh	r1, [r3, #0]
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	6123      	str	r3, [r4, #16]
 8008aa6:	4615      	mov	r5, r2
 8008aa8:	e7ba      	b.n	8008a20 <_printf_i+0x150>
 8008aaa:	682b      	ldr	r3, [r5, #0]
 8008aac:	1d1a      	adds	r2, r3, #4
 8008aae:	602a      	str	r2, [r5, #0]
 8008ab0:	681d      	ldr	r5, [r3, #0]
 8008ab2:	6862      	ldr	r2, [r4, #4]
 8008ab4:	2100      	movs	r1, #0
 8008ab6:	4628      	mov	r0, r5
 8008ab8:	f7f7 fba2 	bl	8000200 <memchr>
 8008abc:	b108      	cbz	r0, 8008ac2 <_printf_i+0x1f2>
 8008abe:	1b40      	subs	r0, r0, r5
 8008ac0:	6060      	str	r0, [r4, #4]
 8008ac2:	6863      	ldr	r3, [r4, #4]
 8008ac4:	6123      	str	r3, [r4, #16]
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008acc:	e7a8      	b.n	8008a20 <_printf_i+0x150>
 8008ace:	6923      	ldr	r3, [r4, #16]
 8008ad0:	462a      	mov	r2, r5
 8008ad2:	4649      	mov	r1, r9
 8008ad4:	4640      	mov	r0, r8
 8008ad6:	47d0      	blx	sl
 8008ad8:	3001      	adds	r0, #1
 8008ada:	d0ab      	beq.n	8008a34 <_printf_i+0x164>
 8008adc:	6823      	ldr	r3, [r4, #0]
 8008ade:	079b      	lsls	r3, r3, #30
 8008ae0:	d413      	bmi.n	8008b0a <_printf_i+0x23a>
 8008ae2:	68e0      	ldr	r0, [r4, #12]
 8008ae4:	9b03      	ldr	r3, [sp, #12]
 8008ae6:	4298      	cmp	r0, r3
 8008ae8:	bfb8      	it	lt
 8008aea:	4618      	movlt	r0, r3
 8008aec:	e7a4      	b.n	8008a38 <_printf_i+0x168>
 8008aee:	2301      	movs	r3, #1
 8008af0:	4632      	mov	r2, r6
 8008af2:	4649      	mov	r1, r9
 8008af4:	4640      	mov	r0, r8
 8008af6:	47d0      	blx	sl
 8008af8:	3001      	adds	r0, #1
 8008afa:	d09b      	beq.n	8008a34 <_printf_i+0x164>
 8008afc:	3501      	adds	r5, #1
 8008afe:	68e3      	ldr	r3, [r4, #12]
 8008b00:	9903      	ldr	r1, [sp, #12]
 8008b02:	1a5b      	subs	r3, r3, r1
 8008b04:	42ab      	cmp	r3, r5
 8008b06:	dcf2      	bgt.n	8008aee <_printf_i+0x21e>
 8008b08:	e7eb      	b.n	8008ae2 <_printf_i+0x212>
 8008b0a:	2500      	movs	r5, #0
 8008b0c:	f104 0619 	add.w	r6, r4, #25
 8008b10:	e7f5      	b.n	8008afe <_printf_i+0x22e>
 8008b12:	bf00      	nop
 8008b14:	0800cba6 	.word	0x0800cba6
 8008b18:	0800cbb7 	.word	0x0800cbb7

08008b1c <_scanf_float>:
 8008b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b20:	b087      	sub	sp, #28
 8008b22:	4617      	mov	r7, r2
 8008b24:	9303      	str	r3, [sp, #12]
 8008b26:	688b      	ldr	r3, [r1, #8]
 8008b28:	1e5a      	subs	r2, r3, #1
 8008b2a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008b2e:	bf83      	ittte	hi
 8008b30:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008b34:	195b      	addhi	r3, r3, r5
 8008b36:	9302      	strhi	r3, [sp, #8]
 8008b38:	2300      	movls	r3, #0
 8008b3a:	bf86      	itte	hi
 8008b3c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008b40:	608b      	strhi	r3, [r1, #8]
 8008b42:	9302      	strls	r3, [sp, #8]
 8008b44:	680b      	ldr	r3, [r1, #0]
 8008b46:	468b      	mov	fp, r1
 8008b48:	2500      	movs	r5, #0
 8008b4a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008b4e:	f84b 3b1c 	str.w	r3, [fp], #28
 8008b52:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008b56:	4680      	mov	r8, r0
 8008b58:	460c      	mov	r4, r1
 8008b5a:	465e      	mov	r6, fp
 8008b5c:	46aa      	mov	sl, r5
 8008b5e:	46a9      	mov	r9, r5
 8008b60:	9501      	str	r5, [sp, #4]
 8008b62:	68a2      	ldr	r2, [r4, #8]
 8008b64:	b152      	cbz	r2, 8008b7c <_scanf_float+0x60>
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	781b      	ldrb	r3, [r3, #0]
 8008b6a:	2b4e      	cmp	r3, #78	; 0x4e
 8008b6c:	d864      	bhi.n	8008c38 <_scanf_float+0x11c>
 8008b6e:	2b40      	cmp	r3, #64	; 0x40
 8008b70:	d83c      	bhi.n	8008bec <_scanf_float+0xd0>
 8008b72:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008b76:	b2c8      	uxtb	r0, r1
 8008b78:	280e      	cmp	r0, #14
 8008b7a:	d93a      	bls.n	8008bf2 <_scanf_float+0xd6>
 8008b7c:	f1b9 0f00 	cmp.w	r9, #0
 8008b80:	d003      	beq.n	8008b8a <_scanf_float+0x6e>
 8008b82:	6823      	ldr	r3, [r4, #0]
 8008b84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b88:	6023      	str	r3, [r4, #0]
 8008b8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b8e:	f1ba 0f01 	cmp.w	sl, #1
 8008b92:	f200 8113 	bhi.w	8008dbc <_scanf_float+0x2a0>
 8008b96:	455e      	cmp	r6, fp
 8008b98:	f200 8105 	bhi.w	8008da6 <_scanf_float+0x28a>
 8008b9c:	2501      	movs	r5, #1
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	b007      	add	sp, #28
 8008ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ba6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008baa:	2a0d      	cmp	r2, #13
 8008bac:	d8e6      	bhi.n	8008b7c <_scanf_float+0x60>
 8008bae:	a101      	add	r1, pc, #4	; (adr r1, 8008bb4 <_scanf_float+0x98>)
 8008bb0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008bb4:	08008cf3 	.word	0x08008cf3
 8008bb8:	08008b7d 	.word	0x08008b7d
 8008bbc:	08008b7d 	.word	0x08008b7d
 8008bc0:	08008b7d 	.word	0x08008b7d
 8008bc4:	08008d53 	.word	0x08008d53
 8008bc8:	08008d2b 	.word	0x08008d2b
 8008bcc:	08008b7d 	.word	0x08008b7d
 8008bd0:	08008b7d 	.word	0x08008b7d
 8008bd4:	08008d01 	.word	0x08008d01
 8008bd8:	08008b7d 	.word	0x08008b7d
 8008bdc:	08008b7d 	.word	0x08008b7d
 8008be0:	08008b7d 	.word	0x08008b7d
 8008be4:	08008b7d 	.word	0x08008b7d
 8008be8:	08008cb9 	.word	0x08008cb9
 8008bec:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008bf0:	e7db      	b.n	8008baa <_scanf_float+0x8e>
 8008bf2:	290e      	cmp	r1, #14
 8008bf4:	d8c2      	bhi.n	8008b7c <_scanf_float+0x60>
 8008bf6:	a001      	add	r0, pc, #4	; (adr r0, 8008bfc <_scanf_float+0xe0>)
 8008bf8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008bfc:	08008cab 	.word	0x08008cab
 8008c00:	08008b7d 	.word	0x08008b7d
 8008c04:	08008cab 	.word	0x08008cab
 8008c08:	08008d3f 	.word	0x08008d3f
 8008c0c:	08008b7d 	.word	0x08008b7d
 8008c10:	08008c59 	.word	0x08008c59
 8008c14:	08008c95 	.word	0x08008c95
 8008c18:	08008c95 	.word	0x08008c95
 8008c1c:	08008c95 	.word	0x08008c95
 8008c20:	08008c95 	.word	0x08008c95
 8008c24:	08008c95 	.word	0x08008c95
 8008c28:	08008c95 	.word	0x08008c95
 8008c2c:	08008c95 	.word	0x08008c95
 8008c30:	08008c95 	.word	0x08008c95
 8008c34:	08008c95 	.word	0x08008c95
 8008c38:	2b6e      	cmp	r3, #110	; 0x6e
 8008c3a:	d809      	bhi.n	8008c50 <_scanf_float+0x134>
 8008c3c:	2b60      	cmp	r3, #96	; 0x60
 8008c3e:	d8b2      	bhi.n	8008ba6 <_scanf_float+0x8a>
 8008c40:	2b54      	cmp	r3, #84	; 0x54
 8008c42:	d077      	beq.n	8008d34 <_scanf_float+0x218>
 8008c44:	2b59      	cmp	r3, #89	; 0x59
 8008c46:	d199      	bne.n	8008b7c <_scanf_float+0x60>
 8008c48:	2d07      	cmp	r5, #7
 8008c4a:	d197      	bne.n	8008b7c <_scanf_float+0x60>
 8008c4c:	2508      	movs	r5, #8
 8008c4e:	e029      	b.n	8008ca4 <_scanf_float+0x188>
 8008c50:	2b74      	cmp	r3, #116	; 0x74
 8008c52:	d06f      	beq.n	8008d34 <_scanf_float+0x218>
 8008c54:	2b79      	cmp	r3, #121	; 0x79
 8008c56:	e7f6      	b.n	8008c46 <_scanf_float+0x12a>
 8008c58:	6821      	ldr	r1, [r4, #0]
 8008c5a:	05c8      	lsls	r0, r1, #23
 8008c5c:	d51a      	bpl.n	8008c94 <_scanf_float+0x178>
 8008c5e:	9b02      	ldr	r3, [sp, #8]
 8008c60:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008c64:	6021      	str	r1, [r4, #0]
 8008c66:	f109 0901 	add.w	r9, r9, #1
 8008c6a:	b11b      	cbz	r3, 8008c74 <_scanf_float+0x158>
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	3201      	adds	r2, #1
 8008c70:	9302      	str	r3, [sp, #8]
 8008c72:	60a2      	str	r2, [r4, #8]
 8008c74:	68a3      	ldr	r3, [r4, #8]
 8008c76:	3b01      	subs	r3, #1
 8008c78:	60a3      	str	r3, [r4, #8]
 8008c7a:	6923      	ldr	r3, [r4, #16]
 8008c7c:	3301      	adds	r3, #1
 8008c7e:	6123      	str	r3, [r4, #16]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	3b01      	subs	r3, #1
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	607b      	str	r3, [r7, #4]
 8008c88:	f340 8084 	ble.w	8008d94 <_scanf_float+0x278>
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	3301      	adds	r3, #1
 8008c90:	603b      	str	r3, [r7, #0]
 8008c92:	e766      	b.n	8008b62 <_scanf_float+0x46>
 8008c94:	eb1a 0f05 	cmn.w	sl, r5
 8008c98:	f47f af70 	bne.w	8008b7c <_scanf_float+0x60>
 8008c9c:	6822      	ldr	r2, [r4, #0]
 8008c9e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008ca2:	6022      	str	r2, [r4, #0]
 8008ca4:	f806 3b01 	strb.w	r3, [r6], #1
 8008ca8:	e7e4      	b.n	8008c74 <_scanf_float+0x158>
 8008caa:	6822      	ldr	r2, [r4, #0]
 8008cac:	0610      	lsls	r0, r2, #24
 8008cae:	f57f af65 	bpl.w	8008b7c <_scanf_float+0x60>
 8008cb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008cb6:	e7f4      	b.n	8008ca2 <_scanf_float+0x186>
 8008cb8:	f1ba 0f00 	cmp.w	sl, #0
 8008cbc:	d10e      	bne.n	8008cdc <_scanf_float+0x1c0>
 8008cbe:	f1b9 0f00 	cmp.w	r9, #0
 8008cc2:	d10e      	bne.n	8008ce2 <_scanf_float+0x1c6>
 8008cc4:	6822      	ldr	r2, [r4, #0]
 8008cc6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008cca:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008cce:	d108      	bne.n	8008ce2 <_scanf_float+0x1c6>
 8008cd0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008cd4:	6022      	str	r2, [r4, #0]
 8008cd6:	f04f 0a01 	mov.w	sl, #1
 8008cda:	e7e3      	b.n	8008ca4 <_scanf_float+0x188>
 8008cdc:	f1ba 0f02 	cmp.w	sl, #2
 8008ce0:	d055      	beq.n	8008d8e <_scanf_float+0x272>
 8008ce2:	2d01      	cmp	r5, #1
 8008ce4:	d002      	beq.n	8008cec <_scanf_float+0x1d0>
 8008ce6:	2d04      	cmp	r5, #4
 8008ce8:	f47f af48 	bne.w	8008b7c <_scanf_float+0x60>
 8008cec:	3501      	adds	r5, #1
 8008cee:	b2ed      	uxtb	r5, r5
 8008cf0:	e7d8      	b.n	8008ca4 <_scanf_float+0x188>
 8008cf2:	f1ba 0f01 	cmp.w	sl, #1
 8008cf6:	f47f af41 	bne.w	8008b7c <_scanf_float+0x60>
 8008cfa:	f04f 0a02 	mov.w	sl, #2
 8008cfe:	e7d1      	b.n	8008ca4 <_scanf_float+0x188>
 8008d00:	b97d      	cbnz	r5, 8008d22 <_scanf_float+0x206>
 8008d02:	f1b9 0f00 	cmp.w	r9, #0
 8008d06:	f47f af3c 	bne.w	8008b82 <_scanf_float+0x66>
 8008d0a:	6822      	ldr	r2, [r4, #0]
 8008d0c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008d10:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008d14:	f47f af39 	bne.w	8008b8a <_scanf_float+0x6e>
 8008d18:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008d1c:	6022      	str	r2, [r4, #0]
 8008d1e:	2501      	movs	r5, #1
 8008d20:	e7c0      	b.n	8008ca4 <_scanf_float+0x188>
 8008d22:	2d03      	cmp	r5, #3
 8008d24:	d0e2      	beq.n	8008cec <_scanf_float+0x1d0>
 8008d26:	2d05      	cmp	r5, #5
 8008d28:	e7de      	b.n	8008ce8 <_scanf_float+0x1cc>
 8008d2a:	2d02      	cmp	r5, #2
 8008d2c:	f47f af26 	bne.w	8008b7c <_scanf_float+0x60>
 8008d30:	2503      	movs	r5, #3
 8008d32:	e7b7      	b.n	8008ca4 <_scanf_float+0x188>
 8008d34:	2d06      	cmp	r5, #6
 8008d36:	f47f af21 	bne.w	8008b7c <_scanf_float+0x60>
 8008d3a:	2507      	movs	r5, #7
 8008d3c:	e7b2      	b.n	8008ca4 <_scanf_float+0x188>
 8008d3e:	6822      	ldr	r2, [r4, #0]
 8008d40:	0591      	lsls	r1, r2, #22
 8008d42:	f57f af1b 	bpl.w	8008b7c <_scanf_float+0x60>
 8008d46:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008d4a:	6022      	str	r2, [r4, #0]
 8008d4c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008d50:	e7a8      	b.n	8008ca4 <_scanf_float+0x188>
 8008d52:	6822      	ldr	r2, [r4, #0]
 8008d54:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008d58:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008d5c:	d006      	beq.n	8008d6c <_scanf_float+0x250>
 8008d5e:	0550      	lsls	r0, r2, #21
 8008d60:	f57f af0c 	bpl.w	8008b7c <_scanf_float+0x60>
 8008d64:	f1b9 0f00 	cmp.w	r9, #0
 8008d68:	f43f af0f 	beq.w	8008b8a <_scanf_float+0x6e>
 8008d6c:	0591      	lsls	r1, r2, #22
 8008d6e:	bf58      	it	pl
 8008d70:	9901      	ldrpl	r1, [sp, #4]
 8008d72:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008d76:	bf58      	it	pl
 8008d78:	eba9 0101 	subpl.w	r1, r9, r1
 8008d7c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008d80:	bf58      	it	pl
 8008d82:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008d86:	6022      	str	r2, [r4, #0]
 8008d88:	f04f 0900 	mov.w	r9, #0
 8008d8c:	e78a      	b.n	8008ca4 <_scanf_float+0x188>
 8008d8e:	f04f 0a03 	mov.w	sl, #3
 8008d92:	e787      	b.n	8008ca4 <_scanf_float+0x188>
 8008d94:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008d98:	4639      	mov	r1, r7
 8008d9a:	4640      	mov	r0, r8
 8008d9c:	4798      	blx	r3
 8008d9e:	2800      	cmp	r0, #0
 8008da0:	f43f aedf 	beq.w	8008b62 <_scanf_float+0x46>
 8008da4:	e6ea      	b.n	8008b7c <_scanf_float+0x60>
 8008da6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008daa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008dae:	463a      	mov	r2, r7
 8008db0:	4640      	mov	r0, r8
 8008db2:	4798      	blx	r3
 8008db4:	6923      	ldr	r3, [r4, #16]
 8008db6:	3b01      	subs	r3, #1
 8008db8:	6123      	str	r3, [r4, #16]
 8008dba:	e6ec      	b.n	8008b96 <_scanf_float+0x7a>
 8008dbc:	1e6b      	subs	r3, r5, #1
 8008dbe:	2b06      	cmp	r3, #6
 8008dc0:	d825      	bhi.n	8008e0e <_scanf_float+0x2f2>
 8008dc2:	2d02      	cmp	r5, #2
 8008dc4:	d836      	bhi.n	8008e34 <_scanf_float+0x318>
 8008dc6:	455e      	cmp	r6, fp
 8008dc8:	f67f aee8 	bls.w	8008b9c <_scanf_float+0x80>
 8008dcc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008dd0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008dd4:	463a      	mov	r2, r7
 8008dd6:	4640      	mov	r0, r8
 8008dd8:	4798      	blx	r3
 8008dda:	6923      	ldr	r3, [r4, #16]
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	6123      	str	r3, [r4, #16]
 8008de0:	e7f1      	b.n	8008dc6 <_scanf_float+0x2aa>
 8008de2:	9802      	ldr	r0, [sp, #8]
 8008de4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008de8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008dec:	9002      	str	r0, [sp, #8]
 8008dee:	463a      	mov	r2, r7
 8008df0:	4640      	mov	r0, r8
 8008df2:	4798      	blx	r3
 8008df4:	6923      	ldr	r3, [r4, #16]
 8008df6:	3b01      	subs	r3, #1
 8008df8:	6123      	str	r3, [r4, #16]
 8008dfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008dfe:	fa5f fa8a 	uxtb.w	sl, sl
 8008e02:	f1ba 0f02 	cmp.w	sl, #2
 8008e06:	d1ec      	bne.n	8008de2 <_scanf_float+0x2c6>
 8008e08:	3d03      	subs	r5, #3
 8008e0a:	b2ed      	uxtb	r5, r5
 8008e0c:	1b76      	subs	r6, r6, r5
 8008e0e:	6823      	ldr	r3, [r4, #0]
 8008e10:	05da      	lsls	r2, r3, #23
 8008e12:	d52f      	bpl.n	8008e74 <_scanf_float+0x358>
 8008e14:	055b      	lsls	r3, r3, #21
 8008e16:	d510      	bpl.n	8008e3a <_scanf_float+0x31e>
 8008e18:	455e      	cmp	r6, fp
 8008e1a:	f67f aebf 	bls.w	8008b9c <_scanf_float+0x80>
 8008e1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e22:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e26:	463a      	mov	r2, r7
 8008e28:	4640      	mov	r0, r8
 8008e2a:	4798      	blx	r3
 8008e2c:	6923      	ldr	r3, [r4, #16]
 8008e2e:	3b01      	subs	r3, #1
 8008e30:	6123      	str	r3, [r4, #16]
 8008e32:	e7f1      	b.n	8008e18 <_scanf_float+0x2fc>
 8008e34:	46aa      	mov	sl, r5
 8008e36:	9602      	str	r6, [sp, #8]
 8008e38:	e7df      	b.n	8008dfa <_scanf_float+0x2de>
 8008e3a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008e3e:	6923      	ldr	r3, [r4, #16]
 8008e40:	2965      	cmp	r1, #101	; 0x65
 8008e42:	f103 33ff 	add.w	r3, r3, #4294967295
 8008e46:	f106 35ff 	add.w	r5, r6, #4294967295
 8008e4a:	6123      	str	r3, [r4, #16]
 8008e4c:	d00c      	beq.n	8008e68 <_scanf_float+0x34c>
 8008e4e:	2945      	cmp	r1, #69	; 0x45
 8008e50:	d00a      	beq.n	8008e68 <_scanf_float+0x34c>
 8008e52:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e56:	463a      	mov	r2, r7
 8008e58:	4640      	mov	r0, r8
 8008e5a:	4798      	blx	r3
 8008e5c:	6923      	ldr	r3, [r4, #16]
 8008e5e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008e62:	3b01      	subs	r3, #1
 8008e64:	1eb5      	subs	r5, r6, #2
 8008e66:	6123      	str	r3, [r4, #16]
 8008e68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e6c:	463a      	mov	r2, r7
 8008e6e:	4640      	mov	r0, r8
 8008e70:	4798      	blx	r3
 8008e72:	462e      	mov	r6, r5
 8008e74:	6825      	ldr	r5, [r4, #0]
 8008e76:	f015 0510 	ands.w	r5, r5, #16
 8008e7a:	d159      	bne.n	8008f30 <_scanf_float+0x414>
 8008e7c:	7035      	strb	r5, [r6, #0]
 8008e7e:	6823      	ldr	r3, [r4, #0]
 8008e80:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008e84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e88:	d11b      	bne.n	8008ec2 <_scanf_float+0x3a6>
 8008e8a:	9b01      	ldr	r3, [sp, #4]
 8008e8c:	454b      	cmp	r3, r9
 8008e8e:	eba3 0209 	sub.w	r2, r3, r9
 8008e92:	d123      	bne.n	8008edc <_scanf_float+0x3c0>
 8008e94:	2200      	movs	r2, #0
 8008e96:	4659      	mov	r1, fp
 8008e98:	4640      	mov	r0, r8
 8008e9a:	f000 ffe3 	bl	8009e64 <_strtod_r>
 8008e9e:	6822      	ldr	r2, [r4, #0]
 8008ea0:	9b03      	ldr	r3, [sp, #12]
 8008ea2:	f012 0f02 	tst.w	r2, #2
 8008ea6:	ec57 6b10 	vmov	r6, r7, d0
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	d021      	beq.n	8008ef2 <_scanf_float+0x3d6>
 8008eae:	9903      	ldr	r1, [sp, #12]
 8008eb0:	1d1a      	adds	r2, r3, #4
 8008eb2:	600a      	str	r2, [r1, #0]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	e9c3 6700 	strd	r6, r7, [r3]
 8008eba:	68e3      	ldr	r3, [r4, #12]
 8008ebc:	3301      	adds	r3, #1
 8008ebe:	60e3      	str	r3, [r4, #12]
 8008ec0:	e66d      	b.n	8008b9e <_scanf_float+0x82>
 8008ec2:	9b04      	ldr	r3, [sp, #16]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d0e5      	beq.n	8008e94 <_scanf_float+0x378>
 8008ec8:	9905      	ldr	r1, [sp, #20]
 8008eca:	230a      	movs	r3, #10
 8008ecc:	462a      	mov	r2, r5
 8008ece:	3101      	adds	r1, #1
 8008ed0:	4640      	mov	r0, r8
 8008ed2:	f001 f84f 	bl	8009f74 <_strtol_r>
 8008ed6:	9b04      	ldr	r3, [sp, #16]
 8008ed8:	9e05      	ldr	r6, [sp, #20]
 8008eda:	1ac2      	subs	r2, r0, r3
 8008edc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008ee0:	429e      	cmp	r6, r3
 8008ee2:	bf28      	it	cs
 8008ee4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008ee8:	4912      	ldr	r1, [pc, #72]	; (8008f34 <_scanf_float+0x418>)
 8008eea:	4630      	mov	r0, r6
 8008eec:	f000 f934 	bl	8009158 <siprintf>
 8008ef0:	e7d0      	b.n	8008e94 <_scanf_float+0x378>
 8008ef2:	9903      	ldr	r1, [sp, #12]
 8008ef4:	f012 0f04 	tst.w	r2, #4
 8008ef8:	f103 0204 	add.w	r2, r3, #4
 8008efc:	600a      	str	r2, [r1, #0]
 8008efe:	d1d9      	bne.n	8008eb4 <_scanf_float+0x398>
 8008f00:	f8d3 8000 	ldr.w	r8, [r3]
 8008f04:	ee10 2a10 	vmov	r2, s0
 8008f08:	ee10 0a10 	vmov	r0, s0
 8008f0c:	463b      	mov	r3, r7
 8008f0e:	4639      	mov	r1, r7
 8008f10:	f7f7 fe1c 	bl	8000b4c <__aeabi_dcmpun>
 8008f14:	b128      	cbz	r0, 8008f22 <_scanf_float+0x406>
 8008f16:	4808      	ldr	r0, [pc, #32]	; (8008f38 <_scanf_float+0x41c>)
 8008f18:	f000 f918 	bl	800914c <nanf>
 8008f1c:	ed88 0a00 	vstr	s0, [r8]
 8008f20:	e7cb      	b.n	8008eba <_scanf_float+0x39e>
 8008f22:	4630      	mov	r0, r6
 8008f24:	4639      	mov	r1, r7
 8008f26:	f7f7 fe6f 	bl	8000c08 <__aeabi_d2f>
 8008f2a:	f8c8 0000 	str.w	r0, [r8]
 8008f2e:	e7c4      	b.n	8008eba <_scanf_float+0x39e>
 8008f30:	2500      	movs	r5, #0
 8008f32:	e634      	b.n	8008b9e <_scanf_float+0x82>
 8008f34:	0800cbc8 	.word	0x0800cbc8
 8008f38:	0800cfd0 	.word	0x0800cfd0

08008f3c <iprintf>:
 8008f3c:	b40f      	push	{r0, r1, r2, r3}
 8008f3e:	4b0a      	ldr	r3, [pc, #40]	; (8008f68 <iprintf+0x2c>)
 8008f40:	b513      	push	{r0, r1, r4, lr}
 8008f42:	681c      	ldr	r4, [r3, #0]
 8008f44:	b124      	cbz	r4, 8008f50 <iprintf+0x14>
 8008f46:	69a3      	ldr	r3, [r4, #24]
 8008f48:	b913      	cbnz	r3, 8008f50 <iprintf+0x14>
 8008f4a:	4620      	mov	r0, r4
 8008f4c:	f7ff f80c 	bl	8007f68 <__sinit>
 8008f50:	ab05      	add	r3, sp, #20
 8008f52:	9a04      	ldr	r2, [sp, #16]
 8008f54:	68a1      	ldr	r1, [r4, #8]
 8008f56:	9301      	str	r3, [sp, #4]
 8008f58:	4620      	mov	r0, r4
 8008f5a:	f003 fae9 	bl	800c530 <_vfiprintf_r>
 8008f5e:	b002      	add	sp, #8
 8008f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f64:	b004      	add	sp, #16
 8008f66:	4770      	bx	lr
 8008f68:	20000010 	.word	0x20000010

08008f6c <_puts_r>:
 8008f6c:	b570      	push	{r4, r5, r6, lr}
 8008f6e:	460e      	mov	r6, r1
 8008f70:	4605      	mov	r5, r0
 8008f72:	b118      	cbz	r0, 8008f7c <_puts_r+0x10>
 8008f74:	6983      	ldr	r3, [r0, #24]
 8008f76:	b90b      	cbnz	r3, 8008f7c <_puts_r+0x10>
 8008f78:	f7fe fff6 	bl	8007f68 <__sinit>
 8008f7c:	69ab      	ldr	r3, [r5, #24]
 8008f7e:	68ac      	ldr	r4, [r5, #8]
 8008f80:	b913      	cbnz	r3, 8008f88 <_puts_r+0x1c>
 8008f82:	4628      	mov	r0, r5
 8008f84:	f7fe fff0 	bl	8007f68 <__sinit>
 8008f88:	4b2c      	ldr	r3, [pc, #176]	; (800903c <_puts_r+0xd0>)
 8008f8a:	429c      	cmp	r4, r3
 8008f8c:	d120      	bne.n	8008fd0 <_puts_r+0x64>
 8008f8e:	686c      	ldr	r4, [r5, #4]
 8008f90:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f92:	07db      	lsls	r3, r3, #31
 8008f94:	d405      	bmi.n	8008fa2 <_puts_r+0x36>
 8008f96:	89a3      	ldrh	r3, [r4, #12]
 8008f98:	0598      	lsls	r0, r3, #22
 8008f9a:	d402      	bmi.n	8008fa2 <_puts_r+0x36>
 8008f9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f9e:	f7ff f8a6 	bl	80080ee <__retarget_lock_acquire_recursive>
 8008fa2:	89a3      	ldrh	r3, [r4, #12]
 8008fa4:	0719      	lsls	r1, r3, #28
 8008fa6:	d51d      	bpl.n	8008fe4 <_puts_r+0x78>
 8008fa8:	6923      	ldr	r3, [r4, #16]
 8008faa:	b1db      	cbz	r3, 8008fe4 <_puts_r+0x78>
 8008fac:	3e01      	subs	r6, #1
 8008fae:	68a3      	ldr	r3, [r4, #8]
 8008fb0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008fb4:	3b01      	subs	r3, #1
 8008fb6:	60a3      	str	r3, [r4, #8]
 8008fb8:	bb39      	cbnz	r1, 800900a <_puts_r+0x9e>
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	da38      	bge.n	8009030 <_puts_r+0xc4>
 8008fbe:	4622      	mov	r2, r4
 8008fc0:	210a      	movs	r1, #10
 8008fc2:	4628      	mov	r0, r5
 8008fc4:	f000 ffd8 	bl	8009f78 <__swbuf_r>
 8008fc8:	3001      	adds	r0, #1
 8008fca:	d011      	beq.n	8008ff0 <_puts_r+0x84>
 8008fcc:	250a      	movs	r5, #10
 8008fce:	e011      	b.n	8008ff4 <_puts_r+0x88>
 8008fd0:	4b1b      	ldr	r3, [pc, #108]	; (8009040 <_puts_r+0xd4>)
 8008fd2:	429c      	cmp	r4, r3
 8008fd4:	d101      	bne.n	8008fda <_puts_r+0x6e>
 8008fd6:	68ac      	ldr	r4, [r5, #8]
 8008fd8:	e7da      	b.n	8008f90 <_puts_r+0x24>
 8008fda:	4b1a      	ldr	r3, [pc, #104]	; (8009044 <_puts_r+0xd8>)
 8008fdc:	429c      	cmp	r4, r3
 8008fde:	bf08      	it	eq
 8008fe0:	68ec      	ldreq	r4, [r5, #12]
 8008fe2:	e7d5      	b.n	8008f90 <_puts_r+0x24>
 8008fe4:	4621      	mov	r1, r4
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	f001 f82a 	bl	800a040 <__swsetup_r>
 8008fec:	2800      	cmp	r0, #0
 8008fee:	d0dd      	beq.n	8008fac <_puts_r+0x40>
 8008ff0:	f04f 35ff 	mov.w	r5, #4294967295
 8008ff4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ff6:	07da      	lsls	r2, r3, #31
 8008ff8:	d405      	bmi.n	8009006 <_puts_r+0x9a>
 8008ffa:	89a3      	ldrh	r3, [r4, #12]
 8008ffc:	059b      	lsls	r3, r3, #22
 8008ffe:	d402      	bmi.n	8009006 <_puts_r+0x9a>
 8009000:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009002:	f7ff f875 	bl	80080f0 <__retarget_lock_release_recursive>
 8009006:	4628      	mov	r0, r5
 8009008:	bd70      	pop	{r4, r5, r6, pc}
 800900a:	2b00      	cmp	r3, #0
 800900c:	da04      	bge.n	8009018 <_puts_r+0xac>
 800900e:	69a2      	ldr	r2, [r4, #24]
 8009010:	429a      	cmp	r2, r3
 8009012:	dc06      	bgt.n	8009022 <_puts_r+0xb6>
 8009014:	290a      	cmp	r1, #10
 8009016:	d004      	beq.n	8009022 <_puts_r+0xb6>
 8009018:	6823      	ldr	r3, [r4, #0]
 800901a:	1c5a      	adds	r2, r3, #1
 800901c:	6022      	str	r2, [r4, #0]
 800901e:	7019      	strb	r1, [r3, #0]
 8009020:	e7c5      	b.n	8008fae <_puts_r+0x42>
 8009022:	4622      	mov	r2, r4
 8009024:	4628      	mov	r0, r5
 8009026:	f000 ffa7 	bl	8009f78 <__swbuf_r>
 800902a:	3001      	adds	r0, #1
 800902c:	d1bf      	bne.n	8008fae <_puts_r+0x42>
 800902e:	e7df      	b.n	8008ff0 <_puts_r+0x84>
 8009030:	6823      	ldr	r3, [r4, #0]
 8009032:	250a      	movs	r5, #10
 8009034:	1c5a      	adds	r2, r3, #1
 8009036:	6022      	str	r2, [r4, #0]
 8009038:	701d      	strb	r5, [r3, #0]
 800903a:	e7db      	b.n	8008ff4 <_puts_r+0x88>
 800903c:	0800cb50 	.word	0x0800cb50
 8009040:	0800cb70 	.word	0x0800cb70
 8009044:	0800cb30 	.word	0x0800cb30

08009048 <puts>:
 8009048:	4b02      	ldr	r3, [pc, #8]	; (8009054 <puts+0xc>)
 800904a:	4601      	mov	r1, r0
 800904c:	6818      	ldr	r0, [r3, #0]
 800904e:	f7ff bf8d 	b.w	8008f6c <_puts_r>
 8009052:	bf00      	nop
 8009054:	20000010 	.word	0x20000010

08009058 <cleanup_glue>:
 8009058:	b538      	push	{r3, r4, r5, lr}
 800905a:	460c      	mov	r4, r1
 800905c:	6809      	ldr	r1, [r1, #0]
 800905e:	4605      	mov	r5, r0
 8009060:	b109      	cbz	r1, 8009066 <cleanup_glue+0xe>
 8009062:	f7ff fff9 	bl	8009058 <cleanup_glue>
 8009066:	4621      	mov	r1, r4
 8009068:	4628      	mov	r0, r5
 800906a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800906e:	f003 b88d 	b.w	800c18c <_free_r>
	...

08009074 <_reclaim_reent>:
 8009074:	4b2c      	ldr	r3, [pc, #176]	; (8009128 <_reclaim_reent+0xb4>)
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4283      	cmp	r3, r0
 800907a:	b570      	push	{r4, r5, r6, lr}
 800907c:	4604      	mov	r4, r0
 800907e:	d051      	beq.n	8009124 <_reclaim_reent+0xb0>
 8009080:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009082:	b143      	cbz	r3, 8009096 <_reclaim_reent+0x22>
 8009084:	68db      	ldr	r3, [r3, #12]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d14a      	bne.n	8009120 <_reclaim_reent+0xac>
 800908a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800908c:	6819      	ldr	r1, [r3, #0]
 800908e:	b111      	cbz	r1, 8009096 <_reclaim_reent+0x22>
 8009090:	4620      	mov	r0, r4
 8009092:	f003 f87b 	bl	800c18c <_free_r>
 8009096:	6961      	ldr	r1, [r4, #20]
 8009098:	b111      	cbz	r1, 80090a0 <_reclaim_reent+0x2c>
 800909a:	4620      	mov	r0, r4
 800909c:	f003 f876 	bl	800c18c <_free_r>
 80090a0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80090a2:	b111      	cbz	r1, 80090aa <_reclaim_reent+0x36>
 80090a4:	4620      	mov	r0, r4
 80090a6:	f003 f871 	bl	800c18c <_free_r>
 80090aa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80090ac:	b111      	cbz	r1, 80090b4 <_reclaim_reent+0x40>
 80090ae:	4620      	mov	r0, r4
 80090b0:	f003 f86c 	bl	800c18c <_free_r>
 80090b4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80090b6:	b111      	cbz	r1, 80090be <_reclaim_reent+0x4a>
 80090b8:	4620      	mov	r0, r4
 80090ba:	f003 f867 	bl	800c18c <_free_r>
 80090be:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80090c0:	b111      	cbz	r1, 80090c8 <_reclaim_reent+0x54>
 80090c2:	4620      	mov	r0, r4
 80090c4:	f003 f862 	bl	800c18c <_free_r>
 80090c8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80090ca:	b111      	cbz	r1, 80090d2 <_reclaim_reent+0x5e>
 80090cc:	4620      	mov	r0, r4
 80090ce:	f003 f85d 	bl	800c18c <_free_r>
 80090d2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80090d4:	b111      	cbz	r1, 80090dc <_reclaim_reent+0x68>
 80090d6:	4620      	mov	r0, r4
 80090d8:	f003 f858 	bl	800c18c <_free_r>
 80090dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090de:	b111      	cbz	r1, 80090e6 <_reclaim_reent+0x72>
 80090e0:	4620      	mov	r0, r4
 80090e2:	f003 f853 	bl	800c18c <_free_r>
 80090e6:	69a3      	ldr	r3, [r4, #24]
 80090e8:	b1e3      	cbz	r3, 8009124 <_reclaim_reent+0xb0>
 80090ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80090ec:	4620      	mov	r0, r4
 80090ee:	4798      	blx	r3
 80090f0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80090f2:	b1b9      	cbz	r1, 8009124 <_reclaim_reent+0xb0>
 80090f4:	4620      	mov	r0, r4
 80090f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80090fa:	f7ff bfad 	b.w	8009058 <cleanup_glue>
 80090fe:	5949      	ldr	r1, [r1, r5]
 8009100:	b941      	cbnz	r1, 8009114 <_reclaim_reent+0xa0>
 8009102:	3504      	adds	r5, #4
 8009104:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009106:	2d80      	cmp	r5, #128	; 0x80
 8009108:	68d9      	ldr	r1, [r3, #12]
 800910a:	d1f8      	bne.n	80090fe <_reclaim_reent+0x8a>
 800910c:	4620      	mov	r0, r4
 800910e:	f003 f83d 	bl	800c18c <_free_r>
 8009112:	e7ba      	b.n	800908a <_reclaim_reent+0x16>
 8009114:	680e      	ldr	r6, [r1, #0]
 8009116:	4620      	mov	r0, r4
 8009118:	f003 f838 	bl	800c18c <_free_r>
 800911c:	4631      	mov	r1, r6
 800911e:	e7ef      	b.n	8009100 <_reclaim_reent+0x8c>
 8009120:	2500      	movs	r5, #0
 8009122:	e7ef      	b.n	8009104 <_reclaim_reent+0x90>
 8009124:	bd70      	pop	{r4, r5, r6, pc}
 8009126:	bf00      	nop
 8009128:	20000010 	.word	0x20000010

0800912c <_sbrk_r>:
 800912c:	b538      	push	{r3, r4, r5, lr}
 800912e:	4d06      	ldr	r5, [pc, #24]	; (8009148 <_sbrk_r+0x1c>)
 8009130:	2300      	movs	r3, #0
 8009132:	4604      	mov	r4, r0
 8009134:	4608      	mov	r0, r1
 8009136:	602b      	str	r3, [r5, #0]
 8009138:	f7f8 fdd6 	bl	8001ce8 <_sbrk>
 800913c:	1c43      	adds	r3, r0, #1
 800913e:	d102      	bne.n	8009146 <_sbrk_r+0x1a>
 8009140:	682b      	ldr	r3, [r5, #0]
 8009142:	b103      	cbz	r3, 8009146 <_sbrk_r+0x1a>
 8009144:	6023      	str	r3, [r4, #0]
 8009146:	bd38      	pop	{r3, r4, r5, pc}
 8009148:	20005100 	.word	0x20005100

0800914c <nanf>:
 800914c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009154 <nanf+0x8>
 8009150:	4770      	bx	lr
 8009152:	bf00      	nop
 8009154:	7fc00000 	.word	0x7fc00000

08009158 <siprintf>:
 8009158:	b40e      	push	{r1, r2, r3}
 800915a:	b500      	push	{lr}
 800915c:	b09c      	sub	sp, #112	; 0x70
 800915e:	ab1d      	add	r3, sp, #116	; 0x74
 8009160:	9002      	str	r0, [sp, #8]
 8009162:	9006      	str	r0, [sp, #24]
 8009164:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009168:	4809      	ldr	r0, [pc, #36]	; (8009190 <siprintf+0x38>)
 800916a:	9107      	str	r1, [sp, #28]
 800916c:	9104      	str	r1, [sp, #16]
 800916e:	4909      	ldr	r1, [pc, #36]	; (8009194 <siprintf+0x3c>)
 8009170:	f853 2b04 	ldr.w	r2, [r3], #4
 8009174:	9105      	str	r1, [sp, #20]
 8009176:	6800      	ldr	r0, [r0, #0]
 8009178:	9301      	str	r3, [sp, #4]
 800917a:	a902      	add	r1, sp, #8
 800917c:	f003 f8ae 	bl	800c2dc <_svfiprintf_r>
 8009180:	9b02      	ldr	r3, [sp, #8]
 8009182:	2200      	movs	r2, #0
 8009184:	701a      	strb	r2, [r3, #0]
 8009186:	b01c      	add	sp, #112	; 0x70
 8009188:	f85d eb04 	ldr.w	lr, [sp], #4
 800918c:	b003      	add	sp, #12
 800918e:	4770      	bx	lr
 8009190:	20000010 	.word	0x20000010
 8009194:	ffff0208 	.word	0xffff0208

08009198 <__sread>:
 8009198:	b510      	push	{r4, lr}
 800919a:	460c      	mov	r4, r1
 800919c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091a0:	f003 faf6 	bl	800c790 <_read_r>
 80091a4:	2800      	cmp	r0, #0
 80091a6:	bfab      	itete	ge
 80091a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80091aa:	89a3      	ldrhlt	r3, [r4, #12]
 80091ac:	181b      	addge	r3, r3, r0
 80091ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80091b2:	bfac      	ite	ge
 80091b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80091b6:	81a3      	strhlt	r3, [r4, #12]
 80091b8:	bd10      	pop	{r4, pc}

080091ba <__swrite>:
 80091ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091be:	461f      	mov	r7, r3
 80091c0:	898b      	ldrh	r3, [r1, #12]
 80091c2:	05db      	lsls	r3, r3, #23
 80091c4:	4605      	mov	r5, r0
 80091c6:	460c      	mov	r4, r1
 80091c8:	4616      	mov	r6, r2
 80091ca:	d505      	bpl.n	80091d8 <__swrite+0x1e>
 80091cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091d0:	2302      	movs	r3, #2
 80091d2:	2200      	movs	r2, #0
 80091d4:	f002 fa64 	bl	800b6a0 <_lseek_r>
 80091d8:	89a3      	ldrh	r3, [r4, #12]
 80091da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80091e2:	81a3      	strh	r3, [r4, #12]
 80091e4:	4632      	mov	r2, r6
 80091e6:	463b      	mov	r3, r7
 80091e8:	4628      	mov	r0, r5
 80091ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091ee:	f000 bf15 	b.w	800a01c <_write_r>

080091f2 <__sseek>:
 80091f2:	b510      	push	{r4, lr}
 80091f4:	460c      	mov	r4, r1
 80091f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091fa:	f002 fa51 	bl	800b6a0 <_lseek_r>
 80091fe:	1c43      	adds	r3, r0, #1
 8009200:	89a3      	ldrh	r3, [r4, #12]
 8009202:	bf15      	itete	ne
 8009204:	6560      	strne	r0, [r4, #84]	; 0x54
 8009206:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800920a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800920e:	81a3      	strheq	r3, [r4, #12]
 8009210:	bf18      	it	ne
 8009212:	81a3      	strhne	r3, [r4, #12]
 8009214:	bd10      	pop	{r4, pc}

08009216 <__sclose>:
 8009216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800921a:	f000 bf7f 	b.w	800a11c <_close_r>

0800921e <sulp>:
 800921e:	b570      	push	{r4, r5, r6, lr}
 8009220:	4604      	mov	r4, r0
 8009222:	460d      	mov	r5, r1
 8009224:	ec45 4b10 	vmov	d0, r4, r5
 8009228:	4616      	mov	r6, r2
 800922a:	f002 fe49 	bl	800bec0 <__ulp>
 800922e:	ec51 0b10 	vmov	r0, r1, d0
 8009232:	b17e      	cbz	r6, 8009254 <sulp+0x36>
 8009234:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009238:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800923c:	2b00      	cmp	r3, #0
 800923e:	dd09      	ble.n	8009254 <sulp+0x36>
 8009240:	051b      	lsls	r3, r3, #20
 8009242:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009246:	2400      	movs	r4, #0
 8009248:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800924c:	4622      	mov	r2, r4
 800924e:	462b      	mov	r3, r5
 8009250:	f7f7 f9e2 	bl	8000618 <__aeabi_dmul>
 8009254:	bd70      	pop	{r4, r5, r6, pc}
	...

08009258 <_strtod_l>:
 8009258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800925c:	ed2d 8b02 	vpush	{d8}
 8009260:	b09d      	sub	sp, #116	; 0x74
 8009262:	461f      	mov	r7, r3
 8009264:	2300      	movs	r3, #0
 8009266:	9318      	str	r3, [sp, #96]	; 0x60
 8009268:	4ba2      	ldr	r3, [pc, #648]	; (80094f4 <_strtod_l+0x29c>)
 800926a:	9213      	str	r2, [sp, #76]	; 0x4c
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	9305      	str	r3, [sp, #20]
 8009270:	4604      	mov	r4, r0
 8009272:	4618      	mov	r0, r3
 8009274:	4688      	mov	r8, r1
 8009276:	f7f6 ffbb 	bl	80001f0 <strlen>
 800927a:	f04f 0a00 	mov.w	sl, #0
 800927e:	4605      	mov	r5, r0
 8009280:	f04f 0b00 	mov.w	fp, #0
 8009284:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009288:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800928a:	781a      	ldrb	r2, [r3, #0]
 800928c:	2a2b      	cmp	r2, #43	; 0x2b
 800928e:	d04e      	beq.n	800932e <_strtod_l+0xd6>
 8009290:	d83b      	bhi.n	800930a <_strtod_l+0xb2>
 8009292:	2a0d      	cmp	r2, #13
 8009294:	d834      	bhi.n	8009300 <_strtod_l+0xa8>
 8009296:	2a08      	cmp	r2, #8
 8009298:	d834      	bhi.n	8009304 <_strtod_l+0xac>
 800929a:	2a00      	cmp	r2, #0
 800929c:	d03e      	beq.n	800931c <_strtod_l+0xc4>
 800929e:	2300      	movs	r3, #0
 80092a0:	930a      	str	r3, [sp, #40]	; 0x28
 80092a2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80092a4:	7833      	ldrb	r3, [r6, #0]
 80092a6:	2b30      	cmp	r3, #48	; 0x30
 80092a8:	f040 80b0 	bne.w	800940c <_strtod_l+0x1b4>
 80092ac:	7873      	ldrb	r3, [r6, #1]
 80092ae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80092b2:	2b58      	cmp	r3, #88	; 0x58
 80092b4:	d168      	bne.n	8009388 <_strtod_l+0x130>
 80092b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092b8:	9301      	str	r3, [sp, #4]
 80092ba:	ab18      	add	r3, sp, #96	; 0x60
 80092bc:	9702      	str	r7, [sp, #8]
 80092be:	9300      	str	r3, [sp, #0]
 80092c0:	4a8d      	ldr	r2, [pc, #564]	; (80094f8 <_strtod_l+0x2a0>)
 80092c2:	ab19      	add	r3, sp, #100	; 0x64
 80092c4:	a917      	add	r1, sp, #92	; 0x5c
 80092c6:	4620      	mov	r0, r4
 80092c8:	f001 fede 	bl	800b088 <__gethex>
 80092cc:	f010 0707 	ands.w	r7, r0, #7
 80092d0:	4605      	mov	r5, r0
 80092d2:	d005      	beq.n	80092e0 <_strtod_l+0x88>
 80092d4:	2f06      	cmp	r7, #6
 80092d6:	d12c      	bne.n	8009332 <_strtod_l+0xda>
 80092d8:	3601      	adds	r6, #1
 80092da:	2300      	movs	r3, #0
 80092dc:	9617      	str	r6, [sp, #92]	; 0x5c
 80092de:	930a      	str	r3, [sp, #40]	; 0x28
 80092e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	f040 8590 	bne.w	8009e08 <_strtod_l+0xbb0>
 80092e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092ea:	b1eb      	cbz	r3, 8009328 <_strtod_l+0xd0>
 80092ec:	4652      	mov	r2, sl
 80092ee:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80092f2:	ec43 2b10 	vmov	d0, r2, r3
 80092f6:	b01d      	add	sp, #116	; 0x74
 80092f8:	ecbd 8b02 	vpop	{d8}
 80092fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009300:	2a20      	cmp	r2, #32
 8009302:	d1cc      	bne.n	800929e <_strtod_l+0x46>
 8009304:	3301      	adds	r3, #1
 8009306:	9317      	str	r3, [sp, #92]	; 0x5c
 8009308:	e7be      	b.n	8009288 <_strtod_l+0x30>
 800930a:	2a2d      	cmp	r2, #45	; 0x2d
 800930c:	d1c7      	bne.n	800929e <_strtod_l+0x46>
 800930e:	2201      	movs	r2, #1
 8009310:	920a      	str	r2, [sp, #40]	; 0x28
 8009312:	1c5a      	adds	r2, r3, #1
 8009314:	9217      	str	r2, [sp, #92]	; 0x5c
 8009316:	785b      	ldrb	r3, [r3, #1]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d1c2      	bne.n	80092a2 <_strtod_l+0x4a>
 800931c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800931e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009322:	2b00      	cmp	r3, #0
 8009324:	f040 856e 	bne.w	8009e04 <_strtod_l+0xbac>
 8009328:	4652      	mov	r2, sl
 800932a:	465b      	mov	r3, fp
 800932c:	e7e1      	b.n	80092f2 <_strtod_l+0x9a>
 800932e:	2200      	movs	r2, #0
 8009330:	e7ee      	b.n	8009310 <_strtod_l+0xb8>
 8009332:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009334:	b13a      	cbz	r2, 8009346 <_strtod_l+0xee>
 8009336:	2135      	movs	r1, #53	; 0x35
 8009338:	a81a      	add	r0, sp, #104	; 0x68
 800933a:	f002 fecc 	bl	800c0d6 <__copybits>
 800933e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009340:	4620      	mov	r0, r4
 8009342:	f002 fa8b 	bl	800b85c <_Bfree>
 8009346:	3f01      	subs	r7, #1
 8009348:	2f04      	cmp	r7, #4
 800934a:	d806      	bhi.n	800935a <_strtod_l+0x102>
 800934c:	e8df f007 	tbb	[pc, r7]
 8009350:	1714030a 	.word	0x1714030a
 8009354:	0a          	.byte	0x0a
 8009355:	00          	.byte	0x00
 8009356:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800935a:	0728      	lsls	r0, r5, #28
 800935c:	d5c0      	bpl.n	80092e0 <_strtod_l+0x88>
 800935e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009362:	e7bd      	b.n	80092e0 <_strtod_l+0x88>
 8009364:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009368:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800936a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800936e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009372:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009376:	e7f0      	b.n	800935a <_strtod_l+0x102>
 8009378:	f8df b180 	ldr.w	fp, [pc, #384]	; 80094fc <_strtod_l+0x2a4>
 800937c:	e7ed      	b.n	800935a <_strtod_l+0x102>
 800937e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009382:	f04f 3aff 	mov.w	sl, #4294967295
 8009386:	e7e8      	b.n	800935a <_strtod_l+0x102>
 8009388:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800938a:	1c5a      	adds	r2, r3, #1
 800938c:	9217      	str	r2, [sp, #92]	; 0x5c
 800938e:	785b      	ldrb	r3, [r3, #1]
 8009390:	2b30      	cmp	r3, #48	; 0x30
 8009392:	d0f9      	beq.n	8009388 <_strtod_l+0x130>
 8009394:	2b00      	cmp	r3, #0
 8009396:	d0a3      	beq.n	80092e0 <_strtod_l+0x88>
 8009398:	2301      	movs	r3, #1
 800939a:	f04f 0900 	mov.w	r9, #0
 800939e:	9304      	str	r3, [sp, #16]
 80093a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093a2:	9308      	str	r3, [sp, #32]
 80093a4:	f8cd 901c 	str.w	r9, [sp, #28]
 80093a8:	464f      	mov	r7, r9
 80093aa:	220a      	movs	r2, #10
 80093ac:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80093ae:	7806      	ldrb	r6, [r0, #0]
 80093b0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80093b4:	b2d9      	uxtb	r1, r3
 80093b6:	2909      	cmp	r1, #9
 80093b8:	d92a      	bls.n	8009410 <_strtod_l+0x1b8>
 80093ba:	9905      	ldr	r1, [sp, #20]
 80093bc:	462a      	mov	r2, r5
 80093be:	f003 fa03 	bl	800c7c8 <strncmp>
 80093c2:	b398      	cbz	r0, 800942c <_strtod_l+0x1d4>
 80093c4:	2000      	movs	r0, #0
 80093c6:	4632      	mov	r2, r6
 80093c8:	463d      	mov	r5, r7
 80093ca:	9005      	str	r0, [sp, #20]
 80093cc:	4603      	mov	r3, r0
 80093ce:	2a65      	cmp	r2, #101	; 0x65
 80093d0:	d001      	beq.n	80093d6 <_strtod_l+0x17e>
 80093d2:	2a45      	cmp	r2, #69	; 0x45
 80093d4:	d118      	bne.n	8009408 <_strtod_l+0x1b0>
 80093d6:	b91d      	cbnz	r5, 80093e0 <_strtod_l+0x188>
 80093d8:	9a04      	ldr	r2, [sp, #16]
 80093da:	4302      	orrs	r2, r0
 80093dc:	d09e      	beq.n	800931c <_strtod_l+0xc4>
 80093de:	2500      	movs	r5, #0
 80093e0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80093e4:	f108 0201 	add.w	r2, r8, #1
 80093e8:	9217      	str	r2, [sp, #92]	; 0x5c
 80093ea:	f898 2001 	ldrb.w	r2, [r8, #1]
 80093ee:	2a2b      	cmp	r2, #43	; 0x2b
 80093f0:	d075      	beq.n	80094de <_strtod_l+0x286>
 80093f2:	2a2d      	cmp	r2, #45	; 0x2d
 80093f4:	d07b      	beq.n	80094ee <_strtod_l+0x296>
 80093f6:	f04f 0c00 	mov.w	ip, #0
 80093fa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80093fe:	2909      	cmp	r1, #9
 8009400:	f240 8082 	bls.w	8009508 <_strtod_l+0x2b0>
 8009404:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009408:	2600      	movs	r6, #0
 800940a:	e09d      	b.n	8009548 <_strtod_l+0x2f0>
 800940c:	2300      	movs	r3, #0
 800940e:	e7c4      	b.n	800939a <_strtod_l+0x142>
 8009410:	2f08      	cmp	r7, #8
 8009412:	bfd8      	it	le
 8009414:	9907      	ldrle	r1, [sp, #28]
 8009416:	f100 0001 	add.w	r0, r0, #1
 800941a:	bfda      	itte	le
 800941c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009420:	9307      	strle	r3, [sp, #28]
 8009422:	fb02 3909 	mlagt	r9, r2, r9, r3
 8009426:	3701      	adds	r7, #1
 8009428:	9017      	str	r0, [sp, #92]	; 0x5c
 800942a:	e7bf      	b.n	80093ac <_strtod_l+0x154>
 800942c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800942e:	195a      	adds	r2, r3, r5
 8009430:	9217      	str	r2, [sp, #92]	; 0x5c
 8009432:	5d5a      	ldrb	r2, [r3, r5]
 8009434:	2f00      	cmp	r7, #0
 8009436:	d037      	beq.n	80094a8 <_strtod_l+0x250>
 8009438:	9005      	str	r0, [sp, #20]
 800943a:	463d      	mov	r5, r7
 800943c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009440:	2b09      	cmp	r3, #9
 8009442:	d912      	bls.n	800946a <_strtod_l+0x212>
 8009444:	2301      	movs	r3, #1
 8009446:	e7c2      	b.n	80093ce <_strtod_l+0x176>
 8009448:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800944a:	1c5a      	adds	r2, r3, #1
 800944c:	9217      	str	r2, [sp, #92]	; 0x5c
 800944e:	785a      	ldrb	r2, [r3, #1]
 8009450:	3001      	adds	r0, #1
 8009452:	2a30      	cmp	r2, #48	; 0x30
 8009454:	d0f8      	beq.n	8009448 <_strtod_l+0x1f0>
 8009456:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800945a:	2b08      	cmp	r3, #8
 800945c:	f200 84d9 	bhi.w	8009e12 <_strtod_l+0xbba>
 8009460:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009462:	9005      	str	r0, [sp, #20]
 8009464:	2000      	movs	r0, #0
 8009466:	9308      	str	r3, [sp, #32]
 8009468:	4605      	mov	r5, r0
 800946a:	3a30      	subs	r2, #48	; 0x30
 800946c:	f100 0301 	add.w	r3, r0, #1
 8009470:	d014      	beq.n	800949c <_strtod_l+0x244>
 8009472:	9905      	ldr	r1, [sp, #20]
 8009474:	4419      	add	r1, r3
 8009476:	9105      	str	r1, [sp, #20]
 8009478:	462b      	mov	r3, r5
 800947a:	eb00 0e05 	add.w	lr, r0, r5
 800947e:	210a      	movs	r1, #10
 8009480:	4573      	cmp	r3, lr
 8009482:	d113      	bne.n	80094ac <_strtod_l+0x254>
 8009484:	182b      	adds	r3, r5, r0
 8009486:	2b08      	cmp	r3, #8
 8009488:	f105 0501 	add.w	r5, r5, #1
 800948c:	4405      	add	r5, r0
 800948e:	dc1c      	bgt.n	80094ca <_strtod_l+0x272>
 8009490:	9907      	ldr	r1, [sp, #28]
 8009492:	230a      	movs	r3, #10
 8009494:	fb03 2301 	mla	r3, r3, r1, r2
 8009498:	9307      	str	r3, [sp, #28]
 800949a:	2300      	movs	r3, #0
 800949c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800949e:	1c51      	adds	r1, r2, #1
 80094a0:	9117      	str	r1, [sp, #92]	; 0x5c
 80094a2:	7852      	ldrb	r2, [r2, #1]
 80094a4:	4618      	mov	r0, r3
 80094a6:	e7c9      	b.n	800943c <_strtod_l+0x1e4>
 80094a8:	4638      	mov	r0, r7
 80094aa:	e7d2      	b.n	8009452 <_strtod_l+0x1fa>
 80094ac:	2b08      	cmp	r3, #8
 80094ae:	dc04      	bgt.n	80094ba <_strtod_l+0x262>
 80094b0:	9e07      	ldr	r6, [sp, #28]
 80094b2:	434e      	muls	r6, r1
 80094b4:	9607      	str	r6, [sp, #28]
 80094b6:	3301      	adds	r3, #1
 80094b8:	e7e2      	b.n	8009480 <_strtod_l+0x228>
 80094ba:	f103 0c01 	add.w	ip, r3, #1
 80094be:	f1bc 0f10 	cmp.w	ip, #16
 80094c2:	bfd8      	it	le
 80094c4:	fb01 f909 	mulle.w	r9, r1, r9
 80094c8:	e7f5      	b.n	80094b6 <_strtod_l+0x25e>
 80094ca:	2d10      	cmp	r5, #16
 80094cc:	bfdc      	itt	le
 80094ce:	230a      	movle	r3, #10
 80094d0:	fb03 2909 	mlale	r9, r3, r9, r2
 80094d4:	e7e1      	b.n	800949a <_strtod_l+0x242>
 80094d6:	2300      	movs	r3, #0
 80094d8:	9305      	str	r3, [sp, #20]
 80094da:	2301      	movs	r3, #1
 80094dc:	e77c      	b.n	80093d8 <_strtod_l+0x180>
 80094de:	f04f 0c00 	mov.w	ip, #0
 80094e2:	f108 0202 	add.w	r2, r8, #2
 80094e6:	9217      	str	r2, [sp, #92]	; 0x5c
 80094e8:	f898 2002 	ldrb.w	r2, [r8, #2]
 80094ec:	e785      	b.n	80093fa <_strtod_l+0x1a2>
 80094ee:	f04f 0c01 	mov.w	ip, #1
 80094f2:	e7f6      	b.n	80094e2 <_strtod_l+0x28a>
 80094f4:	0800ce18 	.word	0x0800ce18
 80094f8:	0800cbd0 	.word	0x0800cbd0
 80094fc:	7ff00000 	.word	0x7ff00000
 8009500:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009502:	1c51      	adds	r1, r2, #1
 8009504:	9117      	str	r1, [sp, #92]	; 0x5c
 8009506:	7852      	ldrb	r2, [r2, #1]
 8009508:	2a30      	cmp	r2, #48	; 0x30
 800950a:	d0f9      	beq.n	8009500 <_strtod_l+0x2a8>
 800950c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009510:	2908      	cmp	r1, #8
 8009512:	f63f af79 	bhi.w	8009408 <_strtod_l+0x1b0>
 8009516:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800951a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800951c:	9206      	str	r2, [sp, #24]
 800951e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009520:	1c51      	adds	r1, r2, #1
 8009522:	9117      	str	r1, [sp, #92]	; 0x5c
 8009524:	7852      	ldrb	r2, [r2, #1]
 8009526:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800952a:	2e09      	cmp	r6, #9
 800952c:	d937      	bls.n	800959e <_strtod_l+0x346>
 800952e:	9e06      	ldr	r6, [sp, #24]
 8009530:	1b89      	subs	r1, r1, r6
 8009532:	2908      	cmp	r1, #8
 8009534:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009538:	dc02      	bgt.n	8009540 <_strtod_l+0x2e8>
 800953a:	4576      	cmp	r6, lr
 800953c:	bfa8      	it	ge
 800953e:	4676      	movge	r6, lr
 8009540:	f1bc 0f00 	cmp.w	ip, #0
 8009544:	d000      	beq.n	8009548 <_strtod_l+0x2f0>
 8009546:	4276      	negs	r6, r6
 8009548:	2d00      	cmp	r5, #0
 800954a:	d14d      	bne.n	80095e8 <_strtod_l+0x390>
 800954c:	9904      	ldr	r1, [sp, #16]
 800954e:	4301      	orrs	r1, r0
 8009550:	f47f aec6 	bne.w	80092e0 <_strtod_l+0x88>
 8009554:	2b00      	cmp	r3, #0
 8009556:	f47f aee1 	bne.w	800931c <_strtod_l+0xc4>
 800955a:	2a69      	cmp	r2, #105	; 0x69
 800955c:	d027      	beq.n	80095ae <_strtod_l+0x356>
 800955e:	dc24      	bgt.n	80095aa <_strtod_l+0x352>
 8009560:	2a49      	cmp	r2, #73	; 0x49
 8009562:	d024      	beq.n	80095ae <_strtod_l+0x356>
 8009564:	2a4e      	cmp	r2, #78	; 0x4e
 8009566:	f47f aed9 	bne.w	800931c <_strtod_l+0xc4>
 800956a:	499f      	ldr	r1, [pc, #636]	; (80097e8 <_strtod_l+0x590>)
 800956c:	a817      	add	r0, sp, #92	; 0x5c
 800956e:	f001 ffe3 	bl	800b538 <__match>
 8009572:	2800      	cmp	r0, #0
 8009574:	f43f aed2 	beq.w	800931c <_strtod_l+0xc4>
 8009578:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800957a:	781b      	ldrb	r3, [r3, #0]
 800957c:	2b28      	cmp	r3, #40	; 0x28
 800957e:	d12d      	bne.n	80095dc <_strtod_l+0x384>
 8009580:	499a      	ldr	r1, [pc, #616]	; (80097ec <_strtod_l+0x594>)
 8009582:	aa1a      	add	r2, sp, #104	; 0x68
 8009584:	a817      	add	r0, sp, #92	; 0x5c
 8009586:	f001 ffeb 	bl	800b560 <__hexnan>
 800958a:	2805      	cmp	r0, #5
 800958c:	d126      	bne.n	80095dc <_strtod_l+0x384>
 800958e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009590:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009594:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009598:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800959c:	e6a0      	b.n	80092e0 <_strtod_l+0x88>
 800959e:	210a      	movs	r1, #10
 80095a0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80095a4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80095a8:	e7b9      	b.n	800951e <_strtod_l+0x2c6>
 80095aa:	2a6e      	cmp	r2, #110	; 0x6e
 80095ac:	e7db      	b.n	8009566 <_strtod_l+0x30e>
 80095ae:	4990      	ldr	r1, [pc, #576]	; (80097f0 <_strtod_l+0x598>)
 80095b0:	a817      	add	r0, sp, #92	; 0x5c
 80095b2:	f001 ffc1 	bl	800b538 <__match>
 80095b6:	2800      	cmp	r0, #0
 80095b8:	f43f aeb0 	beq.w	800931c <_strtod_l+0xc4>
 80095bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095be:	498d      	ldr	r1, [pc, #564]	; (80097f4 <_strtod_l+0x59c>)
 80095c0:	3b01      	subs	r3, #1
 80095c2:	a817      	add	r0, sp, #92	; 0x5c
 80095c4:	9317      	str	r3, [sp, #92]	; 0x5c
 80095c6:	f001 ffb7 	bl	800b538 <__match>
 80095ca:	b910      	cbnz	r0, 80095d2 <_strtod_l+0x37a>
 80095cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095ce:	3301      	adds	r3, #1
 80095d0:	9317      	str	r3, [sp, #92]	; 0x5c
 80095d2:	f8df b230 	ldr.w	fp, [pc, #560]	; 8009804 <_strtod_l+0x5ac>
 80095d6:	f04f 0a00 	mov.w	sl, #0
 80095da:	e681      	b.n	80092e0 <_strtod_l+0x88>
 80095dc:	4886      	ldr	r0, [pc, #536]	; (80097f8 <_strtod_l+0x5a0>)
 80095de:	f003 f8eb 	bl	800c7b8 <nan>
 80095e2:	ec5b ab10 	vmov	sl, fp, d0
 80095e6:	e67b      	b.n	80092e0 <_strtod_l+0x88>
 80095e8:	9b05      	ldr	r3, [sp, #20]
 80095ea:	9807      	ldr	r0, [sp, #28]
 80095ec:	1af3      	subs	r3, r6, r3
 80095ee:	2f00      	cmp	r7, #0
 80095f0:	bf08      	it	eq
 80095f2:	462f      	moveq	r7, r5
 80095f4:	2d10      	cmp	r5, #16
 80095f6:	9306      	str	r3, [sp, #24]
 80095f8:	46a8      	mov	r8, r5
 80095fa:	bfa8      	it	ge
 80095fc:	f04f 0810 	movge.w	r8, #16
 8009600:	f7f6 ff90 	bl	8000524 <__aeabi_ui2d>
 8009604:	2d09      	cmp	r5, #9
 8009606:	4682      	mov	sl, r0
 8009608:	468b      	mov	fp, r1
 800960a:	dd13      	ble.n	8009634 <_strtod_l+0x3dc>
 800960c:	4b7b      	ldr	r3, [pc, #492]	; (80097fc <_strtod_l+0x5a4>)
 800960e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009612:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009616:	f7f6 ffff 	bl	8000618 <__aeabi_dmul>
 800961a:	4682      	mov	sl, r0
 800961c:	4648      	mov	r0, r9
 800961e:	468b      	mov	fp, r1
 8009620:	f7f6 ff80 	bl	8000524 <__aeabi_ui2d>
 8009624:	4602      	mov	r2, r0
 8009626:	460b      	mov	r3, r1
 8009628:	4650      	mov	r0, sl
 800962a:	4659      	mov	r1, fp
 800962c:	f7f6 fe3e 	bl	80002ac <__adddf3>
 8009630:	4682      	mov	sl, r0
 8009632:	468b      	mov	fp, r1
 8009634:	2d0f      	cmp	r5, #15
 8009636:	dc38      	bgt.n	80096aa <_strtod_l+0x452>
 8009638:	9b06      	ldr	r3, [sp, #24]
 800963a:	2b00      	cmp	r3, #0
 800963c:	f43f ae50 	beq.w	80092e0 <_strtod_l+0x88>
 8009640:	dd24      	ble.n	800968c <_strtod_l+0x434>
 8009642:	2b16      	cmp	r3, #22
 8009644:	dc0b      	bgt.n	800965e <_strtod_l+0x406>
 8009646:	496d      	ldr	r1, [pc, #436]	; (80097fc <_strtod_l+0x5a4>)
 8009648:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800964c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009650:	4652      	mov	r2, sl
 8009652:	465b      	mov	r3, fp
 8009654:	f7f6 ffe0 	bl	8000618 <__aeabi_dmul>
 8009658:	4682      	mov	sl, r0
 800965a:	468b      	mov	fp, r1
 800965c:	e640      	b.n	80092e0 <_strtod_l+0x88>
 800965e:	9a06      	ldr	r2, [sp, #24]
 8009660:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009664:	4293      	cmp	r3, r2
 8009666:	db20      	blt.n	80096aa <_strtod_l+0x452>
 8009668:	4c64      	ldr	r4, [pc, #400]	; (80097fc <_strtod_l+0x5a4>)
 800966a:	f1c5 050f 	rsb	r5, r5, #15
 800966e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009672:	4652      	mov	r2, sl
 8009674:	465b      	mov	r3, fp
 8009676:	e9d1 0100 	ldrd	r0, r1, [r1]
 800967a:	f7f6 ffcd 	bl	8000618 <__aeabi_dmul>
 800967e:	9b06      	ldr	r3, [sp, #24]
 8009680:	1b5d      	subs	r5, r3, r5
 8009682:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009686:	e9d4 2300 	ldrd	r2, r3, [r4]
 800968a:	e7e3      	b.n	8009654 <_strtod_l+0x3fc>
 800968c:	9b06      	ldr	r3, [sp, #24]
 800968e:	3316      	adds	r3, #22
 8009690:	db0b      	blt.n	80096aa <_strtod_l+0x452>
 8009692:	9b05      	ldr	r3, [sp, #20]
 8009694:	1b9e      	subs	r6, r3, r6
 8009696:	4b59      	ldr	r3, [pc, #356]	; (80097fc <_strtod_l+0x5a4>)
 8009698:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800969c:	e9d6 2300 	ldrd	r2, r3, [r6]
 80096a0:	4650      	mov	r0, sl
 80096a2:	4659      	mov	r1, fp
 80096a4:	f7f7 f8e2 	bl	800086c <__aeabi_ddiv>
 80096a8:	e7d6      	b.n	8009658 <_strtod_l+0x400>
 80096aa:	9b06      	ldr	r3, [sp, #24]
 80096ac:	eba5 0808 	sub.w	r8, r5, r8
 80096b0:	4498      	add	r8, r3
 80096b2:	f1b8 0f00 	cmp.w	r8, #0
 80096b6:	dd74      	ble.n	80097a2 <_strtod_l+0x54a>
 80096b8:	f018 030f 	ands.w	r3, r8, #15
 80096bc:	d00a      	beq.n	80096d4 <_strtod_l+0x47c>
 80096be:	494f      	ldr	r1, [pc, #316]	; (80097fc <_strtod_l+0x5a4>)
 80096c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80096c4:	4652      	mov	r2, sl
 80096c6:	465b      	mov	r3, fp
 80096c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096cc:	f7f6 ffa4 	bl	8000618 <__aeabi_dmul>
 80096d0:	4682      	mov	sl, r0
 80096d2:	468b      	mov	fp, r1
 80096d4:	f038 080f 	bics.w	r8, r8, #15
 80096d8:	d04f      	beq.n	800977a <_strtod_l+0x522>
 80096da:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80096de:	dd22      	ble.n	8009726 <_strtod_l+0x4ce>
 80096e0:	2500      	movs	r5, #0
 80096e2:	462e      	mov	r6, r5
 80096e4:	9507      	str	r5, [sp, #28]
 80096e6:	9505      	str	r5, [sp, #20]
 80096e8:	2322      	movs	r3, #34	; 0x22
 80096ea:	f8df b118 	ldr.w	fp, [pc, #280]	; 8009804 <_strtod_l+0x5ac>
 80096ee:	6023      	str	r3, [r4, #0]
 80096f0:	f04f 0a00 	mov.w	sl, #0
 80096f4:	9b07      	ldr	r3, [sp, #28]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	f43f adf2 	beq.w	80092e0 <_strtod_l+0x88>
 80096fc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80096fe:	4620      	mov	r0, r4
 8009700:	f002 f8ac 	bl	800b85c <_Bfree>
 8009704:	9905      	ldr	r1, [sp, #20]
 8009706:	4620      	mov	r0, r4
 8009708:	f002 f8a8 	bl	800b85c <_Bfree>
 800970c:	4631      	mov	r1, r6
 800970e:	4620      	mov	r0, r4
 8009710:	f002 f8a4 	bl	800b85c <_Bfree>
 8009714:	9907      	ldr	r1, [sp, #28]
 8009716:	4620      	mov	r0, r4
 8009718:	f002 f8a0 	bl	800b85c <_Bfree>
 800971c:	4629      	mov	r1, r5
 800971e:	4620      	mov	r0, r4
 8009720:	f002 f89c 	bl	800b85c <_Bfree>
 8009724:	e5dc      	b.n	80092e0 <_strtod_l+0x88>
 8009726:	4b36      	ldr	r3, [pc, #216]	; (8009800 <_strtod_l+0x5a8>)
 8009728:	9304      	str	r3, [sp, #16]
 800972a:	2300      	movs	r3, #0
 800972c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009730:	4650      	mov	r0, sl
 8009732:	4659      	mov	r1, fp
 8009734:	4699      	mov	r9, r3
 8009736:	f1b8 0f01 	cmp.w	r8, #1
 800973a:	dc21      	bgt.n	8009780 <_strtod_l+0x528>
 800973c:	b10b      	cbz	r3, 8009742 <_strtod_l+0x4ea>
 800973e:	4682      	mov	sl, r0
 8009740:	468b      	mov	fp, r1
 8009742:	4b2f      	ldr	r3, [pc, #188]	; (8009800 <_strtod_l+0x5a8>)
 8009744:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009748:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800974c:	4652      	mov	r2, sl
 800974e:	465b      	mov	r3, fp
 8009750:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009754:	f7f6 ff60 	bl	8000618 <__aeabi_dmul>
 8009758:	4b2a      	ldr	r3, [pc, #168]	; (8009804 <_strtod_l+0x5ac>)
 800975a:	460a      	mov	r2, r1
 800975c:	400b      	ands	r3, r1
 800975e:	492a      	ldr	r1, [pc, #168]	; (8009808 <_strtod_l+0x5b0>)
 8009760:	428b      	cmp	r3, r1
 8009762:	4682      	mov	sl, r0
 8009764:	d8bc      	bhi.n	80096e0 <_strtod_l+0x488>
 8009766:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800976a:	428b      	cmp	r3, r1
 800976c:	bf86      	itte	hi
 800976e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800980c <_strtod_l+0x5b4>
 8009772:	f04f 3aff 	movhi.w	sl, #4294967295
 8009776:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800977a:	2300      	movs	r3, #0
 800977c:	9304      	str	r3, [sp, #16]
 800977e:	e084      	b.n	800988a <_strtod_l+0x632>
 8009780:	f018 0f01 	tst.w	r8, #1
 8009784:	d005      	beq.n	8009792 <_strtod_l+0x53a>
 8009786:	9b04      	ldr	r3, [sp, #16]
 8009788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800978c:	f7f6 ff44 	bl	8000618 <__aeabi_dmul>
 8009790:	2301      	movs	r3, #1
 8009792:	9a04      	ldr	r2, [sp, #16]
 8009794:	3208      	adds	r2, #8
 8009796:	f109 0901 	add.w	r9, r9, #1
 800979a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800979e:	9204      	str	r2, [sp, #16]
 80097a0:	e7c9      	b.n	8009736 <_strtod_l+0x4de>
 80097a2:	d0ea      	beq.n	800977a <_strtod_l+0x522>
 80097a4:	f1c8 0800 	rsb	r8, r8, #0
 80097a8:	f018 020f 	ands.w	r2, r8, #15
 80097ac:	d00a      	beq.n	80097c4 <_strtod_l+0x56c>
 80097ae:	4b13      	ldr	r3, [pc, #76]	; (80097fc <_strtod_l+0x5a4>)
 80097b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097b4:	4650      	mov	r0, sl
 80097b6:	4659      	mov	r1, fp
 80097b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097bc:	f7f7 f856 	bl	800086c <__aeabi_ddiv>
 80097c0:	4682      	mov	sl, r0
 80097c2:	468b      	mov	fp, r1
 80097c4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80097c8:	d0d7      	beq.n	800977a <_strtod_l+0x522>
 80097ca:	f1b8 0f1f 	cmp.w	r8, #31
 80097ce:	dd1f      	ble.n	8009810 <_strtod_l+0x5b8>
 80097d0:	2500      	movs	r5, #0
 80097d2:	462e      	mov	r6, r5
 80097d4:	9507      	str	r5, [sp, #28]
 80097d6:	9505      	str	r5, [sp, #20]
 80097d8:	2322      	movs	r3, #34	; 0x22
 80097da:	f04f 0a00 	mov.w	sl, #0
 80097de:	f04f 0b00 	mov.w	fp, #0
 80097e2:	6023      	str	r3, [r4, #0]
 80097e4:	e786      	b.n	80096f4 <_strtod_l+0x49c>
 80097e6:	bf00      	nop
 80097e8:	0800cba1 	.word	0x0800cba1
 80097ec:	0800cbe4 	.word	0x0800cbe4
 80097f0:	0800cb99 	.word	0x0800cb99
 80097f4:	0800cd24 	.word	0x0800cd24
 80097f8:	0800cfd0 	.word	0x0800cfd0
 80097fc:	0800ceb0 	.word	0x0800ceb0
 8009800:	0800ce88 	.word	0x0800ce88
 8009804:	7ff00000 	.word	0x7ff00000
 8009808:	7ca00000 	.word	0x7ca00000
 800980c:	7fefffff 	.word	0x7fefffff
 8009810:	f018 0310 	ands.w	r3, r8, #16
 8009814:	bf18      	it	ne
 8009816:	236a      	movne	r3, #106	; 0x6a
 8009818:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009bc8 <_strtod_l+0x970>
 800981c:	9304      	str	r3, [sp, #16]
 800981e:	4650      	mov	r0, sl
 8009820:	4659      	mov	r1, fp
 8009822:	2300      	movs	r3, #0
 8009824:	f018 0f01 	tst.w	r8, #1
 8009828:	d004      	beq.n	8009834 <_strtod_l+0x5dc>
 800982a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800982e:	f7f6 fef3 	bl	8000618 <__aeabi_dmul>
 8009832:	2301      	movs	r3, #1
 8009834:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009838:	f109 0908 	add.w	r9, r9, #8
 800983c:	d1f2      	bne.n	8009824 <_strtod_l+0x5cc>
 800983e:	b10b      	cbz	r3, 8009844 <_strtod_l+0x5ec>
 8009840:	4682      	mov	sl, r0
 8009842:	468b      	mov	fp, r1
 8009844:	9b04      	ldr	r3, [sp, #16]
 8009846:	b1c3      	cbz	r3, 800987a <_strtod_l+0x622>
 8009848:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800984c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009850:	2b00      	cmp	r3, #0
 8009852:	4659      	mov	r1, fp
 8009854:	dd11      	ble.n	800987a <_strtod_l+0x622>
 8009856:	2b1f      	cmp	r3, #31
 8009858:	f340 8124 	ble.w	8009aa4 <_strtod_l+0x84c>
 800985c:	2b34      	cmp	r3, #52	; 0x34
 800985e:	bfde      	ittt	le
 8009860:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009864:	f04f 33ff 	movle.w	r3, #4294967295
 8009868:	fa03 f202 	lslle.w	r2, r3, r2
 800986c:	f04f 0a00 	mov.w	sl, #0
 8009870:	bfcc      	ite	gt
 8009872:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009876:	ea02 0b01 	andle.w	fp, r2, r1
 800987a:	2200      	movs	r2, #0
 800987c:	2300      	movs	r3, #0
 800987e:	4650      	mov	r0, sl
 8009880:	4659      	mov	r1, fp
 8009882:	f7f7 f931 	bl	8000ae8 <__aeabi_dcmpeq>
 8009886:	2800      	cmp	r0, #0
 8009888:	d1a2      	bne.n	80097d0 <_strtod_l+0x578>
 800988a:	9b07      	ldr	r3, [sp, #28]
 800988c:	9300      	str	r3, [sp, #0]
 800988e:	9908      	ldr	r1, [sp, #32]
 8009890:	462b      	mov	r3, r5
 8009892:	463a      	mov	r2, r7
 8009894:	4620      	mov	r0, r4
 8009896:	f002 f849 	bl	800b92c <__s2b>
 800989a:	9007      	str	r0, [sp, #28]
 800989c:	2800      	cmp	r0, #0
 800989e:	f43f af1f 	beq.w	80096e0 <_strtod_l+0x488>
 80098a2:	9b05      	ldr	r3, [sp, #20]
 80098a4:	1b9e      	subs	r6, r3, r6
 80098a6:	9b06      	ldr	r3, [sp, #24]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	bfb4      	ite	lt
 80098ac:	4633      	movlt	r3, r6
 80098ae:	2300      	movge	r3, #0
 80098b0:	930c      	str	r3, [sp, #48]	; 0x30
 80098b2:	9b06      	ldr	r3, [sp, #24]
 80098b4:	2500      	movs	r5, #0
 80098b6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80098ba:	9312      	str	r3, [sp, #72]	; 0x48
 80098bc:	462e      	mov	r6, r5
 80098be:	9b07      	ldr	r3, [sp, #28]
 80098c0:	4620      	mov	r0, r4
 80098c2:	6859      	ldr	r1, [r3, #4]
 80098c4:	f001 ff8a 	bl	800b7dc <_Balloc>
 80098c8:	9005      	str	r0, [sp, #20]
 80098ca:	2800      	cmp	r0, #0
 80098cc:	f43f af0c 	beq.w	80096e8 <_strtod_l+0x490>
 80098d0:	9b07      	ldr	r3, [sp, #28]
 80098d2:	691a      	ldr	r2, [r3, #16]
 80098d4:	3202      	adds	r2, #2
 80098d6:	f103 010c 	add.w	r1, r3, #12
 80098da:	0092      	lsls	r2, r2, #2
 80098dc:	300c      	adds	r0, #12
 80098de:	f7fe fc08 	bl	80080f2 <memcpy>
 80098e2:	ec4b ab10 	vmov	d0, sl, fp
 80098e6:	aa1a      	add	r2, sp, #104	; 0x68
 80098e8:	a919      	add	r1, sp, #100	; 0x64
 80098ea:	4620      	mov	r0, r4
 80098ec:	f002 fb64 	bl	800bfb8 <__d2b>
 80098f0:	ec4b ab18 	vmov	d8, sl, fp
 80098f4:	9018      	str	r0, [sp, #96]	; 0x60
 80098f6:	2800      	cmp	r0, #0
 80098f8:	f43f aef6 	beq.w	80096e8 <_strtod_l+0x490>
 80098fc:	2101      	movs	r1, #1
 80098fe:	4620      	mov	r0, r4
 8009900:	f002 f8ae 	bl	800ba60 <__i2b>
 8009904:	4606      	mov	r6, r0
 8009906:	2800      	cmp	r0, #0
 8009908:	f43f aeee 	beq.w	80096e8 <_strtod_l+0x490>
 800990c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800990e:	9904      	ldr	r1, [sp, #16]
 8009910:	2b00      	cmp	r3, #0
 8009912:	bfab      	itete	ge
 8009914:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009916:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009918:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800991a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800991e:	bfac      	ite	ge
 8009920:	eb03 0902 	addge.w	r9, r3, r2
 8009924:	1ad7      	sublt	r7, r2, r3
 8009926:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009928:	eba3 0801 	sub.w	r8, r3, r1
 800992c:	4490      	add	r8, r2
 800992e:	4ba1      	ldr	r3, [pc, #644]	; (8009bb4 <_strtod_l+0x95c>)
 8009930:	f108 38ff 	add.w	r8, r8, #4294967295
 8009934:	4598      	cmp	r8, r3
 8009936:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800993a:	f280 80c7 	bge.w	8009acc <_strtod_l+0x874>
 800993e:	eba3 0308 	sub.w	r3, r3, r8
 8009942:	2b1f      	cmp	r3, #31
 8009944:	eba2 0203 	sub.w	r2, r2, r3
 8009948:	f04f 0101 	mov.w	r1, #1
 800994c:	f300 80b1 	bgt.w	8009ab2 <_strtod_l+0x85a>
 8009950:	fa01 f303 	lsl.w	r3, r1, r3
 8009954:	930d      	str	r3, [sp, #52]	; 0x34
 8009956:	2300      	movs	r3, #0
 8009958:	9308      	str	r3, [sp, #32]
 800995a:	eb09 0802 	add.w	r8, r9, r2
 800995e:	9b04      	ldr	r3, [sp, #16]
 8009960:	45c1      	cmp	r9, r8
 8009962:	4417      	add	r7, r2
 8009964:	441f      	add	r7, r3
 8009966:	464b      	mov	r3, r9
 8009968:	bfa8      	it	ge
 800996a:	4643      	movge	r3, r8
 800996c:	42bb      	cmp	r3, r7
 800996e:	bfa8      	it	ge
 8009970:	463b      	movge	r3, r7
 8009972:	2b00      	cmp	r3, #0
 8009974:	bfc2      	ittt	gt
 8009976:	eba8 0803 	subgt.w	r8, r8, r3
 800997a:	1aff      	subgt	r7, r7, r3
 800997c:	eba9 0903 	subgt.w	r9, r9, r3
 8009980:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009982:	2b00      	cmp	r3, #0
 8009984:	dd17      	ble.n	80099b6 <_strtod_l+0x75e>
 8009986:	4631      	mov	r1, r6
 8009988:	461a      	mov	r2, r3
 800998a:	4620      	mov	r0, r4
 800998c:	f002 f928 	bl	800bbe0 <__pow5mult>
 8009990:	4606      	mov	r6, r0
 8009992:	2800      	cmp	r0, #0
 8009994:	f43f aea8 	beq.w	80096e8 <_strtod_l+0x490>
 8009998:	4601      	mov	r1, r0
 800999a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800999c:	4620      	mov	r0, r4
 800999e:	f002 f875 	bl	800ba8c <__multiply>
 80099a2:	900b      	str	r0, [sp, #44]	; 0x2c
 80099a4:	2800      	cmp	r0, #0
 80099a6:	f43f ae9f 	beq.w	80096e8 <_strtod_l+0x490>
 80099aa:	9918      	ldr	r1, [sp, #96]	; 0x60
 80099ac:	4620      	mov	r0, r4
 80099ae:	f001 ff55 	bl	800b85c <_Bfree>
 80099b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099b4:	9318      	str	r3, [sp, #96]	; 0x60
 80099b6:	f1b8 0f00 	cmp.w	r8, #0
 80099ba:	f300 808c 	bgt.w	8009ad6 <_strtod_l+0x87e>
 80099be:	9b06      	ldr	r3, [sp, #24]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	dd08      	ble.n	80099d6 <_strtod_l+0x77e>
 80099c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80099c6:	9905      	ldr	r1, [sp, #20]
 80099c8:	4620      	mov	r0, r4
 80099ca:	f002 f909 	bl	800bbe0 <__pow5mult>
 80099ce:	9005      	str	r0, [sp, #20]
 80099d0:	2800      	cmp	r0, #0
 80099d2:	f43f ae89 	beq.w	80096e8 <_strtod_l+0x490>
 80099d6:	2f00      	cmp	r7, #0
 80099d8:	dd08      	ble.n	80099ec <_strtod_l+0x794>
 80099da:	9905      	ldr	r1, [sp, #20]
 80099dc:	463a      	mov	r2, r7
 80099de:	4620      	mov	r0, r4
 80099e0:	f002 f958 	bl	800bc94 <__lshift>
 80099e4:	9005      	str	r0, [sp, #20]
 80099e6:	2800      	cmp	r0, #0
 80099e8:	f43f ae7e 	beq.w	80096e8 <_strtod_l+0x490>
 80099ec:	f1b9 0f00 	cmp.w	r9, #0
 80099f0:	dd08      	ble.n	8009a04 <_strtod_l+0x7ac>
 80099f2:	4631      	mov	r1, r6
 80099f4:	464a      	mov	r2, r9
 80099f6:	4620      	mov	r0, r4
 80099f8:	f002 f94c 	bl	800bc94 <__lshift>
 80099fc:	4606      	mov	r6, r0
 80099fe:	2800      	cmp	r0, #0
 8009a00:	f43f ae72 	beq.w	80096e8 <_strtod_l+0x490>
 8009a04:	9a05      	ldr	r2, [sp, #20]
 8009a06:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009a08:	4620      	mov	r0, r4
 8009a0a:	f002 f9cf 	bl	800bdac <__mdiff>
 8009a0e:	4605      	mov	r5, r0
 8009a10:	2800      	cmp	r0, #0
 8009a12:	f43f ae69 	beq.w	80096e8 <_strtod_l+0x490>
 8009a16:	68c3      	ldr	r3, [r0, #12]
 8009a18:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	60c3      	str	r3, [r0, #12]
 8009a1e:	4631      	mov	r1, r6
 8009a20:	f002 f9a8 	bl	800bd74 <__mcmp>
 8009a24:	2800      	cmp	r0, #0
 8009a26:	da60      	bge.n	8009aea <_strtod_l+0x892>
 8009a28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a2a:	ea53 030a 	orrs.w	r3, r3, sl
 8009a2e:	f040 8082 	bne.w	8009b36 <_strtod_l+0x8de>
 8009a32:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d17d      	bne.n	8009b36 <_strtod_l+0x8de>
 8009a3a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009a3e:	0d1b      	lsrs	r3, r3, #20
 8009a40:	051b      	lsls	r3, r3, #20
 8009a42:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009a46:	d976      	bls.n	8009b36 <_strtod_l+0x8de>
 8009a48:	696b      	ldr	r3, [r5, #20]
 8009a4a:	b913      	cbnz	r3, 8009a52 <_strtod_l+0x7fa>
 8009a4c:	692b      	ldr	r3, [r5, #16]
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	dd71      	ble.n	8009b36 <_strtod_l+0x8de>
 8009a52:	4629      	mov	r1, r5
 8009a54:	2201      	movs	r2, #1
 8009a56:	4620      	mov	r0, r4
 8009a58:	f002 f91c 	bl	800bc94 <__lshift>
 8009a5c:	4631      	mov	r1, r6
 8009a5e:	4605      	mov	r5, r0
 8009a60:	f002 f988 	bl	800bd74 <__mcmp>
 8009a64:	2800      	cmp	r0, #0
 8009a66:	dd66      	ble.n	8009b36 <_strtod_l+0x8de>
 8009a68:	9904      	ldr	r1, [sp, #16]
 8009a6a:	4a53      	ldr	r2, [pc, #332]	; (8009bb8 <_strtod_l+0x960>)
 8009a6c:	465b      	mov	r3, fp
 8009a6e:	2900      	cmp	r1, #0
 8009a70:	f000 8081 	beq.w	8009b76 <_strtod_l+0x91e>
 8009a74:	ea02 010b 	and.w	r1, r2, fp
 8009a78:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009a7c:	dc7b      	bgt.n	8009b76 <_strtod_l+0x91e>
 8009a7e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009a82:	f77f aea9 	ble.w	80097d8 <_strtod_l+0x580>
 8009a86:	4b4d      	ldr	r3, [pc, #308]	; (8009bbc <_strtod_l+0x964>)
 8009a88:	4650      	mov	r0, sl
 8009a8a:	4659      	mov	r1, fp
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	f7f6 fdc3 	bl	8000618 <__aeabi_dmul>
 8009a92:	460b      	mov	r3, r1
 8009a94:	4303      	orrs	r3, r0
 8009a96:	bf08      	it	eq
 8009a98:	2322      	moveq	r3, #34	; 0x22
 8009a9a:	4682      	mov	sl, r0
 8009a9c:	468b      	mov	fp, r1
 8009a9e:	bf08      	it	eq
 8009aa0:	6023      	streq	r3, [r4, #0]
 8009aa2:	e62b      	b.n	80096fc <_strtod_l+0x4a4>
 8009aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8009aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8009aac:	ea03 0a0a 	and.w	sl, r3, sl
 8009ab0:	e6e3      	b.n	800987a <_strtod_l+0x622>
 8009ab2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009ab6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009aba:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009abe:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009ac2:	fa01 f308 	lsl.w	r3, r1, r8
 8009ac6:	9308      	str	r3, [sp, #32]
 8009ac8:	910d      	str	r1, [sp, #52]	; 0x34
 8009aca:	e746      	b.n	800995a <_strtod_l+0x702>
 8009acc:	2300      	movs	r3, #0
 8009ace:	9308      	str	r3, [sp, #32]
 8009ad0:	2301      	movs	r3, #1
 8009ad2:	930d      	str	r3, [sp, #52]	; 0x34
 8009ad4:	e741      	b.n	800995a <_strtod_l+0x702>
 8009ad6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009ad8:	4642      	mov	r2, r8
 8009ada:	4620      	mov	r0, r4
 8009adc:	f002 f8da 	bl	800bc94 <__lshift>
 8009ae0:	9018      	str	r0, [sp, #96]	; 0x60
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	f47f af6b 	bne.w	80099be <_strtod_l+0x766>
 8009ae8:	e5fe      	b.n	80096e8 <_strtod_l+0x490>
 8009aea:	465f      	mov	r7, fp
 8009aec:	d16e      	bne.n	8009bcc <_strtod_l+0x974>
 8009aee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009af0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009af4:	b342      	cbz	r2, 8009b48 <_strtod_l+0x8f0>
 8009af6:	4a32      	ldr	r2, [pc, #200]	; (8009bc0 <_strtod_l+0x968>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d128      	bne.n	8009b4e <_strtod_l+0x8f6>
 8009afc:	9b04      	ldr	r3, [sp, #16]
 8009afe:	4651      	mov	r1, sl
 8009b00:	b1eb      	cbz	r3, 8009b3e <_strtod_l+0x8e6>
 8009b02:	4b2d      	ldr	r3, [pc, #180]	; (8009bb8 <_strtod_l+0x960>)
 8009b04:	403b      	ands	r3, r7
 8009b06:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8009b0e:	d819      	bhi.n	8009b44 <_strtod_l+0x8ec>
 8009b10:	0d1b      	lsrs	r3, r3, #20
 8009b12:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009b16:	fa02 f303 	lsl.w	r3, r2, r3
 8009b1a:	4299      	cmp	r1, r3
 8009b1c:	d117      	bne.n	8009b4e <_strtod_l+0x8f6>
 8009b1e:	4b29      	ldr	r3, [pc, #164]	; (8009bc4 <_strtod_l+0x96c>)
 8009b20:	429f      	cmp	r7, r3
 8009b22:	d102      	bne.n	8009b2a <_strtod_l+0x8d2>
 8009b24:	3101      	adds	r1, #1
 8009b26:	f43f addf 	beq.w	80096e8 <_strtod_l+0x490>
 8009b2a:	4b23      	ldr	r3, [pc, #140]	; (8009bb8 <_strtod_l+0x960>)
 8009b2c:	403b      	ands	r3, r7
 8009b2e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009b32:	f04f 0a00 	mov.w	sl, #0
 8009b36:	9b04      	ldr	r3, [sp, #16]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d1a4      	bne.n	8009a86 <_strtod_l+0x82e>
 8009b3c:	e5de      	b.n	80096fc <_strtod_l+0x4a4>
 8009b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8009b42:	e7ea      	b.n	8009b1a <_strtod_l+0x8c2>
 8009b44:	4613      	mov	r3, r2
 8009b46:	e7e8      	b.n	8009b1a <_strtod_l+0x8c2>
 8009b48:	ea53 030a 	orrs.w	r3, r3, sl
 8009b4c:	d08c      	beq.n	8009a68 <_strtod_l+0x810>
 8009b4e:	9b08      	ldr	r3, [sp, #32]
 8009b50:	b1db      	cbz	r3, 8009b8a <_strtod_l+0x932>
 8009b52:	423b      	tst	r3, r7
 8009b54:	d0ef      	beq.n	8009b36 <_strtod_l+0x8de>
 8009b56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b58:	9a04      	ldr	r2, [sp, #16]
 8009b5a:	4650      	mov	r0, sl
 8009b5c:	4659      	mov	r1, fp
 8009b5e:	b1c3      	cbz	r3, 8009b92 <_strtod_l+0x93a>
 8009b60:	f7ff fb5d 	bl	800921e <sulp>
 8009b64:	4602      	mov	r2, r0
 8009b66:	460b      	mov	r3, r1
 8009b68:	ec51 0b18 	vmov	r0, r1, d8
 8009b6c:	f7f6 fb9e 	bl	80002ac <__adddf3>
 8009b70:	4682      	mov	sl, r0
 8009b72:	468b      	mov	fp, r1
 8009b74:	e7df      	b.n	8009b36 <_strtod_l+0x8de>
 8009b76:	4013      	ands	r3, r2
 8009b78:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009b7c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009b80:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009b84:	f04f 3aff 	mov.w	sl, #4294967295
 8009b88:	e7d5      	b.n	8009b36 <_strtod_l+0x8de>
 8009b8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b8c:	ea13 0f0a 	tst.w	r3, sl
 8009b90:	e7e0      	b.n	8009b54 <_strtod_l+0x8fc>
 8009b92:	f7ff fb44 	bl	800921e <sulp>
 8009b96:	4602      	mov	r2, r0
 8009b98:	460b      	mov	r3, r1
 8009b9a:	ec51 0b18 	vmov	r0, r1, d8
 8009b9e:	f7f6 fb83 	bl	80002a8 <__aeabi_dsub>
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	4682      	mov	sl, r0
 8009ba8:	468b      	mov	fp, r1
 8009baa:	f7f6 ff9d 	bl	8000ae8 <__aeabi_dcmpeq>
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	d0c1      	beq.n	8009b36 <_strtod_l+0x8de>
 8009bb2:	e611      	b.n	80097d8 <_strtod_l+0x580>
 8009bb4:	fffffc02 	.word	0xfffffc02
 8009bb8:	7ff00000 	.word	0x7ff00000
 8009bbc:	39500000 	.word	0x39500000
 8009bc0:	000fffff 	.word	0x000fffff
 8009bc4:	7fefffff 	.word	0x7fefffff
 8009bc8:	0800cbf8 	.word	0x0800cbf8
 8009bcc:	4631      	mov	r1, r6
 8009bce:	4628      	mov	r0, r5
 8009bd0:	f002 fa4e 	bl	800c070 <__ratio>
 8009bd4:	ec59 8b10 	vmov	r8, r9, d0
 8009bd8:	ee10 0a10 	vmov	r0, s0
 8009bdc:	2200      	movs	r2, #0
 8009bde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009be2:	4649      	mov	r1, r9
 8009be4:	f7f6 ff94 	bl	8000b10 <__aeabi_dcmple>
 8009be8:	2800      	cmp	r0, #0
 8009bea:	d07a      	beq.n	8009ce2 <_strtod_l+0xa8a>
 8009bec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d04a      	beq.n	8009c88 <_strtod_l+0xa30>
 8009bf2:	4b95      	ldr	r3, [pc, #596]	; (8009e48 <_strtod_l+0xbf0>)
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009bfa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009e48 <_strtod_l+0xbf0>
 8009bfe:	f04f 0800 	mov.w	r8, #0
 8009c02:	4b92      	ldr	r3, [pc, #584]	; (8009e4c <_strtod_l+0xbf4>)
 8009c04:	403b      	ands	r3, r7
 8009c06:	930d      	str	r3, [sp, #52]	; 0x34
 8009c08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c0a:	4b91      	ldr	r3, [pc, #580]	; (8009e50 <_strtod_l+0xbf8>)
 8009c0c:	429a      	cmp	r2, r3
 8009c0e:	f040 80b0 	bne.w	8009d72 <_strtod_l+0xb1a>
 8009c12:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009c16:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009c1a:	ec4b ab10 	vmov	d0, sl, fp
 8009c1e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009c22:	f002 f94d 	bl	800bec0 <__ulp>
 8009c26:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009c2a:	ec53 2b10 	vmov	r2, r3, d0
 8009c2e:	f7f6 fcf3 	bl	8000618 <__aeabi_dmul>
 8009c32:	4652      	mov	r2, sl
 8009c34:	465b      	mov	r3, fp
 8009c36:	f7f6 fb39 	bl	80002ac <__adddf3>
 8009c3a:	460b      	mov	r3, r1
 8009c3c:	4983      	ldr	r1, [pc, #524]	; (8009e4c <_strtod_l+0xbf4>)
 8009c3e:	4a85      	ldr	r2, [pc, #532]	; (8009e54 <_strtod_l+0xbfc>)
 8009c40:	4019      	ands	r1, r3
 8009c42:	4291      	cmp	r1, r2
 8009c44:	4682      	mov	sl, r0
 8009c46:	d960      	bls.n	8009d0a <_strtod_l+0xab2>
 8009c48:	ee18 3a90 	vmov	r3, s17
 8009c4c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d104      	bne.n	8009c5e <_strtod_l+0xa06>
 8009c54:	ee18 3a10 	vmov	r3, s16
 8009c58:	3301      	adds	r3, #1
 8009c5a:	f43f ad45 	beq.w	80096e8 <_strtod_l+0x490>
 8009c5e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009e60 <_strtod_l+0xc08>
 8009c62:	f04f 3aff 	mov.w	sl, #4294967295
 8009c66:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c68:	4620      	mov	r0, r4
 8009c6a:	f001 fdf7 	bl	800b85c <_Bfree>
 8009c6e:	9905      	ldr	r1, [sp, #20]
 8009c70:	4620      	mov	r0, r4
 8009c72:	f001 fdf3 	bl	800b85c <_Bfree>
 8009c76:	4631      	mov	r1, r6
 8009c78:	4620      	mov	r0, r4
 8009c7a:	f001 fdef 	bl	800b85c <_Bfree>
 8009c7e:	4629      	mov	r1, r5
 8009c80:	4620      	mov	r0, r4
 8009c82:	f001 fdeb 	bl	800b85c <_Bfree>
 8009c86:	e61a      	b.n	80098be <_strtod_l+0x666>
 8009c88:	f1ba 0f00 	cmp.w	sl, #0
 8009c8c:	d11b      	bne.n	8009cc6 <_strtod_l+0xa6e>
 8009c8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c92:	b9f3      	cbnz	r3, 8009cd2 <_strtod_l+0xa7a>
 8009c94:	4b6c      	ldr	r3, [pc, #432]	; (8009e48 <_strtod_l+0xbf0>)
 8009c96:	2200      	movs	r2, #0
 8009c98:	4640      	mov	r0, r8
 8009c9a:	4649      	mov	r1, r9
 8009c9c:	f7f6 ff2e 	bl	8000afc <__aeabi_dcmplt>
 8009ca0:	b9d0      	cbnz	r0, 8009cd8 <_strtod_l+0xa80>
 8009ca2:	4640      	mov	r0, r8
 8009ca4:	4649      	mov	r1, r9
 8009ca6:	4b6c      	ldr	r3, [pc, #432]	; (8009e58 <_strtod_l+0xc00>)
 8009ca8:	2200      	movs	r2, #0
 8009caa:	f7f6 fcb5 	bl	8000618 <__aeabi_dmul>
 8009cae:	4680      	mov	r8, r0
 8009cb0:	4689      	mov	r9, r1
 8009cb2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009cb6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009cba:	9315      	str	r3, [sp, #84]	; 0x54
 8009cbc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009cc0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009cc4:	e79d      	b.n	8009c02 <_strtod_l+0x9aa>
 8009cc6:	f1ba 0f01 	cmp.w	sl, #1
 8009cca:	d102      	bne.n	8009cd2 <_strtod_l+0xa7a>
 8009ccc:	2f00      	cmp	r7, #0
 8009cce:	f43f ad83 	beq.w	80097d8 <_strtod_l+0x580>
 8009cd2:	4b62      	ldr	r3, [pc, #392]	; (8009e5c <_strtod_l+0xc04>)
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	e78e      	b.n	8009bf6 <_strtod_l+0x99e>
 8009cd8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009e58 <_strtod_l+0xc00>
 8009cdc:	f04f 0800 	mov.w	r8, #0
 8009ce0:	e7e7      	b.n	8009cb2 <_strtod_l+0xa5a>
 8009ce2:	4b5d      	ldr	r3, [pc, #372]	; (8009e58 <_strtod_l+0xc00>)
 8009ce4:	4640      	mov	r0, r8
 8009ce6:	4649      	mov	r1, r9
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f7f6 fc95 	bl	8000618 <__aeabi_dmul>
 8009cee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cf0:	4680      	mov	r8, r0
 8009cf2:	4689      	mov	r9, r1
 8009cf4:	b933      	cbnz	r3, 8009d04 <_strtod_l+0xaac>
 8009cf6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009cfa:	900e      	str	r0, [sp, #56]	; 0x38
 8009cfc:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cfe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009d02:	e7dd      	b.n	8009cc0 <_strtod_l+0xa68>
 8009d04:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009d08:	e7f9      	b.n	8009cfe <_strtod_l+0xaa6>
 8009d0a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009d0e:	9b04      	ldr	r3, [sp, #16]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d1a8      	bne.n	8009c66 <_strtod_l+0xa0e>
 8009d14:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009d18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d1a:	0d1b      	lsrs	r3, r3, #20
 8009d1c:	051b      	lsls	r3, r3, #20
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d1a1      	bne.n	8009c66 <_strtod_l+0xa0e>
 8009d22:	4640      	mov	r0, r8
 8009d24:	4649      	mov	r1, r9
 8009d26:	f7f6 ffd7 	bl	8000cd8 <__aeabi_d2lz>
 8009d2a:	f7f6 fc47 	bl	80005bc <__aeabi_l2d>
 8009d2e:	4602      	mov	r2, r0
 8009d30:	460b      	mov	r3, r1
 8009d32:	4640      	mov	r0, r8
 8009d34:	4649      	mov	r1, r9
 8009d36:	f7f6 fab7 	bl	80002a8 <__aeabi_dsub>
 8009d3a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d3c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d40:	ea43 030a 	orr.w	r3, r3, sl
 8009d44:	4313      	orrs	r3, r2
 8009d46:	4680      	mov	r8, r0
 8009d48:	4689      	mov	r9, r1
 8009d4a:	d055      	beq.n	8009df8 <_strtod_l+0xba0>
 8009d4c:	a336      	add	r3, pc, #216	; (adr r3, 8009e28 <_strtod_l+0xbd0>)
 8009d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d52:	f7f6 fed3 	bl	8000afc <__aeabi_dcmplt>
 8009d56:	2800      	cmp	r0, #0
 8009d58:	f47f acd0 	bne.w	80096fc <_strtod_l+0x4a4>
 8009d5c:	a334      	add	r3, pc, #208	; (adr r3, 8009e30 <_strtod_l+0xbd8>)
 8009d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d62:	4640      	mov	r0, r8
 8009d64:	4649      	mov	r1, r9
 8009d66:	f7f6 fee7 	bl	8000b38 <__aeabi_dcmpgt>
 8009d6a:	2800      	cmp	r0, #0
 8009d6c:	f43f af7b 	beq.w	8009c66 <_strtod_l+0xa0e>
 8009d70:	e4c4      	b.n	80096fc <_strtod_l+0x4a4>
 8009d72:	9b04      	ldr	r3, [sp, #16]
 8009d74:	b333      	cbz	r3, 8009dc4 <_strtod_l+0xb6c>
 8009d76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d78:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009d7c:	d822      	bhi.n	8009dc4 <_strtod_l+0xb6c>
 8009d7e:	a32e      	add	r3, pc, #184	; (adr r3, 8009e38 <_strtod_l+0xbe0>)
 8009d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d84:	4640      	mov	r0, r8
 8009d86:	4649      	mov	r1, r9
 8009d88:	f7f6 fec2 	bl	8000b10 <__aeabi_dcmple>
 8009d8c:	b1a0      	cbz	r0, 8009db8 <_strtod_l+0xb60>
 8009d8e:	4649      	mov	r1, r9
 8009d90:	4640      	mov	r0, r8
 8009d92:	f7f6 ff19 	bl	8000bc8 <__aeabi_d2uiz>
 8009d96:	2801      	cmp	r0, #1
 8009d98:	bf38      	it	cc
 8009d9a:	2001      	movcc	r0, #1
 8009d9c:	f7f6 fbc2 	bl	8000524 <__aeabi_ui2d>
 8009da0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009da2:	4680      	mov	r8, r0
 8009da4:	4689      	mov	r9, r1
 8009da6:	bb23      	cbnz	r3, 8009df2 <_strtod_l+0xb9a>
 8009da8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009dac:	9010      	str	r0, [sp, #64]	; 0x40
 8009dae:	9311      	str	r3, [sp, #68]	; 0x44
 8009db0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009db4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009db8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009dbc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009dc0:	1a9b      	subs	r3, r3, r2
 8009dc2:	9309      	str	r3, [sp, #36]	; 0x24
 8009dc4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009dc8:	eeb0 0a48 	vmov.f32	s0, s16
 8009dcc:	eef0 0a68 	vmov.f32	s1, s17
 8009dd0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009dd4:	f002 f874 	bl	800bec0 <__ulp>
 8009dd8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009ddc:	ec53 2b10 	vmov	r2, r3, d0
 8009de0:	f7f6 fc1a 	bl	8000618 <__aeabi_dmul>
 8009de4:	ec53 2b18 	vmov	r2, r3, d8
 8009de8:	f7f6 fa60 	bl	80002ac <__adddf3>
 8009dec:	4682      	mov	sl, r0
 8009dee:	468b      	mov	fp, r1
 8009df0:	e78d      	b.n	8009d0e <_strtod_l+0xab6>
 8009df2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009df6:	e7db      	b.n	8009db0 <_strtod_l+0xb58>
 8009df8:	a311      	add	r3, pc, #68	; (adr r3, 8009e40 <_strtod_l+0xbe8>)
 8009dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dfe:	f7f6 fe7d 	bl	8000afc <__aeabi_dcmplt>
 8009e02:	e7b2      	b.n	8009d6a <_strtod_l+0xb12>
 8009e04:	2300      	movs	r3, #0
 8009e06:	930a      	str	r3, [sp, #40]	; 0x28
 8009e08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009e0a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e0c:	6013      	str	r3, [r2, #0]
 8009e0e:	f7ff ba6b 	b.w	80092e8 <_strtod_l+0x90>
 8009e12:	2a65      	cmp	r2, #101	; 0x65
 8009e14:	f43f ab5f 	beq.w	80094d6 <_strtod_l+0x27e>
 8009e18:	2a45      	cmp	r2, #69	; 0x45
 8009e1a:	f43f ab5c 	beq.w	80094d6 <_strtod_l+0x27e>
 8009e1e:	2301      	movs	r3, #1
 8009e20:	f7ff bb94 	b.w	800954c <_strtod_l+0x2f4>
 8009e24:	f3af 8000 	nop.w
 8009e28:	94a03595 	.word	0x94a03595
 8009e2c:	3fdfffff 	.word	0x3fdfffff
 8009e30:	35afe535 	.word	0x35afe535
 8009e34:	3fe00000 	.word	0x3fe00000
 8009e38:	ffc00000 	.word	0xffc00000
 8009e3c:	41dfffff 	.word	0x41dfffff
 8009e40:	94a03595 	.word	0x94a03595
 8009e44:	3fcfffff 	.word	0x3fcfffff
 8009e48:	3ff00000 	.word	0x3ff00000
 8009e4c:	7ff00000 	.word	0x7ff00000
 8009e50:	7fe00000 	.word	0x7fe00000
 8009e54:	7c9fffff 	.word	0x7c9fffff
 8009e58:	3fe00000 	.word	0x3fe00000
 8009e5c:	bff00000 	.word	0xbff00000
 8009e60:	7fefffff 	.word	0x7fefffff

08009e64 <_strtod_r>:
 8009e64:	4b01      	ldr	r3, [pc, #4]	; (8009e6c <_strtod_r+0x8>)
 8009e66:	f7ff b9f7 	b.w	8009258 <_strtod_l>
 8009e6a:	bf00      	nop
 8009e6c:	20000078 	.word	0x20000078

08009e70 <_strtol_l.constprop.0>:
 8009e70:	2b01      	cmp	r3, #1
 8009e72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e76:	d001      	beq.n	8009e7c <_strtol_l.constprop.0+0xc>
 8009e78:	2b24      	cmp	r3, #36	; 0x24
 8009e7a:	d906      	bls.n	8009e8a <_strtol_l.constprop.0+0x1a>
 8009e7c:	f7fe f816 	bl	8007eac <__errno>
 8009e80:	2316      	movs	r3, #22
 8009e82:	6003      	str	r3, [r0, #0]
 8009e84:	2000      	movs	r0, #0
 8009e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e8a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009f70 <_strtol_l.constprop.0+0x100>
 8009e8e:	460d      	mov	r5, r1
 8009e90:	462e      	mov	r6, r5
 8009e92:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e96:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009e9a:	f017 0708 	ands.w	r7, r7, #8
 8009e9e:	d1f7      	bne.n	8009e90 <_strtol_l.constprop.0+0x20>
 8009ea0:	2c2d      	cmp	r4, #45	; 0x2d
 8009ea2:	d132      	bne.n	8009f0a <_strtol_l.constprop.0+0x9a>
 8009ea4:	782c      	ldrb	r4, [r5, #0]
 8009ea6:	2701      	movs	r7, #1
 8009ea8:	1cb5      	adds	r5, r6, #2
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d05b      	beq.n	8009f66 <_strtol_l.constprop.0+0xf6>
 8009eae:	2b10      	cmp	r3, #16
 8009eb0:	d109      	bne.n	8009ec6 <_strtol_l.constprop.0+0x56>
 8009eb2:	2c30      	cmp	r4, #48	; 0x30
 8009eb4:	d107      	bne.n	8009ec6 <_strtol_l.constprop.0+0x56>
 8009eb6:	782c      	ldrb	r4, [r5, #0]
 8009eb8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009ebc:	2c58      	cmp	r4, #88	; 0x58
 8009ebe:	d14d      	bne.n	8009f5c <_strtol_l.constprop.0+0xec>
 8009ec0:	786c      	ldrb	r4, [r5, #1]
 8009ec2:	2310      	movs	r3, #16
 8009ec4:	3502      	adds	r5, #2
 8009ec6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009eca:	f108 38ff 	add.w	r8, r8, #4294967295
 8009ece:	f04f 0c00 	mov.w	ip, #0
 8009ed2:	fbb8 f9f3 	udiv	r9, r8, r3
 8009ed6:	4666      	mov	r6, ip
 8009ed8:	fb03 8a19 	mls	sl, r3, r9, r8
 8009edc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009ee0:	f1be 0f09 	cmp.w	lr, #9
 8009ee4:	d816      	bhi.n	8009f14 <_strtol_l.constprop.0+0xa4>
 8009ee6:	4674      	mov	r4, lr
 8009ee8:	42a3      	cmp	r3, r4
 8009eea:	dd24      	ble.n	8009f36 <_strtol_l.constprop.0+0xc6>
 8009eec:	f1bc 0f00 	cmp.w	ip, #0
 8009ef0:	db1e      	blt.n	8009f30 <_strtol_l.constprop.0+0xc0>
 8009ef2:	45b1      	cmp	r9, r6
 8009ef4:	d31c      	bcc.n	8009f30 <_strtol_l.constprop.0+0xc0>
 8009ef6:	d101      	bne.n	8009efc <_strtol_l.constprop.0+0x8c>
 8009ef8:	45a2      	cmp	sl, r4
 8009efa:	db19      	blt.n	8009f30 <_strtol_l.constprop.0+0xc0>
 8009efc:	fb06 4603 	mla	r6, r6, r3, r4
 8009f00:	f04f 0c01 	mov.w	ip, #1
 8009f04:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f08:	e7e8      	b.n	8009edc <_strtol_l.constprop.0+0x6c>
 8009f0a:	2c2b      	cmp	r4, #43	; 0x2b
 8009f0c:	bf04      	itt	eq
 8009f0e:	782c      	ldrbeq	r4, [r5, #0]
 8009f10:	1cb5      	addeq	r5, r6, #2
 8009f12:	e7ca      	b.n	8009eaa <_strtol_l.constprop.0+0x3a>
 8009f14:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009f18:	f1be 0f19 	cmp.w	lr, #25
 8009f1c:	d801      	bhi.n	8009f22 <_strtol_l.constprop.0+0xb2>
 8009f1e:	3c37      	subs	r4, #55	; 0x37
 8009f20:	e7e2      	b.n	8009ee8 <_strtol_l.constprop.0+0x78>
 8009f22:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009f26:	f1be 0f19 	cmp.w	lr, #25
 8009f2a:	d804      	bhi.n	8009f36 <_strtol_l.constprop.0+0xc6>
 8009f2c:	3c57      	subs	r4, #87	; 0x57
 8009f2e:	e7db      	b.n	8009ee8 <_strtol_l.constprop.0+0x78>
 8009f30:	f04f 3cff 	mov.w	ip, #4294967295
 8009f34:	e7e6      	b.n	8009f04 <_strtol_l.constprop.0+0x94>
 8009f36:	f1bc 0f00 	cmp.w	ip, #0
 8009f3a:	da05      	bge.n	8009f48 <_strtol_l.constprop.0+0xd8>
 8009f3c:	2322      	movs	r3, #34	; 0x22
 8009f3e:	6003      	str	r3, [r0, #0]
 8009f40:	4646      	mov	r6, r8
 8009f42:	b942      	cbnz	r2, 8009f56 <_strtol_l.constprop.0+0xe6>
 8009f44:	4630      	mov	r0, r6
 8009f46:	e79e      	b.n	8009e86 <_strtol_l.constprop.0+0x16>
 8009f48:	b107      	cbz	r7, 8009f4c <_strtol_l.constprop.0+0xdc>
 8009f4a:	4276      	negs	r6, r6
 8009f4c:	2a00      	cmp	r2, #0
 8009f4e:	d0f9      	beq.n	8009f44 <_strtol_l.constprop.0+0xd4>
 8009f50:	f1bc 0f00 	cmp.w	ip, #0
 8009f54:	d000      	beq.n	8009f58 <_strtol_l.constprop.0+0xe8>
 8009f56:	1e69      	subs	r1, r5, #1
 8009f58:	6011      	str	r1, [r2, #0]
 8009f5a:	e7f3      	b.n	8009f44 <_strtol_l.constprop.0+0xd4>
 8009f5c:	2430      	movs	r4, #48	; 0x30
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d1b1      	bne.n	8009ec6 <_strtol_l.constprop.0+0x56>
 8009f62:	2308      	movs	r3, #8
 8009f64:	e7af      	b.n	8009ec6 <_strtol_l.constprop.0+0x56>
 8009f66:	2c30      	cmp	r4, #48	; 0x30
 8009f68:	d0a5      	beq.n	8009eb6 <_strtol_l.constprop.0+0x46>
 8009f6a:	230a      	movs	r3, #10
 8009f6c:	e7ab      	b.n	8009ec6 <_strtol_l.constprop.0+0x56>
 8009f6e:	bf00      	nop
 8009f70:	0800cc21 	.word	0x0800cc21

08009f74 <_strtol_r>:
 8009f74:	f7ff bf7c 	b.w	8009e70 <_strtol_l.constprop.0>

08009f78 <__swbuf_r>:
 8009f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f7a:	460e      	mov	r6, r1
 8009f7c:	4614      	mov	r4, r2
 8009f7e:	4605      	mov	r5, r0
 8009f80:	b118      	cbz	r0, 8009f8a <__swbuf_r+0x12>
 8009f82:	6983      	ldr	r3, [r0, #24]
 8009f84:	b90b      	cbnz	r3, 8009f8a <__swbuf_r+0x12>
 8009f86:	f7fd ffef 	bl	8007f68 <__sinit>
 8009f8a:	4b21      	ldr	r3, [pc, #132]	; (800a010 <__swbuf_r+0x98>)
 8009f8c:	429c      	cmp	r4, r3
 8009f8e:	d12b      	bne.n	8009fe8 <__swbuf_r+0x70>
 8009f90:	686c      	ldr	r4, [r5, #4]
 8009f92:	69a3      	ldr	r3, [r4, #24]
 8009f94:	60a3      	str	r3, [r4, #8]
 8009f96:	89a3      	ldrh	r3, [r4, #12]
 8009f98:	071a      	lsls	r2, r3, #28
 8009f9a:	d52f      	bpl.n	8009ffc <__swbuf_r+0x84>
 8009f9c:	6923      	ldr	r3, [r4, #16]
 8009f9e:	b36b      	cbz	r3, 8009ffc <__swbuf_r+0x84>
 8009fa0:	6923      	ldr	r3, [r4, #16]
 8009fa2:	6820      	ldr	r0, [r4, #0]
 8009fa4:	1ac0      	subs	r0, r0, r3
 8009fa6:	6963      	ldr	r3, [r4, #20]
 8009fa8:	b2f6      	uxtb	r6, r6
 8009faa:	4283      	cmp	r3, r0
 8009fac:	4637      	mov	r7, r6
 8009fae:	dc04      	bgt.n	8009fba <__swbuf_r+0x42>
 8009fb0:	4621      	mov	r1, r4
 8009fb2:	4628      	mov	r0, r5
 8009fb4:	f000 ffc4 	bl	800af40 <_fflush_r>
 8009fb8:	bb30      	cbnz	r0, 800a008 <__swbuf_r+0x90>
 8009fba:	68a3      	ldr	r3, [r4, #8]
 8009fbc:	3b01      	subs	r3, #1
 8009fbe:	60a3      	str	r3, [r4, #8]
 8009fc0:	6823      	ldr	r3, [r4, #0]
 8009fc2:	1c5a      	adds	r2, r3, #1
 8009fc4:	6022      	str	r2, [r4, #0]
 8009fc6:	701e      	strb	r6, [r3, #0]
 8009fc8:	6963      	ldr	r3, [r4, #20]
 8009fca:	3001      	adds	r0, #1
 8009fcc:	4283      	cmp	r3, r0
 8009fce:	d004      	beq.n	8009fda <__swbuf_r+0x62>
 8009fd0:	89a3      	ldrh	r3, [r4, #12]
 8009fd2:	07db      	lsls	r3, r3, #31
 8009fd4:	d506      	bpl.n	8009fe4 <__swbuf_r+0x6c>
 8009fd6:	2e0a      	cmp	r6, #10
 8009fd8:	d104      	bne.n	8009fe4 <__swbuf_r+0x6c>
 8009fda:	4621      	mov	r1, r4
 8009fdc:	4628      	mov	r0, r5
 8009fde:	f000 ffaf 	bl	800af40 <_fflush_r>
 8009fe2:	b988      	cbnz	r0, 800a008 <__swbuf_r+0x90>
 8009fe4:	4638      	mov	r0, r7
 8009fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fe8:	4b0a      	ldr	r3, [pc, #40]	; (800a014 <__swbuf_r+0x9c>)
 8009fea:	429c      	cmp	r4, r3
 8009fec:	d101      	bne.n	8009ff2 <__swbuf_r+0x7a>
 8009fee:	68ac      	ldr	r4, [r5, #8]
 8009ff0:	e7cf      	b.n	8009f92 <__swbuf_r+0x1a>
 8009ff2:	4b09      	ldr	r3, [pc, #36]	; (800a018 <__swbuf_r+0xa0>)
 8009ff4:	429c      	cmp	r4, r3
 8009ff6:	bf08      	it	eq
 8009ff8:	68ec      	ldreq	r4, [r5, #12]
 8009ffa:	e7ca      	b.n	8009f92 <__swbuf_r+0x1a>
 8009ffc:	4621      	mov	r1, r4
 8009ffe:	4628      	mov	r0, r5
 800a000:	f000 f81e 	bl	800a040 <__swsetup_r>
 800a004:	2800      	cmp	r0, #0
 800a006:	d0cb      	beq.n	8009fa0 <__swbuf_r+0x28>
 800a008:	f04f 37ff 	mov.w	r7, #4294967295
 800a00c:	e7ea      	b.n	8009fe4 <__swbuf_r+0x6c>
 800a00e:	bf00      	nop
 800a010:	0800cb50 	.word	0x0800cb50
 800a014:	0800cb70 	.word	0x0800cb70
 800a018:	0800cb30 	.word	0x0800cb30

0800a01c <_write_r>:
 800a01c:	b538      	push	{r3, r4, r5, lr}
 800a01e:	4d07      	ldr	r5, [pc, #28]	; (800a03c <_write_r+0x20>)
 800a020:	4604      	mov	r4, r0
 800a022:	4608      	mov	r0, r1
 800a024:	4611      	mov	r1, r2
 800a026:	2200      	movs	r2, #0
 800a028:	602a      	str	r2, [r5, #0]
 800a02a:	461a      	mov	r2, r3
 800a02c:	f7f7 fbc2 	bl	80017b4 <_write>
 800a030:	1c43      	adds	r3, r0, #1
 800a032:	d102      	bne.n	800a03a <_write_r+0x1e>
 800a034:	682b      	ldr	r3, [r5, #0]
 800a036:	b103      	cbz	r3, 800a03a <_write_r+0x1e>
 800a038:	6023      	str	r3, [r4, #0]
 800a03a:	bd38      	pop	{r3, r4, r5, pc}
 800a03c:	20005100 	.word	0x20005100

0800a040 <__swsetup_r>:
 800a040:	4b32      	ldr	r3, [pc, #200]	; (800a10c <__swsetup_r+0xcc>)
 800a042:	b570      	push	{r4, r5, r6, lr}
 800a044:	681d      	ldr	r5, [r3, #0]
 800a046:	4606      	mov	r6, r0
 800a048:	460c      	mov	r4, r1
 800a04a:	b125      	cbz	r5, 800a056 <__swsetup_r+0x16>
 800a04c:	69ab      	ldr	r3, [r5, #24]
 800a04e:	b913      	cbnz	r3, 800a056 <__swsetup_r+0x16>
 800a050:	4628      	mov	r0, r5
 800a052:	f7fd ff89 	bl	8007f68 <__sinit>
 800a056:	4b2e      	ldr	r3, [pc, #184]	; (800a110 <__swsetup_r+0xd0>)
 800a058:	429c      	cmp	r4, r3
 800a05a:	d10f      	bne.n	800a07c <__swsetup_r+0x3c>
 800a05c:	686c      	ldr	r4, [r5, #4]
 800a05e:	89a3      	ldrh	r3, [r4, #12]
 800a060:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a064:	0719      	lsls	r1, r3, #28
 800a066:	d42c      	bmi.n	800a0c2 <__swsetup_r+0x82>
 800a068:	06dd      	lsls	r5, r3, #27
 800a06a:	d411      	bmi.n	800a090 <__swsetup_r+0x50>
 800a06c:	2309      	movs	r3, #9
 800a06e:	6033      	str	r3, [r6, #0]
 800a070:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a074:	81a3      	strh	r3, [r4, #12]
 800a076:	f04f 30ff 	mov.w	r0, #4294967295
 800a07a:	e03e      	b.n	800a0fa <__swsetup_r+0xba>
 800a07c:	4b25      	ldr	r3, [pc, #148]	; (800a114 <__swsetup_r+0xd4>)
 800a07e:	429c      	cmp	r4, r3
 800a080:	d101      	bne.n	800a086 <__swsetup_r+0x46>
 800a082:	68ac      	ldr	r4, [r5, #8]
 800a084:	e7eb      	b.n	800a05e <__swsetup_r+0x1e>
 800a086:	4b24      	ldr	r3, [pc, #144]	; (800a118 <__swsetup_r+0xd8>)
 800a088:	429c      	cmp	r4, r3
 800a08a:	bf08      	it	eq
 800a08c:	68ec      	ldreq	r4, [r5, #12]
 800a08e:	e7e6      	b.n	800a05e <__swsetup_r+0x1e>
 800a090:	0758      	lsls	r0, r3, #29
 800a092:	d512      	bpl.n	800a0ba <__swsetup_r+0x7a>
 800a094:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a096:	b141      	cbz	r1, 800a0aa <__swsetup_r+0x6a>
 800a098:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a09c:	4299      	cmp	r1, r3
 800a09e:	d002      	beq.n	800a0a6 <__swsetup_r+0x66>
 800a0a0:	4630      	mov	r0, r6
 800a0a2:	f002 f873 	bl	800c18c <_free_r>
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	6363      	str	r3, [r4, #52]	; 0x34
 800a0aa:	89a3      	ldrh	r3, [r4, #12]
 800a0ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a0b0:	81a3      	strh	r3, [r4, #12]
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	6063      	str	r3, [r4, #4]
 800a0b6:	6923      	ldr	r3, [r4, #16]
 800a0b8:	6023      	str	r3, [r4, #0]
 800a0ba:	89a3      	ldrh	r3, [r4, #12]
 800a0bc:	f043 0308 	orr.w	r3, r3, #8
 800a0c0:	81a3      	strh	r3, [r4, #12]
 800a0c2:	6923      	ldr	r3, [r4, #16]
 800a0c4:	b94b      	cbnz	r3, 800a0da <__swsetup_r+0x9a>
 800a0c6:	89a3      	ldrh	r3, [r4, #12]
 800a0c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a0cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0d0:	d003      	beq.n	800a0da <__swsetup_r+0x9a>
 800a0d2:	4621      	mov	r1, r4
 800a0d4:	4630      	mov	r0, r6
 800a0d6:	f001 fb1b 	bl	800b710 <__smakebuf_r>
 800a0da:	89a0      	ldrh	r0, [r4, #12]
 800a0dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a0e0:	f010 0301 	ands.w	r3, r0, #1
 800a0e4:	d00a      	beq.n	800a0fc <__swsetup_r+0xbc>
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	60a3      	str	r3, [r4, #8]
 800a0ea:	6963      	ldr	r3, [r4, #20]
 800a0ec:	425b      	negs	r3, r3
 800a0ee:	61a3      	str	r3, [r4, #24]
 800a0f0:	6923      	ldr	r3, [r4, #16]
 800a0f2:	b943      	cbnz	r3, 800a106 <__swsetup_r+0xc6>
 800a0f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a0f8:	d1ba      	bne.n	800a070 <__swsetup_r+0x30>
 800a0fa:	bd70      	pop	{r4, r5, r6, pc}
 800a0fc:	0781      	lsls	r1, r0, #30
 800a0fe:	bf58      	it	pl
 800a100:	6963      	ldrpl	r3, [r4, #20]
 800a102:	60a3      	str	r3, [r4, #8]
 800a104:	e7f4      	b.n	800a0f0 <__swsetup_r+0xb0>
 800a106:	2000      	movs	r0, #0
 800a108:	e7f7      	b.n	800a0fa <__swsetup_r+0xba>
 800a10a:	bf00      	nop
 800a10c:	20000010 	.word	0x20000010
 800a110:	0800cb50 	.word	0x0800cb50
 800a114:	0800cb70 	.word	0x0800cb70
 800a118:	0800cb30 	.word	0x0800cb30

0800a11c <_close_r>:
 800a11c:	b538      	push	{r3, r4, r5, lr}
 800a11e:	4d06      	ldr	r5, [pc, #24]	; (800a138 <_close_r+0x1c>)
 800a120:	2300      	movs	r3, #0
 800a122:	4604      	mov	r4, r0
 800a124:	4608      	mov	r0, r1
 800a126:	602b      	str	r3, [r5, #0]
 800a128:	f7f7 fda9 	bl	8001c7e <_close>
 800a12c:	1c43      	adds	r3, r0, #1
 800a12e:	d102      	bne.n	800a136 <_close_r+0x1a>
 800a130:	682b      	ldr	r3, [r5, #0]
 800a132:	b103      	cbz	r3, 800a136 <_close_r+0x1a>
 800a134:	6023      	str	r3, [r4, #0]
 800a136:	bd38      	pop	{r3, r4, r5, pc}
 800a138:	20005100 	.word	0x20005100

0800a13c <quorem>:
 800a13c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a140:	6903      	ldr	r3, [r0, #16]
 800a142:	690c      	ldr	r4, [r1, #16]
 800a144:	42a3      	cmp	r3, r4
 800a146:	4607      	mov	r7, r0
 800a148:	f2c0 8081 	blt.w	800a24e <quorem+0x112>
 800a14c:	3c01      	subs	r4, #1
 800a14e:	f101 0814 	add.w	r8, r1, #20
 800a152:	f100 0514 	add.w	r5, r0, #20
 800a156:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a15a:	9301      	str	r3, [sp, #4]
 800a15c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a160:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a164:	3301      	adds	r3, #1
 800a166:	429a      	cmp	r2, r3
 800a168:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a16c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a170:	fbb2 f6f3 	udiv	r6, r2, r3
 800a174:	d331      	bcc.n	800a1da <quorem+0x9e>
 800a176:	f04f 0e00 	mov.w	lr, #0
 800a17a:	4640      	mov	r0, r8
 800a17c:	46ac      	mov	ip, r5
 800a17e:	46f2      	mov	sl, lr
 800a180:	f850 2b04 	ldr.w	r2, [r0], #4
 800a184:	b293      	uxth	r3, r2
 800a186:	fb06 e303 	mla	r3, r6, r3, lr
 800a18a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a18e:	b29b      	uxth	r3, r3
 800a190:	ebaa 0303 	sub.w	r3, sl, r3
 800a194:	f8dc a000 	ldr.w	sl, [ip]
 800a198:	0c12      	lsrs	r2, r2, #16
 800a19a:	fa13 f38a 	uxtah	r3, r3, sl
 800a19e:	fb06 e202 	mla	r2, r6, r2, lr
 800a1a2:	9300      	str	r3, [sp, #0]
 800a1a4:	9b00      	ldr	r3, [sp, #0]
 800a1a6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a1aa:	b292      	uxth	r2, r2
 800a1ac:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a1b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1b4:	f8bd 3000 	ldrh.w	r3, [sp]
 800a1b8:	4581      	cmp	r9, r0
 800a1ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1be:	f84c 3b04 	str.w	r3, [ip], #4
 800a1c2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a1c6:	d2db      	bcs.n	800a180 <quorem+0x44>
 800a1c8:	f855 300b 	ldr.w	r3, [r5, fp]
 800a1cc:	b92b      	cbnz	r3, 800a1da <quorem+0x9e>
 800a1ce:	9b01      	ldr	r3, [sp, #4]
 800a1d0:	3b04      	subs	r3, #4
 800a1d2:	429d      	cmp	r5, r3
 800a1d4:	461a      	mov	r2, r3
 800a1d6:	d32e      	bcc.n	800a236 <quorem+0xfa>
 800a1d8:	613c      	str	r4, [r7, #16]
 800a1da:	4638      	mov	r0, r7
 800a1dc:	f001 fdca 	bl	800bd74 <__mcmp>
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	db24      	blt.n	800a22e <quorem+0xf2>
 800a1e4:	3601      	adds	r6, #1
 800a1e6:	4628      	mov	r0, r5
 800a1e8:	f04f 0c00 	mov.w	ip, #0
 800a1ec:	f858 2b04 	ldr.w	r2, [r8], #4
 800a1f0:	f8d0 e000 	ldr.w	lr, [r0]
 800a1f4:	b293      	uxth	r3, r2
 800a1f6:	ebac 0303 	sub.w	r3, ip, r3
 800a1fa:	0c12      	lsrs	r2, r2, #16
 800a1fc:	fa13 f38e 	uxtah	r3, r3, lr
 800a200:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a204:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a208:	b29b      	uxth	r3, r3
 800a20a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a20e:	45c1      	cmp	r9, r8
 800a210:	f840 3b04 	str.w	r3, [r0], #4
 800a214:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a218:	d2e8      	bcs.n	800a1ec <quorem+0xb0>
 800a21a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a21e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a222:	b922      	cbnz	r2, 800a22e <quorem+0xf2>
 800a224:	3b04      	subs	r3, #4
 800a226:	429d      	cmp	r5, r3
 800a228:	461a      	mov	r2, r3
 800a22a:	d30a      	bcc.n	800a242 <quorem+0x106>
 800a22c:	613c      	str	r4, [r7, #16]
 800a22e:	4630      	mov	r0, r6
 800a230:	b003      	add	sp, #12
 800a232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a236:	6812      	ldr	r2, [r2, #0]
 800a238:	3b04      	subs	r3, #4
 800a23a:	2a00      	cmp	r2, #0
 800a23c:	d1cc      	bne.n	800a1d8 <quorem+0x9c>
 800a23e:	3c01      	subs	r4, #1
 800a240:	e7c7      	b.n	800a1d2 <quorem+0x96>
 800a242:	6812      	ldr	r2, [r2, #0]
 800a244:	3b04      	subs	r3, #4
 800a246:	2a00      	cmp	r2, #0
 800a248:	d1f0      	bne.n	800a22c <quorem+0xf0>
 800a24a:	3c01      	subs	r4, #1
 800a24c:	e7eb      	b.n	800a226 <quorem+0xea>
 800a24e:	2000      	movs	r0, #0
 800a250:	e7ee      	b.n	800a230 <quorem+0xf4>
 800a252:	0000      	movs	r0, r0
 800a254:	0000      	movs	r0, r0
	...

0800a258 <_dtoa_r>:
 800a258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a25c:	ed2d 8b04 	vpush	{d8-d9}
 800a260:	ec57 6b10 	vmov	r6, r7, d0
 800a264:	b093      	sub	sp, #76	; 0x4c
 800a266:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a268:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a26c:	9106      	str	r1, [sp, #24]
 800a26e:	ee10 aa10 	vmov	sl, s0
 800a272:	4604      	mov	r4, r0
 800a274:	9209      	str	r2, [sp, #36]	; 0x24
 800a276:	930c      	str	r3, [sp, #48]	; 0x30
 800a278:	46bb      	mov	fp, r7
 800a27a:	b975      	cbnz	r5, 800a29a <_dtoa_r+0x42>
 800a27c:	2010      	movs	r0, #16
 800a27e:	f001 fa87 	bl	800b790 <malloc>
 800a282:	4602      	mov	r2, r0
 800a284:	6260      	str	r0, [r4, #36]	; 0x24
 800a286:	b920      	cbnz	r0, 800a292 <_dtoa_r+0x3a>
 800a288:	4ba7      	ldr	r3, [pc, #668]	; (800a528 <_dtoa_r+0x2d0>)
 800a28a:	21ea      	movs	r1, #234	; 0xea
 800a28c:	48a7      	ldr	r0, [pc, #668]	; (800a52c <_dtoa_r+0x2d4>)
 800a28e:	f002 fabd 	bl	800c80c <__assert_func>
 800a292:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a296:	6005      	str	r5, [r0, #0]
 800a298:	60c5      	str	r5, [r0, #12]
 800a29a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a29c:	6819      	ldr	r1, [r3, #0]
 800a29e:	b151      	cbz	r1, 800a2b6 <_dtoa_r+0x5e>
 800a2a0:	685a      	ldr	r2, [r3, #4]
 800a2a2:	604a      	str	r2, [r1, #4]
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	4093      	lsls	r3, r2
 800a2a8:	608b      	str	r3, [r1, #8]
 800a2aa:	4620      	mov	r0, r4
 800a2ac:	f001 fad6 	bl	800b85c <_Bfree>
 800a2b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	601a      	str	r2, [r3, #0]
 800a2b6:	1e3b      	subs	r3, r7, #0
 800a2b8:	bfaa      	itet	ge
 800a2ba:	2300      	movge	r3, #0
 800a2bc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a2c0:	f8c8 3000 	strge.w	r3, [r8]
 800a2c4:	4b9a      	ldr	r3, [pc, #616]	; (800a530 <_dtoa_r+0x2d8>)
 800a2c6:	bfbc      	itt	lt
 800a2c8:	2201      	movlt	r2, #1
 800a2ca:	f8c8 2000 	strlt.w	r2, [r8]
 800a2ce:	ea33 030b 	bics.w	r3, r3, fp
 800a2d2:	d11b      	bne.n	800a30c <_dtoa_r+0xb4>
 800a2d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2d6:	f242 730f 	movw	r3, #9999	; 0x270f
 800a2da:	6013      	str	r3, [r2, #0]
 800a2dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2e0:	4333      	orrs	r3, r6
 800a2e2:	f000 8592 	beq.w	800ae0a <_dtoa_r+0xbb2>
 800a2e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2e8:	b963      	cbnz	r3, 800a304 <_dtoa_r+0xac>
 800a2ea:	4b92      	ldr	r3, [pc, #584]	; (800a534 <_dtoa_r+0x2dc>)
 800a2ec:	e022      	b.n	800a334 <_dtoa_r+0xdc>
 800a2ee:	4b92      	ldr	r3, [pc, #584]	; (800a538 <_dtoa_r+0x2e0>)
 800a2f0:	9301      	str	r3, [sp, #4]
 800a2f2:	3308      	adds	r3, #8
 800a2f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a2f6:	6013      	str	r3, [r2, #0]
 800a2f8:	9801      	ldr	r0, [sp, #4]
 800a2fa:	b013      	add	sp, #76	; 0x4c
 800a2fc:	ecbd 8b04 	vpop	{d8-d9}
 800a300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a304:	4b8b      	ldr	r3, [pc, #556]	; (800a534 <_dtoa_r+0x2dc>)
 800a306:	9301      	str	r3, [sp, #4]
 800a308:	3303      	adds	r3, #3
 800a30a:	e7f3      	b.n	800a2f4 <_dtoa_r+0x9c>
 800a30c:	2200      	movs	r2, #0
 800a30e:	2300      	movs	r3, #0
 800a310:	4650      	mov	r0, sl
 800a312:	4659      	mov	r1, fp
 800a314:	f7f6 fbe8 	bl	8000ae8 <__aeabi_dcmpeq>
 800a318:	ec4b ab19 	vmov	d9, sl, fp
 800a31c:	4680      	mov	r8, r0
 800a31e:	b158      	cbz	r0, 800a338 <_dtoa_r+0xe0>
 800a320:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a322:	2301      	movs	r3, #1
 800a324:	6013      	str	r3, [r2, #0]
 800a326:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a328:	2b00      	cmp	r3, #0
 800a32a:	f000 856b 	beq.w	800ae04 <_dtoa_r+0xbac>
 800a32e:	4883      	ldr	r0, [pc, #524]	; (800a53c <_dtoa_r+0x2e4>)
 800a330:	6018      	str	r0, [r3, #0]
 800a332:	1e43      	subs	r3, r0, #1
 800a334:	9301      	str	r3, [sp, #4]
 800a336:	e7df      	b.n	800a2f8 <_dtoa_r+0xa0>
 800a338:	ec4b ab10 	vmov	d0, sl, fp
 800a33c:	aa10      	add	r2, sp, #64	; 0x40
 800a33e:	a911      	add	r1, sp, #68	; 0x44
 800a340:	4620      	mov	r0, r4
 800a342:	f001 fe39 	bl	800bfb8 <__d2b>
 800a346:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a34a:	ee08 0a10 	vmov	s16, r0
 800a34e:	2d00      	cmp	r5, #0
 800a350:	f000 8084 	beq.w	800a45c <_dtoa_r+0x204>
 800a354:	ee19 3a90 	vmov	r3, s19
 800a358:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a35c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a360:	4656      	mov	r6, sl
 800a362:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a366:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a36a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a36e:	4b74      	ldr	r3, [pc, #464]	; (800a540 <_dtoa_r+0x2e8>)
 800a370:	2200      	movs	r2, #0
 800a372:	4630      	mov	r0, r6
 800a374:	4639      	mov	r1, r7
 800a376:	f7f5 ff97 	bl	80002a8 <__aeabi_dsub>
 800a37a:	a365      	add	r3, pc, #404	; (adr r3, 800a510 <_dtoa_r+0x2b8>)
 800a37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a380:	f7f6 f94a 	bl	8000618 <__aeabi_dmul>
 800a384:	a364      	add	r3, pc, #400	; (adr r3, 800a518 <_dtoa_r+0x2c0>)
 800a386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a38a:	f7f5 ff8f 	bl	80002ac <__adddf3>
 800a38e:	4606      	mov	r6, r0
 800a390:	4628      	mov	r0, r5
 800a392:	460f      	mov	r7, r1
 800a394:	f7f6 f8d6 	bl	8000544 <__aeabi_i2d>
 800a398:	a361      	add	r3, pc, #388	; (adr r3, 800a520 <_dtoa_r+0x2c8>)
 800a39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a39e:	f7f6 f93b 	bl	8000618 <__aeabi_dmul>
 800a3a2:	4602      	mov	r2, r0
 800a3a4:	460b      	mov	r3, r1
 800a3a6:	4630      	mov	r0, r6
 800a3a8:	4639      	mov	r1, r7
 800a3aa:	f7f5 ff7f 	bl	80002ac <__adddf3>
 800a3ae:	4606      	mov	r6, r0
 800a3b0:	460f      	mov	r7, r1
 800a3b2:	f7f6 fbe1 	bl	8000b78 <__aeabi_d2iz>
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	9000      	str	r0, [sp, #0]
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	4630      	mov	r0, r6
 800a3be:	4639      	mov	r1, r7
 800a3c0:	f7f6 fb9c 	bl	8000afc <__aeabi_dcmplt>
 800a3c4:	b150      	cbz	r0, 800a3dc <_dtoa_r+0x184>
 800a3c6:	9800      	ldr	r0, [sp, #0]
 800a3c8:	f7f6 f8bc 	bl	8000544 <__aeabi_i2d>
 800a3cc:	4632      	mov	r2, r6
 800a3ce:	463b      	mov	r3, r7
 800a3d0:	f7f6 fb8a 	bl	8000ae8 <__aeabi_dcmpeq>
 800a3d4:	b910      	cbnz	r0, 800a3dc <_dtoa_r+0x184>
 800a3d6:	9b00      	ldr	r3, [sp, #0]
 800a3d8:	3b01      	subs	r3, #1
 800a3da:	9300      	str	r3, [sp, #0]
 800a3dc:	9b00      	ldr	r3, [sp, #0]
 800a3de:	2b16      	cmp	r3, #22
 800a3e0:	d85a      	bhi.n	800a498 <_dtoa_r+0x240>
 800a3e2:	9a00      	ldr	r2, [sp, #0]
 800a3e4:	4b57      	ldr	r3, [pc, #348]	; (800a544 <_dtoa_r+0x2ec>)
 800a3e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ee:	ec51 0b19 	vmov	r0, r1, d9
 800a3f2:	f7f6 fb83 	bl	8000afc <__aeabi_dcmplt>
 800a3f6:	2800      	cmp	r0, #0
 800a3f8:	d050      	beq.n	800a49c <_dtoa_r+0x244>
 800a3fa:	9b00      	ldr	r3, [sp, #0]
 800a3fc:	3b01      	subs	r3, #1
 800a3fe:	9300      	str	r3, [sp, #0]
 800a400:	2300      	movs	r3, #0
 800a402:	930b      	str	r3, [sp, #44]	; 0x2c
 800a404:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a406:	1b5d      	subs	r5, r3, r5
 800a408:	1e6b      	subs	r3, r5, #1
 800a40a:	9305      	str	r3, [sp, #20]
 800a40c:	bf45      	ittet	mi
 800a40e:	f1c5 0301 	rsbmi	r3, r5, #1
 800a412:	9304      	strmi	r3, [sp, #16]
 800a414:	2300      	movpl	r3, #0
 800a416:	2300      	movmi	r3, #0
 800a418:	bf4c      	ite	mi
 800a41a:	9305      	strmi	r3, [sp, #20]
 800a41c:	9304      	strpl	r3, [sp, #16]
 800a41e:	9b00      	ldr	r3, [sp, #0]
 800a420:	2b00      	cmp	r3, #0
 800a422:	db3d      	blt.n	800a4a0 <_dtoa_r+0x248>
 800a424:	9b05      	ldr	r3, [sp, #20]
 800a426:	9a00      	ldr	r2, [sp, #0]
 800a428:	920a      	str	r2, [sp, #40]	; 0x28
 800a42a:	4413      	add	r3, r2
 800a42c:	9305      	str	r3, [sp, #20]
 800a42e:	2300      	movs	r3, #0
 800a430:	9307      	str	r3, [sp, #28]
 800a432:	9b06      	ldr	r3, [sp, #24]
 800a434:	2b09      	cmp	r3, #9
 800a436:	f200 8089 	bhi.w	800a54c <_dtoa_r+0x2f4>
 800a43a:	2b05      	cmp	r3, #5
 800a43c:	bfc4      	itt	gt
 800a43e:	3b04      	subgt	r3, #4
 800a440:	9306      	strgt	r3, [sp, #24]
 800a442:	9b06      	ldr	r3, [sp, #24]
 800a444:	f1a3 0302 	sub.w	r3, r3, #2
 800a448:	bfcc      	ite	gt
 800a44a:	2500      	movgt	r5, #0
 800a44c:	2501      	movle	r5, #1
 800a44e:	2b03      	cmp	r3, #3
 800a450:	f200 8087 	bhi.w	800a562 <_dtoa_r+0x30a>
 800a454:	e8df f003 	tbb	[pc, r3]
 800a458:	59383a2d 	.word	0x59383a2d
 800a45c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a460:	441d      	add	r5, r3
 800a462:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a466:	2b20      	cmp	r3, #32
 800a468:	bfc1      	itttt	gt
 800a46a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a46e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a472:	fa0b f303 	lslgt.w	r3, fp, r3
 800a476:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a47a:	bfda      	itte	le
 800a47c:	f1c3 0320 	rsble	r3, r3, #32
 800a480:	fa06 f003 	lslle.w	r0, r6, r3
 800a484:	4318      	orrgt	r0, r3
 800a486:	f7f6 f84d 	bl	8000524 <__aeabi_ui2d>
 800a48a:	2301      	movs	r3, #1
 800a48c:	4606      	mov	r6, r0
 800a48e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a492:	3d01      	subs	r5, #1
 800a494:	930e      	str	r3, [sp, #56]	; 0x38
 800a496:	e76a      	b.n	800a36e <_dtoa_r+0x116>
 800a498:	2301      	movs	r3, #1
 800a49a:	e7b2      	b.n	800a402 <_dtoa_r+0x1aa>
 800a49c:	900b      	str	r0, [sp, #44]	; 0x2c
 800a49e:	e7b1      	b.n	800a404 <_dtoa_r+0x1ac>
 800a4a0:	9b04      	ldr	r3, [sp, #16]
 800a4a2:	9a00      	ldr	r2, [sp, #0]
 800a4a4:	1a9b      	subs	r3, r3, r2
 800a4a6:	9304      	str	r3, [sp, #16]
 800a4a8:	4253      	negs	r3, r2
 800a4aa:	9307      	str	r3, [sp, #28]
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	930a      	str	r3, [sp, #40]	; 0x28
 800a4b0:	e7bf      	b.n	800a432 <_dtoa_r+0x1da>
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	9308      	str	r3, [sp, #32]
 800a4b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	dc55      	bgt.n	800a568 <_dtoa_r+0x310>
 800a4bc:	2301      	movs	r3, #1
 800a4be:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a4c2:	461a      	mov	r2, r3
 800a4c4:	9209      	str	r2, [sp, #36]	; 0x24
 800a4c6:	e00c      	b.n	800a4e2 <_dtoa_r+0x28a>
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	e7f3      	b.n	800a4b4 <_dtoa_r+0x25c>
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4d0:	9308      	str	r3, [sp, #32]
 800a4d2:	9b00      	ldr	r3, [sp, #0]
 800a4d4:	4413      	add	r3, r2
 800a4d6:	9302      	str	r3, [sp, #8]
 800a4d8:	3301      	adds	r3, #1
 800a4da:	2b01      	cmp	r3, #1
 800a4dc:	9303      	str	r3, [sp, #12]
 800a4de:	bfb8      	it	lt
 800a4e0:	2301      	movlt	r3, #1
 800a4e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	6042      	str	r2, [r0, #4]
 800a4e8:	2204      	movs	r2, #4
 800a4ea:	f102 0614 	add.w	r6, r2, #20
 800a4ee:	429e      	cmp	r6, r3
 800a4f0:	6841      	ldr	r1, [r0, #4]
 800a4f2:	d93d      	bls.n	800a570 <_dtoa_r+0x318>
 800a4f4:	4620      	mov	r0, r4
 800a4f6:	f001 f971 	bl	800b7dc <_Balloc>
 800a4fa:	9001      	str	r0, [sp, #4]
 800a4fc:	2800      	cmp	r0, #0
 800a4fe:	d13b      	bne.n	800a578 <_dtoa_r+0x320>
 800a500:	4b11      	ldr	r3, [pc, #68]	; (800a548 <_dtoa_r+0x2f0>)
 800a502:	4602      	mov	r2, r0
 800a504:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a508:	e6c0      	b.n	800a28c <_dtoa_r+0x34>
 800a50a:	2301      	movs	r3, #1
 800a50c:	e7df      	b.n	800a4ce <_dtoa_r+0x276>
 800a50e:	bf00      	nop
 800a510:	636f4361 	.word	0x636f4361
 800a514:	3fd287a7 	.word	0x3fd287a7
 800a518:	8b60c8b3 	.word	0x8b60c8b3
 800a51c:	3fc68a28 	.word	0x3fc68a28
 800a520:	509f79fb 	.word	0x509f79fb
 800a524:	3fd34413 	.word	0x3fd34413
 800a528:	0800cd2e 	.word	0x0800cd2e
 800a52c:	0800cd45 	.word	0x0800cd45
 800a530:	7ff00000 	.word	0x7ff00000
 800a534:	0800cd2a 	.word	0x0800cd2a
 800a538:	0800cd21 	.word	0x0800cd21
 800a53c:	0800cba5 	.word	0x0800cba5
 800a540:	3ff80000 	.word	0x3ff80000
 800a544:	0800ceb0 	.word	0x0800ceb0
 800a548:	0800cda0 	.word	0x0800cda0
 800a54c:	2501      	movs	r5, #1
 800a54e:	2300      	movs	r3, #0
 800a550:	9306      	str	r3, [sp, #24]
 800a552:	9508      	str	r5, [sp, #32]
 800a554:	f04f 33ff 	mov.w	r3, #4294967295
 800a558:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a55c:	2200      	movs	r2, #0
 800a55e:	2312      	movs	r3, #18
 800a560:	e7b0      	b.n	800a4c4 <_dtoa_r+0x26c>
 800a562:	2301      	movs	r3, #1
 800a564:	9308      	str	r3, [sp, #32]
 800a566:	e7f5      	b.n	800a554 <_dtoa_r+0x2fc>
 800a568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a56a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a56e:	e7b8      	b.n	800a4e2 <_dtoa_r+0x28a>
 800a570:	3101      	adds	r1, #1
 800a572:	6041      	str	r1, [r0, #4]
 800a574:	0052      	lsls	r2, r2, #1
 800a576:	e7b8      	b.n	800a4ea <_dtoa_r+0x292>
 800a578:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a57a:	9a01      	ldr	r2, [sp, #4]
 800a57c:	601a      	str	r2, [r3, #0]
 800a57e:	9b03      	ldr	r3, [sp, #12]
 800a580:	2b0e      	cmp	r3, #14
 800a582:	f200 809d 	bhi.w	800a6c0 <_dtoa_r+0x468>
 800a586:	2d00      	cmp	r5, #0
 800a588:	f000 809a 	beq.w	800a6c0 <_dtoa_r+0x468>
 800a58c:	9b00      	ldr	r3, [sp, #0]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	dd32      	ble.n	800a5f8 <_dtoa_r+0x3a0>
 800a592:	4ab7      	ldr	r2, [pc, #732]	; (800a870 <_dtoa_r+0x618>)
 800a594:	f003 030f 	and.w	r3, r3, #15
 800a598:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a59c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a5a0:	9b00      	ldr	r3, [sp, #0]
 800a5a2:	05d8      	lsls	r0, r3, #23
 800a5a4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a5a8:	d516      	bpl.n	800a5d8 <_dtoa_r+0x380>
 800a5aa:	4bb2      	ldr	r3, [pc, #712]	; (800a874 <_dtoa_r+0x61c>)
 800a5ac:	ec51 0b19 	vmov	r0, r1, d9
 800a5b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a5b4:	f7f6 f95a 	bl	800086c <__aeabi_ddiv>
 800a5b8:	f007 070f 	and.w	r7, r7, #15
 800a5bc:	4682      	mov	sl, r0
 800a5be:	468b      	mov	fp, r1
 800a5c0:	2503      	movs	r5, #3
 800a5c2:	4eac      	ldr	r6, [pc, #688]	; (800a874 <_dtoa_r+0x61c>)
 800a5c4:	b957      	cbnz	r7, 800a5dc <_dtoa_r+0x384>
 800a5c6:	4642      	mov	r2, r8
 800a5c8:	464b      	mov	r3, r9
 800a5ca:	4650      	mov	r0, sl
 800a5cc:	4659      	mov	r1, fp
 800a5ce:	f7f6 f94d 	bl	800086c <__aeabi_ddiv>
 800a5d2:	4682      	mov	sl, r0
 800a5d4:	468b      	mov	fp, r1
 800a5d6:	e028      	b.n	800a62a <_dtoa_r+0x3d2>
 800a5d8:	2502      	movs	r5, #2
 800a5da:	e7f2      	b.n	800a5c2 <_dtoa_r+0x36a>
 800a5dc:	07f9      	lsls	r1, r7, #31
 800a5de:	d508      	bpl.n	800a5f2 <_dtoa_r+0x39a>
 800a5e0:	4640      	mov	r0, r8
 800a5e2:	4649      	mov	r1, r9
 800a5e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a5e8:	f7f6 f816 	bl	8000618 <__aeabi_dmul>
 800a5ec:	3501      	adds	r5, #1
 800a5ee:	4680      	mov	r8, r0
 800a5f0:	4689      	mov	r9, r1
 800a5f2:	107f      	asrs	r7, r7, #1
 800a5f4:	3608      	adds	r6, #8
 800a5f6:	e7e5      	b.n	800a5c4 <_dtoa_r+0x36c>
 800a5f8:	f000 809b 	beq.w	800a732 <_dtoa_r+0x4da>
 800a5fc:	9b00      	ldr	r3, [sp, #0]
 800a5fe:	4f9d      	ldr	r7, [pc, #628]	; (800a874 <_dtoa_r+0x61c>)
 800a600:	425e      	negs	r6, r3
 800a602:	4b9b      	ldr	r3, [pc, #620]	; (800a870 <_dtoa_r+0x618>)
 800a604:	f006 020f 	and.w	r2, r6, #15
 800a608:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a610:	ec51 0b19 	vmov	r0, r1, d9
 800a614:	f7f6 f800 	bl	8000618 <__aeabi_dmul>
 800a618:	1136      	asrs	r6, r6, #4
 800a61a:	4682      	mov	sl, r0
 800a61c:	468b      	mov	fp, r1
 800a61e:	2300      	movs	r3, #0
 800a620:	2502      	movs	r5, #2
 800a622:	2e00      	cmp	r6, #0
 800a624:	d17a      	bne.n	800a71c <_dtoa_r+0x4c4>
 800a626:	2b00      	cmp	r3, #0
 800a628:	d1d3      	bne.n	800a5d2 <_dtoa_r+0x37a>
 800a62a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	f000 8082 	beq.w	800a736 <_dtoa_r+0x4de>
 800a632:	4b91      	ldr	r3, [pc, #580]	; (800a878 <_dtoa_r+0x620>)
 800a634:	2200      	movs	r2, #0
 800a636:	4650      	mov	r0, sl
 800a638:	4659      	mov	r1, fp
 800a63a:	f7f6 fa5f 	bl	8000afc <__aeabi_dcmplt>
 800a63e:	2800      	cmp	r0, #0
 800a640:	d079      	beq.n	800a736 <_dtoa_r+0x4de>
 800a642:	9b03      	ldr	r3, [sp, #12]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d076      	beq.n	800a736 <_dtoa_r+0x4de>
 800a648:	9b02      	ldr	r3, [sp, #8]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	dd36      	ble.n	800a6bc <_dtoa_r+0x464>
 800a64e:	9b00      	ldr	r3, [sp, #0]
 800a650:	4650      	mov	r0, sl
 800a652:	4659      	mov	r1, fp
 800a654:	1e5f      	subs	r7, r3, #1
 800a656:	2200      	movs	r2, #0
 800a658:	4b88      	ldr	r3, [pc, #544]	; (800a87c <_dtoa_r+0x624>)
 800a65a:	f7f5 ffdd 	bl	8000618 <__aeabi_dmul>
 800a65e:	9e02      	ldr	r6, [sp, #8]
 800a660:	4682      	mov	sl, r0
 800a662:	468b      	mov	fp, r1
 800a664:	3501      	adds	r5, #1
 800a666:	4628      	mov	r0, r5
 800a668:	f7f5 ff6c 	bl	8000544 <__aeabi_i2d>
 800a66c:	4652      	mov	r2, sl
 800a66e:	465b      	mov	r3, fp
 800a670:	f7f5 ffd2 	bl	8000618 <__aeabi_dmul>
 800a674:	4b82      	ldr	r3, [pc, #520]	; (800a880 <_dtoa_r+0x628>)
 800a676:	2200      	movs	r2, #0
 800a678:	f7f5 fe18 	bl	80002ac <__adddf3>
 800a67c:	46d0      	mov	r8, sl
 800a67e:	46d9      	mov	r9, fp
 800a680:	4682      	mov	sl, r0
 800a682:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a686:	2e00      	cmp	r6, #0
 800a688:	d158      	bne.n	800a73c <_dtoa_r+0x4e4>
 800a68a:	4b7e      	ldr	r3, [pc, #504]	; (800a884 <_dtoa_r+0x62c>)
 800a68c:	2200      	movs	r2, #0
 800a68e:	4640      	mov	r0, r8
 800a690:	4649      	mov	r1, r9
 800a692:	f7f5 fe09 	bl	80002a8 <__aeabi_dsub>
 800a696:	4652      	mov	r2, sl
 800a698:	465b      	mov	r3, fp
 800a69a:	4680      	mov	r8, r0
 800a69c:	4689      	mov	r9, r1
 800a69e:	f7f6 fa4b 	bl	8000b38 <__aeabi_dcmpgt>
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	f040 8295 	bne.w	800abd2 <_dtoa_r+0x97a>
 800a6a8:	4652      	mov	r2, sl
 800a6aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a6ae:	4640      	mov	r0, r8
 800a6b0:	4649      	mov	r1, r9
 800a6b2:	f7f6 fa23 	bl	8000afc <__aeabi_dcmplt>
 800a6b6:	2800      	cmp	r0, #0
 800a6b8:	f040 8289 	bne.w	800abce <_dtoa_r+0x976>
 800a6bc:	ec5b ab19 	vmov	sl, fp, d9
 800a6c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	f2c0 8148 	blt.w	800a958 <_dtoa_r+0x700>
 800a6c8:	9a00      	ldr	r2, [sp, #0]
 800a6ca:	2a0e      	cmp	r2, #14
 800a6cc:	f300 8144 	bgt.w	800a958 <_dtoa_r+0x700>
 800a6d0:	4b67      	ldr	r3, [pc, #412]	; (800a870 <_dtoa_r+0x618>)
 800a6d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	f280 80d5 	bge.w	800a88c <_dtoa_r+0x634>
 800a6e2:	9b03      	ldr	r3, [sp, #12]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	f300 80d1 	bgt.w	800a88c <_dtoa_r+0x634>
 800a6ea:	f040 826f 	bne.w	800abcc <_dtoa_r+0x974>
 800a6ee:	4b65      	ldr	r3, [pc, #404]	; (800a884 <_dtoa_r+0x62c>)
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	4640      	mov	r0, r8
 800a6f4:	4649      	mov	r1, r9
 800a6f6:	f7f5 ff8f 	bl	8000618 <__aeabi_dmul>
 800a6fa:	4652      	mov	r2, sl
 800a6fc:	465b      	mov	r3, fp
 800a6fe:	f7f6 fa11 	bl	8000b24 <__aeabi_dcmpge>
 800a702:	9e03      	ldr	r6, [sp, #12]
 800a704:	4637      	mov	r7, r6
 800a706:	2800      	cmp	r0, #0
 800a708:	f040 8245 	bne.w	800ab96 <_dtoa_r+0x93e>
 800a70c:	9d01      	ldr	r5, [sp, #4]
 800a70e:	2331      	movs	r3, #49	; 0x31
 800a710:	f805 3b01 	strb.w	r3, [r5], #1
 800a714:	9b00      	ldr	r3, [sp, #0]
 800a716:	3301      	adds	r3, #1
 800a718:	9300      	str	r3, [sp, #0]
 800a71a:	e240      	b.n	800ab9e <_dtoa_r+0x946>
 800a71c:	07f2      	lsls	r2, r6, #31
 800a71e:	d505      	bpl.n	800a72c <_dtoa_r+0x4d4>
 800a720:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a724:	f7f5 ff78 	bl	8000618 <__aeabi_dmul>
 800a728:	3501      	adds	r5, #1
 800a72a:	2301      	movs	r3, #1
 800a72c:	1076      	asrs	r6, r6, #1
 800a72e:	3708      	adds	r7, #8
 800a730:	e777      	b.n	800a622 <_dtoa_r+0x3ca>
 800a732:	2502      	movs	r5, #2
 800a734:	e779      	b.n	800a62a <_dtoa_r+0x3d2>
 800a736:	9f00      	ldr	r7, [sp, #0]
 800a738:	9e03      	ldr	r6, [sp, #12]
 800a73a:	e794      	b.n	800a666 <_dtoa_r+0x40e>
 800a73c:	9901      	ldr	r1, [sp, #4]
 800a73e:	4b4c      	ldr	r3, [pc, #304]	; (800a870 <_dtoa_r+0x618>)
 800a740:	4431      	add	r1, r6
 800a742:	910d      	str	r1, [sp, #52]	; 0x34
 800a744:	9908      	ldr	r1, [sp, #32]
 800a746:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a74a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a74e:	2900      	cmp	r1, #0
 800a750:	d043      	beq.n	800a7da <_dtoa_r+0x582>
 800a752:	494d      	ldr	r1, [pc, #308]	; (800a888 <_dtoa_r+0x630>)
 800a754:	2000      	movs	r0, #0
 800a756:	f7f6 f889 	bl	800086c <__aeabi_ddiv>
 800a75a:	4652      	mov	r2, sl
 800a75c:	465b      	mov	r3, fp
 800a75e:	f7f5 fda3 	bl	80002a8 <__aeabi_dsub>
 800a762:	9d01      	ldr	r5, [sp, #4]
 800a764:	4682      	mov	sl, r0
 800a766:	468b      	mov	fp, r1
 800a768:	4649      	mov	r1, r9
 800a76a:	4640      	mov	r0, r8
 800a76c:	f7f6 fa04 	bl	8000b78 <__aeabi_d2iz>
 800a770:	4606      	mov	r6, r0
 800a772:	f7f5 fee7 	bl	8000544 <__aeabi_i2d>
 800a776:	4602      	mov	r2, r0
 800a778:	460b      	mov	r3, r1
 800a77a:	4640      	mov	r0, r8
 800a77c:	4649      	mov	r1, r9
 800a77e:	f7f5 fd93 	bl	80002a8 <__aeabi_dsub>
 800a782:	3630      	adds	r6, #48	; 0x30
 800a784:	f805 6b01 	strb.w	r6, [r5], #1
 800a788:	4652      	mov	r2, sl
 800a78a:	465b      	mov	r3, fp
 800a78c:	4680      	mov	r8, r0
 800a78e:	4689      	mov	r9, r1
 800a790:	f7f6 f9b4 	bl	8000afc <__aeabi_dcmplt>
 800a794:	2800      	cmp	r0, #0
 800a796:	d163      	bne.n	800a860 <_dtoa_r+0x608>
 800a798:	4642      	mov	r2, r8
 800a79a:	464b      	mov	r3, r9
 800a79c:	4936      	ldr	r1, [pc, #216]	; (800a878 <_dtoa_r+0x620>)
 800a79e:	2000      	movs	r0, #0
 800a7a0:	f7f5 fd82 	bl	80002a8 <__aeabi_dsub>
 800a7a4:	4652      	mov	r2, sl
 800a7a6:	465b      	mov	r3, fp
 800a7a8:	f7f6 f9a8 	bl	8000afc <__aeabi_dcmplt>
 800a7ac:	2800      	cmp	r0, #0
 800a7ae:	f040 80b5 	bne.w	800a91c <_dtoa_r+0x6c4>
 800a7b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7b4:	429d      	cmp	r5, r3
 800a7b6:	d081      	beq.n	800a6bc <_dtoa_r+0x464>
 800a7b8:	4b30      	ldr	r3, [pc, #192]	; (800a87c <_dtoa_r+0x624>)
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	4650      	mov	r0, sl
 800a7be:	4659      	mov	r1, fp
 800a7c0:	f7f5 ff2a 	bl	8000618 <__aeabi_dmul>
 800a7c4:	4b2d      	ldr	r3, [pc, #180]	; (800a87c <_dtoa_r+0x624>)
 800a7c6:	4682      	mov	sl, r0
 800a7c8:	468b      	mov	fp, r1
 800a7ca:	4640      	mov	r0, r8
 800a7cc:	4649      	mov	r1, r9
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	f7f5 ff22 	bl	8000618 <__aeabi_dmul>
 800a7d4:	4680      	mov	r8, r0
 800a7d6:	4689      	mov	r9, r1
 800a7d8:	e7c6      	b.n	800a768 <_dtoa_r+0x510>
 800a7da:	4650      	mov	r0, sl
 800a7dc:	4659      	mov	r1, fp
 800a7de:	f7f5 ff1b 	bl	8000618 <__aeabi_dmul>
 800a7e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7e4:	9d01      	ldr	r5, [sp, #4]
 800a7e6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7e8:	4682      	mov	sl, r0
 800a7ea:	468b      	mov	fp, r1
 800a7ec:	4649      	mov	r1, r9
 800a7ee:	4640      	mov	r0, r8
 800a7f0:	f7f6 f9c2 	bl	8000b78 <__aeabi_d2iz>
 800a7f4:	4606      	mov	r6, r0
 800a7f6:	f7f5 fea5 	bl	8000544 <__aeabi_i2d>
 800a7fa:	3630      	adds	r6, #48	; 0x30
 800a7fc:	4602      	mov	r2, r0
 800a7fe:	460b      	mov	r3, r1
 800a800:	4640      	mov	r0, r8
 800a802:	4649      	mov	r1, r9
 800a804:	f7f5 fd50 	bl	80002a8 <__aeabi_dsub>
 800a808:	f805 6b01 	strb.w	r6, [r5], #1
 800a80c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a80e:	429d      	cmp	r5, r3
 800a810:	4680      	mov	r8, r0
 800a812:	4689      	mov	r9, r1
 800a814:	f04f 0200 	mov.w	r2, #0
 800a818:	d124      	bne.n	800a864 <_dtoa_r+0x60c>
 800a81a:	4b1b      	ldr	r3, [pc, #108]	; (800a888 <_dtoa_r+0x630>)
 800a81c:	4650      	mov	r0, sl
 800a81e:	4659      	mov	r1, fp
 800a820:	f7f5 fd44 	bl	80002ac <__adddf3>
 800a824:	4602      	mov	r2, r0
 800a826:	460b      	mov	r3, r1
 800a828:	4640      	mov	r0, r8
 800a82a:	4649      	mov	r1, r9
 800a82c:	f7f6 f984 	bl	8000b38 <__aeabi_dcmpgt>
 800a830:	2800      	cmp	r0, #0
 800a832:	d173      	bne.n	800a91c <_dtoa_r+0x6c4>
 800a834:	4652      	mov	r2, sl
 800a836:	465b      	mov	r3, fp
 800a838:	4913      	ldr	r1, [pc, #76]	; (800a888 <_dtoa_r+0x630>)
 800a83a:	2000      	movs	r0, #0
 800a83c:	f7f5 fd34 	bl	80002a8 <__aeabi_dsub>
 800a840:	4602      	mov	r2, r0
 800a842:	460b      	mov	r3, r1
 800a844:	4640      	mov	r0, r8
 800a846:	4649      	mov	r1, r9
 800a848:	f7f6 f958 	bl	8000afc <__aeabi_dcmplt>
 800a84c:	2800      	cmp	r0, #0
 800a84e:	f43f af35 	beq.w	800a6bc <_dtoa_r+0x464>
 800a852:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a854:	1e6b      	subs	r3, r5, #1
 800a856:	930f      	str	r3, [sp, #60]	; 0x3c
 800a858:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a85c:	2b30      	cmp	r3, #48	; 0x30
 800a85e:	d0f8      	beq.n	800a852 <_dtoa_r+0x5fa>
 800a860:	9700      	str	r7, [sp, #0]
 800a862:	e049      	b.n	800a8f8 <_dtoa_r+0x6a0>
 800a864:	4b05      	ldr	r3, [pc, #20]	; (800a87c <_dtoa_r+0x624>)
 800a866:	f7f5 fed7 	bl	8000618 <__aeabi_dmul>
 800a86a:	4680      	mov	r8, r0
 800a86c:	4689      	mov	r9, r1
 800a86e:	e7bd      	b.n	800a7ec <_dtoa_r+0x594>
 800a870:	0800ceb0 	.word	0x0800ceb0
 800a874:	0800ce88 	.word	0x0800ce88
 800a878:	3ff00000 	.word	0x3ff00000
 800a87c:	40240000 	.word	0x40240000
 800a880:	401c0000 	.word	0x401c0000
 800a884:	40140000 	.word	0x40140000
 800a888:	3fe00000 	.word	0x3fe00000
 800a88c:	9d01      	ldr	r5, [sp, #4]
 800a88e:	4656      	mov	r6, sl
 800a890:	465f      	mov	r7, fp
 800a892:	4642      	mov	r2, r8
 800a894:	464b      	mov	r3, r9
 800a896:	4630      	mov	r0, r6
 800a898:	4639      	mov	r1, r7
 800a89a:	f7f5 ffe7 	bl	800086c <__aeabi_ddiv>
 800a89e:	f7f6 f96b 	bl	8000b78 <__aeabi_d2iz>
 800a8a2:	4682      	mov	sl, r0
 800a8a4:	f7f5 fe4e 	bl	8000544 <__aeabi_i2d>
 800a8a8:	4642      	mov	r2, r8
 800a8aa:	464b      	mov	r3, r9
 800a8ac:	f7f5 feb4 	bl	8000618 <__aeabi_dmul>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	460b      	mov	r3, r1
 800a8b4:	4630      	mov	r0, r6
 800a8b6:	4639      	mov	r1, r7
 800a8b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a8bc:	f7f5 fcf4 	bl	80002a8 <__aeabi_dsub>
 800a8c0:	f805 6b01 	strb.w	r6, [r5], #1
 800a8c4:	9e01      	ldr	r6, [sp, #4]
 800a8c6:	9f03      	ldr	r7, [sp, #12]
 800a8c8:	1bae      	subs	r6, r5, r6
 800a8ca:	42b7      	cmp	r7, r6
 800a8cc:	4602      	mov	r2, r0
 800a8ce:	460b      	mov	r3, r1
 800a8d0:	d135      	bne.n	800a93e <_dtoa_r+0x6e6>
 800a8d2:	f7f5 fceb 	bl	80002ac <__adddf3>
 800a8d6:	4642      	mov	r2, r8
 800a8d8:	464b      	mov	r3, r9
 800a8da:	4606      	mov	r6, r0
 800a8dc:	460f      	mov	r7, r1
 800a8de:	f7f6 f92b 	bl	8000b38 <__aeabi_dcmpgt>
 800a8e2:	b9d0      	cbnz	r0, 800a91a <_dtoa_r+0x6c2>
 800a8e4:	4642      	mov	r2, r8
 800a8e6:	464b      	mov	r3, r9
 800a8e8:	4630      	mov	r0, r6
 800a8ea:	4639      	mov	r1, r7
 800a8ec:	f7f6 f8fc 	bl	8000ae8 <__aeabi_dcmpeq>
 800a8f0:	b110      	cbz	r0, 800a8f8 <_dtoa_r+0x6a0>
 800a8f2:	f01a 0f01 	tst.w	sl, #1
 800a8f6:	d110      	bne.n	800a91a <_dtoa_r+0x6c2>
 800a8f8:	4620      	mov	r0, r4
 800a8fa:	ee18 1a10 	vmov	r1, s16
 800a8fe:	f000 ffad 	bl	800b85c <_Bfree>
 800a902:	2300      	movs	r3, #0
 800a904:	9800      	ldr	r0, [sp, #0]
 800a906:	702b      	strb	r3, [r5, #0]
 800a908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a90a:	3001      	adds	r0, #1
 800a90c:	6018      	str	r0, [r3, #0]
 800a90e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a910:	2b00      	cmp	r3, #0
 800a912:	f43f acf1 	beq.w	800a2f8 <_dtoa_r+0xa0>
 800a916:	601d      	str	r5, [r3, #0]
 800a918:	e4ee      	b.n	800a2f8 <_dtoa_r+0xa0>
 800a91a:	9f00      	ldr	r7, [sp, #0]
 800a91c:	462b      	mov	r3, r5
 800a91e:	461d      	mov	r5, r3
 800a920:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a924:	2a39      	cmp	r2, #57	; 0x39
 800a926:	d106      	bne.n	800a936 <_dtoa_r+0x6de>
 800a928:	9a01      	ldr	r2, [sp, #4]
 800a92a:	429a      	cmp	r2, r3
 800a92c:	d1f7      	bne.n	800a91e <_dtoa_r+0x6c6>
 800a92e:	9901      	ldr	r1, [sp, #4]
 800a930:	2230      	movs	r2, #48	; 0x30
 800a932:	3701      	adds	r7, #1
 800a934:	700a      	strb	r2, [r1, #0]
 800a936:	781a      	ldrb	r2, [r3, #0]
 800a938:	3201      	adds	r2, #1
 800a93a:	701a      	strb	r2, [r3, #0]
 800a93c:	e790      	b.n	800a860 <_dtoa_r+0x608>
 800a93e:	4ba6      	ldr	r3, [pc, #664]	; (800abd8 <_dtoa_r+0x980>)
 800a940:	2200      	movs	r2, #0
 800a942:	f7f5 fe69 	bl	8000618 <__aeabi_dmul>
 800a946:	2200      	movs	r2, #0
 800a948:	2300      	movs	r3, #0
 800a94a:	4606      	mov	r6, r0
 800a94c:	460f      	mov	r7, r1
 800a94e:	f7f6 f8cb 	bl	8000ae8 <__aeabi_dcmpeq>
 800a952:	2800      	cmp	r0, #0
 800a954:	d09d      	beq.n	800a892 <_dtoa_r+0x63a>
 800a956:	e7cf      	b.n	800a8f8 <_dtoa_r+0x6a0>
 800a958:	9a08      	ldr	r2, [sp, #32]
 800a95a:	2a00      	cmp	r2, #0
 800a95c:	f000 80d7 	beq.w	800ab0e <_dtoa_r+0x8b6>
 800a960:	9a06      	ldr	r2, [sp, #24]
 800a962:	2a01      	cmp	r2, #1
 800a964:	f300 80ba 	bgt.w	800aadc <_dtoa_r+0x884>
 800a968:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a96a:	2a00      	cmp	r2, #0
 800a96c:	f000 80b2 	beq.w	800aad4 <_dtoa_r+0x87c>
 800a970:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a974:	9e07      	ldr	r6, [sp, #28]
 800a976:	9d04      	ldr	r5, [sp, #16]
 800a978:	9a04      	ldr	r2, [sp, #16]
 800a97a:	441a      	add	r2, r3
 800a97c:	9204      	str	r2, [sp, #16]
 800a97e:	9a05      	ldr	r2, [sp, #20]
 800a980:	2101      	movs	r1, #1
 800a982:	441a      	add	r2, r3
 800a984:	4620      	mov	r0, r4
 800a986:	9205      	str	r2, [sp, #20]
 800a988:	f001 f86a 	bl	800ba60 <__i2b>
 800a98c:	4607      	mov	r7, r0
 800a98e:	2d00      	cmp	r5, #0
 800a990:	dd0c      	ble.n	800a9ac <_dtoa_r+0x754>
 800a992:	9b05      	ldr	r3, [sp, #20]
 800a994:	2b00      	cmp	r3, #0
 800a996:	dd09      	ble.n	800a9ac <_dtoa_r+0x754>
 800a998:	42ab      	cmp	r3, r5
 800a99a:	9a04      	ldr	r2, [sp, #16]
 800a99c:	bfa8      	it	ge
 800a99e:	462b      	movge	r3, r5
 800a9a0:	1ad2      	subs	r2, r2, r3
 800a9a2:	9204      	str	r2, [sp, #16]
 800a9a4:	9a05      	ldr	r2, [sp, #20]
 800a9a6:	1aed      	subs	r5, r5, r3
 800a9a8:	1ad3      	subs	r3, r2, r3
 800a9aa:	9305      	str	r3, [sp, #20]
 800a9ac:	9b07      	ldr	r3, [sp, #28]
 800a9ae:	b31b      	cbz	r3, 800a9f8 <_dtoa_r+0x7a0>
 800a9b0:	9b08      	ldr	r3, [sp, #32]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	f000 80af 	beq.w	800ab16 <_dtoa_r+0x8be>
 800a9b8:	2e00      	cmp	r6, #0
 800a9ba:	dd13      	ble.n	800a9e4 <_dtoa_r+0x78c>
 800a9bc:	4639      	mov	r1, r7
 800a9be:	4632      	mov	r2, r6
 800a9c0:	4620      	mov	r0, r4
 800a9c2:	f001 f90d 	bl	800bbe0 <__pow5mult>
 800a9c6:	ee18 2a10 	vmov	r2, s16
 800a9ca:	4601      	mov	r1, r0
 800a9cc:	4607      	mov	r7, r0
 800a9ce:	4620      	mov	r0, r4
 800a9d0:	f001 f85c 	bl	800ba8c <__multiply>
 800a9d4:	ee18 1a10 	vmov	r1, s16
 800a9d8:	4680      	mov	r8, r0
 800a9da:	4620      	mov	r0, r4
 800a9dc:	f000 ff3e 	bl	800b85c <_Bfree>
 800a9e0:	ee08 8a10 	vmov	s16, r8
 800a9e4:	9b07      	ldr	r3, [sp, #28]
 800a9e6:	1b9a      	subs	r2, r3, r6
 800a9e8:	d006      	beq.n	800a9f8 <_dtoa_r+0x7a0>
 800a9ea:	ee18 1a10 	vmov	r1, s16
 800a9ee:	4620      	mov	r0, r4
 800a9f0:	f001 f8f6 	bl	800bbe0 <__pow5mult>
 800a9f4:	ee08 0a10 	vmov	s16, r0
 800a9f8:	2101      	movs	r1, #1
 800a9fa:	4620      	mov	r0, r4
 800a9fc:	f001 f830 	bl	800ba60 <__i2b>
 800aa00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	4606      	mov	r6, r0
 800aa06:	f340 8088 	ble.w	800ab1a <_dtoa_r+0x8c2>
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	4601      	mov	r1, r0
 800aa0e:	4620      	mov	r0, r4
 800aa10:	f001 f8e6 	bl	800bbe0 <__pow5mult>
 800aa14:	9b06      	ldr	r3, [sp, #24]
 800aa16:	2b01      	cmp	r3, #1
 800aa18:	4606      	mov	r6, r0
 800aa1a:	f340 8081 	ble.w	800ab20 <_dtoa_r+0x8c8>
 800aa1e:	f04f 0800 	mov.w	r8, #0
 800aa22:	6933      	ldr	r3, [r6, #16]
 800aa24:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aa28:	6918      	ldr	r0, [r3, #16]
 800aa2a:	f000 ffc9 	bl	800b9c0 <__hi0bits>
 800aa2e:	f1c0 0020 	rsb	r0, r0, #32
 800aa32:	9b05      	ldr	r3, [sp, #20]
 800aa34:	4418      	add	r0, r3
 800aa36:	f010 001f 	ands.w	r0, r0, #31
 800aa3a:	f000 8092 	beq.w	800ab62 <_dtoa_r+0x90a>
 800aa3e:	f1c0 0320 	rsb	r3, r0, #32
 800aa42:	2b04      	cmp	r3, #4
 800aa44:	f340 808a 	ble.w	800ab5c <_dtoa_r+0x904>
 800aa48:	f1c0 001c 	rsb	r0, r0, #28
 800aa4c:	9b04      	ldr	r3, [sp, #16]
 800aa4e:	4403      	add	r3, r0
 800aa50:	9304      	str	r3, [sp, #16]
 800aa52:	9b05      	ldr	r3, [sp, #20]
 800aa54:	4403      	add	r3, r0
 800aa56:	4405      	add	r5, r0
 800aa58:	9305      	str	r3, [sp, #20]
 800aa5a:	9b04      	ldr	r3, [sp, #16]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	dd07      	ble.n	800aa70 <_dtoa_r+0x818>
 800aa60:	ee18 1a10 	vmov	r1, s16
 800aa64:	461a      	mov	r2, r3
 800aa66:	4620      	mov	r0, r4
 800aa68:	f001 f914 	bl	800bc94 <__lshift>
 800aa6c:	ee08 0a10 	vmov	s16, r0
 800aa70:	9b05      	ldr	r3, [sp, #20]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	dd05      	ble.n	800aa82 <_dtoa_r+0x82a>
 800aa76:	4631      	mov	r1, r6
 800aa78:	461a      	mov	r2, r3
 800aa7a:	4620      	mov	r0, r4
 800aa7c:	f001 f90a 	bl	800bc94 <__lshift>
 800aa80:	4606      	mov	r6, r0
 800aa82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d06e      	beq.n	800ab66 <_dtoa_r+0x90e>
 800aa88:	ee18 0a10 	vmov	r0, s16
 800aa8c:	4631      	mov	r1, r6
 800aa8e:	f001 f971 	bl	800bd74 <__mcmp>
 800aa92:	2800      	cmp	r0, #0
 800aa94:	da67      	bge.n	800ab66 <_dtoa_r+0x90e>
 800aa96:	9b00      	ldr	r3, [sp, #0]
 800aa98:	3b01      	subs	r3, #1
 800aa9a:	ee18 1a10 	vmov	r1, s16
 800aa9e:	9300      	str	r3, [sp, #0]
 800aaa0:	220a      	movs	r2, #10
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	4620      	mov	r0, r4
 800aaa6:	f000 fefb 	bl	800b8a0 <__multadd>
 800aaaa:	9b08      	ldr	r3, [sp, #32]
 800aaac:	ee08 0a10 	vmov	s16, r0
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	f000 81b1 	beq.w	800ae18 <_dtoa_r+0xbc0>
 800aab6:	2300      	movs	r3, #0
 800aab8:	4639      	mov	r1, r7
 800aaba:	220a      	movs	r2, #10
 800aabc:	4620      	mov	r0, r4
 800aabe:	f000 feef 	bl	800b8a0 <__multadd>
 800aac2:	9b02      	ldr	r3, [sp, #8]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	4607      	mov	r7, r0
 800aac8:	f300 808e 	bgt.w	800abe8 <_dtoa_r+0x990>
 800aacc:	9b06      	ldr	r3, [sp, #24]
 800aace:	2b02      	cmp	r3, #2
 800aad0:	dc51      	bgt.n	800ab76 <_dtoa_r+0x91e>
 800aad2:	e089      	b.n	800abe8 <_dtoa_r+0x990>
 800aad4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aad6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aada:	e74b      	b.n	800a974 <_dtoa_r+0x71c>
 800aadc:	9b03      	ldr	r3, [sp, #12]
 800aade:	1e5e      	subs	r6, r3, #1
 800aae0:	9b07      	ldr	r3, [sp, #28]
 800aae2:	42b3      	cmp	r3, r6
 800aae4:	bfbf      	itttt	lt
 800aae6:	9b07      	ldrlt	r3, [sp, #28]
 800aae8:	9607      	strlt	r6, [sp, #28]
 800aaea:	1af2      	sublt	r2, r6, r3
 800aaec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800aaee:	bfb6      	itet	lt
 800aaf0:	189b      	addlt	r3, r3, r2
 800aaf2:	1b9e      	subge	r6, r3, r6
 800aaf4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800aaf6:	9b03      	ldr	r3, [sp, #12]
 800aaf8:	bfb8      	it	lt
 800aafa:	2600      	movlt	r6, #0
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	bfb7      	itett	lt
 800ab00:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ab04:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ab08:	1a9d      	sublt	r5, r3, r2
 800ab0a:	2300      	movlt	r3, #0
 800ab0c:	e734      	b.n	800a978 <_dtoa_r+0x720>
 800ab0e:	9e07      	ldr	r6, [sp, #28]
 800ab10:	9d04      	ldr	r5, [sp, #16]
 800ab12:	9f08      	ldr	r7, [sp, #32]
 800ab14:	e73b      	b.n	800a98e <_dtoa_r+0x736>
 800ab16:	9a07      	ldr	r2, [sp, #28]
 800ab18:	e767      	b.n	800a9ea <_dtoa_r+0x792>
 800ab1a:	9b06      	ldr	r3, [sp, #24]
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	dc18      	bgt.n	800ab52 <_dtoa_r+0x8fa>
 800ab20:	f1ba 0f00 	cmp.w	sl, #0
 800ab24:	d115      	bne.n	800ab52 <_dtoa_r+0x8fa>
 800ab26:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab2a:	b993      	cbnz	r3, 800ab52 <_dtoa_r+0x8fa>
 800ab2c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ab30:	0d1b      	lsrs	r3, r3, #20
 800ab32:	051b      	lsls	r3, r3, #20
 800ab34:	b183      	cbz	r3, 800ab58 <_dtoa_r+0x900>
 800ab36:	9b04      	ldr	r3, [sp, #16]
 800ab38:	3301      	adds	r3, #1
 800ab3a:	9304      	str	r3, [sp, #16]
 800ab3c:	9b05      	ldr	r3, [sp, #20]
 800ab3e:	3301      	adds	r3, #1
 800ab40:	9305      	str	r3, [sp, #20]
 800ab42:	f04f 0801 	mov.w	r8, #1
 800ab46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	f47f af6a 	bne.w	800aa22 <_dtoa_r+0x7ca>
 800ab4e:	2001      	movs	r0, #1
 800ab50:	e76f      	b.n	800aa32 <_dtoa_r+0x7da>
 800ab52:	f04f 0800 	mov.w	r8, #0
 800ab56:	e7f6      	b.n	800ab46 <_dtoa_r+0x8ee>
 800ab58:	4698      	mov	r8, r3
 800ab5a:	e7f4      	b.n	800ab46 <_dtoa_r+0x8ee>
 800ab5c:	f43f af7d 	beq.w	800aa5a <_dtoa_r+0x802>
 800ab60:	4618      	mov	r0, r3
 800ab62:	301c      	adds	r0, #28
 800ab64:	e772      	b.n	800aa4c <_dtoa_r+0x7f4>
 800ab66:	9b03      	ldr	r3, [sp, #12]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	dc37      	bgt.n	800abdc <_dtoa_r+0x984>
 800ab6c:	9b06      	ldr	r3, [sp, #24]
 800ab6e:	2b02      	cmp	r3, #2
 800ab70:	dd34      	ble.n	800abdc <_dtoa_r+0x984>
 800ab72:	9b03      	ldr	r3, [sp, #12]
 800ab74:	9302      	str	r3, [sp, #8]
 800ab76:	9b02      	ldr	r3, [sp, #8]
 800ab78:	b96b      	cbnz	r3, 800ab96 <_dtoa_r+0x93e>
 800ab7a:	4631      	mov	r1, r6
 800ab7c:	2205      	movs	r2, #5
 800ab7e:	4620      	mov	r0, r4
 800ab80:	f000 fe8e 	bl	800b8a0 <__multadd>
 800ab84:	4601      	mov	r1, r0
 800ab86:	4606      	mov	r6, r0
 800ab88:	ee18 0a10 	vmov	r0, s16
 800ab8c:	f001 f8f2 	bl	800bd74 <__mcmp>
 800ab90:	2800      	cmp	r0, #0
 800ab92:	f73f adbb 	bgt.w	800a70c <_dtoa_r+0x4b4>
 800ab96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab98:	9d01      	ldr	r5, [sp, #4]
 800ab9a:	43db      	mvns	r3, r3
 800ab9c:	9300      	str	r3, [sp, #0]
 800ab9e:	f04f 0800 	mov.w	r8, #0
 800aba2:	4631      	mov	r1, r6
 800aba4:	4620      	mov	r0, r4
 800aba6:	f000 fe59 	bl	800b85c <_Bfree>
 800abaa:	2f00      	cmp	r7, #0
 800abac:	f43f aea4 	beq.w	800a8f8 <_dtoa_r+0x6a0>
 800abb0:	f1b8 0f00 	cmp.w	r8, #0
 800abb4:	d005      	beq.n	800abc2 <_dtoa_r+0x96a>
 800abb6:	45b8      	cmp	r8, r7
 800abb8:	d003      	beq.n	800abc2 <_dtoa_r+0x96a>
 800abba:	4641      	mov	r1, r8
 800abbc:	4620      	mov	r0, r4
 800abbe:	f000 fe4d 	bl	800b85c <_Bfree>
 800abc2:	4639      	mov	r1, r7
 800abc4:	4620      	mov	r0, r4
 800abc6:	f000 fe49 	bl	800b85c <_Bfree>
 800abca:	e695      	b.n	800a8f8 <_dtoa_r+0x6a0>
 800abcc:	2600      	movs	r6, #0
 800abce:	4637      	mov	r7, r6
 800abd0:	e7e1      	b.n	800ab96 <_dtoa_r+0x93e>
 800abd2:	9700      	str	r7, [sp, #0]
 800abd4:	4637      	mov	r7, r6
 800abd6:	e599      	b.n	800a70c <_dtoa_r+0x4b4>
 800abd8:	40240000 	.word	0x40240000
 800abdc:	9b08      	ldr	r3, [sp, #32]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	f000 80ca 	beq.w	800ad78 <_dtoa_r+0xb20>
 800abe4:	9b03      	ldr	r3, [sp, #12]
 800abe6:	9302      	str	r3, [sp, #8]
 800abe8:	2d00      	cmp	r5, #0
 800abea:	dd05      	ble.n	800abf8 <_dtoa_r+0x9a0>
 800abec:	4639      	mov	r1, r7
 800abee:	462a      	mov	r2, r5
 800abf0:	4620      	mov	r0, r4
 800abf2:	f001 f84f 	bl	800bc94 <__lshift>
 800abf6:	4607      	mov	r7, r0
 800abf8:	f1b8 0f00 	cmp.w	r8, #0
 800abfc:	d05b      	beq.n	800acb6 <_dtoa_r+0xa5e>
 800abfe:	6879      	ldr	r1, [r7, #4]
 800ac00:	4620      	mov	r0, r4
 800ac02:	f000 fdeb 	bl	800b7dc <_Balloc>
 800ac06:	4605      	mov	r5, r0
 800ac08:	b928      	cbnz	r0, 800ac16 <_dtoa_r+0x9be>
 800ac0a:	4b87      	ldr	r3, [pc, #540]	; (800ae28 <_dtoa_r+0xbd0>)
 800ac0c:	4602      	mov	r2, r0
 800ac0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ac12:	f7ff bb3b 	b.w	800a28c <_dtoa_r+0x34>
 800ac16:	693a      	ldr	r2, [r7, #16]
 800ac18:	3202      	adds	r2, #2
 800ac1a:	0092      	lsls	r2, r2, #2
 800ac1c:	f107 010c 	add.w	r1, r7, #12
 800ac20:	300c      	adds	r0, #12
 800ac22:	f7fd fa66 	bl	80080f2 <memcpy>
 800ac26:	2201      	movs	r2, #1
 800ac28:	4629      	mov	r1, r5
 800ac2a:	4620      	mov	r0, r4
 800ac2c:	f001 f832 	bl	800bc94 <__lshift>
 800ac30:	9b01      	ldr	r3, [sp, #4]
 800ac32:	f103 0901 	add.w	r9, r3, #1
 800ac36:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ac3a:	4413      	add	r3, r2
 800ac3c:	9305      	str	r3, [sp, #20]
 800ac3e:	f00a 0301 	and.w	r3, sl, #1
 800ac42:	46b8      	mov	r8, r7
 800ac44:	9304      	str	r3, [sp, #16]
 800ac46:	4607      	mov	r7, r0
 800ac48:	4631      	mov	r1, r6
 800ac4a:	ee18 0a10 	vmov	r0, s16
 800ac4e:	f7ff fa75 	bl	800a13c <quorem>
 800ac52:	4641      	mov	r1, r8
 800ac54:	9002      	str	r0, [sp, #8]
 800ac56:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ac5a:	ee18 0a10 	vmov	r0, s16
 800ac5e:	f001 f889 	bl	800bd74 <__mcmp>
 800ac62:	463a      	mov	r2, r7
 800ac64:	9003      	str	r0, [sp, #12]
 800ac66:	4631      	mov	r1, r6
 800ac68:	4620      	mov	r0, r4
 800ac6a:	f001 f89f 	bl	800bdac <__mdiff>
 800ac6e:	68c2      	ldr	r2, [r0, #12]
 800ac70:	f109 3bff 	add.w	fp, r9, #4294967295
 800ac74:	4605      	mov	r5, r0
 800ac76:	bb02      	cbnz	r2, 800acba <_dtoa_r+0xa62>
 800ac78:	4601      	mov	r1, r0
 800ac7a:	ee18 0a10 	vmov	r0, s16
 800ac7e:	f001 f879 	bl	800bd74 <__mcmp>
 800ac82:	4602      	mov	r2, r0
 800ac84:	4629      	mov	r1, r5
 800ac86:	4620      	mov	r0, r4
 800ac88:	9207      	str	r2, [sp, #28]
 800ac8a:	f000 fde7 	bl	800b85c <_Bfree>
 800ac8e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ac92:	ea43 0102 	orr.w	r1, r3, r2
 800ac96:	9b04      	ldr	r3, [sp, #16]
 800ac98:	430b      	orrs	r3, r1
 800ac9a:	464d      	mov	r5, r9
 800ac9c:	d10f      	bne.n	800acbe <_dtoa_r+0xa66>
 800ac9e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aca2:	d02a      	beq.n	800acfa <_dtoa_r+0xaa2>
 800aca4:	9b03      	ldr	r3, [sp, #12]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	dd02      	ble.n	800acb0 <_dtoa_r+0xa58>
 800acaa:	9b02      	ldr	r3, [sp, #8]
 800acac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800acb0:	f88b a000 	strb.w	sl, [fp]
 800acb4:	e775      	b.n	800aba2 <_dtoa_r+0x94a>
 800acb6:	4638      	mov	r0, r7
 800acb8:	e7ba      	b.n	800ac30 <_dtoa_r+0x9d8>
 800acba:	2201      	movs	r2, #1
 800acbc:	e7e2      	b.n	800ac84 <_dtoa_r+0xa2c>
 800acbe:	9b03      	ldr	r3, [sp, #12]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	db04      	blt.n	800acce <_dtoa_r+0xa76>
 800acc4:	9906      	ldr	r1, [sp, #24]
 800acc6:	430b      	orrs	r3, r1
 800acc8:	9904      	ldr	r1, [sp, #16]
 800acca:	430b      	orrs	r3, r1
 800accc:	d122      	bne.n	800ad14 <_dtoa_r+0xabc>
 800acce:	2a00      	cmp	r2, #0
 800acd0:	ddee      	ble.n	800acb0 <_dtoa_r+0xa58>
 800acd2:	ee18 1a10 	vmov	r1, s16
 800acd6:	2201      	movs	r2, #1
 800acd8:	4620      	mov	r0, r4
 800acda:	f000 ffdb 	bl	800bc94 <__lshift>
 800acde:	4631      	mov	r1, r6
 800ace0:	ee08 0a10 	vmov	s16, r0
 800ace4:	f001 f846 	bl	800bd74 <__mcmp>
 800ace8:	2800      	cmp	r0, #0
 800acea:	dc03      	bgt.n	800acf4 <_dtoa_r+0xa9c>
 800acec:	d1e0      	bne.n	800acb0 <_dtoa_r+0xa58>
 800acee:	f01a 0f01 	tst.w	sl, #1
 800acf2:	d0dd      	beq.n	800acb0 <_dtoa_r+0xa58>
 800acf4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800acf8:	d1d7      	bne.n	800acaa <_dtoa_r+0xa52>
 800acfa:	2339      	movs	r3, #57	; 0x39
 800acfc:	f88b 3000 	strb.w	r3, [fp]
 800ad00:	462b      	mov	r3, r5
 800ad02:	461d      	mov	r5, r3
 800ad04:	3b01      	subs	r3, #1
 800ad06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ad0a:	2a39      	cmp	r2, #57	; 0x39
 800ad0c:	d071      	beq.n	800adf2 <_dtoa_r+0xb9a>
 800ad0e:	3201      	adds	r2, #1
 800ad10:	701a      	strb	r2, [r3, #0]
 800ad12:	e746      	b.n	800aba2 <_dtoa_r+0x94a>
 800ad14:	2a00      	cmp	r2, #0
 800ad16:	dd07      	ble.n	800ad28 <_dtoa_r+0xad0>
 800ad18:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ad1c:	d0ed      	beq.n	800acfa <_dtoa_r+0xaa2>
 800ad1e:	f10a 0301 	add.w	r3, sl, #1
 800ad22:	f88b 3000 	strb.w	r3, [fp]
 800ad26:	e73c      	b.n	800aba2 <_dtoa_r+0x94a>
 800ad28:	9b05      	ldr	r3, [sp, #20]
 800ad2a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ad2e:	4599      	cmp	r9, r3
 800ad30:	d047      	beq.n	800adc2 <_dtoa_r+0xb6a>
 800ad32:	ee18 1a10 	vmov	r1, s16
 800ad36:	2300      	movs	r3, #0
 800ad38:	220a      	movs	r2, #10
 800ad3a:	4620      	mov	r0, r4
 800ad3c:	f000 fdb0 	bl	800b8a0 <__multadd>
 800ad40:	45b8      	cmp	r8, r7
 800ad42:	ee08 0a10 	vmov	s16, r0
 800ad46:	f04f 0300 	mov.w	r3, #0
 800ad4a:	f04f 020a 	mov.w	r2, #10
 800ad4e:	4641      	mov	r1, r8
 800ad50:	4620      	mov	r0, r4
 800ad52:	d106      	bne.n	800ad62 <_dtoa_r+0xb0a>
 800ad54:	f000 fda4 	bl	800b8a0 <__multadd>
 800ad58:	4680      	mov	r8, r0
 800ad5a:	4607      	mov	r7, r0
 800ad5c:	f109 0901 	add.w	r9, r9, #1
 800ad60:	e772      	b.n	800ac48 <_dtoa_r+0x9f0>
 800ad62:	f000 fd9d 	bl	800b8a0 <__multadd>
 800ad66:	4639      	mov	r1, r7
 800ad68:	4680      	mov	r8, r0
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	220a      	movs	r2, #10
 800ad6e:	4620      	mov	r0, r4
 800ad70:	f000 fd96 	bl	800b8a0 <__multadd>
 800ad74:	4607      	mov	r7, r0
 800ad76:	e7f1      	b.n	800ad5c <_dtoa_r+0xb04>
 800ad78:	9b03      	ldr	r3, [sp, #12]
 800ad7a:	9302      	str	r3, [sp, #8]
 800ad7c:	9d01      	ldr	r5, [sp, #4]
 800ad7e:	ee18 0a10 	vmov	r0, s16
 800ad82:	4631      	mov	r1, r6
 800ad84:	f7ff f9da 	bl	800a13c <quorem>
 800ad88:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ad8c:	9b01      	ldr	r3, [sp, #4]
 800ad8e:	f805 ab01 	strb.w	sl, [r5], #1
 800ad92:	1aea      	subs	r2, r5, r3
 800ad94:	9b02      	ldr	r3, [sp, #8]
 800ad96:	4293      	cmp	r3, r2
 800ad98:	dd09      	ble.n	800adae <_dtoa_r+0xb56>
 800ad9a:	ee18 1a10 	vmov	r1, s16
 800ad9e:	2300      	movs	r3, #0
 800ada0:	220a      	movs	r2, #10
 800ada2:	4620      	mov	r0, r4
 800ada4:	f000 fd7c 	bl	800b8a0 <__multadd>
 800ada8:	ee08 0a10 	vmov	s16, r0
 800adac:	e7e7      	b.n	800ad7e <_dtoa_r+0xb26>
 800adae:	9b02      	ldr	r3, [sp, #8]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	bfc8      	it	gt
 800adb4:	461d      	movgt	r5, r3
 800adb6:	9b01      	ldr	r3, [sp, #4]
 800adb8:	bfd8      	it	le
 800adba:	2501      	movle	r5, #1
 800adbc:	441d      	add	r5, r3
 800adbe:	f04f 0800 	mov.w	r8, #0
 800adc2:	ee18 1a10 	vmov	r1, s16
 800adc6:	2201      	movs	r2, #1
 800adc8:	4620      	mov	r0, r4
 800adca:	f000 ff63 	bl	800bc94 <__lshift>
 800adce:	4631      	mov	r1, r6
 800add0:	ee08 0a10 	vmov	s16, r0
 800add4:	f000 ffce 	bl	800bd74 <__mcmp>
 800add8:	2800      	cmp	r0, #0
 800adda:	dc91      	bgt.n	800ad00 <_dtoa_r+0xaa8>
 800addc:	d102      	bne.n	800ade4 <_dtoa_r+0xb8c>
 800adde:	f01a 0f01 	tst.w	sl, #1
 800ade2:	d18d      	bne.n	800ad00 <_dtoa_r+0xaa8>
 800ade4:	462b      	mov	r3, r5
 800ade6:	461d      	mov	r5, r3
 800ade8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800adec:	2a30      	cmp	r2, #48	; 0x30
 800adee:	d0fa      	beq.n	800ade6 <_dtoa_r+0xb8e>
 800adf0:	e6d7      	b.n	800aba2 <_dtoa_r+0x94a>
 800adf2:	9a01      	ldr	r2, [sp, #4]
 800adf4:	429a      	cmp	r2, r3
 800adf6:	d184      	bne.n	800ad02 <_dtoa_r+0xaaa>
 800adf8:	9b00      	ldr	r3, [sp, #0]
 800adfa:	3301      	adds	r3, #1
 800adfc:	9300      	str	r3, [sp, #0]
 800adfe:	2331      	movs	r3, #49	; 0x31
 800ae00:	7013      	strb	r3, [r2, #0]
 800ae02:	e6ce      	b.n	800aba2 <_dtoa_r+0x94a>
 800ae04:	4b09      	ldr	r3, [pc, #36]	; (800ae2c <_dtoa_r+0xbd4>)
 800ae06:	f7ff ba95 	b.w	800a334 <_dtoa_r+0xdc>
 800ae0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	f47f aa6e 	bne.w	800a2ee <_dtoa_r+0x96>
 800ae12:	4b07      	ldr	r3, [pc, #28]	; (800ae30 <_dtoa_r+0xbd8>)
 800ae14:	f7ff ba8e 	b.w	800a334 <_dtoa_r+0xdc>
 800ae18:	9b02      	ldr	r3, [sp, #8]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	dcae      	bgt.n	800ad7c <_dtoa_r+0xb24>
 800ae1e:	9b06      	ldr	r3, [sp, #24]
 800ae20:	2b02      	cmp	r3, #2
 800ae22:	f73f aea8 	bgt.w	800ab76 <_dtoa_r+0x91e>
 800ae26:	e7a9      	b.n	800ad7c <_dtoa_r+0xb24>
 800ae28:	0800cda0 	.word	0x0800cda0
 800ae2c:	0800cba4 	.word	0x0800cba4
 800ae30:	0800cd21 	.word	0x0800cd21

0800ae34 <__sflush_r>:
 800ae34:	898a      	ldrh	r2, [r1, #12]
 800ae36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae3a:	4605      	mov	r5, r0
 800ae3c:	0710      	lsls	r0, r2, #28
 800ae3e:	460c      	mov	r4, r1
 800ae40:	d458      	bmi.n	800aef4 <__sflush_r+0xc0>
 800ae42:	684b      	ldr	r3, [r1, #4]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	dc05      	bgt.n	800ae54 <__sflush_r+0x20>
 800ae48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	dc02      	bgt.n	800ae54 <__sflush_r+0x20>
 800ae4e:	2000      	movs	r0, #0
 800ae50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae56:	2e00      	cmp	r6, #0
 800ae58:	d0f9      	beq.n	800ae4e <__sflush_r+0x1a>
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ae60:	682f      	ldr	r7, [r5, #0]
 800ae62:	602b      	str	r3, [r5, #0]
 800ae64:	d032      	beq.n	800aecc <__sflush_r+0x98>
 800ae66:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ae68:	89a3      	ldrh	r3, [r4, #12]
 800ae6a:	075a      	lsls	r2, r3, #29
 800ae6c:	d505      	bpl.n	800ae7a <__sflush_r+0x46>
 800ae6e:	6863      	ldr	r3, [r4, #4]
 800ae70:	1ac0      	subs	r0, r0, r3
 800ae72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ae74:	b10b      	cbz	r3, 800ae7a <__sflush_r+0x46>
 800ae76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ae78:	1ac0      	subs	r0, r0, r3
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	4602      	mov	r2, r0
 800ae7e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae80:	6a21      	ldr	r1, [r4, #32]
 800ae82:	4628      	mov	r0, r5
 800ae84:	47b0      	blx	r6
 800ae86:	1c43      	adds	r3, r0, #1
 800ae88:	89a3      	ldrh	r3, [r4, #12]
 800ae8a:	d106      	bne.n	800ae9a <__sflush_r+0x66>
 800ae8c:	6829      	ldr	r1, [r5, #0]
 800ae8e:	291d      	cmp	r1, #29
 800ae90:	d82c      	bhi.n	800aeec <__sflush_r+0xb8>
 800ae92:	4a2a      	ldr	r2, [pc, #168]	; (800af3c <__sflush_r+0x108>)
 800ae94:	40ca      	lsrs	r2, r1
 800ae96:	07d6      	lsls	r6, r2, #31
 800ae98:	d528      	bpl.n	800aeec <__sflush_r+0xb8>
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	6062      	str	r2, [r4, #4]
 800ae9e:	04d9      	lsls	r1, r3, #19
 800aea0:	6922      	ldr	r2, [r4, #16]
 800aea2:	6022      	str	r2, [r4, #0]
 800aea4:	d504      	bpl.n	800aeb0 <__sflush_r+0x7c>
 800aea6:	1c42      	adds	r2, r0, #1
 800aea8:	d101      	bne.n	800aeae <__sflush_r+0x7a>
 800aeaa:	682b      	ldr	r3, [r5, #0]
 800aeac:	b903      	cbnz	r3, 800aeb0 <__sflush_r+0x7c>
 800aeae:	6560      	str	r0, [r4, #84]	; 0x54
 800aeb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aeb2:	602f      	str	r7, [r5, #0]
 800aeb4:	2900      	cmp	r1, #0
 800aeb6:	d0ca      	beq.n	800ae4e <__sflush_r+0x1a>
 800aeb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aebc:	4299      	cmp	r1, r3
 800aebe:	d002      	beq.n	800aec6 <__sflush_r+0x92>
 800aec0:	4628      	mov	r0, r5
 800aec2:	f001 f963 	bl	800c18c <_free_r>
 800aec6:	2000      	movs	r0, #0
 800aec8:	6360      	str	r0, [r4, #52]	; 0x34
 800aeca:	e7c1      	b.n	800ae50 <__sflush_r+0x1c>
 800aecc:	6a21      	ldr	r1, [r4, #32]
 800aece:	2301      	movs	r3, #1
 800aed0:	4628      	mov	r0, r5
 800aed2:	47b0      	blx	r6
 800aed4:	1c41      	adds	r1, r0, #1
 800aed6:	d1c7      	bne.n	800ae68 <__sflush_r+0x34>
 800aed8:	682b      	ldr	r3, [r5, #0]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d0c4      	beq.n	800ae68 <__sflush_r+0x34>
 800aede:	2b1d      	cmp	r3, #29
 800aee0:	d001      	beq.n	800aee6 <__sflush_r+0xb2>
 800aee2:	2b16      	cmp	r3, #22
 800aee4:	d101      	bne.n	800aeea <__sflush_r+0xb6>
 800aee6:	602f      	str	r7, [r5, #0]
 800aee8:	e7b1      	b.n	800ae4e <__sflush_r+0x1a>
 800aeea:	89a3      	ldrh	r3, [r4, #12]
 800aeec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aef0:	81a3      	strh	r3, [r4, #12]
 800aef2:	e7ad      	b.n	800ae50 <__sflush_r+0x1c>
 800aef4:	690f      	ldr	r7, [r1, #16]
 800aef6:	2f00      	cmp	r7, #0
 800aef8:	d0a9      	beq.n	800ae4e <__sflush_r+0x1a>
 800aefa:	0793      	lsls	r3, r2, #30
 800aefc:	680e      	ldr	r6, [r1, #0]
 800aefe:	bf08      	it	eq
 800af00:	694b      	ldreq	r3, [r1, #20]
 800af02:	600f      	str	r7, [r1, #0]
 800af04:	bf18      	it	ne
 800af06:	2300      	movne	r3, #0
 800af08:	eba6 0807 	sub.w	r8, r6, r7
 800af0c:	608b      	str	r3, [r1, #8]
 800af0e:	f1b8 0f00 	cmp.w	r8, #0
 800af12:	dd9c      	ble.n	800ae4e <__sflush_r+0x1a>
 800af14:	6a21      	ldr	r1, [r4, #32]
 800af16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af18:	4643      	mov	r3, r8
 800af1a:	463a      	mov	r2, r7
 800af1c:	4628      	mov	r0, r5
 800af1e:	47b0      	blx	r6
 800af20:	2800      	cmp	r0, #0
 800af22:	dc06      	bgt.n	800af32 <__sflush_r+0xfe>
 800af24:	89a3      	ldrh	r3, [r4, #12]
 800af26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af2a:	81a3      	strh	r3, [r4, #12]
 800af2c:	f04f 30ff 	mov.w	r0, #4294967295
 800af30:	e78e      	b.n	800ae50 <__sflush_r+0x1c>
 800af32:	4407      	add	r7, r0
 800af34:	eba8 0800 	sub.w	r8, r8, r0
 800af38:	e7e9      	b.n	800af0e <__sflush_r+0xda>
 800af3a:	bf00      	nop
 800af3c:	20400001 	.word	0x20400001

0800af40 <_fflush_r>:
 800af40:	b538      	push	{r3, r4, r5, lr}
 800af42:	690b      	ldr	r3, [r1, #16]
 800af44:	4605      	mov	r5, r0
 800af46:	460c      	mov	r4, r1
 800af48:	b913      	cbnz	r3, 800af50 <_fflush_r+0x10>
 800af4a:	2500      	movs	r5, #0
 800af4c:	4628      	mov	r0, r5
 800af4e:	bd38      	pop	{r3, r4, r5, pc}
 800af50:	b118      	cbz	r0, 800af5a <_fflush_r+0x1a>
 800af52:	6983      	ldr	r3, [r0, #24]
 800af54:	b90b      	cbnz	r3, 800af5a <_fflush_r+0x1a>
 800af56:	f7fd f807 	bl	8007f68 <__sinit>
 800af5a:	4b14      	ldr	r3, [pc, #80]	; (800afac <_fflush_r+0x6c>)
 800af5c:	429c      	cmp	r4, r3
 800af5e:	d11b      	bne.n	800af98 <_fflush_r+0x58>
 800af60:	686c      	ldr	r4, [r5, #4]
 800af62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d0ef      	beq.n	800af4a <_fflush_r+0xa>
 800af6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800af6c:	07d0      	lsls	r0, r2, #31
 800af6e:	d404      	bmi.n	800af7a <_fflush_r+0x3a>
 800af70:	0599      	lsls	r1, r3, #22
 800af72:	d402      	bmi.n	800af7a <_fflush_r+0x3a>
 800af74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af76:	f7fd f8ba 	bl	80080ee <__retarget_lock_acquire_recursive>
 800af7a:	4628      	mov	r0, r5
 800af7c:	4621      	mov	r1, r4
 800af7e:	f7ff ff59 	bl	800ae34 <__sflush_r>
 800af82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af84:	07da      	lsls	r2, r3, #31
 800af86:	4605      	mov	r5, r0
 800af88:	d4e0      	bmi.n	800af4c <_fflush_r+0xc>
 800af8a:	89a3      	ldrh	r3, [r4, #12]
 800af8c:	059b      	lsls	r3, r3, #22
 800af8e:	d4dd      	bmi.n	800af4c <_fflush_r+0xc>
 800af90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af92:	f7fd f8ad 	bl	80080f0 <__retarget_lock_release_recursive>
 800af96:	e7d9      	b.n	800af4c <_fflush_r+0xc>
 800af98:	4b05      	ldr	r3, [pc, #20]	; (800afb0 <_fflush_r+0x70>)
 800af9a:	429c      	cmp	r4, r3
 800af9c:	d101      	bne.n	800afa2 <_fflush_r+0x62>
 800af9e:	68ac      	ldr	r4, [r5, #8]
 800afa0:	e7df      	b.n	800af62 <_fflush_r+0x22>
 800afa2:	4b04      	ldr	r3, [pc, #16]	; (800afb4 <_fflush_r+0x74>)
 800afa4:	429c      	cmp	r4, r3
 800afa6:	bf08      	it	eq
 800afa8:	68ec      	ldreq	r4, [r5, #12]
 800afaa:	e7da      	b.n	800af62 <_fflush_r+0x22>
 800afac:	0800cb50 	.word	0x0800cb50
 800afb0:	0800cb70 	.word	0x0800cb70
 800afb4:	0800cb30 	.word	0x0800cb30

0800afb8 <rshift>:
 800afb8:	6903      	ldr	r3, [r0, #16]
 800afba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800afbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800afc2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800afc6:	f100 0414 	add.w	r4, r0, #20
 800afca:	dd45      	ble.n	800b058 <rshift+0xa0>
 800afcc:	f011 011f 	ands.w	r1, r1, #31
 800afd0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800afd4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800afd8:	d10c      	bne.n	800aff4 <rshift+0x3c>
 800afda:	f100 0710 	add.w	r7, r0, #16
 800afde:	4629      	mov	r1, r5
 800afe0:	42b1      	cmp	r1, r6
 800afe2:	d334      	bcc.n	800b04e <rshift+0x96>
 800afe4:	1a9b      	subs	r3, r3, r2
 800afe6:	009b      	lsls	r3, r3, #2
 800afe8:	1eea      	subs	r2, r5, #3
 800afea:	4296      	cmp	r6, r2
 800afec:	bf38      	it	cc
 800afee:	2300      	movcc	r3, #0
 800aff0:	4423      	add	r3, r4
 800aff2:	e015      	b.n	800b020 <rshift+0x68>
 800aff4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800aff8:	f1c1 0820 	rsb	r8, r1, #32
 800affc:	40cf      	lsrs	r7, r1
 800affe:	f105 0e04 	add.w	lr, r5, #4
 800b002:	46a1      	mov	r9, r4
 800b004:	4576      	cmp	r6, lr
 800b006:	46f4      	mov	ip, lr
 800b008:	d815      	bhi.n	800b036 <rshift+0x7e>
 800b00a:	1a9a      	subs	r2, r3, r2
 800b00c:	0092      	lsls	r2, r2, #2
 800b00e:	3a04      	subs	r2, #4
 800b010:	3501      	adds	r5, #1
 800b012:	42ae      	cmp	r6, r5
 800b014:	bf38      	it	cc
 800b016:	2200      	movcc	r2, #0
 800b018:	18a3      	adds	r3, r4, r2
 800b01a:	50a7      	str	r7, [r4, r2]
 800b01c:	b107      	cbz	r7, 800b020 <rshift+0x68>
 800b01e:	3304      	adds	r3, #4
 800b020:	1b1a      	subs	r2, r3, r4
 800b022:	42a3      	cmp	r3, r4
 800b024:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b028:	bf08      	it	eq
 800b02a:	2300      	moveq	r3, #0
 800b02c:	6102      	str	r2, [r0, #16]
 800b02e:	bf08      	it	eq
 800b030:	6143      	streq	r3, [r0, #20]
 800b032:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b036:	f8dc c000 	ldr.w	ip, [ip]
 800b03a:	fa0c fc08 	lsl.w	ip, ip, r8
 800b03e:	ea4c 0707 	orr.w	r7, ip, r7
 800b042:	f849 7b04 	str.w	r7, [r9], #4
 800b046:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b04a:	40cf      	lsrs	r7, r1
 800b04c:	e7da      	b.n	800b004 <rshift+0x4c>
 800b04e:	f851 cb04 	ldr.w	ip, [r1], #4
 800b052:	f847 cf04 	str.w	ip, [r7, #4]!
 800b056:	e7c3      	b.n	800afe0 <rshift+0x28>
 800b058:	4623      	mov	r3, r4
 800b05a:	e7e1      	b.n	800b020 <rshift+0x68>

0800b05c <__hexdig_fun>:
 800b05c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b060:	2b09      	cmp	r3, #9
 800b062:	d802      	bhi.n	800b06a <__hexdig_fun+0xe>
 800b064:	3820      	subs	r0, #32
 800b066:	b2c0      	uxtb	r0, r0
 800b068:	4770      	bx	lr
 800b06a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b06e:	2b05      	cmp	r3, #5
 800b070:	d801      	bhi.n	800b076 <__hexdig_fun+0x1a>
 800b072:	3847      	subs	r0, #71	; 0x47
 800b074:	e7f7      	b.n	800b066 <__hexdig_fun+0xa>
 800b076:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b07a:	2b05      	cmp	r3, #5
 800b07c:	d801      	bhi.n	800b082 <__hexdig_fun+0x26>
 800b07e:	3827      	subs	r0, #39	; 0x27
 800b080:	e7f1      	b.n	800b066 <__hexdig_fun+0xa>
 800b082:	2000      	movs	r0, #0
 800b084:	4770      	bx	lr
	...

0800b088 <__gethex>:
 800b088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b08c:	ed2d 8b02 	vpush	{d8}
 800b090:	b089      	sub	sp, #36	; 0x24
 800b092:	ee08 0a10 	vmov	s16, r0
 800b096:	9304      	str	r3, [sp, #16]
 800b098:	4bb4      	ldr	r3, [pc, #720]	; (800b36c <__gethex+0x2e4>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	9301      	str	r3, [sp, #4]
 800b09e:	4618      	mov	r0, r3
 800b0a0:	468b      	mov	fp, r1
 800b0a2:	4690      	mov	r8, r2
 800b0a4:	f7f5 f8a4 	bl	80001f0 <strlen>
 800b0a8:	9b01      	ldr	r3, [sp, #4]
 800b0aa:	f8db 2000 	ldr.w	r2, [fp]
 800b0ae:	4403      	add	r3, r0
 800b0b0:	4682      	mov	sl, r0
 800b0b2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b0b6:	9305      	str	r3, [sp, #20]
 800b0b8:	1c93      	adds	r3, r2, #2
 800b0ba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b0be:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b0c2:	32fe      	adds	r2, #254	; 0xfe
 800b0c4:	18d1      	adds	r1, r2, r3
 800b0c6:	461f      	mov	r7, r3
 800b0c8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b0cc:	9100      	str	r1, [sp, #0]
 800b0ce:	2830      	cmp	r0, #48	; 0x30
 800b0d0:	d0f8      	beq.n	800b0c4 <__gethex+0x3c>
 800b0d2:	f7ff ffc3 	bl	800b05c <__hexdig_fun>
 800b0d6:	4604      	mov	r4, r0
 800b0d8:	2800      	cmp	r0, #0
 800b0da:	d13a      	bne.n	800b152 <__gethex+0xca>
 800b0dc:	9901      	ldr	r1, [sp, #4]
 800b0de:	4652      	mov	r2, sl
 800b0e0:	4638      	mov	r0, r7
 800b0e2:	f001 fb71 	bl	800c7c8 <strncmp>
 800b0e6:	4605      	mov	r5, r0
 800b0e8:	2800      	cmp	r0, #0
 800b0ea:	d168      	bne.n	800b1be <__gethex+0x136>
 800b0ec:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b0f0:	eb07 060a 	add.w	r6, r7, sl
 800b0f4:	f7ff ffb2 	bl	800b05c <__hexdig_fun>
 800b0f8:	2800      	cmp	r0, #0
 800b0fa:	d062      	beq.n	800b1c2 <__gethex+0x13a>
 800b0fc:	4633      	mov	r3, r6
 800b0fe:	7818      	ldrb	r0, [r3, #0]
 800b100:	2830      	cmp	r0, #48	; 0x30
 800b102:	461f      	mov	r7, r3
 800b104:	f103 0301 	add.w	r3, r3, #1
 800b108:	d0f9      	beq.n	800b0fe <__gethex+0x76>
 800b10a:	f7ff ffa7 	bl	800b05c <__hexdig_fun>
 800b10e:	2301      	movs	r3, #1
 800b110:	fab0 f480 	clz	r4, r0
 800b114:	0964      	lsrs	r4, r4, #5
 800b116:	4635      	mov	r5, r6
 800b118:	9300      	str	r3, [sp, #0]
 800b11a:	463a      	mov	r2, r7
 800b11c:	4616      	mov	r6, r2
 800b11e:	3201      	adds	r2, #1
 800b120:	7830      	ldrb	r0, [r6, #0]
 800b122:	f7ff ff9b 	bl	800b05c <__hexdig_fun>
 800b126:	2800      	cmp	r0, #0
 800b128:	d1f8      	bne.n	800b11c <__gethex+0x94>
 800b12a:	9901      	ldr	r1, [sp, #4]
 800b12c:	4652      	mov	r2, sl
 800b12e:	4630      	mov	r0, r6
 800b130:	f001 fb4a 	bl	800c7c8 <strncmp>
 800b134:	b980      	cbnz	r0, 800b158 <__gethex+0xd0>
 800b136:	b94d      	cbnz	r5, 800b14c <__gethex+0xc4>
 800b138:	eb06 050a 	add.w	r5, r6, sl
 800b13c:	462a      	mov	r2, r5
 800b13e:	4616      	mov	r6, r2
 800b140:	3201      	adds	r2, #1
 800b142:	7830      	ldrb	r0, [r6, #0]
 800b144:	f7ff ff8a 	bl	800b05c <__hexdig_fun>
 800b148:	2800      	cmp	r0, #0
 800b14a:	d1f8      	bne.n	800b13e <__gethex+0xb6>
 800b14c:	1bad      	subs	r5, r5, r6
 800b14e:	00ad      	lsls	r5, r5, #2
 800b150:	e004      	b.n	800b15c <__gethex+0xd4>
 800b152:	2400      	movs	r4, #0
 800b154:	4625      	mov	r5, r4
 800b156:	e7e0      	b.n	800b11a <__gethex+0x92>
 800b158:	2d00      	cmp	r5, #0
 800b15a:	d1f7      	bne.n	800b14c <__gethex+0xc4>
 800b15c:	7833      	ldrb	r3, [r6, #0]
 800b15e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b162:	2b50      	cmp	r3, #80	; 0x50
 800b164:	d13b      	bne.n	800b1de <__gethex+0x156>
 800b166:	7873      	ldrb	r3, [r6, #1]
 800b168:	2b2b      	cmp	r3, #43	; 0x2b
 800b16a:	d02c      	beq.n	800b1c6 <__gethex+0x13e>
 800b16c:	2b2d      	cmp	r3, #45	; 0x2d
 800b16e:	d02e      	beq.n	800b1ce <__gethex+0x146>
 800b170:	1c71      	adds	r1, r6, #1
 800b172:	f04f 0900 	mov.w	r9, #0
 800b176:	7808      	ldrb	r0, [r1, #0]
 800b178:	f7ff ff70 	bl	800b05c <__hexdig_fun>
 800b17c:	1e43      	subs	r3, r0, #1
 800b17e:	b2db      	uxtb	r3, r3
 800b180:	2b18      	cmp	r3, #24
 800b182:	d82c      	bhi.n	800b1de <__gethex+0x156>
 800b184:	f1a0 0210 	sub.w	r2, r0, #16
 800b188:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b18c:	f7ff ff66 	bl	800b05c <__hexdig_fun>
 800b190:	1e43      	subs	r3, r0, #1
 800b192:	b2db      	uxtb	r3, r3
 800b194:	2b18      	cmp	r3, #24
 800b196:	d91d      	bls.n	800b1d4 <__gethex+0x14c>
 800b198:	f1b9 0f00 	cmp.w	r9, #0
 800b19c:	d000      	beq.n	800b1a0 <__gethex+0x118>
 800b19e:	4252      	negs	r2, r2
 800b1a0:	4415      	add	r5, r2
 800b1a2:	f8cb 1000 	str.w	r1, [fp]
 800b1a6:	b1e4      	cbz	r4, 800b1e2 <__gethex+0x15a>
 800b1a8:	9b00      	ldr	r3, [sp, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	bf14      	ite	ne
 800b1ae:	2700      	movne	r7, #0
 800b1b0:	2706      	moveq	r7, #6
 800b1b2:	4638      	mov	r0, r7
 800b1b4:	b009      	add	sp, #36	; 0x24
 800b1b6:	ecbd 8b02 	vpop	{d8}
 800b1ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1be:	463e      	mov	r6, r7
 800b1c0:	4625      	mov	r5, r4
 800b1c2:	2401      	movs	r4, #1
 800b1c4:	e7ca      	b.n	800b15c <__gethex+0xd4>
 800b1c6:	f04f 0900 	mov.w	r9, #0
 800b1ca:	1cb1      	adds	r1, r6, #2
 800b1cc:	e7d3      	b.n	800b176 <__gethex+0xee>
 800b1ce:	f04f 0901 	mov.w	r9, #1
 800b1d2:	e7fa      	b.n	800b1ca <__gethex+0x142>
 800b1d4:	230a      	movs	r3, #10
 800b1d6:	fb03 0202 	mla	r2, r3, r2, r0
 800b1da:	3a10      	subs	r2, #16
 800b1dc:	e7d4      	b.n	800b188 <__gethex+0x100>
 800b1de:	4631      	mov	r1, r6
 800b1e0:	e7df      	b.n	800b1a2 <__gethex+0x11a>
 800b1e2:	1bf3      	subs	r3, r6, r7
 800b1e4:	3b01      	subs	r3, #1
 800b1e6:	4621      	mov	r1, r4
 800b1e8:	2b07      	cmp	r3, #7
 800b1ea:	dc0b      	bgt.n	800b204 <__gethex+0x17c>
 800b1ec:	ee18 0a10 	vmov	r0, s16
 800b1f0:	f000 faf4 	bl	800b7dc <_Balloc>
 800b1f4:	4604      	mov	r4, r0
 800b1f6:	b940      	cbnz	r0, 800b20a <__gethex+0x182>
 800b1f8:	4b5d      	ldr	r3, [pc, #372]	; (800b370 <__gethex+0x2e8>)
 800b1fa:	4602      	mov	r2, r0
 800b1fc:	21de      	movs	r1, #222	; 0xde
 800b1fe:	485d      	ldr	r0, [pc, #372]	; (800b374 <__gethex+0x2ec>)
 800b200:	f001 fb04 	bl	800c80c <__assert_func>
 800b204:	3101      	adds	r1, #1
 800b206:	105b      	asrs	r3, r3, #1
 800b208:	e7ee      	b.n	800b1e8 <__gethex+0x160>
 800b20a:	f100 0914 	add.w	r9, r0, #20
 800b20e:	f04f 0b00 	mov.w	fp, #0
 800b212:	f1ca 0301 	rsb	r3, sl, #1
 800b216:	f8cd 9008 	str.w	r9, [sp, #8]
 800b21a:	f8cd b000 	str.w	fp, [sp]
 800b21e:	9306      	str	r3, [sp, #24]
 800b220:	42b7      	cmp	r7, r6
 800b222:	d340      	bcc.n	800b2a6 <__gethex+0x21e>
 800b224:	9802      	ldr	r0, [sp, #8]
 800b226:	9b00      	ldr	r3, [sp, #0]
 800b228:	f840 3b04 	str.w	r3, [r0], #4
 800b22c:	eba0 0009 	sub.w	r0, r0, r9
 800b230:	1080      	asrs	r0, r0, #2
 800b232:	0146      	lsls	r6, r0, #5
 800b234:	6120      	str	r0, [r4, #16]
 800b236:	4618      	mov	r0, r3
 800b238:	f000 fbc2 	bl	800b9c0 <__hi0bits>
 800b23c:	1a30      	subs	r0, r6, r0
 800b23e:	f8d8 6000 	ldr.w	r6, [r8]
 800b242:	42b0      	cmp	r0, r6
 800b244:	dd63      	ble.n	800b30e <__gethex+0x286>
 800b246:	1b87      	subs	r7, r0, r6
 800b248:	4639      	mov	r1, r7
 800b24a:	4620      	mov	r0, r4
 800b24c:	f000 ff66 	bl	800c11c <__any_on>
 800b250:	4682      	mov	sl, r0
 800b252:	b1a8      	cbz	r0, 800b280 <__gethex+0x1f8>
 800b254:	1e7b      	subs	r3, r7, #1
 800b256:	1159      	asrs	r1, r3, #5
 800b258:	f003 021f 	and.w	r2, r3, #31
 800b25c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b260:	f04f 0a01 	mov.w	sl, #1
 800b264:	fa0a f202 	lsl.w	r2, sl, r2
 800b268:	420a      	tst	r2, r1
 800b26a:	d009      	beq.n	800b280 <__gethex+0x1f8>
 800b26c:	4553      	cmp	r3, sl
 800b26e:	dd05      	ble.n	800b27c <__gethex+0x1f4>
 800b270:	1eb9      	subs	r1, r7, #2
 800b272:	4620      	mov	r0, r4
 800b274:	f000 ff52 	bl	800c11c <__any_on>
 800b278:	2800      	cmp	r0, #0
 800b27a:	d145      	bne.n	800b308 <__gethex+0x280>
 800b27c:	f04f 0a02 	mov.w	sl, #2
 800b280:	4639      	mov	r1, r7
 800b282:	4620      	mov	r0, r4
 800b284:	f7ff fe98 	bl	800afb8 <rshift>
 800b288:	443d      	add	r5, r7
 800b28a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b28e:	42ab      	cmp	r3, r5
 800b290:	da4c      	bge.n	800b32c <__gethex+0x2a4>
 800b292:	ee18 0a10 	vmov	r0, s16
 800b296:	4621      	mov	r1, r4
 800b298:	f000 fae0 	bl	800b85c <_Bfree>
 800b29c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b29e:	2300      	movs	r3, #0
 800b2a0:	6013      	str	r3, [r2, #0]
 800b2a2:	27a3      	movs	r7, #163	; 0xa3
 800b2a4:	e785      	b.n	800b1b2 <__gethex+0x12a>
 800b2a6:	1e73      	subs	r3, r6, #1
 800b2a8:	9a05      	ldr	r2, [sp, #20]
 800b2aa:	9303      	str	r3, [sp, #12]
 800b2ac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b2b0:	4293      	cmp	r3, r2
 800b2b2:	d019      	beq.n	800b2e8 <__gethex+0x260>
 800b2b4:	f1bb 0f20 	cmp.w	fp, #32
 800b2b8:	d107      	bne.n	800b2ca <__gethex+0x242>
 800b2ba:	9b02      	ldr	r3, [sp, #8]
 800b2bc:	9a00      	ldr	r2, [sp, #0]
 800b2be:	f843 2b04 	str.w	r2, [r3], #4
 800b2c2:	9302      	str	r3, [sp, #8]
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	9300      	str	r3, [sp, #0]
 800b2c8:	469b      	mov	fp, r3
 800b2ca:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b2ce:	f7ff fec5 	bl	800b05c <__hexdig_fun>
 800b2d2:	9b00      	ldr	r3, [sp, #0]
 800b2d4:	f000 000f 	and.w	r0, r0, #15
 800b2d8:	fa00 f00b 	lsl.w	r0, r0, fp
 800b2dc:	4303      	orrs	r3, r0
 800b2de:	9300      	str	r3, [sp, #0]
 800b2e0:	f10b 0b04 	add.w	fp, fp, #4
 800b2e4:	9b03      	ldr	r3, [sp, #12]
 800b2e6:	e00d      	b.n	800b304 <__gethex+0x27c>
 800b2e8:	9b03      	ldr	r3, [sp, #12]
 800b2ea:	9a06      	ldr	r2, [sp, #24]
 800b2ec:	4413      	add	r3, r2
 800b2ee:	42bb      	cmp	r3, r7
 800b2f0:	d3e0      	bcc.n	800b2b4 <__gethex+0x22c>
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	9901      	ldr	r1, [sp, #4]
 800b2f6:	9307      	str	r3, [sp, #28]
 800b2f8:	4652      	mov	r2, sl
 800b2fa:	f001 fa65 	bl	800c7c8 <strncmp>
 800b2fe:	9b07      	ldr	r3, [sp, #28]
 800b300:	2800      	cmp	r0, #0
 800b302:	d1d7      	bne.n	800b2b4 <__gethex+0x22c>
 800b304:	461e      	mov	r6, r3
 800b306:	e78b      	b.n	800b220 <__gethex+0x198>
 800b308:	f04f 0a03 	mov.w	sl, #3
 800b30c:	e7b8      	b.n	800b280 <__gethex+0x1f8>
 800b30e:	da0a      	bge.n	800b326 <__gethex+0x29e>
 800b310:	1a37      	subs	r7, r6, r0
 800b312:	4621      	mov	r1, r4
 800b314:	ee18 0a10 	vmov	r0, s16
 800b318:	463a      	mov	r2, r7
 800b31a:	f000 fcbb 	bl	800bc94 <__lshift>
 800b31e:	1bed      	subs	r5, r5, r7
 800b320:	4604      	mov	r4, r0
 800b322:	f100 0914 	add.w	r9, r0, #20
 800b326:	f04f 0a00 	mov.w	sl, #0
 800b32a:	e7ae      	b.n	800b28a <__gethex+0x202>
 800b32c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b330:	42a8      	cmp	r0, r5
 800b332:	dd72      	ble.n	800b41a <__gethex+0x392>
 800b334:	1b45      	subs	r5, r0, r5
 800b336:	42ae      	cmp	r6, r5
 800b338:	dc36      	bgt.n	800b3a8 <__gethex+0x320>
 800b33a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b33e:	2b02      	cmp	r3, #2
 800b340:	d02a      	beq.n	800b398 <__gethex+0x310>
 800b342:	2b03      	cmp	r3, #3
 800b344:	d02c      	beq.n	800b3a0 <__gethex+0x318>
 800b346:	2b01      	cmp	r3, #1
 800b348:	d11c      	bne.n	800b384 <__gethex+0x2fc>
 800b34a:	42ae      	cmp	r6, r5
 800b34c:	d11a      	bne.n	800b384 <__gethex+0x2fc>
 800b34e:	2e01      	cmp	r6, #1
 800b350:	d112      	bne.n	800b378 <__gethex+0x2f0>
 800b352:	9a04      	ldr	r2, [sp, #16]
 800b354:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b358:	6013      	str	r3, [r2, #0]
 800b35a:	2301      	movs	r3, #1
 800b35c:	6123      	str	r3, [r4, #16]
 800b35e:	f8c9 3000 	str.w	r3, [r9]
 800b362:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b364:	2762      	movs	r7, #98	; 0x62
 800b366:	601c      	str	r4, [r3, #0]
 800b368:	e723      	b.n	800b1b2 <__gethex+0x12a>
 800b36a:	bf00      	nop
 800b36c:	0800ce18 	.word	0x0800ce18
 800b370:	0800cda0 	.word	0x0800cda0
 800b374:	0800cdb1 	.word	0x0800cdb1
 800b378:	1e71      	subs	r1, r6, #1
 800b37a:	4620      	mov	r0, r4
 800b37c:	f000 fece 	bl	800c11c <__any_on>
 800b380:	2800      	cmp	r0, #0
 800b382:	d1e6      	bne.n	800b352 <__gethex+0x2ca>
 800b384:	ee18 0a10 	vmov	r0, s16
 800b388:	4621      	mov	r1, r4
 800b38a:	f000 fa67 	bl	800b85c <_Bfree>
 800b38e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b390:	2300      	movs	r3, #0
 800b392:	6013      	str	r3, [r2, #0]
 800b394:	2750      	movs	r7, #80	; 0x50
 800b396:	e70c      	b.n	800b1b2 <__gethex+0x12a>
 800b398:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d1f2      	bne.n	800b384 <__gethex+0x2fc>
 800b39e:	e7d8      	b.n	800b352 <__gethex+0x2ca>
 800b3a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d1d5      	bne.n	800b352 <__gethex+0x2ca>
 800b3a6:	e7ed      	b.n	800b384 <__gethex+0x2fc>
 800b3a8:	1e6f      	subs	r7, r5, #1
 800b3aa:	f1ba 0f00 	cmp.w	sl, #0
 800b3ae:	d131      	bne.n	800b414 <__gethex+0x38c>
 800b3b0:	b127      	cbz	r7, 800b3bc <__gethex+0x334>
 800b3b2:	4639      	mov	r1, r7
 800b3b4:	4620      	mov	r0, r4
 800b3b6:	f000 feb1 	bl	800c11c <__any_on>
 800b3ba:	4682      	mov	sl, r0
 800b3bc:	117b      	asrs	r3, r7, #5
 800b3be:	2101      	movs	r1, #1
 800b3c0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b3c4:	f007 071f 	and.w	r7, r7, #31
 800b3c8:	fa01 f707 	lsl.w	r7, r1, r7
 800b3cc:	421f      	tst	r7, r3
 800b3ce:	4629      	mov	r1, r5
 800b3d0:	4620      	mov	r0, r4
 800b3d2:	bf18      	it	ne
 800b3d4:	f04a 0a02 	orrne.w	sl, sl, #2
 800b3d8:	1b76      	subs	r6, r6, r5
 800b3da:	f7ff fded 	bl	800afb8 <rshift>
 800b3de:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b3e2:	2702      	movs	r7, #2
 800b3e4:	f1ba 0f00 	cmp.w	sl, #0
 800b3e8:	d048      	beq.n	800b47c <__gethex+0x3f4>
 800b3ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b3ee:	2b02      	cmp	r3, #2
 800b3f0:	d015      	beq.n	800b41e <__gethex+0x396>
 800b3f2:	2b03      	cmp	r3, #3
 800b3f4:	d017      	beq.n	800b426 <__gethex+0x39e>
 800b3f6:	2b01      	cmp	r3, #1
 800b3f8:	d109      	bne.n	800b40e <__gethex+0x386>
 800b3fa:	f01a 0f02 	tst.w	sl, #2
 800b3fe:	d006      	beq.n	800b40e <__gethex+0x386>
 800b400:	f8d9 0000 	ldr.w	r0, [r9]
 800b404:	ea4a 0a00 	orr.w	sl, sl, r0
 800b408:	f01a 0f01 	tst.w	sl, #1
 800b40c:	d10e      	bne.n	800b42c <__gethex+0x3a4>
 800b40e:	f047 0710 	orr.w	r7, r7, #16
 800b412:	e033      	b.n	800b47c <__gethex+0x3f4>
 800b414:	f04f 0a01 	mov.w	sl, #1
 800b418:	e7d0      	b.n	800b3bc <__gethex+0x334>
 800b41a:	2701      	movs	r7, #1
 800b41c:	e7e2      	b.n	800b3e4 <__gethex+0x35c>
 800b41e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b420:	f1c3 0301 	rsb	r3, r3, #1
 800b424:	9315      	str	r3, [sp, #84]	; 0x54
 800b426:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d0f0      	beq.n	800b40e <__gethex+0x386>
 800b42c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b430:	f104 0314 	add.w	r3, r4, #20
 800b434:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b438:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b43c:	f04f 0c00 	mov.w	ip, #0
 800b440:	4618      	mov	r0, r3
 800b442:	f853 2b04 	ldr.w	r2, [r3], #4
 800b446:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b44a:	d01c      	beq.n	800b486 <__gethex+0x3fe>
 800b44c:	3201      	adds	r2, #1
 800b44e:	6002      	str	r2, [r0, #0]
 800b450:	2f02      	cmp	r7, #2
 800b452:	f104 0314 	add.w	r3, r4, #20
 800b456:	d13f      	bne.n	800b4d8 <__gethex+0x450>
 800b458:	f8d8 2000 	ldr.w	r2, [r8]
 800b45c:	3a01      	subs	r2, #1
 800b45e:	42b2      	cmp	r2, r6
 800b460:	d10a      	bne.n	800b478 <__gethex+0x3f0>
 800b462:	1171      	asrs	r1, r6, #5
 800b464:	2201      	movs	r2, #1
 800b466:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b46a:	f006 061f 	and.w	r6, r6, #31
 800b46e:	fa02 f606 	lsl.w	r6, r2, r6
 800b472:	421e      	tst	r6, r3
 800b474:	bf18      	it	ne
 800b476:	4617      	movne	r7, r2
 800b478:	f047 0720 	orr.w	r7, r7, #32
 800b47c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b47e:	601c      	str	r4, [r3, #0]
 800b480:	9b04      	ldr	r3, [sp, #16]
 800b482:	601d      	str	r5, [r3, #0]
 800b484:	e695      	b.n	800b1b2 <__gethex+0x12a>
 800b486:	4299      	cmp	r1, r3
 800b488:	f843 cc04 	str.w	ip, [r3, #-4]
 800b48c:	d8d8      	bhi.n	800b440 <__gethex+0x3b8>
 800b48e:	68a3      	ldr	r3, [r4, #8]
 800b490:	459b      	cmp	fp, r3
 800b492:	db19      	blt.n	800b4c8 <__gethex+0x440>
 800b494:	6861      	ldr	r1, [r4, #4]
 800b496:	ee18 0a10 	vmov	r0, s16
 800b49a:	3101      	adds	r1, #1
 800b49c:	f000 f99e 	bl	800b7dc <_Balloc>
 800b4a0:	4681      	mov	r9, r0
 800b4a2:	b918      	cbnz	r0, 800b4ac <__gethex+0x424>
 800b4a4:	4b1a      	ldr	r3, [pc, #104]	; (800b510 <__gethex+0x488>)
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	2184      	movs	r1, #132	; 0x84
 800b4aa:	e6a8      	b.n	800b1fe <__gethex+0x176>
 800b4ac:	6922      	ldr	r2, [r4, #16]
 800b4ae:	3202      	adds	r2, #2
 800b4b0:	f104 010c 	add.w	r1, r4, #12
 800b4b4:	0092      	lsls	r2, r2, #2
 800b4b6:	300c      	adds	r0, #12
 800b4b8:	f7fc fe1b 	bl	80080f2 <memcpy>
 800b4bc:	4621      	mov	r1, r4
 800b4be:	ee18 0a10 	vmov	r0, s16
 800b4c2:	f000 f9cb 	bl	800b85c <_Bfree>
 800b4c6:	464c      	mov	r4, r9
 800b4c8:	6923      	ldr	r3, [r4, #16]
 800b4ca:	1c5a      	adds	r2, r3, #1
 800b4cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b4d0:	6122      	str	r2, [r4, #16]
 800b4d2:	2201      	movs	r2, #1
 800b4d4:	615a      	str	r2, [r3, #20]
 800b4d6:	e7bb      	b.n	800b450 <__gethex+0x3c8>
 800b4d8:	6922      	ldr	r2, [r4, #16]
 800b4da:	455a      	cmp	r2, fp
 800b4dc:	dd0b      	ble.n	800b4f6 <__gethex+0x46e>
 800b4de:	2101      	movs	r1, #1
 800b4e0:	4620      	mov	r0, r4
 800b4e2:	f7ff fd69 	bl	800afb8 <rshift>
 800b4e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b4ea:	3501      	adds	r5, #1
 800b4ec:	42ab      	cmp	r3, r5
 800b4ee:	f6ff aed0 	blt.w	800b292 <__gethex+0x20a>
 800b4f2:	2701      	movs	r7, #1
 800b4f4:	e7c0      	b.n	800b478 <__gethex+0x3f0>
 800b4f6:	f016 061f 	ands.w	r6, r6, #31
 800b4fa:	d0fa      	beq.n	800b4f2 <__gethex+0x46a>
 800b4fc:	4453      	add	r3, sl
 800b4fe:	f1c6 0620 	rsb	r6, r6, #32
 800b502:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b506:	f000 fa5b 	bl	800b9c0 <__hi0bits>
 800b50a:	42b0      	cmp	r0, r6
 800b50c:	dbe7      	blt.n	800b4de <__gethex+0x456>
 800b50e:	e7f0      	b.n	800b4f2 <__gethex+0x46a>
 800b510:	0800cda0 	.word	0x0800cda0

0800b514 <L_shift>:
 800b514:	f1c2 0208 	rsb	r2, r2, #8
 800b518:	0092      	lsls	r2, r2, #2
 800b51a:	b570      	push	{r4, r5, r6, lr}
 800b51c:	f1c2 0620 	rsb	r6, r2, #32
 800b520:	6843      	ldr	r3, [r0, #4]
 800b522:	6804      	ldr	r4, [r0, #0]
 800b524:	fa03 f506 	lsl.w	r5, r3, r6
 800b528:	432c      	orrs	r4, r5
 800b52a:	40d3      	lsrs	r3, r2
 800b52c:	6004      	str	r4, [r0, #0]
 800b52e:	f840 3f04 	str.w	r3, [r0, #4]!
 800b532:	4288      	cmp	r0, r1
 800b534:	d3f4      	bcc.n	800b520 <L_shift+0xc>
 800b536:	bd70      	pop	{r4, r5, r6, pc}

0800b538 <__match>:
 800b538:	b530      	push	{r4, r5, lr}
 800b53a:	6803      	ldr	r3, [r0, #0]
 800b53c:	3301      	adds	r3, #1
 800b53e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b542:	b914      	cbnz	r4, 800b54a <__match+0x12>
 800b544:	6003      	str	r3, [r0, #0]
 800b546:	2001      	movs	r0, #1
 800b548:	bd30      	pop	{r4, r5, pc}
 800b54a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b54e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b552:	2d19      	cmp	r5, #25
 800b554:	bf98      	it	ls
 800b556:	3220      	addls	r2, #32
 800b558:	42a2      	cmp	r2, r4
 800b55a:	d0f0      	beq.n	800b53e <__match+0x6>
 800b55c:	2000      	movs	r0, #0
 800b55e:	e7f3      	b.n	800b548 <__match+0x10>

0800b560 <__hexnan>:
 800b560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b564:	680b      	ldr	r3, [r1, #0]
 800b566:	115e      	asrs	r6, r3, #5
 800b568:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b56c:	f013 031f 	ands.w	r3, r3, #31
 800b570:	b087      	sub	sp, #28
 800b572:	bf18      	it	ne
 800b574:	3604      	addne	r6, #4
 800b576:	2500      	movs	r5, #0
 800b578:	1f37      	subs	r7, r6, #4
 800b57a:	4690      	mov	r8, r2
 800b57c:	6802      	ldr	r2, [r0, #0]
 800b57e:	9301      	str	r3, [sp, #4]
 800b580:	4682      	mov	sl, r0
 800b582:	f846 5c04 	str.w	r5, [r6, #-4]
 800b586:	46b9      	mov	r9, r7
 800b588:	463c      	mov	r4, r7
 800b58a:	9502      	str	r5, [sp, #8]
 800b58c:	46ab      	mov	fp, r5
 800b58e:	7851      	ldrb	r1, [r2, #1]
 800b590:	1c53      	adds	r3, r2, #1
 800b592:	9303      	str	r3, [sp, #12]
 800b594:	b341      	cbz	r1, 800b5e8 <__hexnan+0x88>
 800b596:	4608      	mov	r0, r1
 800b598:	9205      	str	r2, [sp, #20]
 800b59a:	9104      	str	r1, [sp, #16]
 800b59c:	f7ff fd5e 	bl	800b05c <__hexdig_fun>
 800b5a0:	2800      	cmp	r0, #0
 800b5a2:	d14f      	bne.n	800b644 <__hexnan+0xe4>
 800b5a4:	9904      	ldr	r1, [sp, #16]
 800b5a6:	9a05      	ldr	r2, [sp, #20]
 800b5a8:	2920      	cmp	r1, #32
 800b5aa:	d818      	bhi.n	800b5de <__hexnan+0x7e>
 800b5ac:	9b02      	ldr	r3, [sp, #8]
 800b5ae:	459b      	cmp	fp, r3
 800b5b0:	dd13      	ble.n	800b5da <__hexnan+0x7a>
 800b5b2:	454c      	cmp	r4, r9
 800b5b4:	d206      	bcs.n	800b5c4 <__hexnan+0x64>
 800b5b6:	2d07      	cmp	r5, #7
 800b5b8:	dc04      	bgt.n	800b5c4 <__hexnan+0x64>
 800b5ba:	462a      	mov	r2, r5
 800b5bc:	4649      	mov	r1, r9
 800b5be:	4620      	mov	r0, r4
 800b5c0:	f7ff ffa8 	bl	800b514 <L_shift>
 800b5c4:	4544      	cmp	r4, r8
 800b5c6:	d950      	bls.n	800b66a <__hexnan+0x10a>
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	f1a4 0904 	sub.w	r9, r4, #4
 800b5ce:	f844 3c04 	str.w	r3, [r4, #-4]
 800b5d2:	f8cd b008 	str.w	fp, [sp, #8]
 800b5d6:	464c      	mov	r4, r9
 800b5d8:	461d      	mov	r5, r3
 800b5da:	9a03      	ldr	r2, [sp, #12]
 800b5dc:	e7d7      	b.n	800b58e <__hexnan+0x2e>
 800b5de:	2929      	cmp	r1, #41	; 0x29
 800b5e0:	d156      	bne.n	800b690 <__hexnan+0x130>
 800b5e2:	3202      	adds	r2, #2
 800b5e4:	f8ca 2000 	str.w	r2, [sl]
 800b5e8:	f1bb 0f00 	cmp.w	fp, #0
 800b5ec:	d050      	beq.n	800b690 <__hexnan+0x130>
 800b5ee:	454c      	cmp	r4, r9
 800b5f0:	d206      	bcs.n	800b600 <__hexnan+0xa0>
 800b5f2:	2d07      	cmp	r5, #7
 800b5f4:	dc04      	bgt.n	800b600 <__hexnan+0xa0>
 800b5f6:	462a      	mov	r2, r5
 800b5f8:	4649      	mov	r1, r9
 800b5fa:	4620      	mov	r0, r4
 800b5fc:	f7ff ff8a 	bl	800b514 <L_shift>
 800b600:	4544      	cmp	r4, r8
 800b602:	d934      	bls.n	800b66e <__hexnan+0x10e>
 800b604:	f1a8 0204 	sub.w	r2, r8, #4
 800b608:	4623      	mov	r3, r4
 800b60a:	f853 1b04 	ldr.w	r1, [r3], #4
 800b60e:	f842 1f04 	str.w	r1, [r2, #4]!
 800b612:	429f      	cmp	r7, r3
 800b614:	d2f9      	bcs.n	800b60a <__hexnan+0xaa>
 800b616:	1b3b      	subs	r3, r7, r4
 800b618:	f023 0303 	bic.w	r3, r3, #3
 800b61c:	3304      	adds	r3, #4
 800b61e:	3401      	adds	r4, #1
 800b620:	3e03      	subs	r6, #3
 800b622:	42b4      	cmp	r4, r6
 800b624:	bf88      	it	hi
 800b626:	2304      	movhi	r3, #4
 800b628:	4443      	add	r3, r8
 800b62a:	2200      	movs	r2, #0
 800b62c:	f843 2b04 	str.w	r2, [r3], #4
 800b630:	429f      	cmp	r7, r3
 800b632:	d2fb      	bcs.n	800b62c <__hexnan+0xcc>
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	b91b      	cbnz	r3, 800b640 <__hexnan+0xe0>
 800b638:	4547      	cmp	r7, r8
 800b63a:	d127      	bne.n	800b68c <__hexnan+0x12c>
 800b63c:	2301      	movs	r3, #1
 800b63e:	603b      	str	r3, [r7, #0]
 800b640:	2005      	movs	r0, #5
 800b642:	e026      	b.n	800b692 <__hexnan+0x132>
 800b644:	3501      	adds	r5, #1
 800b646:	2d08      	cmp	r5, #8
 800b648:	f10b 0b01 	add.w	fp, fp, #1
 800b64c:	dd06      	ble.n	800b65c <__hexnan+0xfc>
 800b64e:	4544      	cmp	r4, r8
 800b650:	d9c3      	bls.n	800b5da <__hexnan+0x7a>
 800b652:	2300      	movs	r3, #0
 800b654:	f844 3c04 	str.w	r3, [r4, #-4]
 800b658:	2501      	movs	r5, #1
 800b65a:	3c04      	subs	r4, #4
 800b65c:	6822      	ldr	r2, [r4, #0]
 800b65e:	f000 000f 	and.w	r0, r0, #15
 800b662:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b666:	6022      	str	r2, [r4, #0]
 800b668:	e7b7      	b.n	800b5da <__hexnan+0x7a>
 800b66a:	2508      	movs	r5, #8
 800b66c:	e7b5      	b.n	800b5da <__hexnan+0x7a>
 800b66e:	9b01      	ldr	r3, [sp, #4]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d0df      	beq.n	800b634 <__hexnan+0xd4>
 800b674:	f04f 32ff 	mov.w	r2, #4294967295
 800b678:	f1c3 0320 	rsb	r3, r3, #32
 800b67c:	fa22 f303 	lsr.w	r3, r2, r3
 800b680:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b684:	401a      	ands	r2, r3
 800b686:	f846 2c04 	str.w	r2, [r6, #-4]
 800b68a:	e7d3      	b.n	800b634 <__hexnan+0xd4>
 800b68c:	3f04      	subs	r7, #4
 800b68e:	e7d1      	b.n	800b634 <__hexnan+0xd4>
 800b690:	2004      	movs	r0, #4
 800b692:	b007      	add	sp, #28
 800b694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b698 <_localeconv_r>:
 800b698:	4800      	ldr	r0, [pc, #0]	; (800b69c <_localeconv_r+0x4>)
 800b69a:	4770      	bx	lr
 800b69c:	20000168 	.word	0x20000168

0800b6a0 <_lseek_r>:
 800b6a0:	b538      	push	{r3, r4, r5, lr}
 800b6a2:	4d07      	ldr	r5, [pc, #28]	; (800b6c0 <_lseek_r+0x20>)
 800b6a4:	4604      	mov	r4, r0
 800b6a6:	4608      	mov	r0, r1
 800b6a8:	4611      	mov	r1, r2
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	602a      	str	r2, [r5, #0]
 800b6ae:	461a      	mov	r2, r3
 800b6b0:	f7f6 fb0c 	bl	8001ccc <_lseek>
 800b6b4:	1c43      	adds	r3, r0, #1
 800b6b6:	d102      	bne.n	800b6be <_lseek_r+0x1e>
 800b6b8:	682b      	ldr	r3, [r5, #0]
 800b6ba:	b103      	cbz	r3, 800b6be <_lseek_r+0x1e>
 800b6bc:	6023      	str	r3, [r4, #0]
 800b6be:	bd38      	pop	{r3, r4, r5, pc}
 800b6c0:	20005100 	.word	0x20005100

0800b6c4 <__swhatbuf_r>:
 800b6c4:	b570      	push	{r4, r5, r6, lr}
 800b6c6:	460e      	mov	r6, r1
 800b6c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6cc:	2900      	cmp	r1, #0
 800b6ce:	b096      	sub	sp, #88	; 0x58
 800b6d0:	4614      	mov	r4, r2
 800b6d2:	461d      	mov	r5, r3
 800b6d4:	da08      	bge.n	800b6e8 <__swhatbuf_r+0x24>
 800b6d6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b6da:	2200      	movs	r2, #0
 800b6dc:	602a      	str	r2, [r5, #0]
 800b6de:	061a      	lsls	r2, r3, #24
 800b6e0:	d410      	bmi.n	800b704 <__swhatbuf_r+0x40>
 800b6e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b6e6:	e00e      	b.n	800b706 <__swhatbuf_r+0x42>
 800b6e8:	466a      	mov	r2, sp
 800b6ea:	f001 f8bf 	bl	800c86c <_fstat_r>
 800b6ee:	2800      	cmp	r0, #0
 800b6f0:	dbf1      	blt.n	800b6d6 <__swhatbuf_r+0x12>
 800b6f2:	9a01      	ldr	r2, [sp, #4]
 800b6f4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b6f8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b6fc:	425a      	negs	r2, r3
 800b6fe:	415a      	adcs	r2, r3
 800b700:	602a      	str	r2, [r5, #0]
 800b702:	e7ee      	b.n	800b6e2 <__swhatbuf_r+0x1e>
 800b704:	2340      	movs	r3, #64	; 0x40
 800b706:	2000      	movs	r0, #0
 800b708:	6023      	str	r3, [r4, #0]
 800b70a:	b016      	add	sp, #88	; 0x58
 800b70c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b710 <__smakebuf_r>:
 800b710:	898b      	ldrh	r3, [r1, #12]
 800b712:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b714:	079d      	lsls	r5, r3, #30
 800b716:	4606      	mov	r6, r0
 800b718:	460c      	mov	r4, r1
 800b71a:	d507      	bpl.n	800b72c <__smakebuf_r+0x1c>
 800b71c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b720:	6023      	str	r3, [r4, #0]
 800b722:	6123      	str	r3, [r4, #16]
 800b724:	2301      	movs	r3, #1
 800b726:	6163      	str	r3, [r4, #20]
 800b728:	b002      	add	sp, #8
 800b72a:	bd70      	pop	{r4, r5, r6, pc}
 800b72c:	ab01      	add	r3, sp, #4
 800b72e:	466a      	mov	r2, sp
 800b730:	f7ff ffc8 	bl	800b6c4 <__swhatbuf_r>
 800b734:	9900      	ldr	r1, [sp, #0]
 800b736:	4605      	mov	r5, r0
 800b738:	4630      	mov	r0, r6
 800b73a:	f7fc fd11 	bl	8008160 <_malloc_r>
 800b73e:	b948      	cbnz	r0, 800b754 <__smakebuf_r+0x44>
 800b740:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b744:	059a      	lsls	r2, r3, #22
 800b746:	d4ef      	bmi.n	800b728 <__smakebuf_r+0x18>
 800b748:	f023 0303 	bic.w	r3, r3, #3
 800b74c:	f043 0302 	orr.w	r3, r3, #2
 800b750:	81a3      	strh	r3, [r4, #12]
 800b752:	e7e3      	b.n	800b71c <__smakebuf_r+0xc>
 800b754:	4b0d      	ldr	r3, [pc, #52]	; (800b78c <__smakebuf_r+0x7c>)
 800b756:	62b3      	str	r3, [r6, #40]	; 0x28
 800b758:	89a3      	ldrh	r3, [r4, #12]
 800b75a:	6020      	str	r0, [r4, #0]
 800b75c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b760:	81a3      	strh	r3, [r4, #12]
 800b762:	9b00      	ldr	r3, [sp, #0]
 800b764:	6163      	str	r3, [r4, #20]
 800b766:	9b01      	ldr	r3, [sp, #4]
 800b768:	6120      	str	r0, [r4, #16]
 800b76a:	b15b      	cbz	r3, 800b784 <__smakebuf_r+0x74>
 800b76c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b770:	4630      	mov	r0, r6
 800b772:	f001 f88d 	bl	800c890 <_isatty_r>
 800b776:	b128      	cbz	r0, 800b784 <__smakebuf_r+0x74>
 800b778:	89a3      	ldrh	r3, [r4, #12]
 800b77a:	f023 0303 	bic.w	r3, r3, #3
 800b77e:	f043 0301 	orr.w	r3, r3, #1
 800b782:	81a3      	strh	r3, [r4, #12]
 800b784:	89a0      	ldrh	r0, [r4, #12]
 800b786:	4305      	orrs	r5, r0
 800b788:	81a5      	strh	r5, [r4, #12]
 800b78a:	e7cd      	b.n	800b728 <__smakebuf_r+0x18>
 800b78c:	08007f01 	.word	0x08007f01

0800b790 <malloc>:
 800b790:	4b02      	ldr	r3, [pc, #8]	; (800b79c <malloc+0xc>)
 800b792:	4601      	mov	r1, r0
 800b794:	6818      	ldr	r0, [r3, #0]
 800b796:	f7fc bce3 	b.w	8008160 <_malloc_r>
 800b79a:	bf00      	nop
 800b79c:	20000010 	.word	0x20000010

0800b7a0 <__ascii_mbtowc>:
 800b7a0:	b082      	sub	sp, #8
 800b7a2:	b901      	cbnz	r1, 800b7a6 <__ascii_mbtowc+0x6>
 800b7a4:	a901      	add	r1, sp, #4
 800b7a6:	b142      	cbz	r2, 800b7ba <__ascii_mbtowc+0x1a>
 800b7a8:	b14b      	cbz	r3, 800b7be <__ascii_mbtowc+0x1e>
 800b7aa:	7813      	ldrb	r3, [r2, #0]
 800b7ac:	600b      	str	r3, [r1, #0]
 800b7ae:	7812      	ldrb	r2, [r2, #0]
 800b7b0:	1e10      	subs	r0, r2, #0
 800b7b2:	bf18      	it	ne
 800b7b4:	2001      	movne	r0, #1
 800b7b6:	b002      	add	sp, #8
 800b7b8:	4770      	bx	lr
 800b7ba:	4610      	mov	r0, r2
 800b7bc:	e7fb      	b.n	800b7b6 <__ascii_mbtowc+0x16>
 800b7be:	f06f 0001 	mvn.w	r0, #1
 800b7c2:	e7f8      	b.n	800b7b6 <__ascii_mbtowc+0x16>

0800b7c4 <__malloc_lock>:
 800b7c4:	4801      	ldr	r0, [pc, #4]	; (800b7cc <__malloc_lock+0x8>)
 800b7c6:	f7fc bc92 	b.w	80080ee <__retarget_lock_acquire_recursive>
 800b7ca:	bf00      	nop
 800b7cc:	200050f4 	.word	0x200050f4

0800b7d0 <__malloc_unlock>:
 800b7d0:	4801      	ldr	r0, [pc, #4]	; (800b7d8 <__malloc_unlock+0x8>)
 800b7d2:	f7fc bc8d 	b.w	80080f0 <__retarget_lock_release_recursive>
 800b7d6:	bf00      	nop
 800b7d8:	200050f4 	.word	0x200050f4

0800b7dc <_Balloc>:
 800b7dc:	b570      	push	{r4, r5, r6, lr}
 800b7de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b7e0:	4604      	mov	r4, r0
 800b7e2:	460d      	mov	r5, r1
 800b7e4:	b976      	cbnz	r6, 800b804 <_Balloc+0x28>
 800b7e6:	2010      	movs	r0, #16
 800b7e8:	f7ff ffd2 	bl	800b790 <malloc>
 800b7ec:	4602      	mov	r2, r0
 800b7ee:	6260      	str	r0, [r4, #36]	; 0x24
 800b7f0:	b920      	cbnz	r0, 800b7fc <_Balloc+0x20>
 800b7f2:	4b18      	ldr	r3, [pc, #96]	; (800b854 <_Balloc+0x78>)
 800b7f4:	4818      	ldr	r0, [pc, #96]	; (800b858 <_Balloc+0x7c>)
 800b7f6:	2166      	movs	r1, #102	; 0x66
 800b7f8:	f001 f808 	bl	800c80c <__assert_func>
 800b7fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b800:	6006      	str	r6, [r0, #0]
 800b802:	60c6      	str	r6, [r0, #12]
 800b804:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b806:	68f3      	ldr	r3, [r6, #12]
 800b808:	b183      	cbz	r3, 800b82c <_Balloc+0x50>
 800b80a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b80c:	68db      	ldr	r3, [r3, #12]
 800b80e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b812:	b9b8      	cbnz	r0, 800b844 <_Balloc+0x68>
 800b814:	2101      	movs	r1, #1
 800b816:	fa01 f605 	lsl.w	r6, r1, r5
 800b81a:	1d72      	adds	r2, r6, #5
 800b81c:	0092      	lsls	r2, r2, #2
 800b81e:	4620      	mov	r0, r4
 800b820:	f000 fc9d 	bl	800c15e <_calloc_r>
 800b824:	b160      	cbz	r0, 800b840 <_Balloc+0x64>
 800b826:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b82a:	e00e      	b.n	800b84a <_Balloc+0x6e>
 800b82c:	2221      	movs	r2, #33	; 0x21
 800b82e:	2104      	movs	r1, #4
 800b830:	4620      	mov	r0, r4
 800b832:	f000 fc94 	bl	800c15e <_calloc_r>
 800b836:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b838:	60f0      	str	r0, [r6, #12]
 800b83a:	68db      	ldr	r3, [r3, #12]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d1e4      	bne.n	800b80a <_Balloc+0x2e>
 800b840:	2000      	movs	r0, #0
 800b842:	bd70      	pop	{r4, r5, r6, pc}
 800b844:	6802      	ldr	r2, [r0, #0]
 800b846:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b84a:	2300      	movs	r3, #0
 800b84c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b850:	e7f7      	b.n	800b842 <_Balloc+0x66>
 800b852:	bf00      	nop
 800b854:	0800cd2e 	.word	0x0800cd2e
 800b858:	0800ce2c 	.word	0x0800ce2c

0800b85c <_Bfree>:
 800b85c:	b570      	push	{r4, r5, r6, lr}
 800b85e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b860:	4605      	mov	r5, r0
 800b862:	460c      	mov	r4, r1
 800b864:	b976      	cbnz	r6, 800b884 <_Bfree+0x28>
 800b866:	2010      	movs	r0, #16
 800b868:	f7ff ff92 	bl	800b790 <malloc>
 800b86c:	4602      	mov	r2, r0
 800b86e:	6268      	str	r0, [r5, #36]	; 0x24
 800b870:	b920      	cbnz	r0, 800b87c <_Bfree+0x20>
 800b872:	4b09      	ldr	r3, [pc, #36]	; (800b898 <_Bfree+0x3c>)
 800b874:	4809      	ldr	r0, [pc, #36]	; (800b89c <_Bfree+0x40>)
 800b876:	218a      	movs	r1, #138	; 0x8a
 800b878:	f000 ffc8 	bl	800c80c <__assert_func>
 800b87c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b880:	6006      	str	r6, [r0, #0]
 800b882:	60c6      	str	r6, [r0, #12]
 800b884:	b13c      	cbz	r4, 800b896 <_Bfree+0x3a>
 800b886:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b888:	6862      	ldr	r2, [r4, #4]
 800b88a:	68db      	ldr	r3, [r3, #12]
 800b88c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b890:	6021      	str	r1, [r4, #0]
 800b892:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b896:	bd70      	pop	{r4, r5, r6, pc}
 800b898:	0800cd2e 	.word	0x0800cd2e
 800b89c:	0800ce2c 	.word	0x0800ce2c

0800b8a0 <__multadd>:
 800b8a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8a4:	690d      	ldr	r5, [r1, #16]
 800b8a6:	4607      	mov	r7, r0
 800b8a8:	460c      	mov	r4, r1
 800b8aa:	461e      	mov	r6, r3
 800b8ac:	f101 0c14 	add.w	ip, r1, #20
 800b8b0:	2000      	movs	r0, #0
 800b8b2:	f8dc 3000 	ldr.w	r3, [ip]
 800b8b6:	b299      	uxth	r1, r3
 800b8b8:	fb02 6101 	mla	r1, r2, r1, r6
 800b8bc:	0c1e      	lsrs	r6, r3, #16
 800b8be:	0c0b      	lsrs	r3, r1, #16
 800b8c0:	fb02 3306 	mla	r3, r2, r6, r3
 800b8c4:	b289      	uxth	r1, r1
 800b8c6:	3001      	adds	r0, #1
 800b8c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b8cc:	4285      	cmp	r5, r0
 800b8ce:	f84c 1b04 	str.w	r1, [ip], #4
 800b8d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b8d6:	dcec      	bgt.n	800b8b2 <__multadd+0x12>
 800b8d8:	b30e      	cbz	r6, 800b91e <__multadd+0x7e>
 800b8da:	68a3      	ldr	r3, [r4, #8]
 800b8dc:	42ab      	cmp	r3, r5
 800b8de:	dc19      	bgt.n	800b914 <__multadd+0x74>
 800b8e0:	6861      	ldr	r1, [r4, #4]
 800b8e2:	4638      	mov	r0, r7
 800b8e4:	3101      	adds	r1, #1
 800b8e6:	f7ff ff79 	bl	800b7dc <_Balloc>
 800b8ea:	4680      	mov	r8, r0
 800b8ec:	b928      	cbnz	r0, 800b8fa <__multadd+0x5a>
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	4b0c      	ldr	r3, [pc, #48]	; (800b924 <__multadd+0x84>)
 800b8f2:	480d      	ldr	r0, [pc, #52]	; (800b928 <__multadd+0x88>)
 800b8f4:	21b5      	movs	r1, #181	; 0xb5
 800b8f6:	f000 ff89 	bl	800c80c <__assert_func>
 800b8fa:	6922      	ldr	r2, [r4, #16]
 800b8fc:	3202      	adds	r2, #2
 800b8fe:	f104 010c 	add.w	r1, r4, #12
 800b902:	0092      	lsls	r2, r2, #2
 800b904:	300c      	adds	r0, #12
 800b906:	f7fc fbf4 	bl	80080f2 <memcpy>
 800b90a:	4621      	mov	r1, r4
 800b90c:	4638      	mov	r0, r7
 800b90e:	f7ff ffa5 	bl	800b85c <_Bfree>
 800b912:	4644      	mov	r4, r8
 800b914:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b918:	3501      	adds	r5, #1
 800b91a:	615e      	str	r6, [r3, #20]
 800b91c:	6125      	str	r5, [r4, #16]
 800b91e:	4620      	mov	r0, r4
 800b920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b924:	0800cda0 	.word	0x0800cda0
 800b928:	0800ce2c 	.word	0x0800ce2c

0800b92c <__s2b>:
 800b92c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b930:	460c      	mov	r4, r1
 800b932:	4615      	mov	r5, r2
 800b934:	461f      	mov	r7, r3
 800b936:	2209      	movs	r2, #9
 800b938:	3308      	adds	r3, #8
 800b93a:	4606      	mov	r6, r0
 800b93c:	fb93 f3f2 	sdiv	r3, r3, r2
 800b940:	2100      	movs	r1, #0
 800b942:	2201      	movs	r2, #1
 800b944:	429a      	cmp	r2, r3
 800b946:	db09      	blt.n	800b95c <__s2b+0x30>
 800b948:	4630      	mov	r0, r6
 800b94a:	f7ff ff47 	bl	800b7dc <_Balloc>
 800b94e:	b940      	cbnz	r0, 800b962 <__s2b+0x36>
 800b950:	4602      	mov	r2, r0
 800b952:	4b19      	ldr	r3, [pc, #100]	; (800b9b8 <__s2b+0x8c>)
 800b954:	4819      	ldr	r0, [pc, #100]	; (800b9bc <__s2b+0x90>)
 800b956:	21ce      	movs	r1, #206	; 0xce
 800b958:	f000 ff58 	bl	800c80c <__assert_func>
 800b95c:	0052      	lsls	r2, r2, #1
 800b95e:	3101      	adds	r1, #1
 800b960:	e7f0      	b.n	800b944 <__s2b+0x18>
 800b962:	9b08      	ldr	r3, [sp, #32]
 800b964:	6143      	str	r3, [r0, #20]
 800b966:	2d09      	cmp	r5, #9
 800b968:	f04f 0301 	mov.w	r3, #1
 800b96c:	6103      	str	r3, [r0, #16]
 800b96e:	dd16      	ble.n	800b99e <__s2b+0x72>
 800b970:	f104 0909 	add.w	r9, r4, #9
 800b974:	46c8      	mov	r8, r9
 800b976:	442c      	add	r4, r5
 800b978:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b97c:	4601      	mov	r1, r0
 800b97e:	3b30      	subs	r3, #48	; 0x30
 800b980:	220a      	movs	r2, #10
 800b982:	4630      	mov	r0, r6
 800b984:	f7ff ff8c 	bl	800b8a0 <__multadd>
 800b988:	45a0      	cmp	r8, r4
 800b98a:	d1f5      	bne.n	800b978 <__s2b+0x4c>
 800b98c:	f1a5 0408 	sub.w	r4, r5, #8
 800b990:	444c      	add	r4, r9
 800b992:	1b2d      	subs	r5, r5, r4
 800b994:	1963      	adds	r3, r4, r5
 800b996:	42bb      	cmp	r3, r7
 800b998:	db04      	blt.n	800b9a4 <__s2b+0x78>
 800b99a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b99e:	340a      	adds	r4, #10
 800b9a0:	2509      	movs	r5, #9
 800b9a2:	e7f6      	b.n	800b992 <__s2b+0x66>
 800b9a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b9a8:	4601      	mov	r1, r0
 800b9aa:	3b30      	subs	r3, #48	; 0x30
 800b9ac:	220a      	movs	r2, #10
 800b9ae:	4630      	mov	r0, r6
 800b9b0:	f7ff ff76 	bl	800b8a0 <__multadd>
 800b9b4:	e7ee      	b.n	800b994 <__s2b+0x68>
 800b9b6:	bf00      	nop
 800b9b8:	0800cda0 	.word	0x0800cda0
 800b9bc:	0800ce2c 	.word	0x0800ce2c

0800b9c0 <__hi0bits>:
 800b9c0:	0c03      	lsrs	r3, r0, #16
 800b9c2:	041b      	lsls	r3, r3, #16
 800b9c4:	b9d3      	cbnz	r3, 800b9fc <__hi0bits+0x3c>
 800b9c6:	0400      	lsls	r0, r0, #16
 800b9c8:	2310      	movs	r3, #16
 800b9ca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b9ce:	bf04      	itt	eq
 800b9d0:	0200      	lsleq	r0, r0, #8
 800b9d2:	3308      	addeq	r3, #8
 800b9d4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b9d8:	bf04      	itt	eq
 800b9da:	0100      	lsleq	r0, r0, #4
 800b9dc:	3304      	addeq	r3, #4
 800b9de:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b9e2:	bf04      	itt	eq
 800b9e4:	0080      	lsleq	r0, r0, #2
 800b9e6:	3302      	addeq	r3, #2
 800b9e8:	2800      	cmp	r0, #0
 800b9ea:	db05      	blt.n	800b9f8 <__hi0bits+0x38>
 800b9ec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b9f0:	f103 0301 	add.w	r3, r3, #1
 800b9f4:	bf08      	it	eq
 800b9f6:	2320      	moveq	r3, #32
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	4770      	bx	lr
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	e7e4      	b.n	800b9ca <__hi0bits+0xa>

0800ba00 <__lo0bits>:
 800ba00:	6803      	ldr	r3, [r0, #0]
 800ba02:	f013 0207 	ands.w	r2, r3, #7
 800ba06:	4601      	mov	r1, r0
 800ba08:	d00b      	beq.n	800ba22 <__lo0bits+0x22>
 800ba0a:	07da      	lsls	r2, r3, #31
 800ba0c:	d423      	bmi.n	800ba56 <__lo0bits+0x56>
 800ba0e:	0798      	lsls	r0, r3, #30
 800ba10:	bf49      	itett	mi
 800ba12:	085b      	lsrmi	r3, r3, #1
 800ba14:	089b      	lsrpl	r3, r3, #2
 800ba16:	2001      	movmi	r0, #1
 800ba18:	600b      	strmi	r3, [r1, #0]
 800ba1a:	bf5c      	itt	pl
 800ba1c:	600b      	strpl	r3, [r1, #0]
 800ba1e:	2002      	movpl	r0, #2
 800ba20:	4770      	bx	lr
 800ba22:	b298      	uxth	r0, r3
 800ba24:	b9a8      	cbnz	r0, 800ba52 <__lo0bits+0x52>
 800ba26:	0c1b      	lsrs	r3, r3, #16
 800ba28:	2010      	movs	r0, #16
 800ba2a:	b2da      	uxtb	r2, r3
 800ba2c:	b90a      	cbnz	r2, 800ba32 <__lo0bits+0x32>
 800ba2e:	3008      	adds	r0, #8
 800ba30:	0a1b      	lsrs	r3, r3, #8
 800ba32:	071a      	lsls	r2, r3, #28
 800ba34:	bf04      	itt	eq
 800ba36:	091b      	lsreq	r3, r3, #4
 800ba38:	3004      	addeq	r0, #4
 800ba3a:	079a      	lsls	r2, r3, #30
 800ba3c:	bf04      	itt	eq
 800ba3e:	089b      	lsreq	r3, r3, #2
 800ba40:	3002      	addeq	r0, #2
 800ba42:	07da      	lsls	r2, r3, #31
 800ba44:	d403      	bmi.n	800ba4e <__lo0bits+0x4e>
 800ba46:	085b      	lsrs	r3, r3, #1
 800ba48:	f100 0001 	add.w	r0, r0, #1
 800ba4c:	d005      	beq.n	800ba5a <__lo0bits+0x5a>
 800ba4e:	600b      	str	r3, [r1, #0]
 800ba50:	4770      	bx	lr
 800ba52:	4610      	mov	r0, r2
 800ba54:	e7e9      	b.n	800ba2a <__lo0bits+0x2a>
 800ba56:	2000      	movs	r0, #0
 800ba58:	4770      	bx	lr
 800ba5a:	2020      	movs	r0, #32
 800ba5c:	4770      	bx	lr
	...

0800ba60 <__i2b>:
 800ba60:	b510      	push	{r4, lr}
 800ba62:	460c      	mov	r4, r1
 800ba64:	2101      	movs	r1, #1
 800ba66:	f7ff feb9 	bl	800b7dc <_Balloc>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	b928      	cbnz	r0, 800ba7a <__i2b+0x1a>
 800ba6e:	4b05      	ldr	r3, [pc, #20]	; (800ba84 <__i2b+0x24>)
 800ba70:	4805      	ldr	r0, [pc, #20]	; (800ba88 <__i2b+0x28>)
 800ba72:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ba76:	f000 fec9 	bl	800c80c <__assert_func>
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	6144      	str	r4, [r0, #20]
 800ba7e:	6103      	str	r3, [r0, #16]
 800ba80:	bd10      	pop	{r4, pc}
 800ba82:	bf00      	nop
 800ba84:	0800cda0 	.word	0x0800cda0
 800ba88:	0800ce2c 	.word	0x0800ce2c

0800ba8c <__multiply>:
 800ba8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba90:	4691      	mov	r9, r2
 800ba92:	690a      	ldr	r2, [r1, #16]
 800ba94:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ba98:	429a      	cmp	r2, r3
 800ba9a:	bfb8      	it	lt
 800ba9c:	460b      	movlt	r3, r1
 800ba9e:	460c      	mov	r4, r1
 800baa0:	bfbc      	itt	lt
 800baa2:	464c      	movlt	r4, r9
 800baa4:	4699      	movlt	r9, r3
 800baa6:	6927      	ldr	r7, [r4, #16]
 800baa8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800baac:	68a3      	ldr	r3, [r4, #8]
 800baae:	6861      	ldr	r1, [r4, #4]
 800bab0:	eb07 060a 	add.w	r6, r7, sl
 800bab4:	42b3      	cmp	r3, r6
 800bab6:	b085      	sub	sp, #20
 800bab8:	bfb8      	it	lt
 800baba:	3101      	addlt	r1, #1
 800babc:	f7ff fe8e 	bl	800b7dc <_Balloc>
 800bac0:	b930      	cbnz	r0, 800bad0 <__multiply+0x44>
 800bac2:	4602      	mov	r2, r0
 800bac4:	4b44      	ldr	r3, [pc, #272]	; (800bbd8 <__multiply+0x14c>)
 800bac6:	4845      	ldr	r0, [pc, #276]	; (800bbdc <__multiply+0x150>)
 800bac8:	f240 115d 	movw	r1, #349	; 0x15d
 800bacc:	f000 fe9e 	bl	800c80c <__assert_func>
 800bad0:	f100 0514 	add.w	r5, r0, #20
 800bad4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bad8:	462b      	mov	r3, r5
 800bada:	2200      	movs	r2, #0
 800badc:	4543      	cmp	r3, r8
 800bade:	d321      	bcc.n	800bb24 <__multiply+0x98>
 800bae0:	f104 0314 	add.w	r3, r4, #20
 800bae4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bae8:	f109 0314 	add.w	r3, r9, #20
 800baec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800baf0:	9202      	str	r2, [sp, #8]
 800baf2:	1b3a      	subs	r2, r7, r4
 800baf4:	3a15      	subs	r2, #21
 800baf6:	f022 0203 	bic.w	r2, r2, #3
 800bafa:	3204      	adds	r2, #4
 800bafc:	f104 0115 	add.w	r1, r4, #21
 800bb00:	428f      	cmp	r7, r1
 800bb02:	bf38      	it	cc
 800bb04:	2204      	movcc	r2, #4
 800bb06:	9201      	str	r2, [sp, #4]
 800bb08:	9a02      	ldr	r2, [sp, #8]
 800bb0a:	9303      	str	r3, [sp, #12]
 800bb0c:	429a      	cmp	r2, r3
 800bb0e:	d80c      	bhi.n	800bb2a <__multiply+0x9e>
 800bb10:	2e00      	cmp	r6, #0
 800bb12:	dd03      	ble.n	800bb1c <__multiply+0x90>
 800bb14:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d05a      	beq.n	800bbd2 <__multiply+0x146>
 800bb1c:	6106      	str	r6, [r0, #16]
 800bb1e:	b005      	add	sp, #20
 800bb20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb24:	f843 2b04 	str.w	r2, [r3], #4
 800bb28:	e7d8      	b.n	800badc <__multiply+0x50>
 800bb2a:	f8b3 a000 	ldrh.w	sl, [r3]
 800bb2e:	f1ba 0f00 	cmp.w	sl, #0
 800bb32:	d024      	beq.n	800bb7e <__multiply+0xf2>
 800bb34:	f104 0e14 	add.w	lr, r4, #20
 800bb38:	46a9      	mov	r9, r5
 800bb3a:	f04f 0c00 	mov.w	ip, #0
 800bb3e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800bb42:	f8d9 1000 	ldr.w	r1, [r9]
 800bb46:	fa1f fb82 	uxth.w	fp, r2
 800bb4a:	b289      	uxth	r1, r1
 800bb4c:	fb0a 110b 	mla	r1, sl, fp, r1
 800bb50:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800bb54:	f8d9 2000 	ldr.w	r2, [r9]
 800bb58:	4461      	add	r1, ip
 800bb5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bb5e:	fb0a c20b 	mla	r2, sl, fp, ip
 800bb62:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bb66:	b289      	uxth	r1, r1
 800bb68:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bb6c:	4577      	cmp	r7, lr
 800bb6e:	f849 1b04 	str.w	r1, [r9], #4
 800bb72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bb76:	d8e2      	bhi.n	800bb3e <__multiply+0xb2>
 800bb78:	9a01      	ldr	r2, [sp, #4]
 800bb7a:	f845 c002 	str.w	ip, [r5, r2]
 800bb7e:	9a03      	ldr	r2, [sp, #12]
 800bb80:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bb84:	3304      	adds	r3, #4
 800bb86:	f1b9 0f00 	cmp.w	r9, #0
 800bb8a:	d020      	beq.n	800bbce <__multiply+0x142>
 800bb8c:	6829      	ldr	r1, [r5, #0]
 800bb8e:	f104 0c14 	add.w	ip, r4, #20
 800bb92:	46ae      	mov	lr, r5
 800bb94:	f04f 0a00 	mov.w	sl, #0
 800bb98:	f8bc b000 	ldrh.w	fp, [ip]
 800bb9c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bba0:	fb09 220b 	mla	r2, r9, fp, r2
 800bba4:	4492      	add	sl, r2
 800bba6:	b289      	uxth	r1, r1
 800bba8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800bbac:	f84e 1b04 	str.w	r1, [lr], #4
 800bbb0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bbb4:	f8be 1000 	ldrh.w	r1, [lr]
 800bbb8:	0c12      	lsrs	r2, r2, #16
 800bbba:	fb09 1102 	mla	r1, r9, r2, r1
 800bbbe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800bbc2:	4567      	cmp	r7, ip
 800bbc4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bbc8:	d8e6      	bhi.n	800bb98 <__multiply+0x10c>
 800bbca:	9a01      	ldr	r2, [sp, #4]
 800bbcc:	50a9      	str	r1, [r5, r2]
 800bbce:	3504      	adds	r5, #4
 800bbd0:	e79a      	b.n	800bb08 <__multiply+0x7c>
 800bbd2:	3e01      	subs	r6, #1
 800bbd4:	e79c      	b.n	800bb10 <__multiply+0x84>
 800bbd6:	bf00      	nop
 800bbd8:	0800cda0 	.word	0x0800cda0
 800bbdc:	0800ce2c 	.word	0x0800ce2c

0800bbe0 <__pow5mult>:
 800bbe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbe4:	4615      	mov	r5, r2
 800bbe6:	f012 0203 	ands.w	r2, r2, #3
 800bbea:	4606      	mov	r6, r0
 800bbec:	460f      	mov	r7, r1
 800bbee:	d007      	beq.n	800bc00 <__pow5mult+0x20>
 800bbf0:	4c25      	ldr	r4, [pc, #148]	; (800bc88 <__pow5mult+0xa8>)
 800bbf2:	3a01      	subs	r2, #1
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bbfa:	f7ff fe51 	bl	800b8a0 <__multadd>
 800bbfe:	4607      	mov	r7, r0
 800bc00:	10ad      	asrs	r5, r5, #2
 800bc02:	d03d      	beq.n	800bc80 <__pow5mult+0xa0>
 800bc04:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bc06:	b97c      	cbnz	r4, 800bc28 <__pow5mult+0x48>
 800bc08:	2010      	movs	r0, #16
 800bc0a:	f7ff fdc1 	bl	800b790 <malloc>
 800bc0e:	4602      	mov	r2, r0
 800bc10:	6270      	str	r0, [r6, #36]	; 0x24
 800bc12:	b928      	cbnz	r0, 800bc20 <__pow5mult+0x40>
 800bc14:	4b1d      	ldr	r3, [pc, #116]	; (800bc8c <__pow5mult+0xac>)
 800bc16:	481e      	ldr	r0, [pc, #120]	; (800bc90 <__pow5mult+0xb0>)
 800bc18:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bc1c:	f000 fdf6 	bl	800c80c <__assert_func>
 800bc20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bc24:	6004      	str	r4, [r0, #0]
 800bc26:	60c4      	str	r4, [r0, #12]
 800bc28:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bc2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bc30:	b94c      	cbnz	r4, 800bc46 <__pow5mult+0x66>
 800bc32:	f240 2171 	movw	r1, #625	; 0x271
 800bc36:	4630      	mov	r0, r6
 800bc38:	f7ff ff12 	bl	800ba60 <__i2b>
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	f8c8 0008 	str.w	r0, [r8, #8]
 800bc42:	4604      	mov	r4, r0
 800bc44:	6003      	str	r3, [r0, #0]
 800bc46:	f04f 0900 	mov.w	r9, #0
 800bc4a:	07eb      	lsls	r3, r5, #31
 800bc4c:	d50a      	bpl.n	800bc64 <__pow5mult+0x84>
 800bc4e:	4639      	mov	r1, r7
 800bc50:	4622      	mov	r2, r4
 800bc52:	4630      	mov	r0, r6
 800bc54:	f7ff ff1a 	bl	800ba8c <__multiply>
 800bc58:	4639      	mov	r1, r7
 800bc5a:	4680      	mov	r8, r0
 800bc5c:	4630      	mov	r0, r6
 800bc5e:	f7ff fdfd 	bl	800b85c <_Bfree>
 800bc62:	4647      	mov	r7, r8
 800bc64:	106d      	asrs	r5, r5, #1
 800bc66:	d00b      	beq.n	800bc80 <__pow5mult+0xa0>
 800bc68:	6820      	ldr	r0, [r4, #0]
 800bc6a:	b938      	cbnz	r0, 800bc7c <__pow5mult+0x9c>
 800bc6c:	4622      	mov	r2, r4
 800bc6e:	4621      	mov	r1, r4
 800bc70:	4630      	mov	r0, r6
 800bc72:	f7ff ff0b 	bl	800ba8c <__multiply>
 800bc76:	6020      	str	r0, [r4, #0]
 800bc78:	f8c0 9000 	str.w	r9, [r0]
 800bc7c:	4604      	mov	r4, r0
 800bc7e:	e7e4      	b.n	800bc4a <__pow5mult+0x6a>
 800bc80:	4638      	mov	r0, r7
 800bc82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc86:	bf00      	nop
 800bc88:	0800cf78 	.word	0x0800cf78
 800bc8c:	0800cd2e 	.word	0x0800cd2e
 800bc90:	0800ce2c 	.word	0x0800ce2c

0800bc94 <__lshift>:
 800bc94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc98:	460c      	mov	r4, r1
 800bc9a:	6849      	ldr	r1, [r1, #4]
 800bc9c:	6923      	ldr	r3, [r4, #16]
 800bc9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bca2:	68a3      	ldr	r3, [r4, #8]
 800bca4:	4607      	mov	r7, r0
 800bca6:	4691      	mov	r9, r2
 800bca8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bcac:	f108 0601 	add.w	r6, r8, #1
 800bcb0:	42b3      	cmp	r3, r6
 800bcb2:	db0b      	blt.n	800bccc <__lshift+0x38>
 800bcb4:	4638      	mov	r0, r7
 800bcb6:	f7ff fd91 	bl	800b7dc <_Balloc>
 800bcba:	4605      	mov	r5, r0
 800bcbc:	b948      	cbnz	r0, 800bcd2 <__lshift+0x3e>
 800bcbe:	4602      	mov	r2, r0
 800bcc0:	4b2a      	ldr	r3, [pc, #168]	; (800bd6c <__lshift+0xd8>)
 800bcc2:	482b      	ldr	r0, [pc, #172]	; (800bd70 <__lshift+0xdc>)
 800bcc4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bcc8:	f000 fda0 	bl	800c80c <__assert_func>
 800bccc:	3101      	adds	r1, #1
 800bcce:	005b      	lsls	r3, r3, #1
 800bcd0:	e7ee      	b.n	800bcb0 <__lshift+0x1c>
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	f100 0114 	add.w	r1, r0, #20
 800bcd8:	f100 0210 	add.w	r2, r0, #16
 800bcdc:	4618      	mov	r0, r3
 800bcde:	4553      	cmp	r3, sl
 800bce0:	db37      	blt.n	800bd52 <__lshift+0xbe>
 800bce2:	6920      	ldr	r0, [r4, #16]
 800bce4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bce8:	f104 0314 	add.w	r3, r4, #20
 800bcec:	f019 091f 	ands.w	r9, r9, #31
 800bcf0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bcf4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800bcf8:	d02f      	beq.n	800bd5a <__lshift+0xc6>
 800bcfa:	f1c9 0e20 	rsb	lr, r9, #32
 800bcfe:	468a      	mov	sl, r1
 800bd00:	f04f 0c00 	mov.w	ip, #0
 800bd04:	681a      	ldr	r2, [r3, #0]
 800bd06:	fa02 f209 	lsl.w	r2, r2, r9
 800bd0a:	ea42 020c 	orr.w	r2, r2, ip
 800bd0e:	f84a 2b04 	str.w	r2, [sl], #4
 800bd12:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd16:	4298      	cmp	r0, r3
 800bd18:	fa22 fc0e 	lsr.w	ip, r2, lr
 800bd1c:	d8f2      	bhi.n	800bd04 <__lshift+0x70>
 800bd1e:	1b03      	subs	r3, r0, r4
 800bd20:	3b15      	subs	r3, #21
 800bd22:	f023 0303 	bic.w	r3, r3, #3
 800bd26:	3304      	adds	r3, #4
 800bd28:	f104 0215 	add.w	r2, r4, #21
 800bd2c:	4290      	cmp	r0, r2
 800bd2e:	bf38      	it	cc
 800bd30:	2304      	movcc	r3, #4
 800bd32:	f841 c003 	str.w	ip, [r1, r3]
 800bd36:	f1bc 0f00 	cmp.w	ip, #0
 800bd3a:	d001      	beq.n	800bd40 <__lshift+0xac>
 800bd3c:	f108 0602 	add.w	r6, r8, #2
 800bd40:	3e01      	subs	r6, #1
 800bd42:	4638      	mov	r0, r7
 800bd44:	612e      	str	r6, [r5, #16]
 800bd46:	4621      	mov	r1, r4
 800bd48:	f7ff fd88 	bl	800b85c <_Bfree>
 800bd4c:	4628      	mov	r0, r5
 800bd4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd52:	f842 0f04 	str.w	r0, [r2, #4]!
 800bd56:	3301      	adds	r3, #1
 800bd58:	e7c1      	b.n	800bcde <__lshift+0x4a>
 800bd5a:	3904      	subs	r1, #4
 800bd5c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd60:	f841 2f04 	str.w	r2, [r1, #4]!
 800bd64:	4298      	cmp	r0, r3
 800bd66:	d8f9      	bhi.n	800bd5c <__lshift+0xc8>
 800bd68:	e7ea      	b.n	800bd40 <__lshift+0xac>
 800bd6a:	bf00      	nop
 800bd6c:	0800cda0 	.word	0x0800cda0
 800bd70:	0800ce2c 	.word	0x0800ce2c

0800bd74 <__mcmp>:
 800bd74:	b530      	push	{r4, r5, lr}
 800bd76:	6902      	ldr	r2, [r0, #16]
 800bd78:	690c      	ldr	r4, [r1, #16]
 800bd7a:	1b12      	subs	r2, r2, r4
 800bd7c:	d10e      	bne.n	800bd9c <__mcmp+0x28>
 800bd7e:	f100 0314 	add.w	r3, r0, #20
 800bd82:	3114      	adds	r1, #20
 800bd84:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bd88:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bd8c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bd90:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bd94:	42a5      	cmp	r5, r4
 800bd96:	d003      	beq.n	800bda0 <__mcmp+0x2c>
 800bd98:	d305      	bcc.n	800bda6 <__mcmp+0x32>
 800bd9a:	2201      	movs	r2, #1
 800bd9c:	4610      	mov	r0, r2
 800bd9e:	bd30      	pop	{r4, r5, pc}
 800bda0:	4283      	cmp	r3, r0
 800bda2:	d3f3      	bcc.n	800bd8c <__mcmp+0x18>
 800bda4:	e7fa      	b.n	800bd9c <__mcmp+0x28>
 800bda6:	f04f 32ff 	mov.w	r2, #4294967295
 800bdaa:	e7f7      	b.n	800bd9c <__mcmp+0x28>

0800bdac <__mdiff>:
 800bdac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdb0:	460c      	mov	r4, r1
 800bdb2:	4606      	mov	r6, r0
 800bdb4:	4611      	mov	r1, r2
 800bdb6:	4620      	mov	r0, r4
 800bdb8:	4690      	mov	r8, r2
 800bdba:	f7ff ffdb 	bl	800bd74 <__mcmp>
 800bdbe:	1e05      	subs	r5, r0, #0
 800bdc0:	d110      	bne.n	800bde4 <__mdiff+0x38>
 800bdc2:	4629      	mov	r1, r5
 800bdc4:	4630      	mov	r0, r6
 800bdc6:	f7ff fd09 	bl	800b7dc <_Balloc>
 800bdca:	b930      	cbnz	r0, 800bdda <__mdiff+0x2e>
 800bdcc:	4b3a      	ldr	r3, [pc, #232]	; (800beb8 <__mdiff+0x10c>)
 800bdce:	4602      	mov	r2, r0
 800bdd0:	f240 2132 	movw	r1, #562	; 0x232
 800bdd4:	4839      	ldr	r0, [pc, #228]	; (800bebc <__mdiff+0x110>)
 800bdd6:	f000 fd19 	bl	800c80c <__assert_func>
 800bdda:	2301      	movs	r3, #1
 800bddc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bde0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bde4:	bfa4      	itt	ge
 800bde6:	4643      	movge	r3, r8
 800bde8:	46a0      	movge	r8, r4
 800bdea:	4630      	mov	r0, r6
 800bdec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bdf0:	bfa6      	itte	ge
 800bdf2:	461c      	movge	r4, r3
 800bdf4:	2500      	movge	r5, #0
 800bdf6:	2501      	movlt	r5, #1
 800bdf8:	f7ff fcf0 	bl	800b7dc <_Balloc>
 800bdfc:	b920      	cbnz	r0, 800be08 <__mdiff+0x5c>
 800bdfe:	4b2e      	ldr	r3, [pc, #184]	; (800beb8 <__mdiff+0x10c>)
 800be00:	4602      	mov	r2, r0
 800be02:	f44f 7110 	mov.w	r1, #576	; 0x240
 800be06:	e7e5      	b.n	800bdd4 <__mdiff+0x28>
 800be08:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800be0c:	6926      	ldr	r6, [r4, #16]
 800be0e:	60c5      	str	r5, [r0, #12]
 800be10:	f104 0914 	add.w	r9, r4, #20
 800be14:	f108 0514 	add.w	r5, r8, #20
 800be18:	f100 0e14 	add.w	lr, r0, #20
 800be1c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800be20:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800be24:	f108 0210 	add.w	r2, r8, #16
 800be28:	46f2      	mov	sl, lr
 800be2a:	2100      	movs	r1, #0
 800be2c:	f859 3b04 	ldr.w	r3, [r9], #4
 800be30:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800be34:	fa1f f883 	uxth.w	r8, r3
 800be38:	fa11 f18b 	uxtah	r1, r1, fp
 800be3c:	0c1b      	lsrs	r3, r3, #16
 800be3e:	eba1 0808 	sub.w	r8, r1, r8
 800be42:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800be46:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800be4a:	fa1f f888 	uxth.w	r8, r8
 800be4e:	1419      	asrs	r1, r3, #16
 800be50:	454e      	cmp	r6, r9
 800be52:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800be56:	f84a 3b04 	str.w	r3, [sl], #4
 800be5a:	d8e7      	bhi.n	800be2c <__mdiff+0x80>
 800be5c:	1b33      	subs	r3, r6, r4
 800be5e:	3b15      	subs	r3, #21
 800be60:	f023 0303 	bic.w	r3, r3, #3
 800be64:	3304      	adds	r3, #4
 800be66:	3415      	adds	r4, #21
 800be68:	42a6      	cmp	r6, r4
 800be6a:	bf38      	it	cc
 800be6c:	2304      	movcc	r3, #4
 800be6e:	441d      	add	r5, r3
 800be70:	4473      	add	r3, lr
 800be72:	469e      	mov	lr, r3
 800be74:	462e      	mov	r6, r5
 800be76:	4566      	cmp	r6, ip
 800be78:	d30e      	bcc.n	800be98 <__mdiff+0xec>
 800be7a:	f10c 0203 	add.w	r2, ip, #3
 800be7e:	1b52      	subs	r2, r2, r5
 800be80:	f022 0203 	bic.w	r2, r2, #3
 800be84:	3d03      	subs	r5, #3
 800be86:	45ac      	cmp	ip, r5
 800be88:	bf38      	it	cc
 800be8a:	2200      	movcc	r2, #0
 800be8c:	441a      	add	r2, r3
 800be8e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800be92:	b17b      	cbz	r3, 800beb4 <__mdiff+0x108>
 800be94:	6107      	str	r7, [r0, #16]
 800be96:	e7a3      	b.n	800bde0 <__mdiff+0x34>
 800be98:	f856 8b04 	ldr.w	r8, [r6], #4
 800be9c:	fa11 f288 	uxtah	r2, r1, r8
 800bea0:	1414      	asrs	r4, r2, #16
 800bea2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bea6:	b292      	uxth	r2, r2
 800bea8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800beac:	f84e 2b04 	str.w	r2, [lr], #4
 800beb0:	1421      	asrs	r1, r4, #16
 800beb2:	e7e0      	b.n	800be76 <__mdiff+0xca>
 800beb4:	3f01      	subs	r7, #1
 800beb6:	e7ea      	b.n	800be8e <__mdiff+0xe2>
 800beb8:	0800cda0 	.word	0x0800cda0
 800bebc:	0800ce2c 	.word	0x0800ce2c

0800bec0 <__ulp>:
 800bec0:	b082      	sub	sp, #8
 800bec2:	ed8d 0b00 	vstr	d0, [sp]
 800bec6:	9b01      	ldr	r3, [sp, #4]
 800bec8:	4912      	ldr	r1, [pc, #72]	; (800bf14 <__ulp+0x54>)
 800beca:	4019      	ands	r1, r3
 800becc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800bed0:	2900      	cmp	r1, #0
 800bed2:	dd05      	ble.n	800bee0 <__ulp+0x20>
 800bed4:	2200      	movs	r2, #0
 800bed6:	460b      	mov	r3, r1
 800bed8:	ec43 2b10 	vmov	d0, r2, r3
 800bedc:	b002      	add	sp, #8
 800bede:	4770      	bx	lr
 800bee0:	4249      	negs	r1, r1
 800bee2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800bee6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800beea:	f04f 0200 	mov.w	r2, #0
 800beee:	f04f 0300 	mov.w	r3, #0
 800bef2:	da04      	bge.n	800befe <__ulp+0x3e>
 800bef4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800bef8:	fa41 f300 	asr.w	r3, r1, r0
 800befc:	e7ec      	b.n	800bed8 <__ulp+0x18>
 800befe:	f1a0 0114 	sub.w	r1, r0, #20
 800bf02:	291e      	cmp	r1, #30
 800bf04:	bfda      	itte	le
 800bf06:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800bf0a:	fa20 f101 	lsrle.w	r1, r0, r1
 800bf0e:	2101      	movgt	r1, #1
 800bf10:	460a      	mov	r2, r1
 800bf12:	e7e1      	b.n	800bed8 <__ulp+0x18>
 800bf14:	7ff00000 	.word	0x7ff00000

0800bf18 <__b2d>:
 800bf18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf1a:	6905      	ldr	r5, [r0, #16]
 800bf1c:	f100 0714 	add.w	r7, r0, #20
 800bf20:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bf24:	1f2e      	subs	r6, r5, #4
 800bf26:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bf2a:	4620      	mov	r0, r4
 800bf2c:	f7ff fd48 	bl	800b9c0 <__hi0bits>
 800bf30:	f1c0 0320 	rsb	r3, r0, #32
 800bf34:	280a      	cmp	r0, #10
 800bf36:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800bfb4 <__b2d+0x9c>
 800bf3a:	600b      	str	r3, [r1, #0]
 800bf3c:	dc14      	bgt.n	800bf68 <__b2d+0x50>
 800bf3e:	f1c0 0e0b 	rsb	lr, r0, #11
 800bf42:	fa24 f10e 	lsr.w	r1, r4, lr
 800bf46:	42b7      	cmp	r7, r6
 800bf48:	ea41 030c 	orr.w	r3, r1, ip
 800bf4c:	bf34      	ite	cc
 800bf4e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bf52:	2100      	movcs	r1, #0
 800bf54:	3015      	adds	r0, #21
 800bf56:	fa04 f000 	lsl.w	r0, r4, r0
 800bf5a:	fa21 f10e 	lsr.w	r1, r1, lr
 800bf5e:	ea40 0201 	orr.w	r2, r0, r1
 800bf62:	ec43 2b10 	vmov	d0, r2, r3
 800bf66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf68:	42b7      	cmp	r7, r6
 800bf6a:	bf3a      	itte	cc
 800bf6c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bf70:	f1a5 0608 	subcc.w	r6, r5, #8
 800bf74:	2100      	movcs	r1, #0
 800bf76:	380b      	subs	r0, #11
 800bf78:	d017      	beq.n	800bfaa <__b2d+0x92>
 800bf7a:	f1c0 0c20 	rsb	ip, r0, #32
 800bf7e:	fa04 f500 	lsl.w	r5, r4, r0
 800bf82:	42be      	cmp	r6, r7
 800bf84:	fa21 f40c 	lsr.w	r4, r1, ip
 800bf88:	ea45 0504 	orr.w	r5, r5, r4
 800bf8c:	bf8c      	ite	hi
 800bf8e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bf92:	2400      	movls	r4, #0
 800bf94:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800bf98:	fa01 f000 	lsl.w	r0, r1, r0
 800bf9c:	fa24 f40c 	lsr.w	r4, r4, ip
 800bfa0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bfa4:	ea40 0204 	orr.w	r2, r0, r4
 800bfa8:	e7db      	b.n	800bf62 <__b2d+0x4a>
 800bfaa:	ea44 030c 	orr.w	r3, r4, ip
 800bfae:	460a      	mov	r2, r1
 800bfb0:	e7d7      	b.n	800bf62 <__b2d+0x4a>
 800bfb2:	bf00      	nop
 800bfb4:	3ff00000 	.word	0x3ff00000

0800bfb8 <__d2b>:
 800bfb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bfbc:	4689      	mov	r9, r1
 800bfbe:	2101      	movs	r1, #1
 800bfc0:	ec57 6b10 	vmov	r6, r7, d0
 800bfc4:	4690      	mov	r8, r2
 800bfc6:	f7ff fc09 	bl	800b7dc <_Balloc>
 800bfca:	4604      	mov	r4, r0
 800bfcc:	b930      	cbnz	r0, 800bfdc <__d2b+0x24>
 800bfce:	4602      	mov	r2, r0
 800bfd0:	4b25      	ldr	r3, [pc, #148]	; (800c068 <__d2b+0xb0>)
 800bfd2:	4826      	ldr	r0, [pc, #152]	; (800c06c <__d2b+0xb4>)
 800bfd4:	f240 310a 	movw	r1, #778	; 0x30a
 800bfd8:	f000 fc18 	bl	800c80c <__assert_func>
 800bfdc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800bfe0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bfe4:	bb35      	cbnz	r5, 800c034 <__d2b+0x7c>
 800bfe6:	2e00      	cmp	r6, #0
 800bfe8:	9301      	str	r3, [sp, #4]
 800bfea:	d028      	beq.n	800c03e <__d2b+0x86>
 800bfec:	4668      	mov	r0, sp
 800bfee:	9600      	str	r6, [sp, #0]
 800bff0:	f7ff fd06 	bl	800ba00 <__lo0bits>
 800bff4:	9900      	ldr	r1, [sp, #0]
 800bff6:	b300      	cbz	r0, 800c03a <__d2b+0x82>
 800bff8:	9a01      	ldr	r2, [sp, #4]
 800bffa:	f1c0 0320 	rsb	r3, r0, #32
 800bffe:	fa02 f303 	lsl.w	r3, r2, r3
 800c002:	430b      	orrs	r3, r1
 800c004:	40c2      	lsrs	r2, r0
 800c006:	6163      	str	r3, [r4, #20]
 800c008:	9201      	str	r2, [sp, #4]
 800c00a:	9b01      	ldr	r3, [sp, #4]
 800c00c:	61a3      	str	r3, [r4, #24]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	bf14      	ite	ne
 800c012:	2202      	movne	r2, #2
 800c014:	2201      	moveq	r2, #1
 800c016:	6122      	str	r2, [r4, #16]
 800c018:	b1d5      	cbz	r5, 800c050 <__d2b+0x98>
 800c01a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c01e:	4405      	add	r5, r0
 800c020:	f8c9 5000 	str.w	r5, [r9]
 800c024:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c028:	f8c8 0000 	str.w	r0, [r8]
 800c02c:	4620      	mov	r0, r4
 800c02e:	b003      	add	sp, #12
 800c030:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c034:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c038:	e7d5      	b.n	800bfe6 <__d2b+0x2e>
 800c03a:	6161      	str	r1, [r4, #20]
 800c03c:	e7e5      	b.n	800c00a <__d2b+0x52>
 800c03e:	a801      	add	r0, sp, #4
 800c040:	f7ff fcde 	bl	800ba00 <__lo0bits>
 800c044:	9b01      	ldr	r3, [sp, #4]
 800c046:	6163      	str	r3, [r4, #20]
 800c048:	2201      	movs	r2, #1
 800c04a:	6122      	str	r2, [r4, #16]
 800c04c:	3020      	adds	r0, #32
 800c04e:	e7e3      	b.n	800c018 <__d2b+0x60>
 800c050:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c054:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c058:	f8c9 0000 	str.w	r0, [r9]
 800c05c:	6918      	ldr	r0, [r3, #16]
 800c05e:	f7ff fcaf 	bl	800b9c0 <__hi0bits>
 800c062:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c066:	e7df      	b.n	800c028 <__d2b+0x70>
 800c068:	0800cda0 	.word	0x0800cda0
 800c06c:	0800ce2c 	.word	0x0800ce2c

0800c070 <__ratio>:
 800c070:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c074:	4688      	mov	r8, r1
 800c076:	4669      	mov	r1, sp
 800c078:	4681      	mov	r9, r0
 800c07a:	f7ff ff4d 	bl	800bf18 <__b2d>
 800c07e:	a901      	add	r1, sp, #4
 800c080:	4640      	mov	r0, r8
 800c082:	ec55 4b10 	vmov	r4, r5, d0
 800c086:	f7ff ff47 	bl	800bf18 <__b2d>
 800c08a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c08e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c092:	eba3 0c02 	sub.w	ip, r3, r2
 800c096:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c09a:	1a9b      	subs	r3, r3, r2
 800c09c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c0a0:	ec51 0b10 	vmov	r0, r1, d0
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	bfd6      	itet	le
 800c0a8:	460a      	movle	r2, r1
 800c0aa:	462a      	movgt	r2, r5
 800c0ac:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c0b0:	468b      	mov	fp, r1
 800c0b2:	462f      	mov	r7, r5
 800c0b4:	bfd4      	ite	le
 800c0b6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c0ba:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c0be:	4620      	mov	r0, r4
 800c0c0:	ee10 2a10 	vmov	r2, s0
 800c0c4:	465b      	mov	r3, fp
 800c0c6:	4639      	mov	r1, r7
 800c0c8:	f7f4 fbd0 	bl	800086c <__aeabi_ddiv>
 800c0cc:	ec41 0b10 	vmov	d0, r0, r1
 800c0d0:	b003      	add	sp, #12
 800c0d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c0d6 <__copybits>:
 800c0d6:	3901      	subs	r1, #1
 800c0d8:	b570      	push	{r4, r5, r6, lr}
 800c0da:	1149      	asrs	r1, r1, #5
 800c0dc:	6914      	ldr	r4, [r2, #16]
 800c0de:	3101      	adds	r1, #1
 800c0e0:	f102 0314 	add.w	r3, r2, #20
 800c0e4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c0e8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c0ec:	1f05      	subs	r5, r0, #4
 800c0ee:	42a3      	cmp	r3, r4
 800c0f0:	d30c      	bcc.n	800c10c <__copybits+0x36>
 800c0f2:	1aa3      	subs	r3, r4, r2
 800c0f4:	3b11      	subs	r3, #17
 800c0f6:	f023 0303 	bic.w	r3, r3, #3
 800c0fa:	3211      	adds	r2, #17
 800c0fc:	42a2      	cmp	r2, r4
 800c0fe:	bf88      	it	hi
 800c100:	2300      	movhi	r3, #0
 800c102:	4418      	add	r0, r3
 800c104:	2300      	movs	r3, #0
 800c106:	4288      	cmp	r0, r1
 800c108:	d305      	bcc.n	800c116 <__copybits+0x40>
 800c10a:	bd70      	pop	{r4, r5, r6, pc}
 800c10c:	f853 6b04 	ldr.w	r6, [r3], #4
 800c110:	f845 6f04 	str.w	r6, [r5, #4]!
 800c114:	e7eb      	b.n	800c0ee <__copybits+0x18>
 800c116:	f840 3b04 	str.w	r3, [r0], #4
 800c11a:	e7f4      	b.n	800c106 <__copybits+0x30>

0800c11c <__any_on>:
 800c11c:	f100 0214 	add.w	r2, r0, #20
 800c120:	6900      	ldr	r0, [r0, #16]
 800c122:	114b      	asrs	r3, r1, #5
 800c124:	4298      	cmp	r0, r3
 800c126:	b510      	push	{r4, lr}
 800c128:	db11      	blt.n	800c14e <__any_on+0x32>
 800c12a:	dd0a      	ble.n	800c142 <__any_on+0x26>
 800c12c:	f011 011f 	ands.w	r1, r1, #31
 800c130:	d007      	beq.n	800c142 <__any_on+0x26>
 800c132:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c136:	fa24 f001 	lsr.w	r0, r4, r1
 800c13a:	fa00 f101 	lsl.w	r1, r0, r1
 800c13e:	428c      	cmp	r4, r1
 800c140:	d10b      	bne.n	800c15a <__any_on+0x3e>
 800c142:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c146:	4293      	cmp	r3, r2
 800c148:	d803      	bhi.n	800c152 <__any_on+0x36>
 800c14a:	2000      	movs	r0, #0
 800c14c:	bd10      	pop	{r4, pc}
 800c14e:	4603      	mov	r3, r0
 800c150:	e7f7      	b.n	800c142 <__any_on+0x26>
 800c152:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c156:	2900      	cmp	r1, #0
 800c158:	d0f5      	beq.n	800c146 <__any_on+0x2a>
 800c15a:	2001      	movs	r0, #1
 800c15c:	e7f6      	b.n	800c14c <__any_on+0x30>

0800c15e <_calloc_r>:
 800c15e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c160:	fba1 2402 	umull	r2, r4, r1, r2
 800c164:	b94c      	cbnz	r4, 800c17a <_calloc_r+0x1c>
 800c166:	4611      	mov	r1, r2
 800c168:	9201      	str	r2, [sp, #4]
 800c16a:	f7fb fff9 	bl	8008160 <_malloc_r>
 800c16e:	9a01      	ldr	r2, [sp, #4]
 800c170:	4605      	mov	r5, r0
 800c172:	b930      	cbnz	r0, 800c182 <_calloc_r+0x24>
 800c174:	4628      	mov	r0, r5
 800c176:	b003      	add	sp, #12
 800c178:	bd30      	pop	{r4, r5, pc}
 800c17a:	220c      	movs	r2, #12
 800c17c:	6002      	str	r2, [r0, #0]
 800c17e:	2500      	movs	r5, #0
 800c180:	e7f8      	b.n	800c174 <_calloc_r+0x16>
 800c182:	4621      	mov	r1, r4
 800c184:	f7fb ffc3 	bl	800810e <memset>
 800c188:	e7f4      	b.n	800c174 <_calloc_r+0x16>
	...

0800c18c <_free_r>:
 800c18c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c18e:	2900      	cmp	r1, #0
 800c190:	d044      	beq.n	800c21c <_free_r+0x90>
 800c192:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c196:	9001      	str	r0, [sp, #4]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	f1a1 0404 	sub.w	r4, r1, #4
 800c19e:	bfb8      	it	lt
 800c1a0:	18e4      	addlt	r4, r4, r3
 800c1a2:	f7ff fb0f 	bl	800b7c4 <__malloc_lock>
 800c1a6:	4a1e      	ldr	r2, [pc, #120]	; (800c220 <_free_r+0x94>)
 800c1a8:	9801      	ldr	r0, [sp, #4]
 800c1aa:	6813      	ldr	r3, [r2, #0]
 800c1ac:	b933      	cbnz	r3, 800c1bc <_free_r+0x30>
 800c1ae:	6063      	str	r3, [r4, #4]
 800c1b0:	6014      	str	r4, [r2, #0]
 800c1b2:	b003      	add	sp, #12
 800c1b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c1b8:	f7ff bb0a 	b.w	800b7d0 <__malloc_unlock>
 800c1bc:	42a3      	cmp	r3, r4
 800c1be:	d908      	bls.n	800c1d2 <_free_r+0x46>
 800c1c0:	6825      	ldr	r5, [r4, #0]
 800c1c2:	1961      	adds	r1, r4, r5
 800c1c4:	428b      	cmp	r3, r1
 800c1c6:	bf01      	itttt	eq
 800c1c8:	6819      	ldreq	r1, [r3, #0]
 800c1ca:	685b      	ldreq	r3, [r3, #4]
 800c1cc:	1949      	addeq	r1, r1, r5
 800c1ce:	6021      	streq	r1, [r4, #0]
 800c1d0:	e7ed      	b.n	800c1ae <_free_r+0x22>
 800c1d2:	461a      	mov	r2, r3
 800c1d4:	685b      	ldr	r3, [r3, #4]
 800c1d6:	b10b      	cbz	r3, 800c1dc <_free_r+0x50>
 800c1d8:	42a3      	cmp	r3, r4
 800c1da:	d9fa      	bls.n	800c1d2 <_free_r+0x46>
 800c1dc:	6811      	ldr	r1, [r2, #0]
 800c1de:	1855      	adds	r5, r2, r1
 800c1e0:	42a5      	cmp	r5, r4
 800c1e2:	d10b      	bne.n	800c1fc <_free_r+0x70>
 800c1e4:	6824      	ldr	r4, [r4, #0]
 800c1e6:	4421      	add	r1, r4
 800c1e8:	1854      	adds	r4, r2, r1
 800c1ea:	42a3      	cmp	r3, r4
 800c1ec:	6011      	str	r1, [r2, #0]
 800c1ee:	d1e0      	bne.n	800c1b2 <_free_r+0x26>
 800c1f0:	681c      	ldr	r4, [r3, #0]
 800c1f2:	685b      	ldr	r3, [r3, #4]
 800c1f4:	6053      	str	r3, [r2, #4]
 800c1f6:	4421      	add	r1, r4
 800c1f8:	6011      	str	r1, [r2, #0]
 800c1fa:	e7da      	b.n	800c1b2 <_free_r+0x26>
 800c1fc:	d902      	bls.n	800c204 <_free_r+0x78>
 800c1fe:	230c      	movs	r3, #12
 800c200:	6003      	str	r3, [r0, #0]
 800c202:	e7d6      	b.n	800c1b2 <_free_r+0x26>
 800c204:	6825      	ldr	r5, [r4, #0]
 800c206:	1961      	adds	r1, r4, r5
 800c208:	428b      	cmp	r3, r1
 800c20a:	bf04      	itt	eq
 800c20c:	6819      	ldreq	r1, [r3, #0]
 800c20e:	685b      	ldreq	r3, [r3, #4]
 800c210:	6063      	str	r3, [r4, #4]
 800c212:	bf04      	itt	eq
 800c214:	1949      	addeq	r1, r1, r5
 800c216:	6021      	streq	r1, [r4, #0]
 800c218:	6054      	str	r4, [r2, #4]
 800c21a:	e7ca      	b.n	800c1b2 <_free_r+0x26>
 800c21c:	b003      	add	sp, #12
 800c21e:	bd30      	pop	{r4, r5, pc}
 800c220:	200050f8 	.word	0x200050f8

0800c224 <__ssputs_r>:
 800c224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c228:	688e      	ldr	r6, [r1, #8]
 800c22a:	429e      	cmp	r6, r3
 800c22c:	4682      	mov	sl, r0
 800c22e:	460c      	mov	r4, r1
 800c230:	4690      	mov	r8, r2
 800c232:	461f      	mov	r7, r3
 800c234:	d838      	bhi.n	800c2a8 <__ssputs_r+0x84>
 800c236:	898a      	ldrh	r2, [r1, #12]
 800c238:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c23c:	d032      	beq.n	800c2a4 <__ssputs_r+0x80>
 800c23e:	6825      	ldr	r5, [r4, #0]
 800c240:	6909      	ldr	r1, [r1, #16]
 800c242:	eba5 0901 	sub.w	r9, r5, r1
 800c246:	6965      	ldr	r5, [r4, #20]
 800c248:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c24c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c250:	3301      	adds	r3, #1
 800c252:	444b      	add	r3, r9
 800c254:	106d      	asrs	r5, r5, #1
 800c256:	429d      	cmp	r5, r3
 800c258:	bf38      	it	cc
 800c25a:	461d      	movcc	r5, r3
 800c25c:	0553      	lsls	r3, r2, #21
 800c25e:	d531      	bpl.n	800c2c4 <__ssputs_r+0xa0>
 800c260:	4629      	mov	r1, r5
 800c262:	f7fb ff7d 	bl	8008160 <_malloc_r>
 800c266:	4606      	mov	r6, r0
 800c268:	b950      	cbnz	r0, 800c280 <__ssputs_r+0x5c>
 800c26a:	230c      	movs	r3, #12
 800c26c:	f8ca 3000 	str.w	r3, [sl]
 800c270:	89a3      	ldrh	r3, [r4, #12]
 800c272:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c276:	81a3      	strh	r3, [r4, #12]
 800c278:	f04f 30ff 	mov.w	r0, #4294967295
 800c27c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c280:	6921      	ldr	r1, [r4, #16]
 800c282:	464a      	mov	r2, r9
 800c284:	f7fb ff35 	bl	80080f2 <memcpy>
 800c288:	89a3      	ldrh	r3, [r4, #12]
 800c28a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c28e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c292:	81a3      	strh	r3, [r4, #12]
 800c294:	6126      	str	r6, [r4, #16]
 800c296:	6165      	str	r5, [r4, #20]
 800c298:	444e      	add	r6, r9
 800c29a:	eba5 0509 	sub.w	r5, r5, r9
 800c29e:	6026      	str	r6, [r4, #0]
 800c2a0:	60a5      	str	r5, [r4, #8]
 800c2a2:	463e      	mov	r6, r7
 800c2a4:	42be      	cmp	r6, r7
 800c2a6:	d900      	bls.n	800c2aa <__ssputs_r+0x86>
 800c2a8:	463e      	mov	r6, r7
 800c2aa:	6820      	ldr	r0, [r4, #0]
 800c2ac:	4632      	mov	r2, r6
 800c2ae:	4641      	mov	r1, r8
 800c2b0:	f000 fafe 	bl	800c8b0 <memmove>
 800c2b4:	68a3      	ldr	r3, [r4, #8]
 800c2b6:	1b9b      	subs	r3, r3, r6
 800c2b8:	60a3      	str	r3, [r4, #8]
 800c2ba:	6823      	ldr	r3, [r4, #0]
 800c2bc:	4433      	add	r3, r6
 800c2be:	6023      	str	r3, [r4, #0]
 800c2c0:	2000      	movs	r0, #0
 800c2c2:	e7db      	b.n	800c27c <__ssputs_r+0x58>
 800c2c4:	462a      	mov	r2, r5
 800c2c6:	f000 fb0d 	bl	800c8e4 <_realloc_r>
 800c2ca:	4606      	mov	r6, r0
 800c2cc:	2800      	cmp	r0, #0
 800c2ce:	d1e1      	bne.n	800c294 <__ssputs_r+0x70>
 800c2d0:	6921      	ldr	r1, [r4, #16]
 800c2d2:	4650      	mov	r0, sl
 800c2d4:	f7ff ff5a 	bl	800c18c <_free_r>
 800c2d8:	e7c7      	b.n	800c26a <__ssputs_r+0x46>
	...

0800c2dc <_svfiprintf_r>:
 800c2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2e0:	4698      	mov	r8, r3
 800c2e2:	898b      	ldrh	r3, [r1, #12]
 800c2e4:	061b      	lsls	r3, r3, #24
 800c2e6:	b09d      	sub	sp, #116	; 0x74
 800c2e8:	4607      	mov	r7, r0
 800c2ea:	460d      	mov	r5, r1
 800c2ec:	4614      	mov	r4, r2
 800c2ee:	d50e      	bpl.n	800c30e <_svfiprintf_r+0x32>
 800c2f0:	690b      	ldr	r3, [r1, #16]
 800c2f2:	b963      	cbnz	r3, 800c30e <_svfiprintf_r+0x32>
 800c2f4:	2140      	movs	r1, #64	; 0x40
 800c2f6:	f7fb ff33 	bl	8008160 <_malloc_r>
 800c2fa:	6028      	str	r0, [r5, #0]
 800c2fc:	6128      	str	r0, [r5, #16]
 800c2fe:	b920      	cbnz	r0, 800c30a <_svfiprintf_r+0x2e>
 800c300:	230c      	movs	r3, #12
 800c302:	603b      	str	r3, [r7, #0]
 800c304:	f04f 30ff 	mov.w	r0, #4294967295
 800c308:	e0d1      	b.n	800c4ae <_svfiprintf_r+0x1d2>
 800c30a:	2340      	movs	r3, #64	; 0x40
 800c30c:	616b      	str	r3, [r5, #20]
 800c30e:	2300      	movs	r3, #0
 800c310:	9309      	str	r3, [sp, #36]	; 0x24
 800c312:	2320      	movs	r3, #32
 800c314:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c318:	f8cd 800c 	str.w	r8, [sp, #12]
 800c31c:	2330      	movs	r3, #48	; 0x30
 800c31e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c4c8 <_svfiprintf_r+0x1ec>
 800c322:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c326:	f04f 0901 	mov.w	r9, #1
 800c32a:	4623      	mov	r3, r4
 800c32c:	469a      	mov	sl, r3
 800c32e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c332:	b10a      	cbz	r2, 800c338 <_svfiprintf_r+0x5c>
 800c334:	2a25      	cmp	r2, #37	; 0x25
 800c336:	d1f9      	bne.n	800c32c <_svfiprintf_r+0x50>
 800c338:	ebba 0b04 	subs.w	fp, sl, r4
 800c33c:	d00b      	beq.n	800c356 <_svfiprintf_r+0x7a>
 800c33e:	465b      	mov	r3, fp
 800c340:	4622      	mov	r2, r4
 800c342:	4629      	mov	r1, r5
 800c344:	4638      	mov	r0, r7
 800c346:	f7ff ff6d 	bl	800c224 <__ssputs_r>
 800c34a:	3001      	adds	r0, #1
 800c34c:	f000 80aa 	beq.w	800c4a4 <_svfiprintf_r+0x1c8>
 800c350:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c352:	445a      	add	r2, fp
 800c354:	9209      	str	r2, [sp, #36]	; 0x24
 800c356:	f89a 3000 	ldrb.w	r3, [sl]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	f000 80a2 	beq.w	800c4a4 <_svfiprintf_r+0x1c8>
 800c360:	2300      	movs	r3, #0
 800c362:	f04f 32ff 	mov.w	r2, #4294967295
 800c366:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c36a:	f10a 0a01 	add.w	sl, sl, #1
 800c36e:	9304      	str	r3, [sp, #16]
 800c370:	9307      	str	r3, [sp, #28]
 800c372:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c376:	931a      	str	r3, [sp, #104]	; 0x68
 800c378:	4654      	mov	r4, sl
 800c37a:	2205      	movs	r2, #5
 800c37c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c380:	4851      	ldr	r0, [pc, #324]	; (800c4c8 <_svfiprintf_r+0x1ec>)
 800c382:	f7f3 ff3d 	bl	8000200 <memchr>
 800c386:	9a04      	ldr	r2, [sp, #16]
 800c388:	b9d8      	cbnz	r0, 800c3c2 <_svfiprintf_r+0xe6>
 800c38a:	06d0      	lsls	r0, r2, #27
 800c38c:	bf44      	itt	mi
 800c38e:	2320      	movmi	r3, #32
 800c390:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c394:	0711      	lsls	r1, r2, #28
 800c396:	bf44      	itt	mi
 800c398:	232b      	movmi	r3, #43	; 0x2b
 800c39a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c39e:	f89a 3000 	ldrb.w	r3, [sl]
 800c3a2:	2b2a      	cmp	r3, #42	; 0x2a
 800c3a4:	d015      	beq.n	800c3d2 <_svfiprintf_r+0xf6>
 800c3a6:	9a07      	ldr	r2, [sp, #28]
 800c3a8:	4654      	mov	r4, sl
 800c3aa:	2000      	movs	r0, #0
 800c3ac:	f04f 0c0a 	mov.w	ip, #10
 800c3b0:	4621      	mov	r1, r4
 800c3b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3b6:	3b30      	subs	r3, #48	; 0x30
 800c3b8:	2b09      	cmp	r3, #9
 800c3ba:	d94e      	bls.n	800c45a <_svfiprintf_r+0x17e>
 800c3bc:	b1b0      	cbz	r0, 800c3ec <_svfiprintf_r+0x110>
 800c3be:	9207      	str	r2, [sp, #28]
 800c3c0:	e014      	b.n	800c3ec <_svfiprintf_r+0x110>
 800c3c2:	eba0 0308 	sub.w	r3, r0, r8
 800c3c6:	fa09 f303 	lsl.w	r3, r9, r3
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	9304      	str	r3, [sp, #16]
 800c3ce:	46a2      	mov	sl, r4
 800c3d0:	e7d2      	b.n	800c378 <_svfiprintf_r+0x9c>
 800c3d2:	9b03      	ldr	r3, [sp, #12]
 800c3d4:	1d19      	adds	r1, r3, #4
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	9103      	str	r1, [sp, #12]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	bfbb      	ittet	lt
 800c3de:	425b      	neglt	r3, r3
 800c3e0:	f042 0202 	orrlt.w	r2, r2, #2
 800c3e4:	9307      	strge	r3, [sp, #28]
 800c3e6:	9307      	strlt	r3, [sp, #28]
 800c3e8:	bfb8      	it	lt
 800c3ea:	9204      	strlt	r2, [sp, #16]
 800c3ec:	7823      	ldrb	r3, [r4, #0]
 800c3ee:	2b2e      	cmp	r3, #46	; 0x2e
 800c3f0:	d10c      	bne.n	800c40c <_svfiprintf_r+0x130>
 800c3f2:	7863      	ldrb	r3, [r4, #1]
 800c3f4:	2b2a      	cmp	r3, #42	; 0x2a
 800c3f6:	d135      	bne.n	800c464 <_svfiprintf_r+0x188>
 800c3f8:	9b03      	ldr	r3, [sp, #12]
 800c3fa:	1d1a      	adds	r2, r3, #4
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	9203      	str	r2, [sp, #12]
 800c400:	2b00      	cmp	r3, #0
 800c402:	bfb8      	it	lt
 800c404:	f04f 33ff 	movlt.w	r3, #4294967295
 800c408:	3402      	adds	r4, #2
 800c40a:	9305      	str	r3, [sp, #20]
 800c40c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c4d8 <_svfiprintf_r+0x1fc>
 800c410:	7821      	ldrb	r1, [r4, #0]
 800c412:	2203      	movs	r2, #3
 800c414:	4650      	mov	r0, sl
 800c416:	f7f3 fef3 	bl	8000200 <memchr>
 800c41a:	b140      	cbz	r0, 800c42e <_svfiprintf_r+0x152>
 800c41c:	2340      	movs	r3, #64	; 0x40
 800c41e:	eba0 000a 	sub.w	r0, r0, sl
 800c422:	fa03 f000 	lsl.w	r0, r3, r0
 800c426:	9b04      	ldr	r3, [sp, #16]
 800c428:	4303      	orrs	r3, r0
 800c42a:	3401      	adds	r4, #1
 800c42c:	9304      	str	r3, [sp, #16]
 800c42e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c432:	4826      	ldr	r0, [pc, #152]	; (800c4cc <_svfiprintf_r+0x1f0>)
 800c434:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c438:	2206      	movs	r2, #6
 800c43a:	f7f3 fee1 	bl	8000200 <memchr>
 800c43e:	2800      	cmp	r0, #0
 800c440:	d038      	beq.n	800c4b4 <_svfiprintf_r+0x1d8>
 800c442:	4b23      	ldr	r3, [pc, #140]	; (800c4d0 <_svfiprintf_r+0x1f4>)
 800c444:	bb1b      	cbnz	r3, 800c48e <_svfiprintf_r+0x1b2>
 800c446:	9b03      	ldr	r3, [sp, #12]
 800c448:	3307      	adds	r3, #7
 800c44a:	f023 0307 	bic.w	r3, r3, #7
 800c44e:	3308      	adds	r3, #8
 800c450:	9303      	str	r3, [sp, #12]
 800c452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c454:	4433      	add	r3, r6
 800c456:	9309      	str	r3, [sp, #36]	; 0x24
 800c458:	e767      	b.n	800c32a <_svfiprintf_r+0x4e>
 800c45a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c45e:	460c      	mov	r4, r1
 800c460:	2001      	movs	r0, #1
 800c462:	e7a5      	b.n	800c3b0 <_svfiprintf_r+0xd4>
 800c464:	2300      	movs	r3, #0
 800c466:	3401      	adds	r4, #1
 800c468:	9305      	str	r3, [sp, #20]
 800c46a:	4619      	mov	r1, r3
 800c46c:	f04f 0c0a 	mov.w	ip, #10
 800c470:	4620      	mov	r0, r4
 800c472:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c476:	3a30      	subs	r2, #48	; 0x30
 800c478:	2a09      	cmp	r2, #9
 800c47a:	d903      	bls.n	800c484 <_svfiprintf_r+0x1a8>
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d0c5      	beq.n	800c40c <_svfiprintf_r+0x130>
 800c480:	9105      	str	r1, [sp, #20]
 800c482:	e7c3      	b.n	800c40c <_svfiprintf_r+0x130>
 800c484:	fb0c 2101 	mla	r1, ip, r1, r2
 800c488:	4604      	mov	r4, r0
 800c48a:	2301      	movs	r3, #1
 800c48c:	e7f0      	b.n	800c470 <_svfiprintf_r+0x194>
 800c48e:	ab03      	add	r3, sp, #12
 800c490:	9300      	str	r3, [sp, #0]
 800c492:	462a      	mov	r2, r5
 800c494:	4b0f      	ldr	r3, [pc, #60]	; (800c4d4 <_svfiprintf_r+0x1f8>)
 800c496:	a904      	add	r1, sp, #16
 800c498:	4638      	mov	r0, r7
 800c49a:	f7fb ff75 	bl	8008388 <_printf_float>
 800c49e:	1c42      	adds	r2, r0, #1
 800c4a0:	4606      	mov	r6, r0
 800c4a2:	d1d6      	bne.n	800c452 <_svfiprintf_r+0x176>
 800c4a4:	89ab      	ldrh	r3, [r5, #12]
 800c4a6:	065b      	lsls	r3, r3, #25
 800c4a8:	f53f af2c 	bmi.w	800c304 <_svfiprintf_r+0x28>
 800c4ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c4ae:	b01d      	add	sp, #116	; 0x74
 800c4b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4b4:	ab03      	add	r3, sp, #12
 800c4b6:	9300      	str	r3, [sp, #0]
 800c4b8:	462a      	mov	r2, r5
 800c4ba:	4b06      	ldr	r3, [pc, #24]	; (800c4d4 <_svfiprintf_r+0x1f8>)
 800c4bc:	a904      	add	r1, sp, #16
 800c4be:	4638      	mov	r0, r7
 800c4c0:	f7fc fa06 	bl	80088d0 <_printf_i>
 800c4c4:	e7eb      	b.n	800c49e <_svfiprintf_r+0x1c2>
 800c4c6:	bf00      	nop
 800c4c8:	0800cf84 	.word	0x0800cf84
 800c4cc:	0800cf8e 	.word	0x0800cf8e
 800c4d0:	08008389 	.word	0x08008389
 800c4d4:	0800c225 	.word	0x0800c225
 800c4d8:	0800cf8a 	.word	0x0800cf8a

0800c4dc <__sfputc_r>:
 800c4dc:	6893      	ldr	r3, [r2, #8]
 800c4de:	3b01      	subs	r3, #1
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	b410      	push	{r4}
 800c4e4:	6093      	str	r3, [r2, #8]
 800c4e6:	da08      	bge.n	800c4fa <__sfputc_r+0x1e>
 800c4e8:	6994      	ldr	r4, [r2, #24]
 800c4ea:	42a3      	cmp	r3, r4
 800c4ec:	db01      	blt.n	800c4f2 <__sfputc_r+0x16>
 800c4ee:	290a      	cmp	r1, #10
 800c4f0:	d103      	bne.n	800c4fa <__sfputc_r+0x1e>
 800c4f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c4f6:	f7fd bd3f 	b.w	8009f78 <__swbuf_r>
 800c4fa:	6813      	ldr	r3, [r2, #0]
 800c4fc:	1c58      	adds	r0, r3, #1
 800c4fe:	6010      	str	r0, [r2, #0]
 800c500:	7019      	strb	r1, [r3, #0]
 800c502:	4608      	mov	r0, r1
 800c504:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c508:	4770      	bx	lr

0800c50a <__sfputs_r>:
 800c50a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c50c:	4606      	mov	r6, r0
 800c50e:	460f      	mov	r7, r1
 800c510:	4614      	mov	r4, r2
 800c512:	18d5      	adds	r5, r2, r3
 800c514:	42ac      	cmp	r4, r5
 800c516:	d101      	bne.n	800c51c <__sfputs_r+0x12>
 800c518:	2000      	movs	r0, #0
 800c51a:	e007      	b.n	800c52c <__sfputs_r+0x22>
 800c51c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c520:	463a      	mov	r2, r7
 800c522:	4630      	mov	r0, r6
 800c524:	f7ff ffda 	bl	800c4dc <__sfputc_r>
 800c528:	1c43      	adds	r3, r0, #1
 800c52a:	d1f3      	bne.n	800c514 <__sfputs_r+0xa>
 800c52c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c530 <_vfiprintf_r>:
 800c530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c534:	460d      	mov	r5, r1
 800c536:	b09d      	sub	sp, #116	; 0x74
 800c538:	4614      	mov	r4, r2
 800c53a:	4698      	mov	r8, r3
 800c53c:	4606      	mov	r6, r0
 800c53e:	b118      	cbz	r0, 800c548 <_vfiprintf_r+0x18>
 800c540:	6983      	ldr	r3, [r0, #24]
 800c542:	b90b      	cbnz	r3, 800c548 <_vfiprintf_r+0x18>
 800c544:	f7fb fd10 	bl	8007f68 <__sinit>
 800c548:	4b89      	ldr	r3, [pc, #548]	; (800c770 <_vfiprintf_r+0x240>)
 800c54a:	429d      	cmp	r5, r3
 800c54c:	d11b      	bne.n	800c586 <_vfiprintf_r+0x56>
 800c54e:	6875      	ldr	r5, [r6, #4]
 800c550:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c552:	07d9      	lsls	r1, r3, #31
 800c554:	d405      	bmi.n	800c562 <_vfiprintf_r+0x32>
 800c556:	89ab      	ldrh	r3, [r5, #12]
 800c558:	059a      	lsls	r2, r3, #22
 800c55a:	d402      	bmi.n	800c562 <_vfiprintf_r+0x32>
 800c55c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c55e:	f7fb fdc6 	bl	80080ee <__retarget_lock_acquire_recursive>
 800c562:	89ab      	ldrh	r3, [r5, #12]
 800c564:	071b      	lsls	r3, r3, #28
 800c566:	d501      	bpl.n	800c56c <_vfiprintf_r+0x3c>
 800c568:	692b      	ldr	r3, [r5, #16]
 800c56a:	b9eb      	cbnz	r3, 800c5a8 <_vfiprintf_r+0x78>
 800c56c:	4629      	mov	r1, r5
 800c56e:	4630      	mov	r0, r6
 800c570:	f7fd fd66 	bl	800a040 <__swsetup_r>
 800c574:	b1c0      	cbz	r0, 800c5a8 <_vfiprintf_r+0x78>
 800c576:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c578:	07dc      	lsls	r4, r3, #31
 800c57a:	d50e      	bpl.n	800c59a <_vfiprintf_r+0x6a>
 800c57c:	f04f 30ff 	mov.w	r0, #4294967295
 800c580:	b01d      	add	sp, #116	; 0x74
 800c582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c586:	4b7b      	ldr	r3, [pc, #492]	; (800c774 <_vfiprintf_r+0x244>)
 800c588:	429d      	cmp	r5, r3
 800c58a:	d101      	bne.n	800c590 <_vfiprintf_r+0x60>
 800c58c:	68b5      	ldr	r5, [r6, #8]
 800c58e:	e7df      	b.n	800c550 <_vfiprintf_r+0x20>
 800c590:	4b79      	ldr	r3, [pc, #484]	; (800c778 <_vfiprintf_r+0x248>)
 800c592:	429d      	cmp	r5, r3
 800c594:	bf08      	it	eq
 800c596:	68f5      	ldreq	r5, [r6, #12]
 800c598:	e7da      	b.n	800c550 <_vfiprintf_r+0x20>
 800c59a:	89ab      	ldrh	r3, [r5, #12]
 800c59c:	0598      	lsls	r0, r3, #22
 800c59e:	d4ed      	bmi.n	800c57c <_vfiprintf_r+0x4c>
 800c5a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c5a2:	f7fb fda5 	bl	80080f0 <__retarget_lock_release_recursive>
 800c5a6:	e7e9      	b.n	800c57c <_vfiprintf_r+0x4c>
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	9309      	str	r3, [sp, #36]	; 0x24
 800c5ac:	2320      	movs	r3, #32
 800c5ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c5b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5b6:	2330      	movs	r3, #48	; 0x30
 800c5b8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c77c <_vfiprintf_r+0x24c>
 800c5bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c5c0:	f04f 0901 	mov.w	r9, #1
 800c5c4:	4623      	mov	r3, r4
 800c5c6:	469a      	mov	sl, r3
 800c5c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5cc:	b10a      	cbz	r2, 800c5d2 <_vfiprintf_r+0xa2>
 800c5ce:	2a25      	cmp	r2, #37	; 0x25
 800c5d0:	d1f9      	bne.n	800c5c6 <_vfiprintf_r+0x96>
 800c5d2:	ebba 0b04 	subs.w	fp, sl, r4
 800c5d6:	d00b      	beq.n	800c5f0 <_vfiprintf_r+0xc0>
 800c5d8:	465b      	mov	r3, fp
 800c5da:	4622      	mov	r2, r4
 800c5dc:	4629      	mov	r1, r5
 800c5de:	4630      	mov	r0, r6
 800c5e0:	f7ff ff93 	bl	800c50a <__sfputs_r>
 800c5e4:	3001      	adds	r0, #1
 800c5e6:	f000 80aa 	beq.w	800c73e <_vfiprintf_r+0x20e>
 800c5ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c5ec:	445a      	add	r2, fp
 800c5ee:	9209      	str	r2, [sp, #36]	; 0x24
 800c5f0:	f89a 3000 	ldrb.w	r3, [sl]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	f000 80a2 	beq.w	800c73e <_vfiprintf_r+0x20e>
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	f04f 32ff 	mov.w	r2, #4294967295
 800c600:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c604:	f10a 0a01 	add.w	sl, sl, #1
 800c608:	9304      	str	r3, [sp, #16]
 800c60a:	9307      	str	r3, [sp, #28]
 800c60c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c610:	931a      	str	r3, [sp, #104]	; 0x68
 800c612:	4654      	mov	r4, sl
 800c614:	2205      	movs	r2, #5
 800c616:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c61a:	4858      	ldr	r0, [pc, #352]	; (800c77c <_vfiprintf_r+0x24c>)
 800c61c:	f7f3 fdf0 	bl	8000200 <memchr>
 800c620:	9a04      	ldr	r2, [sp, #16]
 800c622:	b9d8      	cbnz	r0, 800c65c <_vfiprintf_r+0x12c>
 800c624:	06d1      	lsls	r1, r2, #27
 800c626:	bf44      	itt	mi
 800c628:	2320      	movmi	r3, #32
 800c62a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c62e:	0713      	lsls	r3, r2, #28
 800c630:	bf44      	itt	mi
 800c632:	232b      	movmi	r3, #43	; 0x2b
 800c634:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c638:	f89a 3000 	ldrb.w	r3, [sl]
 800c63c:	2b2a      	cmp	r3, #42	; 0x2a
 800c63e:	d015      	beq.n	800c66c <_vfiprintf_r+0x13c>
 800c640:	9a07      	ldr	r2, [sp, #28]
 800c642:	4654      	mov	r4, sl
 800c644:	2000      	movs	r0, #0
 800c646:	f04f 0c0a 	mov.w	ip, #10
 800c64a:	4621      	mov	r1, r4
 800c64c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c650:	3b30      	subs	r3, #48	; 0x30
 800c652:	2b09      	cmp	r3, #9
 800c654:	d94e      	bls.n	800c6f4 <_vfiprintf_r+0x1c4>
 800c656:	b1b0      	cbz	r0, 800c686 <_vfiprintf_r+0x156>
 800c658:	9207      	str	r2, [sp, #28]
 800c65a:	e014      	b.n	800c686 <_vfiprintf_r+0x156>
 800c65c:	eba0 0308 	sub.w	r3, r0, r8
 800c660:	fa09 f303 	lsl.w	r3, r9, r3
 800c664:	4313      	orrs	r3, r2
 800c666:	9304      	str	r3, [sp, #16]
 800c668:	46a2      	mov	sl, r4
 800c66a:	e7d2      	b.n	800c612 <_vfiprintf_r+0xe2>
 800c66c:	9b03      	ldr	r3, [sp, #12]
 800c66e:	1d19      	adds	r1, r3, #4
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	9103      	str	r1, [sp, #12]
 800c674:	2b00      	cmp	r3, #0
 800c676:	bfbb      	ittet	lt
 800c678:	425b      	neglt	r3, r3
 800c67a:	f042 0202 	orrlt.w	r2, r2, #2
 800c67e:	9307      	strge	r3, [sp, #28]
 800c680:	9307      	strlt	r3, [sp, #28]
 800c682:	bfb8      	it	lt
 800c684:	9204      	strlt	r2, [sp, #16]
 800c686:	7823      	ldrb	r3, [r4, #0]
 800c688:	2b2e      	cmp	r3, #46	; 0x2e
 800c68a:	d10c      	bne.n	800c6a6 <_vfiprintf_r+0x176>
 800c68c:	7863      	ldrb	r3, [r4, #1]
 800c68e:	2b2a      	cmp	r3, #42	; 0x2a
 800c690:	d135      	bne.n	800c6fe <_vfiprintf_r+0x1ce>
 800c692:	9b03      	ldr	r3, [sp, #12]
 800c694:	1d1a      	adds	r2, r3, #4
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	9203      	str	r2, [sp, #12]
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	bfb8      	it	lt
 800c69e:	f04f 33ff 	movlt.w	r3, #4294967295
 800c6a2:	3402      	adds	r4, #2
 800c6a4:	9305      	str	r3, [sp, #20]
 800c6a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c78c <_vfiprintf_r+0x25c>
 800c6aa:	7821      	ldrb	r1, [r4, #0]
 800c6ac:	2203      	movs	r2, #3
 800c6ae:	4650      	mov	r0, sl
 800c6b0:	f7f3 fda6 	bl	8000200 <memchr>
 800c6b4:	b140      	cbz	r0, 800c6c8 <_vfiprintf_r+0x198>
 800c6b6:	2340      	movs	r3, #64	; 0x40
 800c6b8:	eba0 000a 	sub.w	r0, r0, sl
 800c6bc:	fa03 f000 	lsl.w	r0, r3, r0
 800c6c0:	9b04      	ldr	r3, [sp, #16]
 800c6c2:	4303      	orrs	r3, r0
 800c6c4:	3401      	adds	r4, #1
 800c6c6:	9304      	str	r3, [sp, #16]
 800c6c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6cc:	482c      	ldr	r0, [pc, #176]	; (800c780 <_vfiprintf_r+0x250>)
 800c6ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c6d2:	2206      	movs	r2, #6
 800c6d4:	f7f3 fd94 	bl	8000200 <memchr>
 800c6d8:	2800      	cmp	r0, #0
 800c6da:	d03f      	beq.n	800c75c <_vfiprintf_r+0x22c>
 800c6dc:	4b29      	ldr	r3, [pc, #164]	; (800c784 <_vfiprintf_r+0x254>)
 800c6de:	bb1b      	cbnz	r3, 800c728 <_vfiprintf_r+0x1f8>
 800c6e0:	9b03      	ldr	r3, [sp, #12]
 800c6e2:	3307      	adds	r3, #7
 800c6e4:	f023 0307 	bic.w	r3, r3, #7
 800c6e8:	3308      	adds	r3, #8
 800c6ea:	9303      	str	r3, [sp, #12]
 800c6ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6ee:	443b      	add	r3, r7
 800c6f0:	9309      	str	r3, [sp, #36]	; 0x24
 800c6f2:	e767      	b.n	800c5c4 <_vfiprintf_r+0x94>
 800c6f4:	fb0c 3202 	mla	r2, ip, r2, r3
 800c6f8:	460c      	mov	r4, r1
 800c6fa:	2001      	movs	r0, #1
 800c6fc:	e7a5      	b.n	800c64a <_vfiprintf_r+0x11a>
 800c6fe:	2300      	movs	r3, #0
 800c700:	3401      	adds	r4, #1
 800c702:	9305      	str	r3, [sp, #20]
 800c704:	4619      	mov	r1, r3
 800c706:	f04f 0c0a 	mov.w	ip, #10
 800c70a:	4620      	mov	r0, r4
 800c70c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c710:	3a30      	subs	r2, #48	; 0x30
 800c712:	2a09      	cmp	r2, #9
 800c714:	d903      	bls.n	800c71e <_vfiprintf_r+0x1ee>
 800c716:	2b00      	cmp	r3, #0
 800c718:	d0c5      	beq.n	800c6a6 <_vfiprintf_r+0x176>
 800c71a:	9105      	str	r1, [sp, #20]
 800c71c:	e7c3      	b.n	800c6a6 <_vfiprintf_r+0x176>
 800c71e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c722:	4604      	mov	r4, r0
 800c724:	2301      	movs	r3, #1
 800c726:	e7f0      	b.n	800c70a <_vfiprintf_r+0x1da>
 800c728:	ab03      	add	r3, sp, #12
 800c72a:	9300      	str	r3, [sp, #0]
 800c72c:	462a      	mov	r2, r5
 800c72e:	4b16      	ldr	r3, [pc, #88]	; (800c788 <_vfiprintf_r+0x258>)
 800c730:	a904      	add	r1, sp, #16
 800c732:	4630      	mov	r0, r6
 800c734:	f7fb fe28 	bl	8008388 <_printf_float>
 800c738:	4607      	mov	r7, r0
 800c73a:	1c78      	adds	r0, r7, #1
 800c73c:	d1d6      	bne.n	800c6ec <_vfiprintf_r+0x1bc>
 800c73e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c740:	07d9      	lsls	r1, r3, #31
 800c742:	d405      	bmi.n	800c750 <_vfiprintf_r+0x220>
 800c744:	89ab      	ldrh	r3, [r5, #12]
 800c746:	059a      	lsls	r2, r3, #22
 800c748:	d402      	bmi.n	800c750 <_vfiprintf_r+0x220>
 800c74a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c74c:	f7fb fcd0 	bl	80080f0 <__retarget_lock_release_recursive>
 800c750:	89ab      	ldrh	r3, [r5, #12]
 800c752:	065b      	lsls	r3, r3, #25
 800c754:	f53f af12 	bmi.w	800c57c <_vfiprintf_r+0x4c>
 800c758:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c75a:	e711      	b.n	800c580 <_vfiprintf_r+0x50>
 800c75c:	ab03      	add	r3, sp, #12
 800c75e:	9300      	str	r3, [sp, #0]
 800c760:	462a      	mov	r2, r5
 800c762:	4b09      	ldr	r3, [pc, #36]	; (800c788 <_vfiprintf_r+0x258>)
 800c764:	a904      	add	r1, sp, #16
 800c766:	4630      	mov	r0, r6
 800c768:	f7fc f8b2 	bl	80088d0 <_printf_i>
 800c76c:	e7e4      	b.n	800c738 <_vfiprintf_r+0x208>
 800c76e:	bf00      	nop
 800c770:	0800cb50 	.word	0x0800cb50
 800c774:	0800cb70 	.word	0x0800cb70
 800c778:	0800cb30 	.word	0x0800cb30
 800c77c:	0800cf84 	.word	0x0800cf84
 800c780:	0800cf8e 	.word	0x0800cf8e
 800c784:	08008389 	.word	0x08008389
 800c788:	0800c50b 	.word	0x0800c50b
 800c78c:	0800cf8a 	.word	0x0800cf8a

0800c790 <_read_r>:
 800c790:	b538      	push	{r3, r4, r5, lr}
 800c792:	4d07      	ldr	r5, [pc, #28]	; (800c7b0 <_read_r+0x20>)
 800c794:	4604      	mov	r4, r0
 800c796:	4608      	mov	r0, r1
 800c798:	4611      	mov	r1, r2
 800c79a:	2200      	movs	r2, #0
 800c79c:	602a      	str	r2, [r5, #0]
 800c79e:	461a      	mov	r2, r3
 800c7a0:	f7f5 fa50 	bl	8001c44 <_read>
 800c7a4:	1c43      	adds	r3, r0, #1
 800c7a6:	d102      	bne.n	800c7ae <_read_r+0x1e>
 800c7a8:	682b      	ldr	r3, [r5, #0]
 800c7aa:	b103      	cbz	r3, 800c7ae <_read_r+0x1e>
 800c7ac:	6023      	str	r3, [r4, #0]
 800c7ae:	bd38      	pop	{r3, r4, r5, pc}
 800c7b0:	20005100 	.word	0x20005100
 800c7b4:	00000000 	.word	0x00000000

0800c7b8 <nan>:
 800c7b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c7c0 <nan+0x8>
 800c7bc:	4770      	bx	lr
 800c7be:	bf00      	nop
 800c7c0:	00000000 	.word	0x00000000
 800c7c4:	7ff80000 	.word	0x7ff80000

0800c7c8 <strncmp>:
 800c7c8:	b510      	push	{r4, lr}
 800c7ca:	b17a      	cbz	r2, 800c7ec <strncmp+0x24>
 800c7cc:	4603      	mov	r3, r0
 800c7ce:	3901      	subs	r1, #1
 800c7d0:	1884      	adds	r4, r0, r2
 800c7d2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c7d6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c7da:	4290      	cmp	r0, r2
 800c7dc:	d101      	bne.n	800c7e2 <strncmp+0x1a>
 800c7de:	42a3      	cmp	r3, r4
 800c7e0:	d101      	bne.n	800c7e6 <strncmp+0x1e>
 800c7e2:	1a80      	subs	r0, r0, r2
 800c7e4:	bd10      	pop	{r4, pc}
 800c7e6:	2800      	cmp	r0, #0
 800c7e8:	d1f3      	bne.n	800c7d2 <strncmp+0xa>
 800c7ea:	e7fa      	b.n	800c7e2 <strncmp+0x1a>
 800c7ec:	4610      	mov	r0, r2
 800c7ee:	e7f9      	b.n	800c7e4 <strncmp+0x1c>

0800c7f0 <__ascii_wctomb>:
 800c7f0:	b149      	cbz	r1, 800c806 <__ascii_wctomb+0x16>
 800c7f2:	2aff      	cmp	r2, #255	; 0xff
 800c7f4:	bf85      	ittet	hi
 800c7f6:	238a      	movhi	r3, #138	; 0x8a
 800c7f8:	6003      	strhi	r3, [r0, #0]
 800c7fa:	700a      	strbls	r2, [r1, #0]
 800c7fc:	f04f 30ff 	movhi.w	r0, #4294967295
 800c800:	bf98      	it	ls
 800c802:	2001      	movls	r0, #1
 800c804:	4770      	bx	lr
 800c806:	4608      	mov	r0, r1
 800c808:	4770      	bx	lr
	...

0800c80c <__assert_func>:
 800c80c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c80e:	4614      	mov	r4, r2
 800c810:	461a      	mov	r2, r3
 800c812:	4b09      	ldr	r3, [pc, #36]	; (800c838 <__assert_func+0x2c>)
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	4605      	mov	r5, r0
 800c818:	68d8      	ldr	r0, [r3, #12]
 800c81a:	b14c      	cbz	r4, 800c830 <__assert_func+0x24>
 800c81c:	4b07      	ldr	r3, [pc, #28]	; (800c83c <__assert_func+0x30>)
 800c81e:	9100      	str	r1, [sp, #0]
 800c820:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c824:	4906      	ldr	r1, [pc, #24]	; (800c840 <__assert_func+0x34>)
 800c826:	462b      	mov	r3, r5
 800c828:	f000 f80e 	bl	800c848 <fiprintf>
 800c82c:	f000 f889 	bl	800c942 <abort>
 800c830:	4b04      	ldr	r3, [pc, #16]	; (800c844 <__assert_func+0x38>)
 800c832:	461c      	mov	r4, r3
 800c834:	e7f3      	b.n	800c81e <__assert_func+0x12>
 800c836:	bf00      	nop
 800c838:	20000010 	.word	0x20000010
 800c83c:	0800cf95 	.word	0x0800cf95
 800c840:	0800cfa2 	.word	0x0800cfa2
 800c844:	0800cfd0 	.word	0x0800cfd0

0800c848 <fiprintf>:
 800c848:	b40e      	push	{r1, r2, r3}
 800c84a:	b503      	push	{r0, r1, lr}
 800c84c:	4601      	mov	r1, r0
 800c84e:	ab03      	add	r3, sp, #12
 800c850:	4805      	ldr	r0, [pc, #20]	; (800c868 <fiprintf+0x20>)
 800c852:	f853 2b04 	ldr.w	r2, [r3], #4
 800c856:	6800      	ldr	r0, [r0, #0]
 800c858:	9301      	str	r3, [sp, #4]
 800c85a:	f7ff fe69 	bl	800c530 <_vfiprintf_r>
 800c85e:	b002      	add	sp, #8
 800c860:	f85d eb04 	ldr.w	lr, [sp], #4
 800c864:	b003      	add	sp, #12
 800c866:	4770      	bx	lr
 800c868:	20000010 	.word	0x20000010

0800c86c <_fstat_r>:
 800c86c:	b538      	push	{r3, r4, r5, lr}
 800c86e:	4d07      	ldr	r5, [pc, #28]	; (800c88c <_fstat_r+0x20>)
 800c870:	2300      	movs	r3, #0
 800c872:	4604      	mov	r4, r0
 800c874:	4608      	mov	r0, r1
 800c876:	4611      	mov	r1, r2
 800c878:	602b      	str	r3, [r5, #0]
 800c87a:	f7f5 fa0c 	bl	8001c96 <_fstat>
 800c87e:	1c43      	adds	r3, r0, #1
 800c880:	d102      	bne.n	800c888 <_fstat_r+0x1c>
 800c882:	682b      	ldr	r3, [r5, #0]
 800c884:	b103      	cbz	r3, 800c888 <_fstat_r+0x1c>
 800c886:	6023      	str	r3, [r4, #0]
 800c888:	bd38      	pop	{r3, r4, r5, pc}
 800c88a:	bf00      	nop
 800c88c:	20005100 	.word	0x20005100

0800c890 <_isatty_r>:
 800c890:	b538      	push	{r3, r4, r5, lr}
 800c892:	4d06      	ldr	r5, [pc, #24]	; (800c8ac <_isatty_r+0x1c>)
 800c894:	2300      	movs	r3, #0
 800c896:	4604      	mov	r4, r0
 800c898:	4608      	mov	r0, r1
 800c89a:	602b      	str	r3, [r5, #0]
 800c89c:	f7f5 fa0b 	bl	8001cb6 <_isatty>
 800c8a0:	1c43      	adds	r3, r0, #1
 800c8a2:	d102      	bne.n	800c8aa <_isatty_r+0x1a>
 800c8a4:	682b      	ldr	r3, [r5, #0]
 800c8a6:	b103      	cbz	r3, 800c8aa <_isatty_r+0x1a>
 800c8a8:	6023      	str	r3, [r4, #0]
 800c8aa:	bd38      	pop	{r3, r4, r5, pc}
 800c8ac:	20005100 	.word	0x20005100

0800c8b0 <memmove>:
 800c8b0:	4288      	cmp	r0, r1
 800c8b2:	b510      	push	{r4, lr}
 800c8b4:	eb01 0402 	add.w	r4, r1, r2
 800c8b8:	d902      	bls.n	800c8c0 <memmove+0x10>
 800c8ba:	4284      	cmp	r4, r0
 800c8bc:	4623      	mov	r3, r4
 800c8be:	d807      	bhi.n	800c8d0 <memmove+0x20>
 800c8c0:	1e43      	subs	r3, r0, #1
 800c8c2:	42a1      	cmp	r1, r4
 800c8c4:	d008      	beq.n	800c8d8 <memmove+0x28>
 800c8c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c8ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c8ce:	e7f8      	b.n	800c8c2 <memmove+0x12>
 800c8d0:	4402      	add	r2, r0
 800c8d2:	4601      	mov	r1, r0
 800c8d4:	428a      	cmp	r2, r1
 800c8d6:	d100      	bne.n	800c8da <memmove+0x2a>
 800c8d8:	bd10      	pop	{r4, pc}
 800c8da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c8de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c8e2:	e7f7      	b.n	800c8d4 <memmove+0x24>

0800c8e4 <_realloc_r>:
 800c8e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8e8:	4680      	mov	r8, r0
 800c8ea:	4614      	mov	r4, r2
 800c8ec:	460e      	mov	r6, r1
 800c8ee:	b921      	cbnz	r1, 800c8fa <_realloc_r+0x16>
 800c8f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8f4:	4611      	mov	r1, r2
 800c8f6:	f7fb bc33 	b.w	8008160 <_malloc_r>
 800c8fa:	b92a      	cbnz	r2, 800c908 <_realloc_r+0x24>
 800c8fc:	f7ff fc46 	bl	800c18c <_free_r>
 800c900:	4625      	mov	r5, r4
 800c902:	4628      	mov	r0, r5
 800c904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c908:	f000 f822 	bl	800c950 <_malloc_usable_size_r>
 800c90c:	4284      	cmp	r4, r0
 800c90e:	4607      	mov	r7, r0
 800c910:	d802      	bhi.n	800c918 <_realloc_r+0x34>
 800c912:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c916:	d812      	bhi.n	800c93e <_realloc_r+0x5a>
 800c918:	4621      	mov	r1, r4
 800c91a:	4640      	mov	r0, r8
 800c91c:	f7fb fc20 	bl	8008160 <_malloc_r>
 800c920:	4605      	mov	r5, r0
 800c922:	2800      	cmp	r0, #0
 800c924:	d0ed      	beq.n	800c902 <_realloc_r+0x1e>
 800c926:	42bc      	cmp	r4, r7
 800c928:	4622      	mov	r2, r4
 800c92a:	4631      	mov	r1, r6
 800c92c:	bf28      	it	cs
 800c92e:	463a      	movcs	r2, r7
 800c930:	f7fb fbdf 	bl	80080f2 <memcpy>
 800c934:	4631      	mov	r1, r6
 800c936:	4640      	mov	r0, r8
 800c938:	f7ff fc28 	bl	800c18c <_free_r>
 800c93c:	e7e1      	b.n	800c902 <_realloc_r+0x1e>
 800c93e:	4635      	mov	r5, r6
 800c940:	e7df      	b.n	800c902 <_realloc_r+0x1e>

0800c942 <abort>:
 800c942:	b508      	push	{r3, lr}
 800c944:	2006      	movs	r0, #6
 800c946:	f000 f833 	bl	800c9b0 <raise>
 800c94a:	2001      	movs	r0, #1
 800c94c:	f7f5 f970 	bl	8001c30 <_exit>

0800c950 <_malloc_usable_size_r>:
 800c950:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c954:	1f18      	subs	r0, r3, #4
 800c956:	2b00      	cmp	r3, #0
 800c958:	bfbc      	itt	lt
 800c95a:	580b      	ldrlt	r3, [r1, r0]
 800c95c:	18c0      	addlt	r0, r0, r3
 800c95e:	4770      	bx	lr

0800c960 <_raise_r>:
 800c960:	291f      	cmp	r1, #31
 800c962:	b538      	push	{r3, r4, r5, lr}
 800c964:	4604      	mov	r4, r0
 800c966:	460d      	mov	r5, r1
 800c968:	d904      	bls.n	800c974 <_raise_r+0x14>
 800c96a:	2316      	movs	r3, #22
 800c96c:	6003      	str	r3, [r0, #0]
 800c96e:	f04f 30ff 	mov.w	r0, #4294967295
 800c972:	bd38      	pop	{r3, r4, r5, pc}
 800c974:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c976:	b112      	cbz	r2, 800c97e <_raise_r+0x1e>
 800c978:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c97c:	b94b      	cbnz	r3, 800c992 <_raise_r+0x32>
 800c97e:	4620      	mov	r0, r4
 800c980:	f000 f830 	bl	800c9e4 <_getpid_r>
 800c984:	462a      	mov	r2, r5
 800c986:	4601      	mov	r1, r0
 800c988:	4620      	mov	r0, r4
 800c98a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c98e:	f000 b817 	b.w	800c9c0 <_kill_r>
 800c992:	2b01      	cmp	r3, #1
 800c994:	d00a      	beq.n	800c9ac <_raise_r+0x4c>
 800c996:	1c59      	adds	r1, r3, #1
 800c998:	d103      	bne.n	800c9a2 <_raise_r+0x42>
 800c99a:	2316      	movs	r3, #22
 800c99c:	6003      	str	r3, [r0, #0]
 800c99e:	2001      	movs	r0, #1
 800c9a0:	e7e7      	b.n	800c972 <_raise_r+0x12>
 800c9a2:	2400      	movs	r4, #0
 800c9a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c9a8:	4628      	mov	r0, r5
 800c9aa:	4798      	blx	r3
 800c9ac:	2000      	movs	r0, #0
 800c9ae:	e7e0      	b.n	800c972 <_raise_r+0x12>

0800c9b0 <raise>:
 800c9b0:	4b02      	ldr	r3, [pc, #8]	; (800c9bc <raise+0xc>)
 800c9b2:	4601      	mov	r1, r0
 800c9b4:	6818      	ldr	r0, [r3, #0]
 800c9b6:	f7ff bfd3 	b.w	800c960 <_raise_r>
 800c9ba:	bf00      	nop
 800c9bc:	20000010 	.word	0x20000010

0800c9c0 <_kill_r>:
 800c9c0:	b538      	push	{r3, r4, r5, lr}
 800c9c2:	4d07      	ldr	r5, [pc, #28]	; (800c9e0 <_kill_r+0x20>)
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	4604      	mov	r4, r0
 800c9c8:	4608      	mov	r0, r1
 800c9ca:	4611      	mov	r1, r2
 800c9cc:	602b      	str	r3, [r5, #0]
 800c9ce:	f7f5 f91f 	bl	8001c10 <_kill>
 800c9d2:	1c43      	adds	r3, r0, #1
 800c9d4:	d102      	bne.n	800c9dc <_kill_r+0x1c>
 800c9d6:	682b      	ldr	r3, [r5, #0]
 800c9d8:	b103      	cbz	r3, 800c9dc <_kill_r+0x1c>
 800c9da:	6023      	str	r3, [r4, #0]
 800c9dc:	bd38      	pop	{r3, r4, r5, pc}
 800c9de:	bf00      	nop
 800c9e0:	20005100 	.word	0x20005100

0800c9e4 <_getpid_r>:
 800c9e4:	f7f5 b90c 	b.w	8001c00 <_getpid>

0800c9e8 <_init>:
 800c9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ea:	bf00      	nop
 800c9ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9ee:	bc08      	pop	{r3}
 800c9f0:	469e      	mov	lr, r3
 800c9f2:	4770      	bx	lr

0800c9f4 <_fini>:
 800c9f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9f6:	bf00      	nop
 800c9f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9fa:	bc08      	pop	{r3}
 800c9fc:	469e      	mov	lr, r3
 800c9fe:	4770      	bx	lr
