# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../paintboard.srcs/sources_1/ip/clk_wiz_0_1" \
"board_sim_func_impl.v" \
"../../../../../paintboard.srcs/sim_1/new/board_sim.v" \

# Do not sort compile order
nosort
