Warning (10268): Verilog HDL information at uart_tx.v(106): always construct contains both blocking and non-blocking assignments File: /home/kuba/programing/git/Uart/uart_tx.v Line: 106
