<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="axil_mat_prod1" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="m1" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1024">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS1" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4096"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="m2" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1024">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS1" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="8192"/>
        </hw>
      </arg>
      <arg id="2" access_type="w" src_name="m3" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1024">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS1" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="12288"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="N1" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS1" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="N2" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS1" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="N3" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS1" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
