
        <!DOCTYPE html>
        <html lang="en">
        <head>
            <meta charset="UTF-8">
            <title>Code Files</title>
            <style>
                .column {
                    width: 47%;
                    float: left;
                    padding: 12px;
                    border: 2px solid #ffd0d0;
                }
        
                .modal {
                    display: none;
                    position: fixed;
                    z-index: 1;
                    left: 0;
                    top: 0;
                    width: 100%;
                    height: 100%;
                    overflow: auto;
                    background-color: rgb(0, 0, 0);
                    background-color: rgba(0, 0, 0, 0.4);
                }
    
                .modal-content {
                    height: 250%;
                    background-color: #fefefe;
                    margin: 5% auto;
                    padding: 20px;
                    border: 1px solid #888;
                    width: 80%;
                }
    
                .close {
                    color: #aaa;
                    float: right;
                    font-size: 20px;
                    font-weight: bold;
                    text-align: right;
                }
    
                .close:hover, .close:focus {
                    color: black;
                    text-decoration: none;
                    cursor: pointer;
                }
    
                .row {
                    float: right;
                    width: 100%;
                }
    
                .column_space  {
                    white - space: pre-wrap;
                }
                 
                pre {
                    width: 100%;
                    overflow-y: auto;
                    background: #f8fef2;
                }
                
                .match {
                    cursor:pointer; 
                    background-color:#00ffbb;
                }
        </style>
    </head>
    <body>
        <h2>Tokens: 19, <button onclick='openModal()' class='match'></button></h2>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrfx_pwm.c</h3>
            <pre><code>1  #include <nrfx.h>
2  #if NRFX_CHECK(NRFX_PWM_ENABLED)
3  #if !(NRFX_CHECK(NRFX_PWM0_ENABLED) || NRFX_CHECK(NRFX_PWM1_ENABLED) || \
4        NRFX_CHECK(NRFX_PWM2_ENABLED) || NRFX_CHECK(NRFX_PWM3_ENABLED))
5  #error "No enabled PWM instances. Check <nrfx_config.h>."
6  #endif
7  #include <nrfx_pwm.h>
8  #include <hal/nrf_gpio.h>
9  #define NRFX_LOG_MODULE PWM
10  #include <nrfx_log.h>
11  #if NRFX_CHECK(NRFX_PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED)
12  #include <hal/nrf_egu.h>
13  #define USE_DMA_ISSUE_WORKAROUND
14  #endif
15  #if defined(USE_DMA_ISSUE_WORKAROUND)
16  #define EGU_IRQn(i)         EGU_IRQn_(i)
17  #define EGU_IRQn_(i)        SWI##i##_EGU##i##_IRQn
18  #define EGU_IRQHandler(i)   EGU_IRQHandler_(i)
19  #define EGU_IRQHandler_(i)  nrfx_egu_##i##_irq_handler
20  #define DMA_ISSUE_EGU_IDX           NRFX_PWM_NRF52_ANOMALY_109_EGU_INSTANCE
21  #define DMA_ISSUE_EGU               NRFX_CONCAT_2(NRF_EGU, DMA_ISSUE_EGU_IDX)
22  #define DMA_ISSUE_EGU_IRQn          EGU_IRQn(DMA_ISSUE_EGU_IDX)
23  #define DMA_ISSUE_EGU_IRQHandler    EGU_IRQHandler(DMA_ISSUE_EGU_IDX)
24  #endif
25  typedef struct
26  {
27  #if defined(USE_DMA_ISSUE_WORKAROUND)
28      uint32_t                  starting_task_address;
29  #endif
30      nrfx_pwm_handler_t        handler;
31      void *                    p_context;
32      nrfx_drv_state_t volatile state;
33      uint8_t                   flags;
34  } pwm_control_block_t;
35  static pwm_control_block_t m_cb[NRFX_PWM_ENABLED_COUNT];
36  static void configure_pins(nrfx_pwm_t const *        p_instance,
37                             nrfx_pwm_config_t const * p_config)
38  {
39      uint32_t out_pins[NRF_PWM_CHANNEL_COUNT];
40      uint8_t i;
41      for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
42      {
43          uint8_t output_pin = p_config->output_pins[i];
44          if (output_pin != NRFX_PWM_PIN_NOT_USED)
45          {
46              bool inverted = output_pin &  NRFX_PWM_PIN_INVERTED;
47              out_pins[i]   = output_pin & ~NRFX_PWM_PIN_INVERTED;
48              if (!p_config->skip_gpio_cfg)
49              {
50                  if (inverted)
51                  {
52                      nrf_gpio_pin_set(out_pins[i]);
53                  }
54                  else
55                  {
56                      nrf_gpio_pin_clear(out_pins[i]);
57                  }
58                  nrf_gpio_cfg_output(out_pins[i]);
59              }
60          }
61          else
62          {
63              out_pins[i] = NRF_PWM_PIN_NOT_CONNECTED;
64          }
65      }
66      nrf_pwm_pins_set(p_instance->p_registers, out_pins);
67  }
68  nrfx_err_t nrfx_pwm_init(nrfx_pwm_t const *        p_instance,
69                           nrfx_pwm_config_t const * p_config,
70                           nrfx_pwm_handler_t        handler,
71                           void *                    p_context)
72  {
73      NRFX_ASSERT(p_config);
74      nrfx_err_t err_code;
75      pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
76      if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
77      {
78          err_code = NRFX_ERROR_INVALID_STATE;
79          NRFX_LOG_WARNING("Function: %s, error code: %s.",
80                           __func__,
81                           NRFX_LOG_ERROR_STRING_GET(err_code));
82          return err_code;
83      }
84      p_cb->handler = handler;
85      p_cb->p_context = p_context;
86      configure_pins(p_instance, p_config);
87      nrf_pwm_enable(p_instance->p_registers);
88      nrf_pwm_configure(p_instance->p_registers,
89          p_config->base_clock, p_config->count_mode, p_config->top_value);
90      nrf_pwm_decoder_set(p_instance->p_registers,
91          p_config->load_mode, p_config->step_mode);
92      nrf_pwm_shorts_set(p_instance->p_registers, 0);
93      nrf_pwm_int_set(p_instance->p_registers, 0);
94      nrf_pwm_event_clear(p_instance->p_registers, NRF_PWM_EVENT_LOOPSDONE);
95      nrf_pwm_event_clear(p_instance->p_registers, NRF_PWM_EVENT_SEQEND0);
96      nrf_pwm_event_clear(p_instance->p_registers, NRF_PWM_EVENT_SEQEND1);
97      nrf_pwm_event_clear(p_instance->p_registers, NRF_PWM_EVENT_STOPPED);
98  #if defined(USE_DMA_ISSUE_WORKAROUND)
99      NRFX_IRQ_PRIORITY_SET(DMA_ISSUE_EGU_IRQn, p_config->irq_priority);
100      NRFX_IRQ_ENABLE(DMA_ISSUE_EGU_IRQn);
101  #else
102      if (p_cb->handler)
103  #endif
104      {
105          NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_registers),
106              p_config->irq_priority);
107          NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_registers));
108      }
109      p_cb->state = NRFX_DRV_STATE_INITIALIZED;
110      err_code = NRFX_SUCCESS;
111      NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
112      return err_code;
113  }
114  void nrfx_pwm_uninit(nrfx_pwm_t const * p_instance)
115  {
116      pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
117      NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
118      NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_registers));
119  #if defined(USE_DMA_ISSUE_WORKAROUND)
120      NRFX_IRQ_DISABLE(DMA_ISSUE_EGU_IRQn);
121  #endif
122      nrf_pwm_disable(p_instance->p_registers);
123      p_cb->state = NRFX_DRV_STATE_UNINITIALIZED;
124  }
125  static uint32_t start_playback(nrfx_pwm_t const * p_instance,
126                                 pwm_control_block_t * p_cb,
<span onclick='openModal()' class='match'>127                                 uint8_t               flags,
128                                 nrf_pwm_task_t        starting_task)
129  {
130      p_cb->state = NRFX_DRV_STATE_POWERED_ON;
131      p_cb->flags = flags;
132      if (p_cb->handler)
</span>133      {
134          uint32_t int_mask = NRF_PWM_INT_LOOPSDONE_MASK |
135                              NRF_PWM_INT_STOPPED_MASK;
136  #if defined(USE_DMA_ISSUE_WORKAROUND)
137          int_mask |= NRF_PWM_INT_SEQEND0_MASK | NRF_PWM_INT_SEQEND1_MASK;
138  #else
139          if (flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ0)
140          {
141              int_mask |= NRF_PWM_INT_SEQEND0_MASK;
142          }
143          if (flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ1)
144          {
145              int_mask |= NRF_PWM_INT_SEQEND1_MASK;
146          }
147  #endif
148          if (flags & NRFX_PWM_FLAG_NO_EVT_FINISHED)
149          {
150              int_mask &= ~NRF_PWM_INT_LOOPSDONE_MASK;
151          }
152          nrf_pwm_int_set(p_instance->p_registers, int_mask);
153      }
154  #if defined(USE_DMA_ISSUE_WORKAROUND)
155      else
156      {
157          nrf_pwm_int_set(p_instance->p_registers,
158              NRF_PWM_INT_SEQEND0_MASK | NRF_PWM_INT_SEQEND1_MASK);
159      }
160  #endif
161      nrf_pwm_event_clear(p_instance->p_registers, NRF_PWM_EVENT_STOPPED);
162      if (flags & NRFX_PWM_FLAG_START_VIA_TASK)
163      {
164          uint32_t starting_task_address =
165              nrf_pwm_task_address_get(p_instance->p_registers, starting_task);
166  #if defined(USE_DMA_ISSUE_WORKAROUND)
167          p_cb->starting_task_address = starting_task_address;
168          nrf_egu_int_enable(DMA_ISSUE_EGU, nrf_egu_channel_int_get(p_instance->drv_inst_idx));
169          return nrf_egu_task_address_get(DMA_ISSUE_EGU,
170                                          nrf_egu_trigger_task_get(p_instance->drv_inst_idx));
171  #else
172          return starting_task_address;
173  #endif
174      }
175      nrf_pwm_task_trigger(p_instance->p_registers, starting_task);
176      return 0;
177  }
178  uint32_t nrfx_pwm_simple_playback(nrfx_pwm_t const *         p_instance,
179                                    nrf_pwm_sequence_t const * p_sequence,
180                                    uint16_t                   playback_count,
181                                    uint32_t                   flags)
182  {
183      pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
184      NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
185      NRFX_ASSERT(playback_count > 0);
186      NRFX_ASSERT(nrfx_is_in_ram(p_sequence->values.p_raw));
187      nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence);
188      nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence);
189      bool odd = (playback_count & 1);
190      nrf_pwm_loop_set(p_instance->p_registers,
191          (playback_count / 2) + (odd ? 1 : 0));
192      uint32_t shorts_mask;
193      if (flags & NRFX_PWM_FLAG_STOP)
194      {
195          shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
196      }
197      else if (flags & NRFX_PWM_FLAG_LOOP)
198      {
199          shorts_mask = odd ? NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK
200                            : NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
201      }
202      else
203      {
204          shorts_mask = 0;
205      }
206      nrf_pwm_shorts_set(p_instance->p_registers, shorts_mask);
207      NRFX_LOG_INFO("Function: %s, sequence length: %d.",
208                    __func__,
209                    p_sequence->length);
210      NRFX_LOG_DEBUG("Sequence data:");
211      NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_sequence->values.p_raw,
212                             p_sequence->length * sizeof(uint16_t));
213      return start_playback(p_instance, p_cb, flags,
214          odd ? NRF_PWM_TASK_SEQSTART1 : NRF_PWM_TASK_SEQSTART0);
215  }
216  uint32_t nrfx_pwm_complex_playback(nrfx_pwm_t const *         p_instance,
217                                     nrf_pwm_sequence_t const * p_sequence_0,
218                                     nrf_pwm_sequence_t const * p_sequence_1,
219                                     uint16_t                   playback_count,
220                                     uint32_t                   flags)
221  {
222      pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
223      NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
224      NRFX_ASSERT(playback_count > 0);
225      NRFX_ASSERT(nrfx_is_in_ram(p_sequence_0->values.p_raw));
226      NRFX_ASSERT(nrfx_is_in_ram(p_sequence_1->values.p_raw));
227      nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence_0);
228      nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence_1);
229      nrf_pwm_loop_set(p_instance->p_registers, playback_count);
230      uint32_t shorts_mask;
231      if (flags & NRFX_PWM_FLAG_STOP)
232      {
233          shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
234      }
235      else if (flags & NRFX_PWM_FLAG_LOOP)
236      {
237          shorts_mask = NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
238      }
239      else
240      {
241          shorts_mask = 0;
242      }
243      nrf_pwm_shorts_set(p_instance->p_registers, shorts_mask);
244      NRFX_LOG_INFO("Function: %s, sequence 0 length: %d.",
245                    __func__,
246                    p_sequence_0->length);
247      NRFX_LOG_INFO("Function: %s, sequence 1 length: %d.",
248                    __func__,
249                    p_sequence_1->length);
250      NRFX_LOG_DEBUG("Sequence 0 data:");
251      NRFX_LOG_HEXDUMP_DEBUG(p_sequence_0->values.p_raw,
252                             p_sequence_0->length * sizeof(uint16_t));
253      NRFX_LOG_DEBUG("Sequence 1 data:");
254      NRFX_LOG_HEXDUMP_DEBUG(p_sequence_1->values.p_raw,
255                             p_sequence_1->length * sizeof(uint16_t));
256      return start_playback(p_instance, p_cb, flags, NRF_PWM_TASK_SEQSTART0);
257  }
258  bool nrfx_pwm_stop(nrfx_pwm_t const * p_instance,
259                     bool               wait_until_stopped)
260  {
261      NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
262      bool ret_val = false;
263      nrf_pwm_shorts_set(p_instance->p_registers, 0);
264      nrf_pwm_task_trigger(p_instance->p_registers, NRF_PWM_TASK_STOP);
265      if (nrfx_pwm_is_stopped(p_instance))
266      {
267          ret_val = true;
268      }
269      else
270      {
271          do {
272              if (nrfx_pwm_is_stopped(p_instance))
273              {
274                  ret_val = true;
275                  break;
276              }
277          } while (wait_until_stopped);
278      }
279      NRFX_LOG_INFO("%s returned %d.", __func__, ret_val);
280      return ret_val;
281  }
282  bool nrfx_pwm_is_stopped(nrfx_pwm_t const * p_instance)
283  {
284      pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
285      NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
286      bool ret_val = false;
287      if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
288      {
289          ret_val = true;
290      }
291      if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
292      {
293          p_cb->state = NRFX_DRV_STATE_INITIALIZED;
294          NRFX_LOG_INFO("Disabled.");
295          ret_val = true;
296      }
297      NRFX_LOG_INFO("%s returned %d.", __func__, ret_val);
298      return ret_val;
299  }
300  static void irq_handler(NRF_PWM_Type * p_pwm, pwm_control_block_t * p_cb)
301  {
302      if (nrf_pwm_event_check(p_pwm, NRF_PWM_EVENT_SEQEND0))
303      {
304          nrf_pwm_event_clear(p_pwm, NRF_PWM_EVENT_SEQEND0);
305          if ((p_cb->flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ0) && p_cb->handler)
306          {
307              p_cb->handler(NRFX_PWM_EVT_END_SEQ0, p_cb->p_context);
308          }
309      }
310      if (nrf_pwm_event_check(p_pwm, NRF_PWM_EVENT_SEQEND1))
311      {
312          nrf_pwm_event_clear(p_pwm, NRF_PWM_EVENT_SEQEND1);
313          if ((p_cb->flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ1) && p_cb->handler)
314          {
315              p_cb->handler(NRFX_PWM_EVT_END_SEQ1, p_cb->p_context);
316          }
317      }
318      if (nrf_pwm_event_check(p_pwm, NRF_PWM_EVENT_LOOPSDONE))
319      {
320          nrf_pwm_event_clear(p_pwm, NRF_PWM_EVENT_LOOPSDONE);
321          if (!(p_cb->flags & NRFX_PWM_FLAG_NO_EVT_FINISHED) && p_cb->handler)
322          {
323              p_cb->handler(NRFX_PWM_EVT_FINISHED, p_cb->p_context);
324          }
325      }
326      if (nrf_pwm_event_check(p_pwm, NRF_PWM_EVENT_STOPPED))
327      {
328          nrf_pwm_event_clear(p_pwm, NRF_PWM_EVENT_STOPPED);
329          p_cb->state = NRFX_DRV_STATE_INITIALIZED;
330          if (p_cb->handler)
331          {
332              p_cb->handler(NRFX_PWM_EVT_STOPPED, p_cb->p_context);
333          }
334      }
335  }
336  #if defined(USE_DMA_ISSUE_WORKAROUND)
337  void DMA_ISSUE_EGU_IRQHandler(void)
338  {
339      for (uint8_t i = 0; i < NRFX_PWM_ENABLED_COUNT; i++)
340      {
341          nrf_egu_event_t event = nrf_egu_triggered_event_get(i);
342          if (nrf_egu_event_check(DMA_ISSUE_EGU, event))
343          {
344              nrf_egu_event_clear(DMA_ISSUE_EGU, event);
345              *(volatile uint32_t *)(m_cb[i].starting_task_address) = 1;
346          }
347      }
348  }
349  #endif
350  #if NRFX_CHECK(NRFX_PWM0_ENABLED)
351  void nrfx_pwm_0_irq_handler(void)
352  {
353      irq_handler(NRF_PWM0, &m_cb[NRFX_PWM0_INST_IDX]);
354  }
355  #endif
356  #if NRFX_CHECK(NRFX_PWM1_ENABLED)
357  void nrfx_pwm_1_irq_handler(void)
358  {
359      irq_handler(NRF_PWM1, &m_cb[NRFX_PWM1_INST_IDX]);
360  }
361  #endif
362  #if NRFX_CHECK(NRFX_PWM2_ENABLED)
363  void nrfx_pwm_2_irq_handler(void)
364  {
365      irq_handler(NRF_PWM2, &m_cb[NRFX_PWM2_INST_IDX]);
366  }
367  #endif
368  #if NRFX_CHECK(NRFX_PWM3_ENABLED)
369  void nrfx_pwm_3_irq_handler(void)
370  {
371      irq_handler(NRF_PWM3, &m_cb[NRFX_PWM3_INST_IDX]);
372  }
373  #endif
374  #endif 
</code></pre>
        </div>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf_pdm.h</h3>
            <pre><code>1  #ifndef NRF_PDM_H_
2  #define NRF_PDM_H_
3  #include <nrfx.h>
4  #ifdef __cplusplus
5  extern "C" {
6  #endif
7  #ifndef NRF_PDM0
8  #define NRF_PDM0 NRF_PDM
9  #endif
10  #if defined(PDM_MCLKCONFIG_SRC_Msk) || defined(__NRFX_DOXYGEN__)
11  #define NRF_PDM_HAS_MCLKCONFIG 1
12  #else
13  #define NRF_PDM_HAS_MCLKCONFIG 0
14  #endif
15  #if defined(PDM_RATIO_RATIO_Msk) || defined(__NRFX_DOXYGEN__)
16  #define NRF_PDM_HAS_RATIO_CONFIG 1
17  #else
18  #define NRF_PDM_HAS_RATIO_CONFIG 0
19  #endif
20  #define NRF_PDM_GAIN_MINIMUM  0x00
21  #define NRF_PDM_GAIN_DEFAULT  0x28
22  #define NRF_PDM_GAIN_MAXIMUM  0x50
23  typedef uint8_t nrf_pdm_gain_t;
24  typedef enum
25  {
26      NRF_PDM_TASK_START = offsetof(NRF_PDM_Type, TASKS_START), 
27      NRF_PDM_TASK_STOP  = offsetof(NRF_PDM_Type, TASKS_STOP)   
28  } nrf_pdm_task_t;
29  typedef enum
30  {
31      NRF_PDM_EVENT_STARTED = offsetof(NRF_PDM_Type, EVENTS_STARTED), 
32      NRF_PDM_EVENT_STOPPED = offsetof(NRF_PDM_Type, EVENTS_STOPPED), 
33      NRF_PDM_EVENT_END     = offsetof(NRF_PDM_Type, EVENTS_END)      
34  } nrf_pdm_event_t;
35  typedef enum
36  {
37      NRF_PDM_INT_STARTED = PDM_INTENSET_STARTED_Msk, 
38      NRF_PDM_INT_STOPPED = PDM_INTENSET_STOPPED_Msk, 
39      NRF_PDM_INT_END     = PDM_INTENSET_END_Msk      
40  } nrf_pdm_int_mask_t;
41  typedef enum
42  {
43      NRF_PDM_FREQ_1000K = PDM_PDMCLKCTRL_FREQ_1000K,   
44      NRF_PDM_FREQ_1032K = PDM_PDMCLKCTRL_FREQ_Default, 
45      NRF_PDM_FREQ_1067K = PDM_PDMCLKCTRL_FREQ_1067K,   
46  #if defined(PDM_PDMCLKCTRL_FREQ_1231K) || defined(__NRFX_DOXYGEN__)
47      NRF_PDM_FREQ_1231K = PDM_PDMCLKCTRL_FREQ_1231K,   
48  #endif
49  #if defined(PDM_PDMCLKCTRL_FREQ_1280K) || defined(__NRFX_DOXYGEN__)
50      NRF_PDM_FREQ_1280K = PDM_PDMCLKCTRL_FREQ_1280K,   
51  #endif
52  #if defined(PDM_PDMCLKCTRL_FREQ_1333K) || defined(__NRFX_DOXYGEN__)
53      NRF_PDM_FREQ_1333K = PDM_PDMCLKCTRL_FREQ_1333K    
54  #endif
55  } nrf_pdm_freq_t;
56  #if NRF_PDM_HAS_RATIO_CONFIG
57  typedef enum
58  {
59      NRF_PDM_RATIO_64X = PDM_RATIO_RATIO_Ratio64, 
60      NRF_PDM_RATIO_80X = PDM_RATIO_RATIO_Ratio80  
61  } nrf_pdm_ratio_t;
62  #endif
63  typedef enum
64  {
65      NRF_PDM_MODE_STEREO = PDM_MODE_OPERATION_Stereo,  
66      NRF_PDM_MODE_MONO   = PDM_MODE_OPERATION_Mono     
67  } nrf_pdm_mode_t;
68  typedef enum
69  {
70      NRF_PDM_EDGE_LEFTFALLING = PDM_MODE_EDGE_LeftFalling,  
71      NRF_PDM_EDGE_LEFTRISING  = PDM_MODE_EDGE_LeftRising    
72  } nrf_pdm_edge_t;
73  #if NRF_PDM_HAS_MCLKCONFIG
74  typedef enum
75  {
76      NRF_PDM_MCLKSRC_PCLK32M = PDM_MCLKCONFIG_SRC_PCLK32M, 
77      NRF_PDM_MCLKSRC_ACLK    = PDM_MCLKCONFIG_SRC_ACLK     
78  } nrf_pdm_mclksrc_t;
79  #endif
80  NRF_STATIC_INLINE void nrf_pdm_task_trigger(NRF_PDM_Type * p_reg, nrf_pdm_task_t task);
81  NRF_STATIC_INLINE uint32_t nrf_pdm_task_address_get(NRF_PDM_Type const * p_reg,
82                                                      nrf_pdm_task_t       task);
83  NRF_STATIC_INLINE bool nrf_pdm_event_check(NRF_PDM_Type const * p_reg, nrf_pdm_event_t event);
84  NRF_STATIC_INLINE void nrf_pdm_event_clear(NRF_PDM_Type * p_reg, nrf_pdm_event_t event);
85  NRF_STATIC_INLINE uint32_t nrf_pdm_event_address_get(NRF_PDM_Type const * p_reg,
86                                                       nrf_pdm_event_t      event);
87  NRF_STATIC_INLINE void nrf_pdm_int_enable(NRF_PDM_Type * p_reg, uint32_t mask);
88  NRF_STATIC_INLINE uint32_t nrf_pdm_int_enable_check(NRF_PDM_Type const * p_reg, uint32_t mask);
89  NRF_STATIC_INLINE void nrf_pdm_int_disable(NRF_PDM_Type * p_reg, uint32_t mask);
90  #if defined(DPPI_PRESENT) || defined(__NRFX_DOXYGEN__)
91  NRF_STATIC_INLINE void nrf_pdm_subscribe_set(NRF_PDM_Type * p_reg,
92                                               nrf_pdm_task_t task,
93                                               uint8_t        channel);
94  NRF_STATIC_INLINE void nrf_pdm_subscribe_clear(NRF_PDM_Type * p_reg, nrf_pdm_task_t task);
95  NRF_STATIC_INLINE void nrf_pdm_publish_set(NRF_PDM_Type *  p_reg,
96                                             nrf_pdm_event_t event,
97                                             uint8_t         channel);
98  NRF_STATIC_INLINE void nrf_pdm_publish_clear(NRF_PDM_Type * p_reg, nrf_pdm_event_t event);
99  #endif 
100  NRF_STATIC_INLINE void nrf_pdm_enable(NRF_PDM_Type * p_reg);
101  NRF_STATIC_INLINE void nrf_pdm_disable(NRF_PDM_Type * p_reg);
102  NRF_STATIC_INLINE bool nrf_pdm_enable_check(NRF_PDM_Type const * p_reg);
103  NRF_STATIC_INLINE void nrf_pdm_mode_set(NRF_PDM_Type * p_reg,
104                                          nrf_pdm_mode_t pdm_mode,
105                                          nrf_pdm_edge_t pdm_edge);
106  NRF_STATIC_INLINE void nrf_pdm_mode_get(NRF_PDM_Type const * p_reg,
107                                          nrf_pdm_mode_t *     p_pdm_mode,
108                                          nrf_pdm_edge_t *     p_pdm_edge);
109  NRF_STATIC_INLINE void nrf_pdm_clock_set(NRF_PDM_Type * p_reg, nrf_pdm_freq_t pdm_freq);
110  NRF_STATIC_INLINE nrf_pdm_freq_t nrf_pdm_clock_get(NRF_PDM_Type const * p_reg);
111  NRF_STATIC_INLINE void nrf_pdm_psel_connect(NRF_PDM_Type * p_reg,
112                                              uint32_t       psel_clk,
113                                              uint32_t       psel_din);
114  NRF_STATIC_INLINE void nrf_pdm_psel_disconnect(NRF_PDM_Type * p_reg);
115  NRF_STATIC_INLINE void nrf_pdm_gain_set(NRF_PDM_Type * p_reg,
116                                          nrf_pdm_gain_t gain_l,
117                                          nrf_pdm_gain_t gain_r);
118  NRF_STATIC_INLINE void nrf_pdm_gain_get(NRF_PDM_Type const * p_reg,
119                                          nrf_pdm_gain_t *     p_gain_l,
120                                          nrf_pdm_gain_t *     p_gain_r);
121  NRF_STATIC_INLINE void nrf_pdm_buffer_set(NRF_PDM_Type * p_reg, uint32_t * p_buffer, uint32_t num);
122  NRF_STATIC_INLINE uint32_t * nrf_pdm_buffer_get(NRF_PDM_Type const * p_reg);
123  #if NRF_PDM_HAS_RATIO_CONFIG
124  NRF_STATIC_INLINE void nrf_pdm_ratio_set(NRF_PDM_Type * p_reg, nrf_pdm_ratio_t ratio);
125  #endif
126  #if NRF_PDM_HAS_MCLKCONFIG
127  NRF_STATIC_INLINE void nrf_pdm_mclksrc_configure(NRF_PDM_Type * p_reg, nrf_pdm_mclksrc_t mclksrc);
128  #endif
129  #ifndef NRF_DECLARE_ONLY
130  NRF_STATIC_INLINE void nrf_pdm_task_trigger(NRF_PDM_Type * p_reg, nrf_pdm_task_t task)
131  {
132      *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
133  }
134  NRF_STATIC_INLINE uint32_t nrf_pdm_task_address_get(NRF_PDM_Type const * p_reg, nrf_pdm_task_t task)
135  {
136      return (uint32_t)((uint8_t *)p_reg + (uint32_t)task);
137  }
138  NRF_STATIC_INLINE bool nrf_pdm_event_check(NRF_PDM_Type const * p_reg, nrf_pdm_event_t event)
139  {
140      return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
141  }
142  NRF_STATIC_INLINE void nrf_pdm_event_clear(NRF_PDM_Type * p_reg, nrf_pdm_event_t event)
143  {
144      *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
145  #if __CORTEX_M == 0x04
146      volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
147      (void)dummy;
148  #endif
149  }
150  NRF_STATIC_INLINE uint32_t nrf_pdm_event_address_get(NRF_PDM_Type const * p_reg,
151                                                       nrf_pdm_event_t      event)
152  {
153      return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
154  }
155  NRF_STATIC_INLINE void nrf_pdm_int_enable(NRF_PDM_Type * p_reg, uint32_t mask)
156  {
157      p_reg->INTENSET = mask;
158  }
159  NRF_STATIC_INLINE uint32_t nrf_pdm_int_enable_check(NRF_PDM_Type const * p_reg, uint32_t mask)
160  {
161      return p_reg->INTENSET & mask;
162  }
163  NRF_STATIC_INLINE void nrf_pdm_int_disable(NRF_PDM_Type * p_reg, uint32_t mask)
164  {
165      p_reg->INTENCLR = mask;
166  }
167  #if defined(DPPI_PRESENT)
168  NRF_STATIC_INLINE void nrf_pdm_subscribe_set(NRF_PDM_Type * p_reg,
169                                               nrf_pdm_task_t task,
170                                               uint8_t        channel)
171  {
172      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
173              ((uint32_t)channel | PDM_SUBSCRIBE_START_EN_Msk);
174  }
175  NRF_STATIC_INLINE void nrf_pdm_subscribe_clear(NRF_PDM_Type * p_reg, nrf_pdm_task_t task)
176  {
177      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) = 0;
178  }
179  NRF_STATIC_INLINE void nrf_pdm_publish_set(NRF_PDM_Type *  p_reg,
180                                             nrf_pdm_event_t event,
181                                             uint8_t         channel)
182  {
183      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) =
184              ((uint32_t)channel | PDM_PUBLISH_STARTED_EN_Msk);
185  }
186  NRF_STATIC_INLINE void nrf_pdm_publish_clear(NRF_PDM_Type * p_reg, nrf_pdm_event_t event)
187  {
188      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) = 0;
189  }
190  #endif 
191  NRF_STATIC_INLINE void nrf_pdm_enable(NRF_PDM_Type * p_reg)
192  {
193      p_reg->ENABLE = (PDM_ENABLE_ENABLE_Enabled << PDM_ENABLE_ENABLE_Pos);
194  }
195  NRF_STATIC_INLINE void nrf_pdm_disable(NRF_PDM_Type * p_reg)
196  {
197      p_reg->ENABLE = (PDM_ENABLE_ENABLE_Disabled << PDM_ENABLE_ENABLE_Pos);
198  }
199  NRF_STATIC_INLINE bool nrf_pdm_enable_check(NRF_PDM_Type const * p_reg)
200  {
201      return (p_reg->ENABLE == (PDM_ENABLE_ENABLE_Enabled << PDM_ENABLE_ENABLE_Pos));
202  }
203  NRF_STATIC_INLINE void nrf_pdm_mode_set(NRF_PDM_Type * p_reg,
204                                          nrf_pdm_mode_t pdm_mode,
205                                          nrf_pdm_edge_t pdm_edge)
206  {
207      p_reg->MODE = ((pdm_mode << PDM_MODE_OPERATION_Pos) & PDM_MODE_OPERATION_Msk)
208                      | ((pdm_edge << PDM_MODE_EDGE_Pos) & PDM_MODE_EDGE_Msk);
209  }
210  NRF_STATIC_INLINE void nrf_pdm_mode_get(NRF_PDM_Type const * p_reg,
211                                          nrf_pdm_mode_t * p_pdm_mode,
212                                          nrf_pdm_edge_t * p_pdm_edge)
213  {
214      uint32_t mode = p_reg->MODE;
215      *p_pdm_mode = (nrf_pdm_mode_t)((mode & PDM_MODE_OPERATION_Msk ) >> PDM_MODE_OPERATION_Pos);
216      *p_pdm_edge = (nrf_pdm_edge_t)((mode & PDM_MODE_EDGE_Msk ) >> PDM_MODE_EDGE_Pos);
217  }
218  NRF_STATIC_INLINE void nrf_pdm_clock_set(NRF_PDM_Type * p_reg, nrf_pdm_freq_t pdm_freq)
219  {
220      p_reg->PDMCLKCTRL = ((pdm_freq << PDM_PDMCLKCTRL_FREQ_Pos) & PDM_PDMCLKCTRL_FREQ_Msk);
221  }
222  NRF_STATIC_INLINE nrf_pdm_freq_t nrf_pdm_clock_get(NRF_PDM_Type const * p_reg)
223  {
224       return (nrf_pdm_freq_t) ((p_reg->PDMCLKCTRL << PDM_PDMCLKCTRL_FREQ_Pos) &
225                                PDM_PDMCLKCTRL_FREQ_Msk);
226  }
227  NRF_STATIC_INLINE void nrf_pdm_psel_connect(NRF_PDM_Type * p_reg,
228                                              uint32_t       psel_clk,
229                                              uint32_t       psel_din)
230  {
231      p_reg->PSEL.CLK = psel_clk;
232      p_reg->PSEL.DIN = psel_din;
233  }
234  NRF_STATIC_INLINE void nrf_pdm_psel_disconnect(NRF_PDM_Type * p_reg)
235  {
236      p_reg->PSEL.CLK = ((PDM_PSEL_CLK_CONNECT_Disconnected << PDM_PSEL_CLK_CONNECT_Pos)
237                           & PDM_PSEL_CLK_CONNECT_Msk);
238      p_reg->PSEL.DIN = ((PDM_PSEL_DIN_CONNECT_Disconnected << PDM_PSEL_DIN_CONNECT_Pos)
239                           & PDM_PSEL_DIN_CONNECT_Msk);
240  }
241  NRF_STATIC_INLINE void nrf_pdm_gain_set(NRF_PDM_Type * p_reg,
<span onclick='openModal()' class='match'>242                                          nrf_pdm_gain_t gain_l,
243                                          nrf_pdm_gain_t gain_r)
244  {
245      p_reg->GAINL = gain_l;
246      p_reg->GAINR = gain_r;
247  }
</span>248  NRF_STATIC_INLINE void nrf_pdm_gain_get(NRF_PDM_Type const * p_reg,
249                                          nrf_pdm_gain_t *     p_gain_l,
250                                          nrf_pdm_gain_t *     p_gain_r)
251  {
252      *p_gain_l = p_reg->GAINL;
253      *p_gain_r = p_reg->GAINR;
254  }
255  NRF_STATIC_INLINE void nrf_pdm_buffer_set(NRF_PDM_Type * p_reg, uint32_t * p_buffer, uint32_t num)
256  {
257      p_reg->SAMPLE.PTR = (uint32_t)p_buffer;
258      p_reg->SAMPLE.MAXCNT = num;
259  }
260  NRF_STATIC_INLINE uint32_t * nrf_pdm_buffer_get(NRF_PDM_Type const * p_reg)
261  {
262      return (uint32_t *)p_reg->SAMPLE.PTR;
263  }
264  #if NRF_PDM_HAS_RATIO_CONFIG
265  NRF_STATIC_INLINE void nrf_pdm_ratio_set(NRF_PDM_Type * p_reg, nrf_pdm_ratio_t ratio)
266  {
267      p_reg->RATIO = ratio;
268  }
269  #endif
270  #if NRF_PDM_HAS_MCLKCONFIG
271  NRF_STATIC_INLINE void nrf_pdm_mclksrc_configure(NRF_PDM_Type * p_reg, nrf_pdm_mclksrc_t mclksrc)
272  {
273      p_reg->MCLKCONFIG = mclksrc;
274  }
275  #endif
276  #endif 
277  #ifdef __cplusplus
278  }
279  #endif
280  #endif 
</code></pre>
        </div>
    
        <!-- The Modal -->
        <div id="myModal" class="modal">
            <div class="modal-content">
                <span class="row close">&times;</span>
                <div class='row'>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrfx_pwm.c</div>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf_pdm.h</div>
                </div>
                <div class="column column_space"><pre><code>127                                 uint8_t               flags,
128                                 nrf_pwm_task_t        starting_task)
129  {
130      p_cb->state = NRFX_DRV_STATE_POWERED_ON;
131      p_cb->flags = flags;
132      if (p_cb->handler)
</pre></code></div>
                <div class="column column_space"><pre><code>242                                          nrf_pdm_gain_t gain_l,
243                                          nrf_pdm_gain_t gain_r)
244  {
245      p_reg->GAINL = gain_l;
246      p_reg->GAINR = gain_r;
247  }
</pre></code></div>
            </div>
        </div>
        <script>
        // Get the modal
        var modal = document.getElementById("myModal");
        
        // Get the button that opens the modal
        var btn = document.getElementById("myBtn");
        
        // Get the <span> element that closes the modal
        var span = document.getElementsByClassName("close")[0];
        
        // When the user clicks the button, open the modal
        function openModal(){
          modal.style.display = "block";
        }
        
        // When the user clicks on <span> (x), close the modal
        span.onclick = function() {
        modal.style.display = "none";
        }
        
        // When the user clicks anywhere outside of the modal, close it
        window.onclick = function(event) {
        if (event.target == modal) {
        modal.style.display = "none";
        } }
        
        </script>
    </body>
    </html>
    