Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 10 00:45:40 2024
| Host         : Kashfy-yoga7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: claire/ddd/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/ddd/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/ddd/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/fiftyHzclk/clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: claire/oneHzclk/clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/thirtyHzclk/clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/reg_clock_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kashfy/nolabel_line74/get_fps_clock/reg_clock_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: sk/clk1000hz/reg_clock_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: tim/b/clk1k/reg_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 484 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.150        0.000                      0                  815        0.102        0.000                      0                  815        4.500        0.000                       0                   444  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.150        0.000                      0                  815        0.102        0.000                      0                  815        4.500        0.000                       0                   444  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 claire/ddd/x_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.350ns (28.087%)  route 3.457ns (71.913%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.568     5.089    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  claire/ddd/x_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  claire/ddd/x_green_reg[5]/Q
                         net (fo=9, routed)           1.099     6.644    claire/ddd/x_green_reg_n_0_[5]
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.768 r  claire/ddd/green_L0_carry_i_2/O
                         net (fo=1, routed)           0.331     7.099    claire/ddd/green_L0_carry_i_2_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.497 r  claire/ddd/green_L0_carry/CO[3]
                         net (fo=1, routed)           1.294     8.792    claire/ddd/green_L015_in
    SLICE_X49Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.916 r  claire/ddd/oled_data[15]_i_10__0/O
                         net (fo=1, routed)           0.263     9.179    claire/ddd/oled_data[15]_i_10__0_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.303 r  claire/ddd/oled_data[15]_i_5__0/O
                         net (fo=2, routed)           0.469     9.772    claire/ddd/oled_data[15]_i_5__0_n_0
    SLICE_X49Y46         LUT4 (Prop_lut4_I3_O)        0.124     9.896 r  claire/ddd/oled_data[10]_i_1__2/O
                         net (fo=1, routed)           0.000     9.896    claire/ddd/p_0_in_0[10]
    SLICE_X49Y46         FDRE                                         r  claire/ddd/oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.451    14.792    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  claire/ddd/oled_data_reg[10]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)        0.029    15.046    claire/ddd/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 claire/ddd/x_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.344ns (27.997%)  route 3.457ns (72.003%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.568     5.089    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  claire/ddd/x_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  claire/ddd/x_green_reg[5]/Q
                         net (fo=9, routed)           1.099     6.644    claire/ddd/x_green_reg_n_0_[5]
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.768 r  claire/ddd/green_L0_carry_i_2/O
                         net (fo=1, routed)           0.331     7.099    claire/ddd/green_L0_carry_i_2_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.497 f  claire/ddd/green_L0_carry/CO[3]
                         net (fo=1, routed)           1.294     8.792    claire/ddd/green_L015_in
    SLICE_X49Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.916 f  claire/ddd/oled_data[15]_i_10__0/O
                         net (fo=1, routed)           0.263     9.179    claire/ddd/oled_data[15]_i_10__0_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.303 f  claire/ddd/oled_data[15]_i_5__0/O
                         net (fo=2, routed)           0.469     9.772    claire/ddd/oled_data[15]_i_5__0_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.118     9.890 r  claire/ddd/oled_data[15]_i_1__2/O
                         net (fo=1, routed)           0.000     9.890    claire/ddd/p_0_in_0[15]
    SLICE_X49Y46         FDRE                                         r  claire/ddd/oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.451    14.792    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  claire/ddd/oled_data_reg[15]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)        0.075    15.092    claire/ddd/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 claire/ddd/y_green_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.269ns (26.774%)  route 3.471ns (73.226%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.571     5.092    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X52Y46         FDSE                                         r  claire/ddd/y_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDSE (Prop_fdse_C_Q)         0.478     5.570 f  claire/ddd/y_green_reg[2]/Q
                         net (fo=6, routed)           0.760     6.330    claire/ddd/y_green[2]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.295     6.625 f  claire/ddd/y_green[5]_i_5/O
                         net (fo=1, routed)           0.725     7.350    claire/ddd/y_green[5]_i_5_n_0
    SLICE_X54Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  claire/ddd/y_green[5]_i_4/O
                         net (fo=6, routed)           0.517     7.991    claire/ddd/y_green[5]_i_4_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.115 r  claire/ddd/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.799     8.914    claire/ddd/FSM_sequential_state[2]_i_3_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  claire/ddd/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.670     9.708    claire/ddd/FSM_sequential_state[2]_i_2_n_0
    SLICE_X57Y49         LUT4 (Prop_lut4_I3_O)        0.124     9.832 r  claire/ddd/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.832    claire/ddd/FSM_sequential_state[0]_i_1_n_0
    SLICE_X57Y49         FDRE                                         r  claire/ddd/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.454    14.795    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  claire/ddd/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y49         FDRE (Setup_fdre_C_D)        0.031    15.051    claire/ddd/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 claire/ddd/y_green_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.269ns (27.195%)  route 3.397ns (72.805%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.571     5.092    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X52Y46         FDSE                                         r  claire/ddd/y_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDSE (Prop_fdse_C_Q)         0.478     5.570 f  claire/ddd/y_green_reg[2]/Q
                         net (fo=6, routed)           0.760     6.330    claire/ddd/y_green[2]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.295     6.625 f  claire/ddd/y_green[5]_i_5/O
                         net (fo=1, routed)           0.725     7.350    claire/ddd/y_green[5]_i_5_n_0
    SLICE_X54Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  claire/ddd/y_green[5]_i_4/O
                         net (fo=6, routed)           0.517     7.991    claire/ddd/y_green[5]_i_4_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.115 r  claire/ddd/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.799     8.914    claire/ddd/FSM_sequential_state[2]_i_3_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  claire/ddd/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.597     9.635    claire/ddd/FSM_sequential_state[2]_i_2_n_0
    SLICE_X57Y49         LUT4 (Prop_lut4_I3_O)        0.124     9.759 r  claire/ddd/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.759    claire/ddd/FSM_sequential_state[2]_i_1_n_0
    SLICE_X57Y49         FDRE                                         r  claire/ddd/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.454    14.795    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  claire/ddd/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y49         FDRE (Setup_fdre_C_D)        0.031    15.051    claire/ddd/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 claire/ddd/y_green_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.269ns (27.218%)  route 3.393ns (72.782%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.571     5.092    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X52Y46         FDSE                                         r  claire/ddd/y_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDSE (Prop_fdse_C_Q)         0.478     5.570 f  claire/ddd/y_green_reg[2]/Q
                         net (fo=6, routed)           0.760     6.330    claire/ddd/y_green[2]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.295     6.625 f  claire/ddd/y_green[5]_i_5/O
                         net (fo=1, routed)           0.725     7.350    claire/ddd/y_green[5]_i_5_n_0
    SLICE_X54Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  claire/ddd/y_green[5]_i_4/O
                         net (fo=6, routed)           0.517     7.991    claire/ddd/y_green[5]_i_4_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.115 r  claire/ddd/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.799     8.914    claire/ddd/FSM_sequential_state[2]_i_3_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  claire/ddd/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.593     9.631    claire/ddd/FSM_sequential_state[2]_i_2_n_0
    SLICE_X57Y49         LUT4 (Prop_lut4_I3_O)        0.124     9.755 r  claire/ddd/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.755    claire/ddd/FSM_sequential_state[1]_i_1_n_0
    SLICE_X57Y49         FDRE                                         r  claire/ddd/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.454    14.795    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  claire/ddd/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y49         FDRE (Setup_fdre_C_D)        0.029    15.049    claire/ddd/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 clk6hz/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6hz/reg_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.781ns (41.090%)  route 2.553ns (58.910%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.561     5.082    clk6hz/CLOCK_IBUF_BUFG
    SLICE_X28Y35         FDRE                                         r  clk6hz/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  clk6hz/count_reg[5]/Q
                         net (fo=2, routed)           0.810     6.348    clk6hz/count_reg[5]
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.472 r  clk6hz/count[0]_i_15__2/O
                         net (fo=1, routed)           0.000     6.472    clk6hz/count[0]_i_15__2_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.022 r  clk6hz/count_reg[0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000     7.022    clk6hz/count_reg[0]_i_8__2_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  clk6hz/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.136    clk6hz/count_reg[0]_i_3__2_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.364 r  clk6hz/count_reg[0]_i_1__2/CO[2]
                         net (fo=33, routed)          1.355     8.720    clk6hz/clear
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.309     9.029 r  clk6hz/reg_clock_i_1__2/O
                         net (fo=1, routed)           0.388     9.417    clk6hz/reg_clock_i_1__2_n_0
    SLICE_X28Y31         FDRE                                         r  clk6hz/reg_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.437    14.778    clk6hz/CLOCK_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  clk6hz/reg_clock_reg/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)       -0.250    14.767    clk6hz/reg_clock_reg
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 clk2hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2hz/reg_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.847ns (41.774%)  route 2.574ns (58.226%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.562     5.083    clk2hz/CLOCK_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  clk2hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  clk2hz/count_reg[3]/Q
                         net (fo=2, routed)           1.148     6.750    clk2hz/count_reg[3]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.874 r  clk2hz/count[0]_i_15/O
                         net (fo=1, routed)           0.000     6.874    clk2hz/count[0]_i_15_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.424 r  clk2hz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.424    clk2hz/count_reg[0]_i_8_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  clk2hz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.538    clk2hz/count_reg[0]_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.766 r  clk2hz/count_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.426     9.192    clk2hz/clear
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.313     9.505 r  clk2hz/reg_clock_i_1/O
                         net (fo=1, routed)           0.000     9.505    clk2hz/reg_clock_i_1_n_0
    SLICE_X29Y32         FDRE                                         r  clk2hz/reg_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.439    14.780    clk2hz/CLOCK_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  clk2hz/reg_clock_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)        0.029    15.034    clk2hz/reg_clock_reg
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 claire/ddd/x_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/x_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.014ns (23.427%)  route 3.314ns (76.573%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.572     5.093    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  claire/ddd/x_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  claire/ddd/x_red_reg[2]/Q
                         net (fo=6, routed)           0.958     6.569    claire/ddd/x_red_reg_n_0_[2]
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.693 f  claire/ddd/start_i_3/O
                         net (fo=2, routed)           0.403     7.096    claire/ddd/start_i_3_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.220 f  claire/ddd/start_i_2/O
                         net (fo=4, routed)           0.982     8.202    claire/ddd/start_i_2_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I4_O)        0.124     8.326 r  claire/ddd/x_red[6]_i_4/O
                         net (fo=4, routed)           0.972     9.298    claire/ddd/x_red[6]_i_4_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I1_O)        0.124     9.422 r  claire/ddd/x_red[0]_i_1/O
                         net (fo=1, routed)           0.000     9.422    claire/ddd/x_red[0]_i_1_n_0
    SLICE_X51Y50         FDRE                                         r  claire/ddd/x_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.443    14.784    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  claire/ddd/x_red_reg[0]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y50         FDRE (Setup_fdre_C_D)        0.031    14.959    claire/ddd/x_red_reg[0]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 clk5hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk5hz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.420ns (38.845%)  route 2.236ns (61.155%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.553     5.074    clk5hz/CLOCK_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  clk5hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  clk5hz/count_reg[15]/Q
                         net (fo=2, routed)           1.247     6.839    clk5hz/count_reg[15]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.963 r  clk5hz/count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.963    clk5hz/count[0]_i_11_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.513 r  clk5hz/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.513    clk5hz/count_reg[0]_i_3__1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.741 r  clk5hz/count_reg[0]_i_1__1/CO[2]
                         net (fo=33, routed)          0.988     8.730    clk5hz/clear
    SLICE_X30Y27         FDRE                                         r  clk5hz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.431    14.772    clk5hz/CLOCK_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clk5hz/count_reg[0]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.713    14.299    clk5hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 clk5hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk5hz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.420ns (38.845%)  route 2.236ns (61.155%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.553     5.074    clk5hz/CLOCK_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  clk5hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  clk5hz/count_reg[15]/Q
                         net (fo=2, routed)           1.247     6.839    clk5hz/count_reg[15]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.963 r  clk5hz/count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.963    clk5hz/count[0]_i_11_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.513 r  clk5hz/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.513    clk5hz/count_reg[0]_i_3__1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.741 r  clk5hz/count_reg[0]_i_1__1/CO[2]
                         net (fo=33, routed)          0.988     8.730    clk5hz/clear
    SLICE_X30Y27         FDRE                                         r  clk5hz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.431    14.772    clk5hz/CLOCK_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clk5hz/count_reg[1]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.713    14.299    clk5hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  5.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 claire/oneHzclk/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.567     1.450    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  claire/oneHzclk/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.120     1.711    claire/oneHzclk/COUNT_reg[15]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  claire/oneHzclk/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    claire/oneHzclk/COUNT_reg[12]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  claire/oneHzclk/COUNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    claire/oneHzclk/COUNT_reg[16]_i_1_n_7
    SLICE_X53Y50         FDRE                                         r  claire/oneHzclk/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.835     1.963    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  claire/oneHzclk/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    claire/oneHzclk/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sk/clk1000hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sk/clk1000hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  sk/clk1000hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sk/clk1000hz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    sk/clk1000hz/count_reg[27]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  sk/clk1000hz/count_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.869    sk/clk1000hz/count_reg[24]_i_1__3_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  sk/clk1000hz/count_reg[28]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.923    sk/clk1000hz/count_reg[28]_i_1__3_n_7
    SLICE_X29Y50         FDRE                                         r  sk/clk1000hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.832     1.959    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  sk/clk1000hz/count_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    sk/clk1000hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 tim/b/clk1k/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/b/clk1k/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  tim/b/clk1k/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  tim/b/clk1k/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    tim/b/clk1k/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  tim/b/clk1k/count_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.869    tim/b/clk1k/count_reg[24]_i_1__5_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  tim/b/clk1k/count_reg[28]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.923    tim/b/clk1k/count_reg[28]_i_1__5_n_7
    SLICE_X33Y50         FDRE                                         r  tim/b/clk1k/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     1.958    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  tim/b/clk1k/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    tim/b/clk1k/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 claire/fiftyHzclk/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/fiftyHzclk/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.355ns (73.661%)  route 0.127ns (26.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.565     1.448    claire/fiftyHzclk/CLOCK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  claire/fiftyHzclk/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.126     1.715    claire/fiftyHzclk/COUNT_reg[7]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.875 r  claire/fiftyHzclk/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.876    claire/fiftyHzclk/COUNT_reg[4]_i_1__1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.930 r  claire/fiftyHzclk/COUNT_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.930    claire/fiftyHzclk/COUNT_reg[8]_i_1__1_n_7
    SLICE_X47Y50         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.833     1.960    claire/fiftyHzclk/CLOCK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    claire/fiftyHzclk/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 claire/oneHzclk/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.567     1.450    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  claire/oneHzclk/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.120     1.711    claire/oneHzclk/COUNT_reg[15]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  claire/oneHzclk/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    claire/oneHzclk/COUNT_reg[12]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  claire/oneHzclk/COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.937    claire/oneHzclk/COUNT_reg[16]_i_1_n_5
    SLICE_X53Y50         FDRE                                         r  claire/oneHzclk/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.835     1.963    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  claire/oneHzclk/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    claire/oneHzclk/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sk/clk1000hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sk/clk1000hz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  sk/clk1000hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sk/clk1000hz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    sk/clk1000hz/count_reg[27]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  sk/clk1000hz/count_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.869    sk/clk1000hz/count_reg[24]_i_1__3_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  sk/clk1000hz/count_reg[28]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.934    sk/clk1000hz/count_reg[28]_i_1__3_n_5
    SLICE_X29Y50         FDRE                                         r  sk/clk1000hz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.832     1.959    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  sk/clk1000hz/count_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    sk/clk1000hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tim/b/clk1k/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/b/clk1k/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  tim/b/clk1k/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  tim/b/clk1k/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    tim/b/clk1k/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  tim/b/clk1k/count_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.869    tim/b/clk1k/count_reg[24]_i_1__5_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  tim/b/clk1k/count_reg[28]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.934    tim/b/clk1k/count_reg[28]_i_1__5_n_5
    SLICE_X33Y50         FDRE                                         r  tim/b/clk1k/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     1.958    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  tim/b/clk1k/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    tim/b/clk1k/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 claire/thirtyHzclk/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/thirtyHzclk/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.565     1.448    claire/thirtyHzclk/CLOCK_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  claire/thirtyHzclk/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  claire/thirtyHzclk/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.134     1.723    claire/thirtyHzclk/COUNT_reg[10]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.883 r  claire/thirtyHzclk/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.883    claire/thirtyHzclk/COUNT_reg[8]_i_1__0_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.937 r  claire/thirtyHzclk/COUNT_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.937    claire/thirtyHzclk/COUNT_reg[12]_i_1__0_n_7
    SLICE_X44Y50         FDRE                                         r  claire/thirtyHzclk/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.833     1.960    claire/thirtyHzclk/CLOCK_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  claire/thirtyHzclk/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    claire/thirtyHzclk/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 claire/fiftyHzclk/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/fiftyHzclk/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.366ns (74.248%)  route 0.127ns (25.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.565     1.448    claire/fiftyHzclk/CLOCK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  claire/fiftyHzclk/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.126     1.715    claire/fiftyHzclk/COUNT_reg[7]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.875 r  claire/fiftyHzclk/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.876    claire/fiftyHzclk/COUNT_reg[4]_i_1__1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.941 r  claire/fiftyHzclk/COUNT_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.941    claire/fiftyHzclk/COUNT_reg[8]_i_1__1_n_5
    SLICE_X47Y50         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.833     1.960    claire/fiftyHzclk/CLOCK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    claire/fiftyHzclk/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 claire/thirtyHzclk/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/thirtyHzclk/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.565     1.448    claire/thirtyHzclk/CLOCK_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  claire/thirtyHzclk/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  claire/thirtyHzclk/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.134     1.723    claire/thirtyHzclk/COUNT_reg[10]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.883 r  claire/thirtyHzclk/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.883    claire/thirtyHzclk/COUNT_reg[8]_i_1__0_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.948 r  claire/thirtyHzclk/COUNT_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.948    claire/thirtyHzclk/COUNT_reg[12]_i_1__0_n_5
    SLICE_X44Y50         FDRE                                         r  claire/thirtyHzclk/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.833     1.960    claire/thirtyHzclk/CLOCK_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  claire/thirtyHzclk/COUNT_reg[14]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    claire/thirtyHzclk/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y31   activity_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49   claire/ddd/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49   claire/ddd/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49   claire/ddd/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y44   sk/oled_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y47   claire/ddd/increment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   claire/ddd/oled_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   claire/ddd/oled_data_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y45   sk/oled_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   tim/b/clk1k/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   tim/b/clk1k/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   tim/b/clk1k/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   tim/b/clk1k/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   tim/b/clk1k/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   tim/b/clk1k/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   tim/b/clk1k/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   tim/b/clk1k/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   tim/b/clk1k/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   tim/b/clk1k/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   sk/oled_data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   claire/ddd/oled_data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   claire/ddd/oled_data_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y45   sk/oled_data_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   sk/oled_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y45   sk/oled_data_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   claire/ddd/start_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   tim/b/clk1k/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   tim/b/clk1k/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   tim/b/clk1k/count_reg[30]/C



