#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000291f0a85580 .scope module, "tb_register" "tb_register" 2 3;
 .timescale -9 -12;
v00000291f0a858a0_0 .net "Q", 0 0, v00000291f0bc9c20_0;  1 drivers
v00000291f0a85940_0 .var "clock", 0 0;
v00000291f0a82690_0 .var "en", 0 0;
v00000291f0a82730_0 .var/i "i", 31 0;
v00000291f0a827d0_0 .var/i "j", 31 0;
v00000291f0a82870_0 .var "new_D", 0 0;
E_00000291f0bc8600 .event anyedge, v00000291f0bc6ac0_0;
S_00000291f0a85710 .scope module, "dat" "register" 2 8, 3 2 0, S_00000291f0a85580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "new_D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "Q";
v00000291f0bc9c20_0 .var "Q", 0 0;
v00000291f0bc6d40_0 .net "clock", 0 0, v00000291f0a85940_0;  1 drivers
v00000291f0bcbea0_0 .net "en", 0 0, v00000291f0a82690_0;  1 drivers
v00000291f0bc6ac0_0 .net "new_D", 0 0, v00000291f0a82870_0;  1 drivers
E_00000291f0bc88c0 .event posedge, v00000291f0bc6d40_0;
    .scope S_00000291f0a85710;
T_0 ;
    %wait E_00000291f0bc88c0;
    %load/vec4 v00000291f0bcbea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v00000291f0bc6ac0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000291f0bc9c20_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v00000291f0bc9c20_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000291f0a85580;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "wave_registerBehavioral.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000291f0a85580 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291f0a85940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000291f0a82730_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000291f0a82730_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 10000, 0;
    %load/vec4 v00000291f0a85940_0;
    %inv;
    %store/vec4 v00000291f0a85940_0, 0, 1;
    %load/vec4 v00000291f0a82730_0;
    %addi 1, 0, 32;
    %store/vec4 v00000291f0a82730_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_00000291f0a85580;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291f0a82870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291f0a82690_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000291f0a827d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000291f0a827d0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 25000, 0;
    %load/vec4 v00000291f0a82870_0;
    %inv;
    %store/vec4 v00000291f0a82870_0, 0, 1;
    %load/vec4 v00000291f0a827d0_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000291f0a827d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %delay 5000, 0;
    %load/vec4 v00000291f0a82690_0;
    %inv;
    %store/vec4 v00000291f0a82690_0, 0, 1;
T_2.2 ;
    %load/vec4 v00000291f0a827d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000291f0a827d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_00000291f0a85580;
T_3 ;
    %wait E_00000291f0bc8600;
    %vpi_call 2 30 "$display", "D = %d, clock = %d", v00000291f0a82870_0, v00000291f0a85940_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tb_part2b.v";
    ".\part2b.v";
