

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Mon Aug 24 15:16:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        senoHLS
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.133|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|   11|    7|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|      2|    no    |
        |- Loop 2  |    2|    5|         2|          -|          -| 1 ~ 2 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)
	3  / (exitcond)
3 --> 
	4  / true
4 --> 
	3  / (!tmp_15 & tmp_1)
	5  / (!tmp_1) | (tmp_15)
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%prescale_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %prescale)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:282]   --->   Operation 6 'read' 'prescale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_V_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %in_V)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:282]   --->   Operation 7 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %in_V_read, i32 13, i32 28)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:297]   --->   Operation 8 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %p_Result_1, i1 true)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:298]   --->   Operation 9 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_bits_0_V = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 undef, i17 %tmp, i32 15, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:298]   --->   Operation 10 'partset' 'out_bits_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i29 %in_V_read to i13" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:301]   --->   Operation 11 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_13, i1 true)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:302]   --->   Operation 12 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSet.i32.i32.i14.i32.i32(i32 undef, i14 %tmp_4, i32 18, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:302]   --->   Operation 13 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.66ns)   --->   "br label %0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 5.99>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_0_s = phi i32 [ undef, %.preheader279.preheader ], [ %c_1_1, %1 ]"   --->   Operation 15 'phi' 'c_0_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c_1_s = phi i32 [ undef, %.preheader279.preheader ], [ %c_1_2, %1 ]"   --->   Operation 16 'phi' 'c_1_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i1 = phi i2 [ 0, %.preheader279.preheader ], [ %i, %1 ]"   --->   Operation 17 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.93ns)   --->   "%exitcond = icmp eq i2 %i1, -2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 18 'icmp' 'exitcond' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.58ns)   --->   "%i = add i2 %i1, 1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i2 %i1 to i1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 22 'trunc' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Result_s, i32 31, i32 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 23 'partselect' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %out_bits_0_V, i32 31, i32 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 24 'partselect' 'tmp_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.37ns)   --->   "%p_Result_22 = select i1 %tmp_14, i32 %tmp_8, i32 %tmp_9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 25 'select' 'p_Result_22' <Predicate = (!exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "%c_0 = call i32 @llvm.cttz.i32(i32 %p_Result_22, i1 true) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 26 'cttz' 'c_0' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.37ns)   --->   "%c_1_1 = select i1 %tmp_14, i32 %c_0_s, i32 %c_0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 27 'select' 'c_1_1' <Predicate = (!exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.37ns)   --->   "%c_1_2 = select i1 %tmp_14, i32 %c_0, i32 %c_1_s" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 28 'select' 'c_1_2' <Predicate = (!exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br label %0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 29 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.66ns)   --->   "br label %.preheader" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 30 'br' <Predicate = (exitcond)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.07>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_s = phi i29 [ %r_V, %_ifconv ], [ %in_V_read, %.preheader.preheader ]"   --->   Operation 31 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shift = phi i32 [ %shift_2, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 32 'phi' 'shift' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i2 = phi i2 [ %i_1, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 33 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i2, i32 1)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 34 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 35 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.58ns)   --->   "%i_1 = add i2 %i2, 1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 36 'add' 'i_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.66ns)   --->   "br i1 %tmp_15, label %.loopexit_ifconv, label %_ifconv" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.66>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i2 %i2 to i1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314]   --->   Operation 38 'trunc' 'tmp_16' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.37ns)   --->   "%sh_assign = select i1 %tmp_16, i32 %c_1_s, i32 %c_0_s" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314]   --->   Operation 39 'select' 'sh_assign' <Predicate = (!tmp_15)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sh_assign, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 40 'bitselect' 'isNeg' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.70ns)   --->   "%tmp_5 = sub nsw i32 0, %sh_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 41 'sub' 'tmp_5' <Predicate = (!tmp_15)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.45>
ST_4 : Operation 42 [1/1] (2.70ns)   --->   "%shift_2 = add nsw i32 %sh_assign, %shift" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314]   --->   Operation 42 'add' 'shift_2' <Predicate = (!tmp_15)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.37ns)   --->   "%ush = select i1 %isNeg, i32 %tmp_5, i32 %sh_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 43 'select' 'ush' <Predicate = (!tmp_15)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = zext i29 %p_s to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 44 'zext' 'tmp_6' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_7 = lshr i32 %tmp_6, %ush" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 45 'lshr' 'tmp_7' <Predicate = (!tmp_15 & isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_s = shl i32 %tmp_6, %ush" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 46 'shl' 'tmp_s' <Predicate = (!tmp_15 & !isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_18 = trunc i32 %tmp_7 to i29" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 47 'trunc' 'tmp_18' <Predicate = (!tmp_15 & isNeg)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_19 = trunc i32 %tmp_s to i29" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 48 'trunc' 'tmp_19' <Predicate = (!tmp_15 & !isNeg)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (4.08ns) (out node of the LUT)   --->   "%r_V = select i1 %isNeg, i29 %tmp_18, i29 %tmp_19" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 49 'select' 'r_V' <Predicate = (!tmp_15)> <Delay = 4.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.43ns)   --->   "%tmp_1 = icmp eq i32 %sh_assign, 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:316]   --->   Operation 50 'icmp' 'tmp_1' <Predicate = (!tmp_15)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.66ns)   --->   "br i1 %tmp_1, label %.preheader, label %.loopexit_ifconv" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:316]   --->   Operation 51 'br' <Predicate = (!tmp_15)> <Delay = 1.66>
ST_4 : Operation 52 [1/1] (2.42ns)   --->   "%tmp_3 = icmp eq i29 %in_V_read, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 52 'icmp' 'tmp_3' <Predicate = (!tmp_1) | (tmp_15)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.13>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%p_Val2_s = phi i29 [ %p_s, %.preheader ], [ %r_V, %_ifconv ]"   --->   Operation 53 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = phi i32 [ %shift, %.preheader ], [ %shift_2, %_ifconv ]"   --->   Operation 54 'phi' 'shift_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (2.11ns)   --->   "%tmp_2 = sub i9 127, %prescale_read" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324]   --->   Operation 55 'sub' 'tmp_2' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%tmp_2_cast = sext i9 %tmp_2 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324]   --->   Operation 56 'sext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.70ns) (out node of the LUT)   --->   "%newexp = sub i32 %tmp_2_cast, %shift_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324]   --->   Operation 57 'sub' 'newexp' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 58 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.94ns)   --->   "%or_cond = or i1 %tmp_21, %tmp_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 59 'or' 'or_cond' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i32 %newexp to i8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324]   --->   Operation 60 'trunc' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%phitmp1 = call i23 @_ssdm_op_PartSelect.i23.i29.i32.i32(i29 %p_Val2_s, i32 5, i32 27)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 61 'partselect' 'phitmp1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.37ns) (out node of the LUT)   --->   "%significand_V = select i1 %or_cond, i23 0, i23 %phitmp1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 62 'select' 'significand_V' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.37ns)   --->   "%out_exp_V = select i1 %or_cond, i8 0, i8 %tmp_22" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 63 'select' 'out_exp_V' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_23 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %out_exp_V, i23 %significand_V)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:342]   --->   Operation 64 'bitconcatenate' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%result_write_assign = bitcast i32 %p_Result_23 to float" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:342]   --->   Operation 65 'bitcast' 'result_write_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "ret float %result_write_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:343]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prescale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prescale_read       (read             ) [ 001111]
in_V_read           (read             ) [ 001110]
p_Result_1          (partselect       ) [ 000000]
tmp                 (bitconcatenate   ) [ 000000]
out_bits_0_V        (partset          ) [ 001000]
tmp_13              (trunc            ) [ 000000]
tmp_4               (bitconcatenate   ) [ 000000]
p_Result_s          (partset          ) [ 001000]
StgValue_14         (br               ) [ 011000]
c_0_s               (phi              ) [ 001110]
c_1_s               (phi              ) [ 001110]
i1                  (phi              ) [ 001000]
exitcond            (icmp             ) [ 001000]
empty               (speclooptripcount) [ 000000]
i                   (add              ) [ 011000]
StgValue_21         (br               ) [ 000000]
tmp_14              (trunc            ) [ 000000]
tmp_8               (partselect       ) [ 000000]
tmp_9               (partselect       ) [ 000000]
p_Result_22         (select           ) [ 000000]
c_0                 (cttz             ) [ 000000]
c_1_1               (select           ) [ 011000]
c_1_2               (select           ) [ 011000]
StgValue_29         (br               ) [ 011000]
StgValue_30         (br               ) [ 001110]
p_s                 (phi              ) [ 000111]
shift               (phi              ) [ 000111]
i2                  (phi              ) [ 000100]
tmp_15              (bitselect        ) [ 000110]
empty_25            (speclooptripcount) [ 000000]
i_1                 (add              ) [ 001110]
StgValue_37         (br               ) [ 000111]
tmp_16              (trunc            ) [ 000000]
sh_assign           (select           ) [ 000010]
isNeg               (bitselect        ) [ 000010]
tmp_5               (sub              ) [ 000010]
shift_2             (add              ) [ 001111]
ush                 (select           ) [ 000000]
tmp_6               (zext             ) [ 000000]
tmp_7               (lshr             ) [ 000000]
tmp_s               (shl              ) [ 000000]
tmp_18              (trunc            ) [ 000000]
tmp_19              (trunc            ) [ 000000]
r_V                 (select           ) [ 001111]
tmp_1               (icmp             ) [ 000110]
StgValue_51         (br               ) [ 001111]
tmp_3               (icmp             ) [ 000001]
p_Val2_s            (phi              ) [ 000001]
shift_1             (phi              ) [ 000001]
tmp_2               (sub              ) [ 000000]
tmp_2_cast          (sext             ) [ 000000]
newexp              (sub              ) [ 000000]
tmp_21              (bitselect        ) [ 000000]
or_cond             (or               ) [ 000000]
tmp_22              (trunc            ) [ 000000]
phitmp1             (partselect       ) [ 000000]
significand_V       (select           ) [ 000000]
out_exp_V           (select           ) [ 000000]
p_Result_23         (bitconcatenate   ) [ 000000]
result_write_assign (bitcast          ) [ 000000]
StgValue_66         (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prescale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prescale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="prescale_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="1" index="2" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prescale_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="29" slack="0"/>
<pin id="84" dir="0" index="1" bw="29" slack="0"/>
<pin id="85" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1005" name="c_0_s_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_0_s (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="c_0_s_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_s/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="c_1_s_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_1_s (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="c_1_s_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_1_s/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="1"/>
<pin id="114" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="i1_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="2" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="p_s_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="29" slack="1"/>
<pin id="125" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_s_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="29" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="29" slack="2"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="shift_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="shift_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift/3 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i2_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="1"/>
<pin id="147" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i2_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_Val2_s_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="29" slack="2147483647"/>
<pin id="158" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_Val2_s_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="29" slack="2"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="29" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="166" class="1005" name="shift_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_1 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="shift_1_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="32" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_1/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Result_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="29" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="6" slack="0"/>
<pin id="181" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="17" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="out_bits_0_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="17" slack="0"/>
<pin id="198" dir="0" index="3" bw="5" slack="0"/>
<pin id="199" dir="0" index="4" bw="6" slack="0"/>
<pin id="200" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="out_bits_0_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_13_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="29" slack="0"/>
<pin id="208" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="14" slack="0"/>
<pin id="212" dir="0" index="1" bw="13" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Result_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="14" slack="0"/>
<pin id="222" dir="0" index="3" bw="6" slack="0"/>
<pin id="223" dir="0" index="4" bw="6" slack="0"/>
<pin id="224" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="exitcond_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_14_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_8_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="0" index="3" bw="1" slack="0"/>
<pin id="251" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_9_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="0" index="3" bw="1" slack="0"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Result_22_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_22/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="c_0_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="c_1_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_1_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="c_1_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_1_2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_15_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_16_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sh_assign_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="1"/>
<pin id="317" dir="0" index="2" bw="32" slack="1"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="isNeg_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_5_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="shift_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="0" index="1" bw="32" slack="1"/>
<pin id="339" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_2/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="ush_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="32" slack="1"/>
<pin id="344" dir="0" index="2" bw="32" slack="1"/>
<pin id="345" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="29" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_7_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="29" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="29" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_18_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_19_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="r_V_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="29" slack="0"/>
<pin id="373" dir="0" index="2" bw="29" slack="0"/>
<pin id="374" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="0" index="1" bw="6" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="29" slack="3"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="9" slack="4"/>
<pin id="390" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_2_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="newexp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_21_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_cond_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="1"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_22_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="phitmp1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="23" slack="0"/>
<pin id="421" dir="0" index="1" bw="29" slack="0"/>
<pin id="422" dir="0" index="2" bw="4" slack="0"/>
<pin id="423" dir="0" index="3" bw="6" slack="0"/>
<pin id="424" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp1/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="significand_V_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="23" slack="0"/>
<pin id="433" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand_V/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="out_exp_V_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="8" slack="0"/>
<pin id="441" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_Result_23_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="8" slack="0"/>
<pin id="449" dir="0" index="3" bw="23" slack="0"/>
<pin id="450" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_23/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="result_write_assign_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_write_assign/5 "/>
</bind>
</comp>

<comp id="459" class="1005" name="prescale_read_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="4"/>
<pin id="461" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="prescale_read "/>
</bind>
</comp>

<comp id="464" class="1005" name="in_V_read_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="29" slack="2"/>
<pin id="466" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="out_bits_0_V_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_0_V "/>
</bind>
</comp>

<comp id="475" class="1005" name="p_Result_s_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="483" class="1005" name="i_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="488" class="1005" name="c_1_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_1_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="c_1_2_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_1_2 "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_15_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="502" class="1005" name="i_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="sh_assign_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign "/>
</bind>
</comp>

<comp id="514" class="1005" name="isNeg_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_5_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="525" class="1005" name="shift_2_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="r_V_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="29" slack="1"/>
<pin id="533" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_3_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="132"><net_src comp="126" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="165"><net_src comp="123" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="175"><net_src comp="133" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="82" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="176" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="186" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="209"><net_src comp="82" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="210" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="234"><net_src comp="116" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="116" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="116" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="269"><net_src comp="242" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="246" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="255" pin="4"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="264" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="242" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="92" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="272" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="242" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="272" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="104" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="149" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="149" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="149" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="100" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="88" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="314" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="314" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="133" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="349"><net_src comp="123" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="341" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="346" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="341" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="350" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="356" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="362" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="169" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="24" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="396" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="62" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="159" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="434"><net_src comp="410" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="419" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="410" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="70" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="415" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="74" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="437" pin="3"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="429" pin="3"/><net_sink comp="445" pin=3"/></net>

<net id="458"><net_src comp="445" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="76" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="467"><net_src comp="82" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="473"><net_src comp="194" pin="5"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="478"><net_src comp="218" pin="5"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="486"><net_src comp="236" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="491"><net_src comp="280" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="496"><net_src comp="288" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="501"><net_src comp="296" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="304" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="510"><net_src comp="314" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="517"><net_src comp="322" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="523"><net_src comp="330" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="528"><net_src comp="336" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="534"><net_src comp="370" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="543"><net_src comp="382" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="410" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaled_fixed2ieee : in_V | {1 }
	Port: scaled_fixed2ieee : prescale | {1 }
  - Chain level:
	State 1
		tmp : 1
		out_bits_0_V : 2
		tmp_4 : 1
		p_Result_s : 2
	State 2
		exitcond : 1
		i : 1
		StgValue_21 : 2
		tmp_14 : 1
		p_Result_22 : 2
		c_0 : 3
		c_1_1 : 4
		c_1_2 : 4
	State 3
		tmp_15 : 1
		i_1 : 1
		StgValue_37 : 2
		tmp_16 : 1
		sh_assign : 2
		isNeg : 3
		tmp_5 : 3
	State 4
		tmp_7 : 1
		tmp_s : 1
		tmp_18 : 2
		tmp_19 : 2
		r_V : 3
		StgValue_51 : 1
	State 5
		tmp_2_cast : 1
		newexp : 2
		tmp_21 : 3
		or_cond : 4
		tmp_22 : 3
		phitmp1 : 1
		significand_V : 4
		out_exp_V : 4
		p_Result_23 : 5
		result_write_assign : 6
		StgValue_66 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    p_Result_22_fu_264    |    0    |    32   |
|          |       c_1_1_fu_280       |    0    |    32   |
|          |       c_1_2_fu_288       |    0    |    32   |
|  select  |     sh_assign_fu_314     |    0    |    32   |
|          |        ush_fu_341        |    0    |    32   |
|          |        r_V_fu_370        |    0    |    29   |
|          |   significand_V_fu_429   |    0    |    23   |
|          |     out_exp_V_fu_437     |    0    |    8    |
|----------|--------------------------|---------|---------|
|   lshr   |       tmp_7_fu_350       |    0    |   101   |
|----------|--------------------------|---------|---------|
|    shl   |       tmp_s_fu_356       |    0    |   101   |
|----------|--------------------------|---------|---------|
|          |       tmp_5_fu_330       |    0    |    39   |
|    sub   |       tmp_2_fu_387       |    0    |    16   |
|          |       newexp_fu_396      |    0    |    39   |
|----------|--------------------------|---------|---------|
|   cttz   |        c_0_fu_272        |    40   |    36   |
|----------|--------------------------|---------|---------|
|          |         i_fu_236         |    0    |    10   |
|    add   |        i_1_fu_304        |    0    |    10   |
|          |      shift_2_fu_336      |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |      exitcond_fu_230     |    0    |    8    |
|   icmp   |       tmp_1_fu_377       |    0    |    18   |
|          |       tmp_3_fu_382       |    0    |    18   |
|----------|--------------------------|---------|---------|
|    or    |      or_cond_fu_410      |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   | prescale_read_read_fu_76 |    0    |    0    |
|          |   in_V_read_read_fu_82   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_Result_1_fu_176    |    0    |    0    |
|partselect|       tmp_8_fu_246       |    0    |    0    |
|          |       tmp_9_fu_255       |    0    |    0    |
|          |      phitmp1_fu_419      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_186        |    0    |    0    |
|bitconcatenate|       tmp_4_fu_210       |    0    |    0    |
|          |    p_Result_23_fu_445    |    0    |    0    |
|----------|--------------------------|---------|---------|
|  partset |    out_bits_0_V_fu_194   |    0    |    0    |
|          |     p_Result_s_fu_218    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_13_fu_206      |    0    |    0    |
|          |       tmp_14_fu_242      |    0    |    0    |
|   trunc  |       tmp_16_fu_310      |    0    |    0    |
|          |       tmp_18_fu_362      |    0    |    0    |
|          |       tmp_19_fu_366      |    0    |    0    |
|          |       tmp_22_fu_415      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_15_fu_296      |    0    |    0    |
| bitselect|       isNeg_fu_322       |    0    |    0    |
|          |       tmp_21_fu_402      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |       tmp_6_fu_346       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     tmp_2_cast_fu_392    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    40   |   663   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     c_0_s_reg_88    |   32   |
|    c_1_1_reg_488    |   32   |
|    c_1_2_reg_493    |   32   |
|    c_1_s_reg_100    |   32   |
|      i1_reg_112     |    2   |
|      i2_reg_145     |    2   |
|     i_1_reg_502     |    2   |
|      i_reg_483      |    2   |
|  in_V_read_reg_464  |   29   |
|    isNeg_reg_514    |    1   |
| out_bits_0_V_reg_470|   32   |
|  p_Result_s_reg_475 |   32   |
|   p_Val2_s_reg_156  |   29   |
|     p_s_reg_123     |   29   |
|prescale_read_reg_459|    9   |
|     r_V_reg_531     |   29   |
|  sh_assign_reg_507  |   32   |
|   shift_1_reg_166   |   32   |
|   shift_2_reg_525   |   32   |
|    shift_reg_133    |   32   |
|    tmp_15_reg_498   |    1   |
|    tmp_3_reg_540    |    1   |
|    tmp_5_reg_520    |   32   |
+---------------------+--------+
|        Total        |   488  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
|  c_0_s_reg_88 |  p0  |   2  |  32  |   64   ||    9    |
| c_1_s_reg_100 |  p0  |   2  |  32  |   64   ||    9    |
| shift_reg_133 |  p0  |   2  |  32  |   64   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   192  ||  4.992  ||    27   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |   663  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   488  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   528  |   690  |
+-----------+--------+--------+--------+
