============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:16:00 pm
  Module:                 carry_skip4_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-----------------------------------------------------------------------------------
carry_skip4_32bits    NA                     358   2130.794  1825.747     3956.540 
  CSKIP1              skip4                   44    231.472   152.196      383.668 
    FA1               full_adder               6     33.782    15.228       49.011 
    FA2               full_adder_100          11     51.299    37.157       88.456 
    FA3               full_adder_99           11     51.299    37.157       88.456 
    FA4               full_adder_98            7     38.787    16.969       55.756 
  skip_loop[1].CSKIP2 skip4_107               36    210.202   110.166      320.368 
    FA1               full_adder_97            7     38.787    16.969       55.756 
    FA2               full_adder_96            7     38.787    16.969       55.756 
    FA3               full_adder_95            7     38.787    16.969       55.756 
    FA4               full_adder_94            7     38.787    16.969       55.756 
  skip_loop[2].CSKIP2 skip4_106               41    248.989   135.402      384.390 
    FA1               full_adder_93            8     45.043    22.016       67.059 
    FA2               full_adder_92            9     52.550    27.063       79.613 
    FA3               full_adder_91            8     47.546    22.016       69.561 
    FA4               full_adder_90            8     48.797    22.016       70.813 
  skip_loop[3].CSKIP2 skip4_105               42    252.742   140.449      393.191 
    FA1               full_adder_89            9     48.797    27.063       75.860 
    FA2               full_adder_88            8     47.546    22.016       69.561 
    FA3               full_adder_87            9     52.550    27.063       79.613 
    FA4               full_adder_86            8     48.797    22.016       70.813 
  skip_loop[4].CSKIP2 skip4_104               37    228.970   115.213      344.183 
    FA1               full_adder_85            8     45.043    22.016       67.059 
    FA2               full_adder_84            7     41.290    16.969       58.258 
    FA3               full_adder_83            7     43.792    16.969       60.761 
    FA4               full_adder_82            7     38.787    16.969       55.756 
  skip_loop[5].CSKIP2 skip4_103               32    238.979    96.591      335.570 
    FA1               full_adder_81            7     43.792    16.969       60.761 
    FA2               full_adder_80            6     46.294    13.575       59.869 
    FA3               full_adder_79            5     42.541    10.181       52.722 
    FA4               full_adder_78            6     46.294    13.575       59.869 
  skip_loop[6].CSKIP2 skip4_102               32    213.955    96.591      310.546 
    FA1               full_adder_77            5     37.536    10.181       47.717 
    FA2               full_adder_76            6     41.290    13.575       54.865 
    FA3               full_adder_75            6     41.290    13.575       54.865 
    FA4               full_adder_74            6     35.034    13.575       48.609 
  skip_loop[7].CSKIP2 skip4_101               34    265.254   109.992      375.246 
    FA1               full_adder_73            6     47.546    13.575       61.121 
    FA2               full_adder_72            6     52.550    13.575       66.125 
    FA3               full_adder_71            7     55.053    20.275       75.328 
    FA4               full_adder_70            6     46.294    15.228       61.523 
