// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1884\sampleModel1884_2_sub\Mysubsystem_11.v
// Created: 2024-06-10 16:21:28
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_11
// Source Path: sampleModel1884_2_sub/Subsystem/Mysubsystem_11
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_11
          (In1,
           In2,
           Out2);


  input   [15:0] In1;  // uint16
  input   [7:0] In2;  // uint8
  output  [15:0] Out2;  // uint16


  wire [31:0] cfblk138_add_temp;  // ufix32
  wire [31:0] cfblk138_1;  // ufix32
  wire [31:0] cfblk138_2;  // ufix32
  wire [15:0] cfblk138_out1;  // uint16


  assign cfblk138_1 = {16'b0, In1};
  assign cfblk138_2 = {24'b0, In2};
  assign cfblk138_add_temp = cfblk138_1 + cfblk138_2;
  assign cfblk138_out1 = cfblk138_add_temp[15:0];



  assign Out2 = cfblk138_out1;

endmodule  // Mysubsystem_11

