Mario Game in FPGA

file description: 

idmap: game logic, software and hardware communication widow
idram: ram module for techbench purpose
io_module: statemachine for HW/SW communication
line_buffer: driver to output to VGA
print_sprite: driver to output bytecode of each sprite
sprite_MUX: sprite selecter
testbench: testing for communication between RAM and game logic
toplevel: sample skeleton code for highest level
VGA_controller: sample skeleton for VGA interface



