-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_we0 : OUT STD_LOGIC;
    C_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.276500,HLS_SYN_LAT=62793,HLS_SYN_TPT=none,HLS_SYN_MEM=22,HLS_SYN_DSP=0,HLS_SYN_FF=7385,HLS_SYN_LUT=7623,HLS_VERSION=2025_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv25_10000 : STD_LOGIC_VECTOR (24 downto 0) := "0000000010000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_ce0 : STD_LOGIC;
    signal tmp_we0 : STD_LOGIC;
    signal tmp_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_1226_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_s_reg_2668 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal denom_1_fu_1555_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_1_reg_2994 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_p_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_p_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_63_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_63_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_62_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_62_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_61_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_61_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_60_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_60_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_59_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_59_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_58_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_58_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_57_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_57_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_56_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_56_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_55_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_55_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_54_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_54_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_53_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_53_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_52_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_52_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_51_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_51_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_50_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_50_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_49_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_49_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_48_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_48_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_47_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_47_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_46_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_46_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_45_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_45_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_44_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_44_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_43_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_43_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_42_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_42_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_41_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_41_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_40_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_40_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_39_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_39_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_38_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_38_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_37_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_37_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_36_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_36_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_35_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_35_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_34_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_34_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_33_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_33_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_32_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_32_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_31_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_31_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_30_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_30_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_29_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_29_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_28_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_28_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_27_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_27_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_26_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_26_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_25_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_25_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_24_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_24_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_23_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_23_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_22_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_22_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_21_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_21_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_20_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_20_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_19_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_19_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_18_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_18_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_17_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_17_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_16_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_16_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_15_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_15_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_14_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_14_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_13_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_13_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_12_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_12_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_11_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_11_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_10_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_10_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_9_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_9_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_8_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_8_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_7_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_7_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_6_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_6_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_5_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_5_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_4_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_4_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_3_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_3_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_2_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_2_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_1_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_1_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_63_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_63_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_62_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_62_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_61_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_61_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_60_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_60_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_59_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_59_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_58_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_58_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_57_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_57_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_56_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_56_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_55_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_55_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_54_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_54_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_53_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_53_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_52_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_52_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_51_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_51_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_50_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_50_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_49_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_49_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_48_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_48_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_47_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_47_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_46_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_46_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_45_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_45_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_44_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_44_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_43_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_43_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_42_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_42_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_41_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_41_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_40_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_40_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_39_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_39_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_38_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_38_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_37_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_37_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_36_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_36_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_35_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_35_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_34_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_34_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_33_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_33_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_32_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_32_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_31_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_31_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_30_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_30_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_29_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_29_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_28_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_28_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_27_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_27_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_26_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_26_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_25_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_25_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_24_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_24_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_23_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_23_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_22_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_22_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_21_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_21_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_20_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_20_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_19_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_19_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_18_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_18_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_17_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_17_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_16_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_16_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_15_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_15_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_14_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_14_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_13_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_13_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_12_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_12_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_11_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_11_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_10_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_10_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_9_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_9_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_8_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_8_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_7_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_7_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_6_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_6_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_5_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_5_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_4_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_4_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_3_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_3_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_2_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_2_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_1_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_1_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln41_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg : STD_LOGIC := '0';
    signal col_sum_fu_340 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal col_sum_63_fu_592 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_62_fu_588 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_61_fu_584 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_60_fu_580 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_59_fu_576 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_58_fu_572 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_57_fu_568 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_56_fu_564 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_55_fu_560 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_54_fu_556 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_53_fu_552 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_52_fu_548 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_51_fu_544 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_50_fu_540 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_49_fu_536 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_48_fu_532 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_47_fu_528 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_46_fu_524 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_45_fu_520 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_44_fu_516 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_43_fu_512 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_42_fu_508 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_41_fu_504 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_40_fu_500 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_39_fu_496 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_38_fu_492 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_37_fu_488 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_36_fu_484 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_35_fu_480 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_34_fu_476 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_33_fu_472 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_32_fu_468 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_31_fu_464 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_30_fu_460 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_29_fu_456 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_28_fu_452 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_27_fu_448 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_26_fu_444 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_25_fu_440 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_24_fu_436 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_23_fu_432 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_22_fu_428 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_21_fu_424 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_20_fu_420 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_19_fu_416 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_18_fu_412 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_17_fu_408 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_16_fu_404 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_15_fu_400 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_14_fu_396 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_13_fu_392 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_12_fu_388 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_11_fu_384 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_10_fu_380 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_9_fu_376 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_8_fu_372 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_7_fu_368 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_6_fu_364 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_5_fu_360 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_4_fu_356 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_3_fu_352 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_2_fu_348 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_1_fu_344 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal i_fu_76 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln41_fu_1216_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln41_fu_1222_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln53_fu_1499_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln53_fu_1503_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1_fu_1509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1521_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln53_fu_1529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln53_fu_1535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln53_1_fu_1541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln53_fu_1547_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_fu_1517_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln61 : IN STD_LOGIC_VECTOR (13 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        p_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_sum_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_1_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_2_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_3_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_4_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_5_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_6_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_7_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_8_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_9_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_10_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_11_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_12_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_13_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_14_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_15_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_16_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_17_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_18_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_19_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_20_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_21_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_22_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_23_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_24_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_25_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_26_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_27_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_28_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_29_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_30_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_31_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_32_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_33_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_34_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_35_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_36_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_37_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_38_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_39_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_40_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_41_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_42_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_43_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_44_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_45_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_46_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_47_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_48_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_49_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_50_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_51_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_52_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_53_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_54_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_55_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_56_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_57_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_58_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_59_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_60_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_61_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_62_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_63_load : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_63_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_63_out_ap_vld : OUT STD_LOGIC;
        scale_62_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_62_out_ap_vld : OUT STD_LOGIC;
        scale_61_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_61_out_ap_vld : OUT STD_LOGIC;
        scale_60_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_60_out_ap_vld : OUT STD_LOGIC;
        scale_59_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_59_out_ap_vld : OUT STD_LOGIC;
        scale_58_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_58_out_ap_vld : OUT STD_LOGIC;
        scale_57_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_57_out_ap_vld : OUT STD_LOGIC;
        scale_56_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_56_out_ap_vld : OUT STD_LOGIC;
        scale_55_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_55_out_ap_vld : OUT STD_LOGIC;
        scale_54_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_54_out_ap_vld : OUT STD_LOGIC;
        scale_53_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_53_out_ap_vld : OUT STD_LOGIC;
        scale_52_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_52_out_ap_vld : OUT STD_LOGIC;
        scale_51_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_51_out_ap_vld : OUT STD_LOGIC;
        scale_50_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_50_out_ap_vld : OUT STD_LOGIC;
        scale_49_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_49_out_ap_vld : OUT STD_LOGIC;
        scale_48_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_48_out_ap_vld : OUT STD_LOGIC;
        scale_47_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_47_out_ap_vld : OUT STD_LOGIC;
        scale_46_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_46_out_ap_vld : OUT STD_LOGIC;
        scale_45_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_45_out_ap_vld : OUT STD_LOGIC;
        scale_44_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_44_out_ap_vld : OUT STD_LOGIC;
        scale_43_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_43_out_ap_vld : OUT STD_LOGIC;
        scale_42_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_42_out_ap_vld : OUT STD_LOGIC;
        scale_41_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_41_out_ap_vld : OUT STD_LOGIC;
        scale_40_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_40_out_ap_vld : OUT STD_LOGIC;
        scale_39_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_39_out_ap_vld : OUT STD_LOGIC;
        scale_38_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_38_out_ap_vld : OUT STD_LOGIC;
        scale_37_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_37_out_ap_vld : OUT STD_LOGIC;
        scale_36_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_36_out_ap_vld : OUT STD_LOGIC;
        scale_35_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_35_out_ap_vld : OUT STD_LOGIC;
        scale_34_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_34_out_ap_vld : OUT STD_LOGIC;
        scale_33_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_33_out_ap_vld : OUT STD_LOGIC;
        scale_32_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_32_out_ap_vld : OUT STD_LOGIC;
        scale_31_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_31_out_ap_vld : OUT STD_LOGIC;
        scale_30_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_30_out_ap_vld : OUT STD_LOGIC;
        scale_29_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_29_out_ap_vld : OUT STD_LOGIC;
        scale_28_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_28_out_ap_vld : OUT STD_LOGIC;
        scale_27_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_27_out_ap_vld : OUT STD_LOGIC;
        scale_26_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_26_out_ap_vld : OUT STD_LOGIC;
        scale_25_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_25_out_ap_vld : OUT STD_LOGIC;
        scale_24_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_24_out_ap_vld : OUT STD_LOGIC;
        scale_23_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_23_out_ap_vld : OUT STD_LOGIC;
        scale_22_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_22_out_ap_vld : OUT STD_LOGIC;
        scale_21_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_21_out_ap_vld : OUT STD_LOGIC;
        scale_20_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_20_out_ap_vld : OUT STD_LOGIC;
        scale_19_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_19_out_ap_vld : OUT STD_LOGIC;
        scale_18_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_18_out_ap_vld : OUT STD_LOGIC;
        scale_17_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_17_out_ap_vld : OUT STD_LOGIC;
        scale_16_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_16_out_ap_vld : OUT STD_LOGIC;
        scale_15_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_15_out_ap_vld : OUT STD_LOGIC;
        scale_14_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_14_out_ap_vld : OUT STD_LOGIC;
        scale_13_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_13_out_ap_vld : OUT STD_LOGIC;
        scale_12_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_12_out_ap_vld : OUT STD_LOGIC;
        scale_11_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_11_out_ap_vld : OUT STD_LOGIC;
        scale_10_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_10_out_ap_vld : OUT STD_LOGIC;
        scale_9_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_9_out_ap_vld : OUT STD_LOGIC;
        scale_8_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_8_out_ap_vld : OUT STD_LOGIC;
        scale_7_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_7_out_ap_vld : OUT STD_LOGIC;
        scale_6_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_6_out_ap_vld : OUT STD_LOGIC;
        scale_5_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_5_out_ap_vld : OUT STD_LOGIC;
        scale_4_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_4_out_ap_vld : OUT STD_LOGIC;
        scale_3_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_3_out_ap_vld : OUT STD_LOGIC;
        scale_2_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_2_out_ap_vld : OUT STD_LOGIC;
        scale_1_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_1_out_ap_vld : OUT STD_LOGIC;
        scale_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_sum_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_o_ap_vld : OUT STD_LOGIC;
        zext_ln61 : IN STD_LOGIC_VECTOR (13 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_63_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_63_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_63_o_ap_vld : OUT STD_LOGIC;
        col_sum_62_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_62_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_62_o_ap_vld : OUT STD_LOGIC;
        col_sum_61_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_61_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_61_o_ap_vld : OUT STD_LOGIC;
        col_sum_60_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_60_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_60_o_ap_vld : OUT STD_LOGIC;
        col_sum_59_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_59_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_59_o_ap_vld : OUT STD_LOGIC;
        col_sum_58_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_58_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_58_o_ap_vld : OUT STD_LOGIC;
        col_sum_57_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_57_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_57_o_ap_vld : OUT STD_LOGIC;
        col_sum_56_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_56_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_56_o_ap_vld : OUT STD_LOGIC;
        col_sum_55_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_55_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_55_o_ap_vld : OUT STD_LOGIC;
        col_sum_54_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_54_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_54_o_ap_vld : OUT STD_LOGIC;
        col_sum_53_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_53_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_53_o_ap_vld : OUT STD_LOGIC;
        col_sum_52_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_52_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_52_o_ap_vld : OUT STD_LOGIC;
        col_sum_51_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_51_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_51_o_ap_vld : OUT STD_LOGIC;
        col_sum_50_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_50_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_50_o_ap_vld : OUT STD_LOGIC;
        col_sum_49_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_49_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_49_o_ap_vld : OUT STD_LOGIC;
        col_sum_48_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_48_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_48_o_ap_vld : OUT STD_LOGIC;
        col_sum_47_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_47_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_47_o_ap_vld : OUT STD_LOGIC;
        col_sum_46_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_46_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_46_o_ap_vld : OUT STD_LOGIC;
        col_sum_45_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_45_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_45_o_ap_vld : OUT STD_LOGIC;
        col_sum_44_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_44_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_44_o_ap_vld : OUT STD_LOGIC;
        col_sum_43_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_43_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_43_o_ap_vld : OUT STD_LOGIC;
        col_sum_42_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_42_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_42_o_ap_vld : OUT STD_LOGIC;
        col_sum_41_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_41_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_41_o_ap_vld : OUT STD_LOGIC;
        col_sum_40_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_40_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_40_o_ap_vld : OUT STD_LOGIC;
        col_sum_39_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_39_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_39_o_ap_vld : OUT STD_LOGIC;
        col_sum_38_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_38_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_38_o_ap_vld : OUT STD_LOGIC;
        col_sum_37_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_37_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_37_o_ap_vld : OUT STD_LOGIC;
        col_sum_36_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_36_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_36_o_ap_vld : OUT STD_LOGIC;
        col_sum_35_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_35_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_35_o_ap_vld : OUT STD_LOGIC;
        col_sum_34_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_34_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_34_o_ap_vld : OUT STD_LOGIC;
        col_sum_33_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_33_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_33_o_ap_vld : OUT STD_LOGIC;
        col_sum_32_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_32_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_32_o_ap_vld : OUT STD_LOGIC;
        col_sum_31_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_31_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_31_o_ap_vld : OUT STD_LOGIC;
        col_sum_30_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_30_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_30_o_ap_vld : OUT STD_LOGIC;
        col_sum_29_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_29_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_29_o_ap_vld : OUT STD_LOGIC;
        col_sum_28_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_28_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_28_o_ap_vld : OUT STD_LOGIC;
        col_sum_27_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_27_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_27_o_ap_vld : OUT STD_LOGIC;
        col_sum_26_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_26_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_26_o_ap_vld : OUT STD_LOGIC;
        col_sum_25_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_25_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_25_o_ap_vld : OUT STD_LOGIC;
        col_sum_24_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_24_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_24_o_ap_vld : OUT STD_LOGIC;
        col_sum_23_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_23_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_23_o_ap_vld : OUT STD_LOGIC;
        col_sum_22_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_22_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_22_o_ap_vld : OUT STD_LOGIC;
        col_sum_21_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_21_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_21_o_ap_vld : OUT STD_LOGIC;
        col_sum_20_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_20_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_20_o_ap_vld : OUT STD_LOGIC;
        col_sum_19_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_19_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_19_o_ap_vld : OUT STD_LOGIC;
        col_sum_18_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_18_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_18_o_ap_vld : OUT STD_LOGIC;
        col_sum_17_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_17_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_17_o_ap_vld : OUT STD_LOGIC;
        col_sum_16_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_16_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_16_o_ap_vld : OUT STD_LOGIC;
        col_sum_15_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_15_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_15_o_ap_vld : OUT STD_LOGIC;
        col_sum_14_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_14_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_14_o_ap_vld : OUT STD_LOGIC;
        col_sum_13_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_13_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_13_o_ap_vld : OUT STD_LOGIC;
        col_sum_12_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_12_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_12_o_ap_vld : OUT STD_LOGIC;
        col_sum_11_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_11_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_11_o_ap_vld : OUT STD_LOGIC;
        col_sum_10_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_10_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_10_o_ap_vld : OUT STD_LOGIC;
        col_sum_9_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_9_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_9_o_ap_vld : OUT STD_LOGIC;
        col_sum_8_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_8_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_8_o_ap_vld : OUT STD_LOGIC;
        col_sum_7_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_7_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_7_o_ap_vld : OUT STD_LOGIC;
        col_sum_6_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_6_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_6_o_ap_vld : OUT STD_LOGIC;
        col_sum_5_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_5_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_5_o_ap_vld : OUT STD_LOGIC;
        col_sum_4_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_4_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_4_o_ap_vld : OUT STD_LOGIC;
        col_sum_3_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_3_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_3_o_ap_vld : OUT STD_LOGIC;
        col_sum_2_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_2_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_2_o_ap_vld : OUT STD_LOGIC;
        col_sum_1_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_1_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_1_o_ap_vld : OUT STD_LOGIC;
        conv_i344 : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        tmp_ce0 : OUT STD_LOGIC;
        tmp_we0 : OUT STD_LOGIC;
        tmp_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        C_ce0 : OUT STD_LOGIC;
        C_we0 : OUT STD_LOGIC;
        C_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        tmp_ce0 : OUT STD_LOGIC;
        tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_tmp_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    tmp_U : component top_kernel_tmp_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_address0,
        ce0 => tmp_ce0,
        we0 => tmp_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_d0,
        q0 => tmp_q0);

    grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_ready,
        zext_ln61 => tmp_s_reg_2668,
        A_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_address0,
        A_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_ce0,
        A_q0 => A_q0,
        p_out => grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_p_out,
        p_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_p_out_ap_vld);

    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_ready,
        col_sum_load => col_sum_fu_340,
        col_sum_1_load => col_sum_1_fu_344,
        col_sum_2_load => col_sum_2_fu_348,
        col_sum_3_load => col_sum_3_fu_352,
        col_sum_4_load => col_sum_4_fu_356,
        col_sum_5_load => col_sum_5_fu_360,
        col_sum_6_load => col_sum_6_fu_364,
        col_sum_7_load => col_sum_7_fu_368,
        col_sum_8_load => col_sum_8_fu_372,
        col_sum_9_load => col_sum_9_fu_376,
        col_sum_10_load => col_sum_10_fu_380,
        col_sum_11_load => col_sum_11_fu_384,
        col_sum_12_load => col_sum_12_fu_388,
        col_sum_13_load => col_sum_13_fu_392,
        col_sum_14_load => col_sum_14_fu_396,
        col_sum_15_load => col_sum_15_fu_400,
        col_sum_16_load => col_sum_16_fu_404,
        col_sum_17_load => col_sum_17_fu_408,
        col_sum_18_load => col_sum_18_fu_412,
        col_sum_19_load => col_sum_19_fu_416,
        col_sum_20_load => col_sum_20_fu_420,
        col_sum_21_load => col_sum_21_fu_424,
        col_sum_22_load => col_sum_22_fu_428,
        col_sum_23_load => col_sum_23_fu_432,
        col_sum_24_load => col_sum_24_fu_436,
        col_sum_25_load => col_sum_25_fu_440,
        col_sum_26_load => col_sum_26_fu_444,
        col_sum_27_load => col_sum_27_fu_448,
        col_sum_28_load => col_sum_28_fu_452,
        col_sum_29_load => col_sum_29_fu_456,
        col_sum_30_load => col_sum_30_fu_460,
        col_sum_31_load => col_sum_31_fu_464,
        col_sum_32_load => col_sum_32_fu_468,
        col_sum_33_load => col_sum_33_fu_472,
        col_sum_34_load => col_sum_34_fu_476,
        col_sum_35_load => col_sum_35_fu_480,
        col_sum_36_load => col_sum_36_fu_484,
        col_sum_37_load => col_sum_37_fu_488,
        col_sum_38_load => col_sum_38_fu_492,
        col_sum_39_load => col_sum_39_fu_496,
        col_sum_40_load => col_sum_40_fu_500,
        col_sum_41_load => col_sum_41_fu_504,
        col_sum_42_load => col_sum_42_fu_508,
        col_sum_43_load => col_sum_43_fu_512,
        col_sum_44_load => col_sum_44_fu_516,
        col_sum_45_load => col_sum_45_fu_520,
        col_sum_46_load => col_sum_46_fu_524,
        col_sum_47_load => col_sum_47_fu_528,
        col_sum_48_load => col_sum_48_fu_532,
        col_sum_49_load => col_sum_49_fu_536,
        col_sum_50_load => col_sum_50_fu_540,
        col_sum_51_load => col_sum_51_fu_544,
        col_sum_52_load => col_sum_52_fu_548,
        col_sum_53_load => col_sum_53_fu_552,
        col_sum_54_load => col_sum_54_fu_556,
        col_sum_55_load => col_sum_55_fu_560,
        col_sum_56_load => col_sum_56_fu_564,
        col_sum_57_load => col_sum_57_fu_568,
        col_sum_58_load => col_sum_58_fu_572,
        col_sum_59_load => col_sum_59_fu_576,
        col_sum_60_load => col_sum_60_fu_580,
        col_sum_61_load => col_sum_61_fu_584,
        col_sum_62_load => col_sum_62_fu_588,
        col_sum_63_load => col_sum_63_fu_592,
        scale_63_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_63_out,
        scale_63_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_63_out_ap_vld,
        scale_62_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_62_out,
        scale_62_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_62_out_ap_vld,
        scale_61_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_61_out,
        scale_61_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_61_out_ap_vld,
        scale_60_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_60_out,
        scale_60_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_60_out_ap_vld,
        scale_59_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_59_out,
        scale_59_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_59_out_ap_vld,
        scale_58_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_58_out,
        scale_58_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_58_out_ap_vld,
        scale_57_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_57_out,
        scale_57_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_57_out_ap_vld,
        scale_56_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_56_out,
        scale_56_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_56_out_ap_vld,
        scale_55_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_55_out,
        scale_55_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_55_out_ap_vld,
        scale_54_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_54_out,
        scale_54_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_54_out_ap_vld,
        scale_53_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_53_out,
        scale_53_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_53_out_ap_vld,
        scale_52_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_52_out,
        scale_52_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_52_out_ap_vld,
        scale_51_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_51_out,
        scale_51_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_51_out_ap_vld,
        scale_50_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_50_out,
        scale_50_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_50_out_ap_vld,
        scale_49_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_49_out,
        scale_49_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_49_out_ap_vld,
        scale_48_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_48_out,
        scale_48_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_48_out_ap_vld,
        scale_47_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_47_out,
        scale_47_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_47_out_ap_vld,
        scale_46_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_46_out,
        scale_46_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_46_out_ap_vld,
        scale_45_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_45_out,
        scale_45_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_45_out_ap_vld,
        scale_44_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_44_out,
        scale_44_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_44_out_ap_vld,
        scale_43_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_43_out,
        scale_43_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_43_out_ap_vld,
        scale_42_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_42_out,
        scale_42_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_42_out_ap_vld,
        scale_41_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_41_out,
        scale_41_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_41_out_ap_vld,
        scale_40_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_40_out,
        scale_40_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_40_out_ap_vld,
        scale_39_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_39_out,
        scale_39_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_39_out_ap_vld,
        scale_38_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_38_out,
        scale_38_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_38_out_ap_vld,
        scale_37_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_37_out,
        scale_37_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_37_out_ap_vld,
        scale_36_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_36_out,
        scale_36_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_36_out_ap_vld,
        scale_35_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_35_out,
        scale_35_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_35_out_ap_vld,
        scale_34_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_34_out,
        scale_34_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_34_out_ap_vld,
        scale_33_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_33_out,
        scale_33_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_33_out_ap_vld,
        scale_32_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_32_out,
        scale_32_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_32_out_ap_vld,
        scale_31_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_31_out,
        scale_31_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_31_out_ap_vld,
        scale_30_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_30_out,
        scale_30_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_30_out_ap_vld,
        scale_29_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_29_out,
        scale_29_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_29_out_ap_vld,
        scale_28_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_28_out,
        scale_28_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_28_out_ap_vld,
        scale_27_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_27_out,
        scale_27_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_27_out_ap_vld,
        scale_26_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_26_out,
        scale_26_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_26_out_ap_vld,
        scale_25_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_25_out,
        scale_25_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_25_out_ap_vld,
        scale_24_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_24_out,
        scale_24_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_24_out_ap_vld,
        scale_23_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_23_out,
        scale_23_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_23_out_ap_vld,
        scale_22_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_22_out,
        scale_22_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_22_out_ap_vld,
        scale_21_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_21_out,
        scale_21_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_21_out_ap_vld,
        scale_20_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_20_out,
        scale_20_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_20_out_ap_vld,
        scale_19_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_19_out,
        scale_19_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_19_out_ap_vld,
        scale_18_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_18_out,
        scale_18_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_18_out_ap_vld,
        scale_17_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_17_out,
        scale_17_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_17_out_ap_vld,
        scale_16_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_16_out,
        scale_16_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_16_out_ap_vld,
        scale_15_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_15_out,
        scale_15_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_15_out_ap_vld,
        scale_14_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_14_out,
        scale_14_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_14_out_ap_vld,
        scale_13_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_13_out,
        scale_13_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_13_out_ap_vld,
        scale_12_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_12_out,
        scale_12_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_12_out_ap_vld,
        scale_11_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_11_out,
        scale_11_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_11_out_ap_vld,
        scale_10_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_10_out,
        scale_10_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_10_out_ap_vld,
        scale_9_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_9_out,
        scale_9_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_9_out_ap_vld,
        scale_8_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_8_out,
        scale_8_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_8_out_ap_vld,
        scale_7_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_7_out,
        scale_7_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_7_out_ap_vld,
        scale_6_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_6_out,
        scale_6_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_6_out_ap_vld,
        scale_5_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_5_out,
        scale_5_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_5_out_ap_vld,
        scale_4_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_4_out,
        scale_4_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_4_out_ap_vld,
        scale_3_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_3_out,
        scale_3_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_3_out_ap_vld,
        scale_2_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_2_out,
        scale_2_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_2_out_ap_vld,
        scale_1_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_1_out,
        scale_1_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_1_out_ap_vld,
        scale_out => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_out,
        scale_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_out_ap_vld);

    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_ready,
        col_sum_i => col_sum_fu_340,
        col_sum_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_o,
        col_sum_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_o_ap_vld,
        zext_ln61 => tmp_s_reg_2668,
        A_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_address0,
        A_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_ce0,
        A_q0 => A_q0,
        col_sum_63_i => col_sum_63_fu_592,
        col_sum_63_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_63_o,
        col_sum_63_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_63_o_ap_vld,
        col_sum_62_i => col_sum_62_fu_588,
        col_sum_62_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_62_o,
        col_sum_62_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_62_o_ap_vld,
        col_sum_61_i => col_sum_61_fu_584,
        col_sum_61_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_61_o,
        col_sum_61_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_61_o_ap_vld,
        col_sum_60_i => col_sum_60_fu_580,
        col_sum_60_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_60_o,
        col_sum_60_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_60_o_ap_vld,
        col_sum_59_i => col_sum_59_fu_576,
        col_sum_59_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_59_o,
        col_sum_59_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_59_o_ap_vld,
        col_sum_58_i => col_sum_58_fu_572,
        col_sum_58_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_58_o,
        col_sum_58_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_58_o_ap_vld,
        col_sum_57_i => col_sum_57_fu_568,
        col_sum_57_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_57_o,
        col_sum_57_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_57_o_ap_vld,
        col_sum_56_i => col_sum_56_fu_564,
        col_sum_56_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_56_o,
        col_sum_56_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_56_o_ap_vld,
        col_sum_55_i => col_sum_55_fu_560,
        col_sum_55_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_55_o,
        col_sum_55_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_55_o_ap_vld,
        col_sum_54_i => col_sum_54_fu_556,
        col_sum_54_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_54_o,
        col_sum_54_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_54_o_ap_vld,
        col_sum_53_i => col_sum_53_fu_552,
        col_sum_53_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_53_o,
        col_sum_53_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_53_o_ap_vld,
        col_sum_52_i => col_sum_52_fu_548,
        col_sum_52_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_52_o,
        col_sum_52_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_52_o_ap_vld,
        col_sum_51_i => col_sum_51_fu_544,
        col_sum_51_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_51_o,
        col_sum_51_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_51_o_ap_vld,
        col_sum_50_i => col_sum_50_fu_540,
        col_sum_50_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_50_o,
        col_sum_50_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_50_o_ap_vld,
        col_sum_49_i => col_sum_49_fu_536,
        col_sum_49_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_49_o,
        col_sum_49_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_49_o_ap_vld,
        col_sum_48_i => col_sum_48_fu_532,
        col_sum_48_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_48_o,
        col_sum_48_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_48_o_ap_vld,
        col_sum_47_i => col_sum_47_fu_528,
        col_sum_47_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_47_o,
        col_sum_47_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_47_o_ap_vld,
        col_sum_46_i => col_sum_46_fu_524,
        col_sum_46_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_46_o,
        col_sum_46_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_46_o_ap_vld,
        col_sum_45_i => col_sum_45_fu_520,
        col_sum_45_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_45_o,
        col_sum_45_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_45_o_ap_vld,
        col_sum_44_i => col_sum_44_fu_516,
        col_sum_44_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_44_o,
        col_sum_44_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_44_o_ap_vld,
        col_sum_43_i => col_sum_43_fu_512,
        col_sum_43_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_43_o,
        col_sum_43_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_43_o_ap_vld,
        col_sum_42_i => col_sum_42_fu_508,
        col_sum_42_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_42_o,
        col_sum_42_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_42_o_ap_vld,
        col_sum_41_i => col_sum_41_fu_504,
        col_sum_41_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_41_o,
        col_sum_41_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_41_o_ap_vld,
        col_sum_40_i => col_sum_40_fu_500,
        col_sum_40_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_40_o,
        col_sum_40_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_40_o_ap_vld,
        col_sum_39_i => col_sum_39_fu_496,
        col_sum_39_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_39_o,
        col_sum_39_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_39_o_ap_vld,
        col_sum_38_i => col_sum_38_fu_492,
        col_sum_38_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_38_o,
        col_sum_38_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_38_o_ap_vld,
        col_sum_37_i => col_sum_37_fu_488,
        col_sum_37_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_37_o,
        col_sum_37_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_37_o_ap_vld,
        col_sum_36_i => col_sum_36_fu_484,
        col_sum_36_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_36_o,
        col_sum_36_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_36_o_ap_vld,
        col_sum_35_i => col_sum_35_fu_480,
        col_sum_35_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_35_o,
        col_sum_35_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_35_o_ap_vld,
        col_sum_34_i => col_sum_34_fu_476,
        col_sum_34_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_34_o,
        col_sum_34_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_34_o_ap_vld,
        col_sum_33_i => col_sum_33_fu_472,
        col_sum_33_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_33_o,
        col_sum_33_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_33_o_ap_vld,
        col_sum_32_i => col_sum_32_fu_468,
        col_sum_32_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_32_o,
        col_sum_32_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_32_o_ap_vld,
        col_sum_31_i => col_sum_31_fu_464,
        col_sum_31_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_31_o,
        col_sum_31_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_31_o_ap_vld,
        col_sum_30_i => col_sum_30_fu_460,
        col_sum_30_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_30_o,
        col_sum_30_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_30_o_ap_vld,
        col_sum_29_i => col_sum_29_fu_456,
        col_sum_29_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_29_o,
        col_sum_29_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_29_o_ap_vld,
        col_sum_28_i => col_sum_28_fu_452,
        col_sum_28_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_28_o,
        col_sum_28_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_28_o_ap_vld,
        col_sum_27_i => col_sum_27_fu_448,
        col_sum_27_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_27_o,
        col_sum_27_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_27_o_ap_vld,
        col_sum_26_i => col_sum_26_fu_444,
        col_sum_26_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_26_o,
        col_sum_26_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_26_o_ap_vld,
        col_sum_25_i => col_sum_25_fu_440,
        col_sum_25_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_25_o,
        col_sum_25_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_25_o_ap_vld,
        col_sum_24_i => col_sum_24_fu_436,
        col_sum_24_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_24_o,
        col_sum_24_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_24_o_ap_vld,
        col_sum_23_i => col_sum_23_fu_432,
        col_sum_23_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_23_o,
        col_sum_23_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_23_o_ap_vld,
        col_sum_22_i => col_sum_22_fu_428,
        col_sum_22_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_22_o,
        col_sum_22_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_22_o_ap_vld,
        col_sum_21_i => col_sum_21_fu_424,
        col_sum_21_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_21_o,
        col_sum_21_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_21_o_ap_vld,
        col_sum_20_i => col_sum_20_fu_420,
        col_sum_20_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_20_o,
        col_sum_20_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_20_o_ap_vld,
        col_sum_19_i => col_sum_19_fu_416,
        col_sum_19_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_19_o,
        col_sum_19_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_19_o_ap_vld,
        col_sum_18_i => col_sum_18_fu_412,
        col_sum_18_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_18_o,
        col_sum_18_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_18_o_ap_vld,
        col_sum_17_i => col_sum_17_fu_408,
        col_sum_17_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_17_o,
        col_sum_17_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_17_o_ap_vld,
        col_sum_16_i => col_sum_16_fu_404,
        col_sum_16_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_16_o,
        col_sum_16_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_16_o_ap_vld,
        col_sum_15_i => col_sum_15_fu_400,
        col_sum_15_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_15_o,
        col_sum_15_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_15_o_ap_vld,
        col_sum_14_i => col_sum_14_fu_396,
        col_sum_14_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_14_o,
        col_sum_14_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_14_o_ap_vld,
        col_sum_13_i => col_sum_13_fu_392,
        col_sum_13_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_13_o,
        col_sum_13_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_13_o_ap_vld,
        col_sum_12_i => col_sum_12_fu_388,
        col_sum_12_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_12_o,
        col_sum_12_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_12_o_ap_vld,
        col_sum_11_i => col_sum_11_fu_384,
        col_sum_11_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_11_o,
        col_sum_11_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_11_o_ap_vld,
        col_sum_10_i => col_sum_10_fu_380,
        col_sum_10_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_10_o,
        col_sum_10_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_10_o_ap_vld,
        col_sum_9_i => col_sum_9_fu_376,
        col_sum_9_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_9_o,
        col_sum_9_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_9_o_ap_vld,
        col_sum_8_i => col_sum_8_fu_372,
        col_sum_8_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_8_o,
        col_sum_8_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_8_o_ap_vld,
        col_sum_7_i => col_sum_7_fu_368,
        col_sum_7_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_7_o,
        col_sum_7_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_7_o_ap_vld,
        col_sum_6_i => col_sum_6_fu_364,
        col_sum_6_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_6_o,
        col_sum_6_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_6_o_ap_vld,
        col_sum_5_i => col_sum_5_fu_360,
        col_sum_5_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_5_o,
        col_sum_5_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_5_o_ap_vld,
        col_sum_4_i => col_sum_4_fu_356,
        col_sum_4_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_4_o,
        col_sum_4_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_4_o_ap_vld,
        col_sum_3_i => col_sum_3_fu_352,
        col_sum_3_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_3_o,
        col_sum_3_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_3_o_ap_vld,
        col_sum_2_i => col_sum_2_fu_348,
        col_sum_2_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_2_o,
        col_sum_2_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_2_o_ap_vld,
        col_sum_1_i => col_sum_1_fu_344,
        col_sum_1_o => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_1_o,
        col_sum_1_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_1_o_ap_vld,
        conv_i344 => denom_1_reg_2994,
        tmp_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_address0,
        tmp_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_ce0,
        tmp_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_we0,
        tmp_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_d0);

    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_ready,
        C_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_address0,
        C_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_ce0,
        C_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_we0,
        C_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_d0,
        scale_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_out,
        scale_1_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_1_out,
        scale_2_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_2_out,
        scale_3_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_3_out,
        scale_4_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_4_out,
        scale_5_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_5_out,
        scale_6_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_6_out,
        scale_7_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_7_out,
        scale_8_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_8_out,
        scale_9_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_9_out,
        scale_10_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_10_out,
        scale_11_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_11_out,
        scale_12_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_12_out,
        scale_13_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_13_out,
        scale_14_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_14_out,
        scale_15_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_15_out,
        scale_16_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_16_out,
        scale_17_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_17_out,
        scale_18_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_18_out,
        scale_19_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_19_out,
        scale_20_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_20_out,
        scale_21_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_21_out,
        scale_22_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_22_out,
        scale_23_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_23_out,
        scale_24_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_24_out,
        scale_25_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_25_out,
        scale_26_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_26_out,
        scale_27_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_27_out,
        scale_28_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_28_out,
        scale_29_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_29_out,
        scale_30_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_30_out,
        scale_31_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_31_out,
        scale_32_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_32_out,
        scale_33_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_33_out,
        scale_34_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_34_out,
        scale_35_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_35_out,
        scale_36_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_36_out,
        scale_37_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_37_out,
        scale_38_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_38_out,
        scale_39_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_39_out,
        scale_40_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_40_out,
        scale_41_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_41_out,
        scale_42_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_42_out,
        scale_43_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_43_out,
        scale_44_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_44_out,
        scale_45_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_45_out,
        scale_46_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_46_out,
        scale_47_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_47_out,
        scale_48_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_48_out,
        scale_49_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_49_out,
        scale_50_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_50_out,
        scale_51_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_51_out,
        scale_52_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_52_out,
        scale_53_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_53_out,
        scale_54_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_54_out,
        scale_55_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_55_out,
        scale_56_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_56_out,
        scale_57_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_57_out,
        scale_58_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_58_out,
        scale_59_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_59_out,
        scale_60_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_60_out,
        scale_61_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_61_out,
        scale_62_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_62_out,
        scale_63_reload => grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_63_out,
        tmp_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_address0,
        tmp_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_ce0,
        tmp_q0 => tmp_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln41_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln41_fu_1210_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    col_sum_10_fu_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_10_fu_380 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_10_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_10_fu_380 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_10_o;
            end if; 
        end if;
    end process;

    col_sum_11_fu_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_11_fu_384 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_11_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_11_fu_384 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_11_o;
            end if; 
        end if;
    end process;

    col_sum_12_fu_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_12_fu_388 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_12_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_12_fu_388 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_12_o;
            end if; 
        end if;
    end process;

    col_sum_13_fu_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_13_fu_392 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_13_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_13_fu_392 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_13_o;
            end if; 
        end if;
    end process;

    col_sum_14_fu_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_14_fu_396 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_14_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_14_fu_396 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_14_o;
            end if; 
        end if;
    end process;

    col_sum_15_fu_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_15_fu_400 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_15_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_15_fu_400 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_15_o;
            end if; 
        end if;
    end process;

    col_sum_16_fu_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_16_fu_404 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_16_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_16_fu_404 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_16_o;
            end if; 
        end if;
    end process;

    col_sum_17_fu_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_17_fu_408 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_17_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_17_fu_408 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_17_o;
            end if; 
        end if;
    end process;

    col_sum_18_fu_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_18_fu_412 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_18_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_18_fu_412 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_18_o;
            end if; 
        end if;
    end process;

    col_sum_19_fu_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_19_fu_416 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_19_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_19_fu_416 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_19_o;
            end if; 
        end if;
    end process;

    col_sum_1_fu_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_1_fu_344 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_1_fu_344 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_1_o;
            end if; 
        end if;
    end process;

    col_sum_20_fu_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_20_fu_420 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_20_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_20_fu_420 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_20_o;
            end if; 
        end if;
    end process;

    col_sum_21_fu_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_21_fu_424 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_21_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_21_fu_424 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_21_o;
            end if; 
        end if;
    end process;

    col_sum_22_fu_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_22_fu_428 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_22_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_22_fu_428 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_22_o;
            end if; 
        end if;
    end process;

    col_sum_23_fu_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_23_fu_432 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_23_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_23_fu_432 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_23_o;
            end if; 
        end if;
    end process;

    col_sum_24_fu_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_24_fu_436 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_24_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_24_fu_436 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_24_o;
            end if; 
        end if;
    end process;

    col_sum_25_fu_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_25_fu_440 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_25_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_25_fu_440 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_25_o;
            end if; 
        end if;
    end process;

    col_sum_26_fu_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_26_fu_444 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_26_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_26_fu_444 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_26_o;
            end if; 
        end if;
    end process;

    col_sum_27_fu_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_27_fu_448 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_27_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_27_fu_448 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_27_o;
            end if; 
        end if;
    end process;

    col_sum_28_fu_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_28_fu_452 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_28_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_28_fu_452 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_28_o;
            end if; 
        end if;
    end process;

    col_sum_29_fu_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_29_fu_456 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_29_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_29_fu_456 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_29_o;
            end if; 
        end if;
    end process;

    col_sum_2_fu_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_2_fu_348 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_2_fu_348 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_2_o;
            end if; 
        end if;
    end process;

    col_sum_30_fu_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_30_fu_460 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_30_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_30_fu_460 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_30_o;
            end if; 
        end if;
    end process;

    col_sum_31_fu_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_31_fu_464 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_31_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_31_fu_464 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_31_o;
            end if; 
        end if;
    end process;

    col_sum_32_fu_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_32_fu_468 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_32_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_32_fu_468 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_32_o;
            end if; 
        end if;
    end process;

    col_sum_33_fu_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_33_fu_472 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_33_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_33_fu_472 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_33_o;
            end if; 
        end if;
    end process;

    col_sum_34_fu_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_34_fu_476 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_34_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_34_fu_476 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_34_o;
            end if; 
        end if;
    end process;

    col_sum_35_fu_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_35_fu_480 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_35_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_35_fu_480 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_35_o;
            end if; 
        end if;
    end process;

    col_sum_36_fu_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_36_fu_484 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_36_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_36_fu_484 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_36_o;
            end if; 
        end if;
    end process;

    col_sum_37_fu_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_37_fu_488 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_37_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_37_fu_488 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_37_o;
            end if; 
        end if;
    end process;

    col_sum_38_fu_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_38_fu_492 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_38_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_38_fu_492 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_38_o;
            end if; 
        end if;
    end process;

    col_sum_39_fu_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_39_fu_496 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_39_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_39_fu_496 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_39_o;
            end if; 
        end if;
    end process;

    col_sum_3_fu_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_3_fu_352 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_3_fu_352 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_3_o;
            end if; 
        end if;
    end process;

    col_sum_40_fu_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_40_fu_500 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_40_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_40_fu_500 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_40_o;
            end if; 
        end if;
    end process;

    col_sum_41_fu_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_41_fu_504 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_41_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_41_fu_504 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_41_o;
            end if; 
        end if;
    end process;

    col_sum_42_fu_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_42_fu_508 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_42_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_42_fu_508 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_42_o;
            end if; 
        end if;
    end process;

    col_sum_43_fu_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_43_fu_512 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_43_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_43_fu_512 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_43_o;
            end if; 
        end if;
    end process;

    col_sum_44_fu_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_44_fu_516 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_44_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_44_fu_516 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_44_o;
            end if; 
        end if;
    end process;

    col_sum_45_fu_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_45_fu_520 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_45_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_45_fu_520 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_45_o;
            end if; 
        end if;
    end process;

    col_sum_46_fu_524_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_46_fu_524 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_46_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_46_fu_524 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_46_o;
            end if; 
        end if;
    end process;

    col_sum_47_fu_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_47_fu_528 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_47_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_47_fu_528 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_47_o;
            end if; 
        end if;
    end process;

    col_sum_48_fu_532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_48_fu_532 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_48_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_48_fu_532 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_48_o;
            end if; 
        end if;
    end process;

    col_sum_49_fu_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_49_fu_536 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_49_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_49_fu_536 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_49_o;
            end if; 
        end if;
    end process;

    col_sum_4_fu_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_4_fu_356 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_4_fu_356 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_4_o;
            end if; 
        end if;
    end process;

    col_sum_50_fu_540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_50_fu_540 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_50_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_50_fu_540 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_50_o;
            end if; 
        end if;
    end process;

    col_sum_51_fu_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_51_fu_544 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_51_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_51_fu_544 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_51_o;
            end if; 
        end if;
    end process;

    col_sum_52_fu_548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_52_fu_548 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_52_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_52_fu_548 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_52_o;
            end if; 
        end if;
    end process;

    col_sum_53_fu_552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_53_fu_552 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_53_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_53_fu_552 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_53_o;
            end if; 
        end if;
    end process;

    col_sum_54_fu_556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_54_fu_556 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_54_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_54_fu_556 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_54_o;
            end if; 
        end if;
    end process;

    col_sum_55_fu_560_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_55_fu_560 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_55_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_55_fu_560 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_55_o;
            end if; 
        end if;
    end process;

    col_sum_56_fu_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_56_fu_564 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_56_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_56_fu_564 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_56_o;
            end if; 
        end if;
    end process;

    col_sum_57_fu_568_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_57_fu_568 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_57_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_57_fu_568 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_57_o;
            end if; 
        end if;
    end process;

    col_sum_58_fu_572_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_58_fu_572 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_58_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_58_fu_572 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_58_o;
            end if; 
        end if;
    end process;

    col_sum_59_fu_576_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_59_fu_576 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_59_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_59_fu_576 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_59_o;
            end if; 
        end if;
    end process;

    col_sum_5_fu_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_5_fu_360 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_5_fu_360 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_5_o;
            end if; 
        end if;
    end process;

    col_sum_60_fu_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_60_fu_580 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_60_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_60_fu_580 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_60_o;
            end if; 
        end if;
    end process;

    col_sum_61_fu_584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_61_fu_584 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_61_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_61_fu_584 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_61_o;
            end if; 
        end if;
    end process;

    col_sum_62_fu_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_62_fu_588 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_62_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_62_fu_588 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_62_o;
            end if; 
        end if;
    end process;

    col_sum_63_fu_592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_63_fu_592 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_63_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_63_fu_592 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_63_o;
            end if; 
        end if;
    end process;

    col_sum_6_fu_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_6_fu_364 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_6_fu_364 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_6_o;
            end if; 
        end if;
    end process;

    col_sum_7_fu_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_7_fu_368 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_7_fu_368 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_7_o;
            end if; 
        end if;
    end process;

    col_sum_8_fu_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_8_fu_372 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_8_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_8_fu_372 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_8_o;
            end if; 
        end if;
    end process;

    col_sum_9_fu_376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_9_fu_376 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_9_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_9_fu_376 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_9_o;
            end if; 
        end if;
    end process;

    col_sum_fu_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_sum_fu_340 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_sum_fu_340 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_o;
            end if; 
        end if;
    end process;

    i_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_76 <= ap_const_lv9_0;
            elsif (((icmp_ln41_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_fu_76 <= add_ln41_fu_1216_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                denom_1_reg_2994 <= denom_1_fu_1555_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    tmp_s_reg_2668(13 downto 6) <= tmp_s_fu_1226_p3(13 downto 6);
            end if;
        end if;
    end process;
    tmp_s_reg_2668(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done, icmp_ln41_fu_1210_p2, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln41_fu_1210_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    A_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_address0, grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            A_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_address0;
        else 
            A_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    A_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            A_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_ce0;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    C_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_address0;
    C_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_ce0;
    C_d0 <= grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_d0;
    C_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_we0;
    add_ln41_fu_1216_p2 <= std_logic_vector(unsigned(i_fu_76) + unsigned(ap_const_lv9_1));
    add_ln53_fu_1503_p2 <= std_logic_vector(signed(sext_ln53_fu_1499_p1) + signed(ap_const_lv25_10000));
    and_ln53_fu_1535_p2 <= (xor_ln53_fu_1529_p2 and tmp_13_fu_1521_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    denom_1_fu_1555_p3 <= 
        select_ln53_fu_1547_p3 when (xor_ln53_1_fu_1541_p2(0) = '1') else 
        denom_fu_1517_p1;
    denom_fu_1517_p1 <= add_ln53_fu_1503_p2(24 - 1 downto 0);
    grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg;
    icmp_ln41_fu_1210_p2 <= "1" when (i_fu_76 = ap_const_lv9_100) else "0";
    select_ln53_fu_1547_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln53_fu_1535_p2(0) = '1') else 
        ap_const_lv24_800000;
        sext_ln53_fu_1499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_p_out),25));

    tmp_13_fu_1521_p3 <= add_ln53_fu_1503_p2(23 downto 23);
    tmp_1_fu_1509_p3 <= add_ln53_fu_1503_p2(24 downto 24);

    tmp_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_address0, grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_address0, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tmp_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            tmp_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_address0;
        else 
            tmp_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_ce0, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tmp_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            tmp_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_ce0;
        else 
            tmp_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_1226_p3 <= (trunc_ln41_fu_1222_p1 & ap_const_lv6_0);

    tmp_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            tmp_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_we0;
        else 
            tmp_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln41_fu_1222_p1 <= i_fu_76(8 - 1 downto 0);
    xor_ln53_1_fu_1541_p2 <= (tmp_1_fu_1509_p3 xor tmp_13_fu_1521_p3);
    xor_ln53_fu_1529_p2 <= (tmp_1_fu_1509_p3 xor ap_const_lv1_1);
end behav;
