// Seed: 2056433472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_11;
  wire id_12;
  assign id_1 = id_7 ? id_7 : 1;
  always_comb @(*) id_12 = id_3;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    input wand id_3,
    input tri1 id_4
);
  assign id_6 = 1;
  wor id_7;
  wor id_8 = 1 > id_7;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_6
  );
endmodule
