
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.36+3 (git sha1 a53032104, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog -sv d20_zhehuax_16bit_fpu/src/toplevel_chip.v d20_zhehuax_16bit_fpu/src/chip.sv d20_zhehuax_16bit_fpu/src/fpu_16bit.sv d20_zhehuax_16bit_fpu/src/input_16.sv d20_zhehuax_16bit_fpu/src/output_16.sv; synth -flatten -top toplevel_chip; setundef -undriven -zero; setundef -zero; async2sync; synth -top toplevel_chip; rename toplevel_chip d20_zhehuax_16bit_fpu; write_verilog -attr2comment d20_zhehuax_16bit_fpu/flattened.v; check; stat;' --

1. Executing Verilog-2005 frontend: d20_zhehuax_16bit_fpu/src/toplevel_chip.v
Parsing SystemVerilog input from `d20_zhehuax_16bit_fpu/src/toplevel_chip.v' to AST representation.
Generating RTLIL representation for module `\toplevel_chip'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: d20_zhehuax_16bit_fpu/src/chip.sv
Parsing SystemVerilog input from `d20_zhehuax_16bit_fpu/src/chip.sv' to AST representation.
Generating RTLIL representation for module `\my_chip'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: d20_zhehuax_16bit_fpu/src/fpu_16bit.sv
Parsing SystemVerilog input from `d20_zhehuax_16bit_fpu/src/fpu_16bit.sv' to AST representation.
Generating RTLIL representation for module `\fpu_16'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: d20_zhehuax_16bit_fpu/src/input_16.sv
Parsing SystemVerilog input from `d20_zhehuax_16bit_fpu/src/input_16.sv' to AST representation.
Generating RTLIL representation for module `\input_16'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: d20_zhehuax_16bit_fpu/src/output_16.sv
Parsing SystemVerilog input from `d20_zhehuax_16bit_fpu/src/output_16.sv' to AST representation.
Generating RTLIL representation for module `\output_16'.
Successfully finished Verilog frontend.

6. Executing SYNTH pass.

6.1. Executing HIERARCHY pass (managing design hierarchy).

6.1.1. Analyzing design hierarchy..
Top module:  \toplevel_chip
Used module:     \my_chip
Used module:         \output_16
Used module:         \fpu_16
Used module:         \input_16

6.1.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Used module:     \my_chip
Used module:         \output_16
Used module:         \fpu_16
Used module:         \input_16
Removed 0 unused modules.

6.2. Executing PROC pass (convert processes to netlists).

6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$d20_zhehuax_16bit_fpu/src/output_16.sv:10$256 in module output_16.
Marked 6 switch rules as full_case in process $proc$d20_zhehuax_16bit_fpu/src/input_16.sv:10$250 in module input_16.
Marked 77 switch rules as full_case in process $proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18 in module fpu_16.
Removed a total of 0 dead cases.

6.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 25 assignments to connections.

6.2.4. Executing PROC_INIT pass (extract init attributes).

6.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\output_16.$proc$d20_zhehuax_16bit_fpu/src/output_16.sv:10$256'.
Found async reset \reset in `\input_16.$proc$d20_zhehuax_16bit_fpu/src/input_16.sv:10$250'.

6.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~85 debug messages>

6.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\output_16.$proc$d20_zhehuax_16bit_fpu/src/output_16.sv:10$256'.
     1/3: $0\data_out[9:0] [9:2]
     2/3: $0\data_out[9:0] [1:0]
     3/3: $0\count[0:0]
Creating decoders for process `\input_16.$proc$d20_zhehuax_16bit_fpu/src/input_16.sv:10$250'.
     1/7: $0\num2[15:0] [15:8]
     2/7: $0\num2[15:0] [7:0]
     3/7: $0\num1[15:0] [7:0]
     4/7: $0\start[0:0]
     5/7: $0\op[3:0]
     6/7: $0\num1[15:0] [15:8]
     7/7: $0\count[0:0]
Creating decoders for process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
     1/542: $45\y[14:0] [9:0]
     2/542: $45\y[14:0] [14:10]
     3/542: $44\y[14:0] [14:10]
     4/542: $44\y[14:0] [9:0]
     5/542: $43\y[14:0]
     6/542: $17\y_exp_neg_round[0:0]
     7/542: $17\y_exp_c_round[4:0]
     8/542: $19\y_exp_c_nor[4:0]
     9/542: $16\y_exp_neg_round[0:0]
    10/542: $16\y_exp_c_round[4:0]
    11/542: $18\y_exp_c_nor[4:0]
    12/542: $16\y_product_mantisa[9:0]
    13/542: $15\y_product_mantisa[9:0]
    14/542: $15\y_exp_neg_round[0:0]
    15/542: $15\y_exp_c_round[4:0]
    16/542: $17\y_exp_c_nor[4:0]
    17/542: $15\product_round[11:0]
    18/542: $16\y_exp_neg_nor[0:0]
    19/542: $16\y_exp_c_nor[4:0]
    20/542: $15\y_exp_neg_nor[0:0]
    21/542: $15\y_exp_c_nor[4:0]
    22/542: $15\product_nor[21:0]
    23/542: $20\y_exp_c[4:0]
    24/542: $20\y_exp_neg[0:0]
    25/542: $19\y_exp_c[4:0]
    26/542: $19\y_exp_neg[0:0]
    27/542: $18\y_exp_c[4:0]
    28/542: $18\y_exp_neg[0:0]
    29/542: $17\y_exp_c[4:0]
    30/542: $17\y_exp_neg[0:0]
    31/542: $16\y_exp_c[4:0]
    32/542: $16\y_exp_neg[0:0]
    33/542: $15\y_exp_c[4:0]
    34/542: $15\y_exp_neg[0:0]
    35/542: $17\b_exp_c[4:0]
    36/542: $17\a_exp_c[4:0]
    37/542: $17\b_exp_neg[0:0]
    38/542: $17\a_exp_neg[0:0]
    39/542: $16\b_exp_c[4:0]
    40/542: $16\a_exp_c[4:0]
    41/542: $16\b_exp_neg[0:0]
    42/542: $16\a_exp_neg[0:0]
    43/542: $15\b_exp_c[4:0]
    44/542: $15\a_exp_c[4:0]
    45/542: $15\b_exp_neg[0:0]
    46/542: $15\a_exp_neg[0:0]
    47/542: $14\y[15:0] [15]
    48/542: $14\y[15:0] [14:0]
    49/542: $40\y[15:0] [9:0]
    50/542: $40\y[15:0] [15]
    51/542: $41\y[15:0] [9:0]
    52/542: $41\y[15:0] [15]
    53/542: $42\y[15:0] [14:10]
    54/542: $42\y[15:0] [15]
    55/542: $42\y[15:0] [9:0]
    56/542: $41\y[15:0] [14:10]
    57/542: $16\ext_y_mantisa_round[11:0]
    58/542: $15\ext_y_mantisa_round[11:0]
    59/542: $39\y[15:0]
    60/542: $38\y[15:0] [15]
    61/542: $38\y[15:0] [14:0]
    62/542: $38\y_exp_nor[4:0]
    63/542: $38\over_underflow[0:0]
    64/542: $38\ext_y_mantisa_nor[14:0]
    65/542: $37\y[15:0] [15]
    66/542: $37\y[15:0] [14:0]
    67/542: $37\y_exp_nor[4:0]
    68/542: $37\over_underflow[0:0]
    69/542: $37\ext_y_mantisa_nor[14:0]
    70/542: $36\y_exp_nor[4:0]
    71/542: $36\over_underflow[0:0]
    72/542: $36\ext_y_mantisa_nor[14:0]
    73/542: $36\y[15:0]
    74/542: $35\y[15:0] [15]
    75/542: $35\y[15:0] [14:0]
    76/542: $35\y_exp_nor[4:0]
    77/542: $35\over_underflow[0:0]
    78/542: $35\ext_y_mantisa_nor[14:0]
    79/542: $34\y_exp_nor[4:0]
    80/542: $34\over_underflow[0:0]
    81/542: $34\ext_y_mantisa_nor[14:0]
    82/542: $34\y[15:0]
    83/542: $33\y[15:0] [15]
    84/542: $33\y[15:0] [14:0]
    85/542: $33\y_exp_nor[4:0]
    86/542: $33\over_underflow[0:0]
    87/542: $33\ext_y_mantisa_nor[14:0]
    88/542: $32\y_exp_nor[4:0]
    89/542: $32\over_underflow[0:0]
    90/542: $32\ext_y_mantisa_nor[14:0]
    91/542: $32\y[15:0]
    92/542: $31\y[15:0] [15]
    93/542: $31\y[15:0] [14:0]
    94/542: $31\y_exp_nor[4:0]
    95/542: $31\over_underflow[0:0]
    96/542: $31\ext_y_mantisa_nor[14:0]
    97/542: $30\y_exp_nor[4:0]
    98/542: $30\over_underflow[0:0]
    99/542: $30\ext_y_mantisa_nor[14:0]
   100/542: $30\y[15:0]
   101/542: $29\y[15:0] [15]
   102/542: $29\y[15:0] [14:0]
   103/542: $29\y_exp_nor[4:0]
   104/542: $29\over_underflow[0:0]
   105/542: $29\ext_y_mantisa_nor[14:0]
   106/542: $28\y_exp_nor[4:0]
   107/542: $28\over_underflow[0:0]
   108/542: $28\ext_y_mantisa_nor[14:0]
   109/542: $28\y[15:0]
   110/542: $27\y[15:0] [15]
   111/542: $27\y[15:0] [14:0]
   112/542: $27\y_exp_nor[4:0]
   113/542: $27\over_underflow[0:0]
   114/542: $27\ext_y_mantisa_nor[14:0]
   115/542: $26\y_exp_nor[4:0]
   116/542: $26\over_underflow[0:0]
   117/542: $26\ext_y_mantisa_nor[14:0]
   118/542: $26\y[15:0]
   119/542: $25\y[15:0] [15]
   120/542: $25\y[15:0] [14:0]
   121/542: $25\y_exp_nor[4:0]
   122/542: $25\over_underflow[0:0]
   123/542: $25\ext_y_mantisa_nor[14:0]
   124/542: $24\y_exp_nor[4:0]
   125/542: $24\over_underflow[0:0]
   126/542: $24\ext_y_mantisa_nor[14:0]
   127/542: $24\y[15:0]
   128/542: $23\y[15:0] [15]
   129/542: $23\y[15:0] [14:0]
   130/542: $23\y_exp_nor[4:0]
   131/542: $23\over_underflow[0:0]
   132/542: $23\ext_y_mantisa_nor[14:0]
   133/542: $22\y_exp_nor[4:0]
   134/542: $22\over_underflow[0:0]
   135/542: $22\ext_y_mantisa_nor[14:0]
   136/542: $22\y[15:0]
   137/542: $21\y[15:0] [15]
   138/542: $21\y[15:0] [14:0]
   139/542: $21\y_exp_nor[4:0]
   140/542: $21\over_underflow[0:0]
   141/542: $21\ext_y_mantisa_nor[14:0]
   142/542: $20\y_exp_nor[4:0]
   143/542: $20\over_underflow[0:0]
   144/542: $20\ext_y_mantisa_nor[14:0]
   145/542: $20\y[15:0]
   146/542: $19\y[15:0] [15]
   147/542: $19\y[15:0] [14:0]
   148/542: $19\y_exp_nor[4:0]
   149/542: $19\over_underflow[0:0]
   150/542: $19\ext_y_mantisa_nor[14:0]
   151/542: $18\y_exp_nor[4:0]
   152/542: $18\over_underflow[0:0]
   153/542: $18\ext_y_mantisa_nor[14:0]
   154/542: $18\y[15:0]
   155/542: $17\ext_y_mantisa_nor[14:0]
   156/542: $17\y_exp_nor[4:0]
   157/542: $17\over_underflow[0:0]
   158/542: $17\y[15:0]
   159/542: $16\y[15:0] [14:10]
   160/542: $16\y[15:0] [9:0]
   161/542: $16\y[15:0] [15]
   162/542: $16\ext_y_mantisa_nor[14:0] [0]
   163/542: $16\y_exp_nor[4:0]
   164/542: $16\over_underflow[0:0]
   165/542: $16\ext_y_mantisa_nor[14:0] [14:1]
   166/542: $15\y_exp_nor[4:0]
   167/542: $15\over_underflow[0:0]
   168/542: $15\ext_y_mantisa_nor[14:0]
   169/542: $15\y[15:0]
   170/542: $17\ext_y_mantisa[14:0]
   171/542: $26\ext_s_mantisa[0:0]
   172/542: $25\ext_s_mantisa[0:0]
   173/542: $24\ext_s_mantisa[0:0]
   174/542: $23\ext_s_mantisa[0:0]
   175/542: $22\ext_s_mantisa[0:0]
   176/542: $21\ext_s_mantisa[0:0]
   177/542: $20\ext_s_mantisa[0:0]
   178/542: $19\ext_s_mantisa[0:0]
   179/542: $18\ext_s_mantisa[0:0]
   180/542: $17\ext_s_mantisa[0:0]
   181/542: $16\ext_s_mantisa[0:0]
   182/542: $17\s[15:0]
   183/542: $17\g[15:0]
   184/542: $15\ext_s_mantisa[14:0] [14:1]
   185/542: $15\ext_s_mantisa[14:0] [0]
   186/542: $16\s[15:0]
   187/542: $16\g[15:0]
   188/542: $15\ext_y_mantisa[14:0]
   189/542: $16\ext_y_mantisa[14:0]
   190/542: $15\ext_g_mantisa[14:0]
   191/542: $15\s[15:0]
   192/542: $15\g[15:0]
   193/542: $14\ext_y_mantisa_round[11:0]
   194/542: $40\y[15:0] [14:10]
   195/542: $14\y_exp_nor[4:0]
   196/542: $14\over_underflow[0:0]
   197/542: $14\ext_y_mantisa_nor[14:0]
   198/542: $14\ext_y_mantisa[14:0]
   199/542: $14\ext_s_mantisa[14:0]
   200/542: $14\ext_g_mantisa[14:0]
   201/542: $14\s[15:0]
   202/542: $14\g[15:0]
   203/542: $14\y_product_mantisa[9:0]
   204/542: $14\product_round[11:0]
   205/542: $14\product_nor[21:0]
   206/542: $14\temp_product[21:0]
   207/542: $14\sticky[0:0]
   208/542: $14\y_exp_neg_round[0:0]
   209/542: $14\y_exp_neg_nor[0:0]
   210/542: $14\y_exp_neg[0:0]
   211/542: $14\b_exp_neg[0:0]
   212/542: $14\a_exp_neg[0:0]
   213/542: $14\y_exp_c_round[4:0]
   214/542: $14\y_exp_c_nor[4:0]
   215/542: $14\y_exp_c[4:0]
   216/542: $14\b_exp_c[4:0]
   217/542: $14\a_exp_c[4:0]
   218/542: $13\y[15:0]
   219/542: $13\y_product_mantisa[9:0]
   220/542: $13\product_round[11:0]
   221/542: $13\product_nor[21:0]
   222/542: $13\temp_product[21:0]
   223/542: $13\sticky[0:0]
   224/542: $13\y_exp_neg_round[0:0]
   225/542: $13\y_exp_neg_nor[0:0]
   226/542: $13\y_exp_neg[0:0]
   227/542: $13\b_exp_neg[0:0]
   228/542: $13\a_exp_neg[0:0]
   229/542: $13\y_exp_c_round[4:0]
   230/542: $13\y_exp_c_nor[4:0]
   231/542: $13\y_exp_c[4:0]
   232/542: $13\b_exp_c[4:0]
   233/542: $13\a_exp_c[4:0]
   234/542: $13\y_exp_nor[4:0]
   235/542: $13\over_underflow[0:0]
   236/542: $13\ext_y_mantisa_round[11:0]
   237/542: $13\ext_y_mantisa_nor[14:0]
   238/542: $13\ext_y_mantisa[14:0]
   239/542: $13\ext_s_mantisa[14:0]
   240/542: $13\ext_g_mantisa[14:0]
   241/542: $13\s[15:0]
   242/542: $13\g[15:0]
   243/542: $12\y[15:0]
   244/542: $12\y_product_mantisa[9:0]
   245/542: $12\product_round[11:0]
   246/542: $12\product_nor[21:0]
   247/542: $12\temp_product[21:0]
   248/542: $12\sticky[0:0]
   249/542: $12\y_exp_neg_round[0:0]
   250/542: $12\y_exp_neg_nor[0:0]
   251/542: $12\y_exp_neg[0:0]
   252/542: $12\b_exp_neg[0:0]
   253/542: $12\a_exp_neg[0:0]
   254/542: $12\y_exp_c_round[4:0]
   255/542: $12\y_exp_c_nor[4:0]
   256/542: $12\y_exp_c[4:0]
   257/542: $12\b_exp_c[4:0]
   258/542: $12\a_exp_c[4:0]
   259/542: $12\y_exp_nor[4:0]
   260/542: $12\over_underflow[0:0]
   261/542: $12\ext_y_mantisa_round[11:0]
   262/542: $12\ext_y_mantisa_nor[14:0]
   263/542: $12\ext_y_mantisa[14:0]
   264/542: $12\ext_s_mantisa[14:0]
   265/542: $12\ext_g_mantisa[14:0]
   266/542: $12\s[15:0]
   267/542: $12\g[15:0]
   268/542: $11\y[15:0]
   269/542: $11\y_product_mantisa[9:0]
   270/542: $11\product_round[11:0]
   271/542: $11\product_nor[21:0]
   272/542: $11\temp_product[21:0]
   273/542: $11\sticky[0:0]
   274/542: $11\y_exp_neg_round[0:0]
   275/542: $11\y_exp_neg_nor[0:0]
   276/542: $11\y_exp_neg[0:0]
   277/542: $11\b_exp_neg[0:0]
   278/542: $11\a_exp_neg[0:0]
   279/542: $11\y_exp_c_round[4:0]
   280/542: $11\y_exp_c_nor[4:0]
   281/542: $11\y_exp_c[4:0]
   282/542: $11\b_exp_c[4:0]
   283/542: $11\a_exp_c[4:0]
   284/542: $11\y_exp_nor[4:0]
   285/542: $11\over_underflow[0:0]
   286/542: $11\ext_y_mantisa_round[11:0]
   287/542: $11\ext_y_mantisa_nor[14:0]
   288/542: $11\ext_y_mantisa[14:0]
   289/542: $11\ext_s_mantisa[14:0]
   290/542: $11\ext_g_mantisa[14:0]
   291/542: $11\s[15:0]
   292/542: $11\g[15:0]
   293/542: $10\y[15:0]
   294/542: $10\y_product_mantisa[9:0]
   295/542: $10\product_round[11:0]
   296/542: $10\product_nor[21:0]
   297/542: $10\temp_product[21:0]
   298/542: $10\sticky[0:0]
   299/542: $10\y_exp_neg_round[0:0]
   300/542: $10\y_exp_neg_nor[0:0]
   301/542: $10\y_exp_neg[0:0]
   302/542: $10\b_exp_neg[0:0]
   303/542: $10\a_exp_neg[0:0]
   304/542: $10\y_exp_c_round[4:0]
   305/542: $10\y_exp_c_nor[4:0]
   306/542: $10\y_exp_c[4:0]
   307/542: $10\b_exp_c[4:0]
   308/542: $10\a_exp_c[4:0]
   309/542: $10\y_exp_nor[4:0]
   310/542: $10\over_underflow[0:0]
   311/542: $10\ext_y_mantisa_round[11:0]
   312/542: $10\ext_y_mantisa_nor[14:0]
   313/542: $10\ext_y_mantisa[14:0]
   314/542: $10\ext_s_mantisa[14:0]
   315/542: $10\ext_g_mantisa[14:0]
   316/542: $10\s[15:0]
   317/542: $10\g[15:0]
   318/542: $9\y[15:0]
   319/542: $9\y_product_mantisa[9:0]
   320/542: $9\product_round[11:0]
   321/542: $9\product_nor[21:0]
   322/542: $9\temp_product[21:0]
   323/542: $9\sticky[0:0]
   324/542: $9\y_exp_neg_round[0:0]
   325/542: $9\y_exp_neg_nor[0:0]
   326/542: $9\y_exp_neg[0:0]
   327/542: $9\b_exp_neg[0:0]
   328/542: $9\a_exp_neg[0:0]
   329/542: $9\y_exp_c_round[4:0]
   330/542: $9\y_exp_c_nor[4:0]
   331/542: $9\y_exp_c[4:0]
   332/542: $9\b_exp_c[4:0]
   333/542: $9\a_exp_c[4:0]
   334/542: $9\y_exp_nor[4:0]
   335/542: $9\over_underflow[0:0]
   336/542: $9\ext_y_mantisa_round[11:0]
   337/542: $9\ext_y_mantisa_nor[14:0]
   338/542: $9\ext_y_mantisa[14:0]
   339/542: $9\ext_s_mantisa[14:0]
   340/542: $9\ext_g_mantisa[14:0]
   341/542: $9\s[15:0]
   342/542: $9\g[15:0]
   343/542: $8\y[15:0]
   344/542: $8\y_product_mantisa[9:0]
   345/542: $8\product_round[11:0]
   346/542: $8\product_nor[21:0]
   347/542: $8\temp_product[21:0]
   348/542: $8\sticky[0:0]
   349/542: $8\y_exp_neg_round[0:0]
   350/542: $8\y_exp_neg_nor[0:0]
   351/542: $8\y_exp_neg[0:0]
   352/542: $8\b_exp_neg[0:0]
   353/542: $8\a_exp_neg[0:0]
   354/542: $8\y_exp_c_round[4:0]
   355/542: $8\y_exp_c_nor[4:0]
   356/542: $8\y_exp_c[4:0]
   357/542: $8\b_exp_c[4:0]
   358/542: $8\a_exp_c[4:0]
   359/542: $8\y_exp_nor[4:0]
   360/542: $8\over_underflow[0:0]
   361/542: $8\ext_y_mantisa_round[11:0]
   362/542: $8\ext_y_mantisa_nor[14:0]
   363/542: $8\ext_y_mantisa[14:0]
   364/542: $8\ext_s_mantisa[14:0]
   365/542: $8\ext_g_mantisa[14:0]
   366/542: $8\s[15:0]
   367/542: $8\g[15:0]
   368/542: $7\y[15:0]
   369/542: $7\y_product_mantisa[9:0]
   370/542: $7\product_round[11:0]
   371/542: $7\product_nor[21:0]
   372/542: $7\temp_product[21:0]
   373/542: $7\sticky[0:0]
   374/542: $7\y_exp_neg_round[0:0]
   375/542: $7\y_exp_neg_nor[0:0]
   376/542: $7\y_exp_neg[0:0]
   377/542: $7\b_exp_neg[0:0]
   378/542: $7\a_exp_neg[0:0]
   379/542: $7\y_exp_c_round[4:0]
   380/542: $7\y_exp_c_nor[4:0]
   381/542: $7\y_exp_c[4:0]
   382/542: $7\b_exp_c[4:0]
   383/542: $7\a_exp_c[4:0]
   384/542: $7\y_exp_nor[4:0]
   385/542: $7\over_underflow[0:0]
   386/542: $7\ext_y_mantisa_round[11:0]
   387/542: $7\ext_y_mantisa_nor[14:0]
   388/542: $7\ext_y_mantisa[14:0]
   389/542: $7\ext_s_mantisa[14:0]
   390/542: $7\ext_g_mantisa[14:0]
   391/542: $7\s[15:0]
   392/542: $7\g[15:0]
   393/542: $6\y[15:0]
   394/542: $6\y_product_mantisa[9:0]
   395/542: $6\product_round[11:0]
   396/542: $6\product_nor[21:0]
   397/542: $6\temp_product[21:0]
   398/542: $6\sticky[0:0]
   399/542: $6\y_exp_neg_round[0:0]
   400/542: $6\y_exp_neg_nor[0:0]
   401/542: $6\y_exp_neg[0:0]
   402/542: $6\b_exp_neg[0:0]
   403/542: $6\a_exp_neg[0:0]
   404/542: $6\y_exp_c_round[4:0]
   405/542: $6\y_exp_c_nor[4:0]
   406/542: $6\y_exp_c[4:0]
   407/542: $6\b_exp_c[4:0]
   408/542: $6\a_exp_c[4:0]
   409/542: $6\y_exp_nor[4:0]
   410/542: $6\over_underflow[0:0]
   411/542: $6\ext_y_mantisa_round[11:0]
   412/542: $6\ext_y_mantisa_nor[14:0]
   413/542: $6\ext_y_mantisa[14:0]
   414/542: $6\ext_s_mantisa[14:0]
   415/542: $6\ext_g_mantisa[14:0]
   416/542: $6\s[15:0]
   417/542: $6\g[15:0]
   418/542: $5\y[15:0]
   419/542: $5\y_product_mantisa[9:0]
   420/542: $5\product_round[11:0]
   421/542: $5\product_nor[21:0]
   422/542: $5\temp_product[21:0]
   423/542: $5\sticky[0:0]
   424/542: $5\y_exp_neg_round[0:0]
   425/542: $5\y_exp_neg_nor[0:0]
   426/542: $5\y_exp_neg[0:0]
   427/542: $5\b_exp_neg[0:0]
   428/542: $5\a_exp_neg[0:0]
   429/542: $5\y_exp_c_round[4:0]
   430/542: $5\y_exp_c_nor[4:0]
   431/542: $5\y_exp_c[4:0]
   432/542: $5\b_exp_c[4:0]
   433/542: $5\a_exp_c[4:0]
   434/542: $5\y_exp_nor[4:0]
   435/542: $5\over_underflow[0:0]
   436/542: $5\ext_y_mantisa_round[11:0]
   437/542: $5\ext_y_mantisa_nor[14:0]
   438/542: $5\ext_y_mantisa[14:0]
   439/542: $5\ext_s_mantisa[14:0]
   440/542: $5\ext_g_mantisa[14:0]
   441/542: $5\s[15:0]
   442/542: $5\g[15:0]
   443/542: $4\y[15:0]
   444/542: $4\y_product_mantisa[9:0]
   445/542: $4\product_round[11:0]
   446/542: $4\product_nor[21:0]
   447/542: $4\temp_product[21:0]
   448/542: $4\sticky[0:0]
   449/542: $4\y_exp_neg_round[0:0]
   450/542: $4\y_exp_neg_nor[0:0]
   451/542: $4\y_exp_neg[0:0]
   452/542: $4\b_exp_neg[0:0]
   453/542: $4\a_exp_neg[0:0]
   454/542: $4\y_exp_c_round[4:0]
   455/542: $4\y_exp_c_nor[4:0]
   456/542: $4\y_exp_c[4:0]
   457/542: $4\b_exp_c[4:0]
   458/542: $4\a_exp_c[4:0]
   459/542: $4\y_exp_nor[4:0]
   460/542: $4\over_underflow[0:0]
   461/542: $4\ext_y_mantisa_round[11:0]
   462/542: $4\ext_y_mantisa_nor[14:0]
   463/542: $4\ext_y_mantisa[14:0]
   464/542: $4\ext_s_mantisa[14:0]
   465/542: $4\ext_g_mantisa[14:0]
   466/542: $4\s[15:0]
   467/542: $4\g[15:0]
   468/542: $3\y[15:0]
   469/542: $3\y_product_mantisa[9:0]
   470/542: $3\product_round[11:0]
   471/542: $3\product_nor[21:0]
   472/542: $3\temp_product[21:0]
   473/542: $3\sticky[0:0]
   474/542: $3\y_exp_neg_round[0:0]
   475/542: $3\y_exp_neg_nor[0:0]
   476/542: $3\y_exp_neg[0:0]
   477/542: $3\b_exp_neg[0:0]
   478/542: $3\a_exp_neg[0:0]
   479/542: $3\y_exp_c_round[4:0]
   480/542: $3\y_exp_c_nor[4:0]
   481/542: $3\y_exp_c[4:0]
   482/542: $3\b_exp_c[4:0]
   483/542: $3\a_exp_c[4:0]
   484/542: $3\y_exp_nor[4:0]
   485/542: $3\over_underflow[0:0]
   486/542: $3\ext_y_mantisa_round[11:0]
   487/542: $3\ext_y_mantisa_nor[14:0]
   488/542: $3\ext_y_mantisa[14:0]
   489/542: $3\ext_s_mantisa[14:0]
   490/542: $3\ext_g_mantisa[14:0]
   491/542: $3\s[15:0]
   492/542: $3\g[15:0]
   493/542: $2\y[15:0]
   494/542: $2\y_product_mantisa[9:0]
   495/542: $2\product_round[11:0]
   496/542: $2\product_nor[21:0]
   497/542: $2\temp_product[21:0]
   498/542: $2\sticky[0:0]
   499/542: $2\y_exp_neg_round[0:0]
   500/542: $2\y_exp_neg_nor[0:0]
   501/542: $2\y_exp_neg[0:0]
   502/542: $2\b_exp_neg[0:0]
   503/542: $2\a_exp_neg[0:0]
   504/542: $2\y_exp_c_round[4:0]
   505/542: $2\y_exp_c_nor[4:0]
   506/542: $2\y_exp_c[4:0]
   507/542: $2\b_exp_c[4:0]
   508/542: $2\a_exp_c[4:0]
   509/542: $2\y_exp_nor[4:0]
   510/542: $2\over_underflow[0:0]
   511/542: $2\ext_y_mantisa_round[11:0]
   512/542: $2\ext_y_mantisa_nor[14:0]
   513/542: $2\ext_y_mantisa[14:0]
   514/542: $2\ext_s_mantisa[14:0]
   515/542: $2\ext_g_mantisa[14:0]
   516/542: $2\s[15:0]
   517/542: $2\g[15:0]
   518/542: $1\y[15:0]
   519/542: $1\y_product_mantisa[9:0]
   520/542: $1\product_round[11:0]
   521/542: $1\product_nor[21:0]
   522/542: $1\temp_product[21:0]
   523/542: $1\sticky[0:0]
   524/542: $1\y_exp_neg_round[0:0]
   525/542: $1\y_exp_neg_nor[0:0]
   526/542: $1\y_exp_neg[0:0]
   527/542: $1\b_exp_neg[0:0]
   528/542: $1\a_exp_neg[0:0]
   529/542: $1\y_exp_c_round[4:0]
   530/542: $1\y_exp_c_nor[4:0]
   531/542: $1\y_exp_c[4:0]
   532/542: $1\b_exp_c[4:0]
   533/542: $1\a_exp_c[4:0]
   534/542: $1\y_exp_nor[4:0]
   535/542: $1\over_underflow[0:0]
   536/542: $1\ext_y_mantisa_round[11:0]
   537/542: $1\ext_y_mantisa_nor[14:0]
   538/542: $1\ext_y_mantisa[14:0]
   539/542: $1\ext_s_mantisa[14:0]
   540/542: $1\ext_g_mantisa[14:0]
   541/542: $1\s[15:0]
   542/542: $1\g[15:0]

6.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fpu_16.\y' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\g' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\s' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\ext_g_mantisa' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\ext_s_mantisa' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\ext_y_mantisa' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\ext_y_mantisa_nor' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\ext_y_mantisa_round' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\over_underflow' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\y_exp_nor' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\a_exp_c' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\b_exp_c' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\y_exp_c' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\y_exp_c_nor' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\y_exp_c_round' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\a_exp_neg' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\b_exp_neg' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\y_exp_neg' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\y_exp_neg_nor' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\y_exp_neg_round' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\sticky' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\temp_product' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\product_nor' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\product_round' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
No latch inferred for signal `\fpu_16.\y_product_mantisa' from process `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.

6.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\output_16.\data_out' using process `\output_16.$proc$d20_zhehuax_16bit_fpu/src/output_16.sv:10$256'.
  created $adff cell `$procdff$19376' with positive edge clock and positive level reset.
Creating register for signal `\output_16.\count' using process `\output_16.$proc$d20_zhehuax_16bit_fpu/src/output_16.sv:10$256'.
  created $adff cell `$procdff$19377' with positive edge clock and positive level reset.
Creating register for signal `\input_16.\num1' using process `\input_16.$proc$d20_zhehuax_16bit_fpu/src/input_16.sv:10$250'.
  created $adff cell `$procdff$19378' with positive edge clock and positive level reset.
Creating register for signal `\input_16.\num2' using process `\input_16.$proc$d20_zhehuax_16bit_fpu/src/input_16.sv:10$250'.
  created $adff cell `$procdff$19379' with positive edge clock and positive level reset.
Creating register for signal `\input_16.\op' using process `\input_16.$proc$d20_zhehuax_16bit_fpu/src/input_16.sv:10$250'.
  created $adff cell `$procdff$19380' with positive edge clock and positive level reset.
Creating register for signal `\input_16.\start' using process `\input_16.$proc$d20_zhehuax_16bit_fpu/src/input_16.sv:10$250'.
  created $adff cell `$procdff$19381' with positive edge clock and positive level reset.
Creating register for signal `\input_16.\count' using process `\input_16.$proc$d20_zhehuax_16bit_fpu/src/input_16.sv:10$250'.
  created $adff cell `$procdff$19382' with positive edge clock and positive level reset.

6.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\output_16.$proc$d20_zhehuax_16bit_fpu/src/output_16.sv:10$256'.
Removing empty process `output_16.$proc$d20_zhehuax_16bit_fpu/src/output_16.sv:10$256'.
Found and cleaned up 6 empty switches in `\input_16.$proc$d20_zhehuax_16bit_fpu/src/input_16.sv:10$250'.
Removing empty process `input_16.$proc$d20_zhehuax_16bit_fpu/src/input_16.sv:10$250'.
Found and cleaned up 77 empty switches in `\fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
Removing empty process `fpu_16.$proc$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:0$18'.
Cleaned up 85 empty switches.

6.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_16.
Optimizing module input_16.
<suppressed ~8 debug messages>
Optimizing module fpu_16.
<suppressed ~61 debug messages>
Optimizing module my_chip.
Optimizing module toplevel_chip.

6.3. Executing FLATTEN pass (flatten design).
Deleting now unused module output_16.
Deleting now unused module input_16.
Deleting now unused module fpu_16.
Deleting now unused module my_chip.
<suppressed ~4 debug messages>

6.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

6.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 2678 unused cells and 9690 unused wires.
<suppressed ~2703 debug messages>

6.6. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Warning: Wire toplevel_chip.\io_out [11] is used but has no driver.
Warning: Wire toplevel_chip.\io_out [10] is used but has no driver.
Found and reported 2 problems.

6.7. Executing OPT pass (performing simple optimizations).

6.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

6.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

6.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$10019: { 1'0 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [14:2] } -> { 2'01 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [13:2] }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$9539: $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] -> { 2'01 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [12:0] }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$9282: { $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [13:0] 1'0 } -> { 2'01 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [11:0] 1'0 }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$8794: { $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [12:0] 2'00 } -> { 2'01 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [10:0] 2'00 }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$8279: { $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [11:0] 3'000 } -> { 2'01 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [9:0] 3'000 }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$7737: { $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [10:0] 4'0000 } -> { 2'01 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [8:0] 4'0000 }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$7168: { $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [9:0] 5'00000 } -> { 2'01 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [7:0] 5'00000 }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$6572: { $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [8:0] 6'000000 } -> { 2'01 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [6:0] 6'000000 }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$5949: { $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [7:0] 7'0000000 } -> { 2'01 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [5:0] 7'0000000 }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$5299: { $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [6:0] 8'00000000 } -> { 2'01 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [4:0] 8'00000000 }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$4622: { $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [5:0] 9'000000000 } -> { 2'01 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [3:0] 9'000000000 }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$3918: { $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [4:0] 10'0000000000 } -> { 2'01 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [2:0] 10'0000000000 }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$3513: { $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [3:0] 11'00000000000 } -> { 1'0 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [2:0] 11'00000000000 }
      Replacing known input bits on port A of cell $flatten\mchip.\calc.$procmux$1337: { $flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:406$223_Y $flatten\mchip.\calc.$mul$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:405$222_Y [20:0] } -> { 1'0 $flatten\mchip.\calc.$mul$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:405$222_Y [20:0] }
      Replacing known input bits on port B of cell $flatten\mchip.\calc.$procmux$1337: { 1'0 $flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:406$223_Y $flatten\mchip.\calc.$mul$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:405$222_Y [20:1] } -> { 2'01 $flatten\mchip.\calc.$mul$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:405$222_Y [20:1] }
      Replacing known input bits on port A of cell $flatten\mchip.\in1.$procmux$299: \mchip.in1.start -> 1'0
      Replacing known input bits on port A of cell $flatten\mchip.\out1.$procmux$270: \mchip.out1.count -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10002.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10005.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10008.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10011.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10014.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10021.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10023.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10026.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10029.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10032.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10035.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10038.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10041.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10044.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10047.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10050.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10053.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10056.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10059.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10062.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10203.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10206.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10209.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10212.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10215.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10218.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10221.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10224.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10227.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10230.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10233.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10236.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10239.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10242.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10249.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10251.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10254.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10257.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10260.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10263.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10266.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10269.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10272.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10275.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10278.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10281.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10284.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10287.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10290.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10297.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10300.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10303.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10306.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10309.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10312.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10315.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10318.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10321.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10324.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10327.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10329.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10332.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10335.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10338.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10341.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10344.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10347.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10350.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10353.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10356.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10359.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10362.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10365.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10368.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10375.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10378.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10381.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10384.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10387.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10390.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10393.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10396.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10399.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10402.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10404.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10407.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10410.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10413.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10416.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10419.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10422.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10425.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10428.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10431.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10434.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10437.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10440.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10443.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10450.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10453.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10456.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10459.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10462.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10465.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10468.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10471.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10474.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10476.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10479.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10482.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10485.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10488.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10491.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10494.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10497.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10500.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10503.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10506.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10509.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10512.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10515.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10522.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10525.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10528.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10531.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10534.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10537.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10540.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10543.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10545.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10548.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10551.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10554.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10557.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10560.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10563.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10566.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10569.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10572.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10575.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10578.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10581.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10584.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10591.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10594.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10597.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10600.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10603.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10606.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10609.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10611.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10614.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10617.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10620.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10623.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10626.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10629.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10632.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10635.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10638.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10641.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10644.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10647.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10650.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10657.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10660.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10663.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10666.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10669.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10672.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10674.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10677.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10680.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10683.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10686.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10689.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10692.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10695.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10698.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10701.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10704.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10707.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10710.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10713.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10720.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10723.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10726.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10729.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10732.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10734.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10737.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10740.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10743.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10746.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10749.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10752.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10755.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10758.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10761.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10764.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10767.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10770.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10773.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10780.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10783.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10786.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10789.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10791.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10794.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10797.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10800.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10803.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10806.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10809.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10812.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10815.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10818.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10821.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10824.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10827.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10830.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10837.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10840.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10843.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10845.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10848.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10851.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10854.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10857.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10860.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10863.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10866.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10869.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10872.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10875.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10878.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10881.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10884.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10891.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10894.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$10896.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10899.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10902.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10905.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10908.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10911.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10914.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10917.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10920.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10923.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10926.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10929.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10932.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$10935.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$11317.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$11319.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11322.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11325.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11328.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11331.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11334.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11337.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11340.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11343.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11346.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11349.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11352.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11355.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11358.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$1154.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11542.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$11544.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11547.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11550.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11553.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11556.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11559.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11562.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11565.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11568.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1157.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11571.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11574.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11577.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11580.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$11583.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1160.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1163.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1166.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1169.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1172.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1175.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1178.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1181.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1184.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1187.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1190.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1193.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1196.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$12555.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$12558.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$12561.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$12564.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$12567.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$12570.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$12573.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$12576.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$12579.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$12582.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$12585.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$12588.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$13530.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$13533.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$13536.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$13539.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$13542.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$13545.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$13548.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$13551.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$13554.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$13557.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$13560.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$14430.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$14433.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$14436.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$14439.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$14442.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$14445.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$14448.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$14451.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$14454.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$14457.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1475.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1478.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1481.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1484.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1487.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1490.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1493.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1496.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1499.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1502.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1505.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1508.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1511.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1514.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1517.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1520.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1523.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$15255.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$15258.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1526.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$15261.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$15264.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$15267.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$15270.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$15273.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$15276.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$15279.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1532.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1535.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1538.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1541.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1544.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1547.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1550.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1553.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1556.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1559.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1562.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1565.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1568.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1571.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1574.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1577.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1580.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1583.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1589.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1592.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1595.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1598.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16005.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16008.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1601.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16011.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16014.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16017.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16020.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16023.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16026.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1604.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1607.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1610.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1613.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1616.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1619.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1622.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1625.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1628.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1631.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1634.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1637.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1643.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1646.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1649.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1652.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1655.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1658.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1661.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1664.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1667.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16680.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16683.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16686.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16689.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16692.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16695.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$16698.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1670.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1673.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1676.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1679.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1682.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1685.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1688.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1691.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1697.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1700.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1703.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1706.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1709.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1712.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1715.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1718.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1721.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1724.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1727.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$17280.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$17283.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$17286.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$17289.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$17292.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$17295.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1730.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1733.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1736.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1739.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1742.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1748.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1751.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1754.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1757.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1760.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1763.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1766.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1769.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1772.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1775.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1778.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$17805.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$17808.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1781.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$17811.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$17814.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$17817.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1784.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1787.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1790.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1793.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1799.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1802.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1805.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1808.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1811.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1814.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1817.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1820.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1823.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$18255.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$18258.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1826.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$18261.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$18264.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1829.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1832.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1835.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1838.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1841.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1847.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1850.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1853.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1856.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1859.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1862.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$18630.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$18633.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$18636.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1865.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1868.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1871.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1874.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1877.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1880.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1883.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1886.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1889.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$18930.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$18933.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1895.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1898.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1901.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1904.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1907.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1910.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1913.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$19155.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1916.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1919.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1922.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1925.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1928.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1931.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1934.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1940.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1943.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1946.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1949.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1952.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1955.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1958.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1961.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1964.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1967.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1970.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1973.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1976.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1979.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1985.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1988.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1991.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1994.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$1997.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2000.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2003.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2006.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2009.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2012.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2015.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2018.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2021.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2024.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2027.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2030.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2036.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2039.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2042.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2045.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2048.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2051.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2054.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2057.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2060.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2063.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2066.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2069.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2072.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2075.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2078.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2081.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2087.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2090.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2093.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2096.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2099.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2102.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2105.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2108.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2111.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2114.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2117.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2120.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2123.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2126.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2129.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2132.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2137.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2140.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2143.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2146.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2149.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2152.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2155.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2158.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2161.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2164.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2167.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2170.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2173.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2176.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2179.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2182.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2188.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2191.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2194.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2197.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2200.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2203.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2206.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2209.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2212.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2215.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2218.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2221.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2224.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2227.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2230.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2236.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2239.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2242.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2245.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2248.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2251.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2254.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2257.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2260.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2263.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2266.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2269.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2272.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2275.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2278.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2284.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2287.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2290.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2293.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2296.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2299.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2302.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2305.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2308.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2311.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2314.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2317.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2320.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2323.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2326.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2332.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2335.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2338.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2341.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2344.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2347.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2350.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2353.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2356.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2359.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2362.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2365.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2368.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2371.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2374.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2560.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2563.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2566.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2569.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2572.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2575.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2578.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2581.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2584.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2587.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2590.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2593.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2596.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2602.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2605.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2608.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2611.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2614.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2617.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2620.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2623.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2626.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2629.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2632.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2635.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2638.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2645.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2647.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2650.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2653.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2656.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2659.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2662.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2665.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2668.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2671.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2674.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2677.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2680.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2683.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2686.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2693.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2695.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2698.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2701.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2704.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2707.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2710.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2713.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2716.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2719.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2722.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2725.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2728.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2731.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2734.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2742.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2744.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2746.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2749.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2752.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2755.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2758.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2761.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2764.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2767.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2770.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2773.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2776.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2779.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2782.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2785.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2793.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2795.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2797.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2800.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2803.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2806.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2809.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2812.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2815.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2818.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2821.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2824.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2827.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2830.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2833.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2836.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2845.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2847.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2849.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2851.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2854.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2857.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2860.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2863.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2866.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2869.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2872.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2875.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2878.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2881.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2884.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2887.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2890.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2898.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2900.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2902.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2904.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2907.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2910.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2913.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2916.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2919.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2922.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2925.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2928.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2931.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2934.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2937.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2940.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2943.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2952.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2954.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2956.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$2958.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2961.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2964.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2967.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2970.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2973.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2976.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2979.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2982.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2985.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2988.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2991.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2994.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$2997.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3005.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3007.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3009.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3012.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3015.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3018.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3021.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3024.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3027.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3030.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3033.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3036.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3039.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3042.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3045.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3048.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3147.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3150.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3153.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3156.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3159.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3162.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3165.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3168.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3171.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3174.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3177.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3180.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3183.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3186.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3193.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3196.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3199.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3202.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3205.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3208.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3211.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3214.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3217.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3220.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3223.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3226.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3228.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3231.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3234.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3237.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3240.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3243.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3246.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3249.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3252.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3255.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3258.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3261.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3264.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3267.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3273.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3276.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3279.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3282.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3285.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3288.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3291.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3294.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3297.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3300.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3303.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3306.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3308.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3311.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3314.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3317.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3320.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3323.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3326.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3329.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3332.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3335.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3338.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3341.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3344.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3347.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3354.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3357.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3360.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3363.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3366.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3369.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3372.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3375.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3378.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3381.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3384.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3387.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3389.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3392.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3395.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3398.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3401.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3404.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3407.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$341.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3410.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3413.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3416.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3419.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3422.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3425.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3428.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3435.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3438.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$344.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3441.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3444.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3447.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3450.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3453.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3456.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3459.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3462.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3465.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3468.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$347.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3470.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3473.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3476.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3479.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3482.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3485.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3488.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3491.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3494.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3497.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$350.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3500.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3503.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3506.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3509.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3516.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3519.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3522.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3525.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3528.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$353.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3531.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3534.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3537.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3540.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3543.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3546.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3549.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3551.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3554.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3557.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$356.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3560.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3563.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3566.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3569.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3572.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3575.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3578.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3581.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3584.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3587.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$359.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3590.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3597.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3600.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3603.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3606.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3609.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3612.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3615.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3618.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$362.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3621.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3624.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3627.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3630.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3632.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3635.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3638.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3641.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3644.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3647.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$365.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3650.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3653.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3656.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3659.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3662.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3665.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3668.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3671.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3677.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$368.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3680.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3683.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3686.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3689.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3692.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3695.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3698.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3701.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3704.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3707.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$371.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3710.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3712.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3715.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3718.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3721.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3724.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3727.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3730.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3733.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3736.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3739.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$374.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3742.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3745.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3748.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3751.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3758.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3761.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3764.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3767.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$377.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3770.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3773.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3776.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3779.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3782.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3785.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3788.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3791.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3793.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3796.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3799.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$380.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3802.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3805.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3808.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3811.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3814.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3817.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3820.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3823.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3826.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3829.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$383.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3832.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3839.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3842.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3845.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3848.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3851.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3854.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3857.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$386.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3860.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3863.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3866.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3869.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3872.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3874.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3877.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3880.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3883.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3886.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3889.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3892.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3895.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3898.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3901.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3904.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3907.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3910.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3913.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$392.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3920.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3923.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3926.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3929.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3932.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3935.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3938.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3941.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3944.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3947.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$395.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3950.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3953.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$3955.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3958.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3961.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3964.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3967.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3970.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3973.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3976.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3979.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$398.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3982.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3985.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3988.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3991.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$3994.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4001.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4004.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4007.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$401.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4010.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4013.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4016.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4019.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4022.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4025.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4028.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4031.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4033.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4036.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4039.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$404.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4042.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4045.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4048.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4051.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4054.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4057.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4060.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4063.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4066.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4069.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$407.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4072.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4079.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4082.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4085.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4088.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4091.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4094.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4097.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$410.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4100.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4103.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4106.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4109.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4111.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4114.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4117.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4120.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4123.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4126.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4129.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$413.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4132.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4135.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4138.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4141.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4144.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4147.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4150.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4157.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$416.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4160.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4163.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4166.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4169.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4172.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4175.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4178.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4181.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4184.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4187.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4189.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$419.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4192.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4195.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4198.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4201.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4204.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4207.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4210.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4213.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4216.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4219.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$422.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4222.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4225.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4228.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4235.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4238.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4241.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4244.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4247.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$425.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4250.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4253.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4256.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4259.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4262.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4265.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4267.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4270.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4273.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4276.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4279.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$428.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4282.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4285.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4288.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4291.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4294.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4297.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4300.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4303.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4306.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$431.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4313.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4316.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4319.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4322.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4325.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4328.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4331.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4334.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4337.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$434.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4340.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4343.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4345.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4348.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4351.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4354.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4357.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4360.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4363.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4366.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4369.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$437.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4372.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4375.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4378.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4381.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4384.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4390.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4393.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4396.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4399.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4402.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4405.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4408.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4411.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4414.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4417.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4420.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4422.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4425.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4428.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$443.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4431.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4434.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4437.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4440.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4443.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4446.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4449.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4452.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4455.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4458.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$446.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4461.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4468.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4471.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4474.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4477.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4480.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4483.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4486.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4489.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$449.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4492.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4495.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4498.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4500.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4503.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4506.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4509.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4512.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4515.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4518.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$452.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4521.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4524.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4527.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4530.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4533.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4536.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4539.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4546.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4549.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$455.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4552.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4555.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4558.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4561.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4564.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4567.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4570.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4573.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4576.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4578.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$458.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4581.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4584.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4587.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4590.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4593.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4596.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4599.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4602.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4605.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4608.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$461.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4611.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4614.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4617.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4624.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4627.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4630.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4633.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4636.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4639.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$464.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4642.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4645.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4648.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4651.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4654.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4656.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4659.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4662.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4665.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4668.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$467.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4671.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4674.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4677.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4680.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4683.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4686.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4689.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4692.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4695.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$470.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4702.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4705.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4708.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4711.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4714.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4717.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4720.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4723.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4726.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4729.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$473.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4731.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4734.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4737.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4740.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4743.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4746.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4749.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4752.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4755.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4758.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$476.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4761.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4764.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4767.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4770.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4777.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4780.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4783.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4786.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4789.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$479.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4792.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4795.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4798.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4801.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4804.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4806.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4809.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4812.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4815.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4818.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$482.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4821.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4824.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4827.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4830.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4833.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4836.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4839.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4842.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4845.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$485.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4852.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4855.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4858.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4861.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4864.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4867.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4870.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4873.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4876.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4879.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4881.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4884.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4887.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4890.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4893.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4896.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4899.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4902.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4905.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4908.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$491.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4911.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4914.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4917.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4920.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4927.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4930.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4933.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4936.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4939.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$494.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4942.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4945.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4948.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4951.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4954.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$4956.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4959.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4962.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4965.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4968.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$497.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4971.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4974.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4977.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4980.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4983.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4986.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4989.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4992.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$4995.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$500.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5002.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5005.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5008.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5011.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5014.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5017.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5020.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5023.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5026.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5029.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$503.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5031.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5034.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5037.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5040.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5043.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5046.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5049.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5052.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5055.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5058.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$506.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5061.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5064.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5067.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5070.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5076.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5079.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5082.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5085.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5088.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$509.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5091.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5094.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5097.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5100.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5103.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5105.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5108.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5111.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5114.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5117.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$512.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5120.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5123.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5126.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5129.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5132.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5135.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5138.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5141.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5144.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$515.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5151.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5154.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5157.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5160.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5163.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5166.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5169.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5172.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5175.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5178.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$518.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5180.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5183.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5186.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5189.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5192.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5195.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5198.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5201.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5204.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5207.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$521.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5210.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5213.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5216.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5219.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5226.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5229.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5232.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5235.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5238.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$524.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5241.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5244.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5247.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5250.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5253.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5255.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5258.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5261.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5264.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5267.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$527.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5270.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5273.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5276.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5279.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5282.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5285.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5288.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5291.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5294.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$530.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5301.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5304.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5307.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5310.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5313.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5316.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5319.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5322.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5325.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5328.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$533.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5330.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5333.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5336.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5339.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5342.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5345.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5348.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5351.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5354.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5357.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5360.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5363.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5366.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5369.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5376.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5379.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5382.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5385.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5388.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$539.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5391.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5394.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5397.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5400.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5402.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5405.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5408.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5411.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5414.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5417.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$542.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5420.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5423.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5426.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5429.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5432.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5435.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5438.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5441.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5448.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$545.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5451.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5454.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5457.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5460.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5463.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5466.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5469.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5472.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5474.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5477.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$548.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5480.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5483.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5486.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5489.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5492.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5495.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5498.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5501.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5504.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5507.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$551.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5510.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5513.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5520.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5523.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5526.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5529.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5532.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5535.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5538.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$554.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5541.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5544.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5546.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5549.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5552.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5555.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5558.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5561.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5564.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5567.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$557.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5570.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5573.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5576.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5579.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5582.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5585.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5592.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5595.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5598.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$560.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5601.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5604.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5607.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5610.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5613.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5616.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5618.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5621.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5624.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5627.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$563.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5630.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5633.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5636.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5639.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5642.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5645.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5648.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5651.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5654.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5657.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$566.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5664.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5667.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5670.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5673.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5676.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5679.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5682.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5685.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5688.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$569.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5690.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5693.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5696.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5699.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5702.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5705.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5708.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5711.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5714.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5717.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$572.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5720.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5723.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5726.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5729.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5735.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5738.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5741.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5744.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5747.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$575.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5750.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5753.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5756.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5759.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5761.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5764.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5767.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5770.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5773.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5776.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5779.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$578.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5782.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5785.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5788.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5791.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5794.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5797.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5800.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5807.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5810.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5813.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5816.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5819.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5822.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5825.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5828.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5831.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5833.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5836.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5839.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5842.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5845.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5848.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$585.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5851.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5854.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5857.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5860.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5863.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5866.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5869.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$587.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5872.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5879.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5882.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5885.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5888.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5891.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5894.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5897.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$590.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5900.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5903.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5905.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5908.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5911.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5914.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5917.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5920.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5923.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5926.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5929.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$593.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5932.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5935.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5938.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5941.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5944.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5951.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5954.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5957.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$596.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5960.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5963.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5966.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5969.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5972.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5975.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$5977.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5980.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5983.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5986.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5989.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$599.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5992.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5995.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$5998.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6001.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6004.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6007.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6010.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6013.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6016.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$602.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6023.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6026.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6029.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6032.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6035.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6038.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6041.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6044.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6046.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6049.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$605.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6052.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6055.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6058.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6061.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6064.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6067.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6070.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6073.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6076.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6079.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$608.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6082.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6085.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6092.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6095.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6098.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6101.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6104.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6107.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$611.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6110.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6113.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6115.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6118.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6121.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6124.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6127.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6130.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6133.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6136.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6139.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$614.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6142.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6145.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6148.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6151.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6154.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6161.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6164.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6167.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$617.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6170.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6173.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6176.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6179.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6182.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6184.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6187.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6190.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6193.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6196.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6199.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$620.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6202.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6205.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6208.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6211.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6214.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6217.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6220.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6223.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$623.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6230.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6233.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6236.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6239.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6242.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6245.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6248.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6251.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6253.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6256.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6259.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$626.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6262.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6265.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6268.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6271.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6274.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6277.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6280.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6283.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6286.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6289.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$629.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6292.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6299.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6302.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6305.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6308.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6311.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6314.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6317.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6320.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6322.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6325.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6328.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6331.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6334.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6337.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6340.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6343.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6346.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6349.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6352.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6355.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6358.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6361.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6367.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6370.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6373.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6376.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6379.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6382.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6385.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6388.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6390.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6393.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6396.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6399.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6402.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6405.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6408.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6411.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6414.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6417.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6420.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6423.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6426.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6429.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6436.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6439.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6442.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6445.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6448.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6451.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6454.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6457.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6459.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6462.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6465.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6468.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6471.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6474.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6477.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6480.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6483.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6486.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6489.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6492.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6495.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6498.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6505.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6508.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6511.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6514.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6517.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6520.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6523.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6526.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6528.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6531.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6534.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6537.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6540.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6543.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6546.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6549.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6552.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6555.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6558.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6561.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6564.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6567.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6574.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6577.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6580.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6583.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6586.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6589.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6592.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6595.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6597.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6600.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6603.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6606.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6609.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6612.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6615.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6618.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6621.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6624.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6627.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6630.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6633.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6636.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6643.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6646.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6649.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6652.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6655.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6658.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6661.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6663.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6666.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6669.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6672.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6675.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6678.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6681.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6684.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6687.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6690.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6693.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6696.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6699.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6702.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6709.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6712.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6715.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6718.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6721.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6724.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6727.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6729.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6732.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6735.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6738.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6741.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6744.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6747.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6750.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6753.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6756.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6759.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6762.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6765.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6768.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6775.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6778.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6781.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6784.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6787.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6790.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6793.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6795.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6798.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6801.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6804.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6807.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6810.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6813.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6816.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6819.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6822.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6825.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6828.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6831.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6834.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6841.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6844.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6847.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6850.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6853.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6856.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6859.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6861.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6864.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6867.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6870.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6873.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6876.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6879.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6882.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6885.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6888.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6891.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6894.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6897.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6900.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6907.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6910.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6913.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6916.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6919.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6922.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6925.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6927.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6930.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6933.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6936.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6939.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6942.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6945.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6948.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6951.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6954.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6957.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6960.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6963.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6966.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6972.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6975.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6978.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6981.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6984.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6987.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6990.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$6992.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6995.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$6998.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7001.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7004.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7007.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7010.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7013.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7016.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7019.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7022.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7025.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7028.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7031.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7038.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7041.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7044.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7047.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7050.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7053.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7056.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7058.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7061.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7064.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7067.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7070.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7073.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7076.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7079.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7082.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7085.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7088.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7091.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7094.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7097.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7104.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7107.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7110.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7113.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7116.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7119.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7122.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7124.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7127.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7130.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7133.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7136.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7139.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7142.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7145.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7148.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7151.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7154.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7157.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7160.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7163.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7170.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7173.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7176.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7179.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7182.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7185.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7188.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7190.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7193.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7196.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7199.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7202.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7205.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7208.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7211.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7214.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7217.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7220.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7223.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7226.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7229.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7236.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7239.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7242.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7245.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7248.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7251.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7253.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7256.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7259.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7262.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7265.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7268.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7271.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7274.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7277.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7280.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7283.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7286.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7289.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7292.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7299.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7302.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7305.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7308.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7311.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7314.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7316.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7319.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7322.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7325.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7328.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7331.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7334.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7337.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7340.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7343.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7346.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7349.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7352.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7355.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7362.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7365.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7368.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$737.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7371.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7374.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7377.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7379.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7382.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7385.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7388.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7391.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7394.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7397.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$740.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7400.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7403.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7406.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7409.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7412.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7415.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7418.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7425.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7428.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$743.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7431.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7434.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7437.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7440.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7442.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7445.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7448.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7451.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7454.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7457.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$746.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7460.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7463.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7466.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7469.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7472.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7475.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7478.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7481.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7488.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$749.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7491.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7494.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7497.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7500.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7503.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7505.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7508.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7511.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7514.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7517.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$752.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7520.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7523.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7526.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7529.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7532.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7535.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7538.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7541.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7544.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$755.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7550.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7553.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7556.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7559.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7562.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7565.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7567.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7570.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7573.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7576.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7579.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$758.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7582.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7585.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7588.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7591.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7594.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7597.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7600.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7603.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7606.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$761.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7613.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7616.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7619.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7622.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7625.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7628.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7630.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7633.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7636.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7639.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$764.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7642.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7645.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7648.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7651.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7654.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7657.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7660.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7663.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7666.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7669.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$767.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7676.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7679.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7682.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7685.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7688.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7691.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7693.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7696.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7699.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$770.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7702.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7705.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7708.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7711.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7714.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7717.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7720.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7723.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7726.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7729.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$773.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7732.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7739.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7742.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7745.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7748.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7751.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7754.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7756.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7759.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$776.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7762.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7765.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7768.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7771.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7774.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7777.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7780.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7783.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7786.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7789.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$779.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7792.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7795.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7802.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7805.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7808.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7811.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7814.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7816.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7819.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7822.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7825.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7828.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7831.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7834.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7837.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7840.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7843.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7846.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7849.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$785.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7852.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7855.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7862.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7865.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7868.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7871.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7874.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7876.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7879.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$788.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7882.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7885.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7888.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7891.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7894.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7897.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7900.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7903.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7906.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7909.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$791.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7912.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7915.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7922.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7925.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7928.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7931.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7934.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7936.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7939.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$794.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7942.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7945.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7948.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7951.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7954.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7957.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7960.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7963.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7966.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7969.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$797.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7972.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7975.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7982.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7985.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7988.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7991.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7994.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$7996.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$7999.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$800.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8002.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8005.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8008.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8011.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8014.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8017.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8020.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8023.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8026.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8029.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$803.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8032.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8035.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8042.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8045.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8048.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8051.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8054.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8056.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8059.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$806.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8062.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8065.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8068.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8071.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8074.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8077.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8080.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8083.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8086.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8089.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$809.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8092.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8095.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8101.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8104.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8107.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8110.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8113.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8115.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8118.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$812.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8121.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8124.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8127.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8130.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8133.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8136.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8139.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8142.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8145.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8148.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$815.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8151.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8154.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8161.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8164.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8167.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8170.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8173.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8175.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8178.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$818.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8181.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8184.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8187.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8190.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8193.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8196.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8199.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8202.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8205.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8208.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$821.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8211.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8214.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8221.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8224.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8227.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8230.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8233.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8235.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8238.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$824.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8241.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8244.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8247.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8250.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8253.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8256.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8259.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8262.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8265.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8268.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$827.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8271.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8274.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8281.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8284.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8287.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8290.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8293.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8295.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8298.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8301.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8304.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8307.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8310.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8313.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8316.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8319.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8322.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8325.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8328.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8331.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8334.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8341.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8344.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8347.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8350.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8352.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8355.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8358.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8361.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8364.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8367.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8370.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8373.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8376.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8379.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8382.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8385.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8388.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8391.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8398.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8401.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8404.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8407.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8409.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8412.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8415.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8418.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8421.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8424.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8427.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8430.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8433.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8436.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8439.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8442.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8445.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8448.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8455.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8458.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8461.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8464.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8466.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8469.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8472.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8475.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8478.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8481.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8484.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8487.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8490.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8493.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8496.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8499.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8502.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8505.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8512.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8515.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8518.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8521.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8523.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8526.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8529.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8532.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8535.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8538.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8541.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8544.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8547.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8550.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8553.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8556.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8559.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8562.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8569.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8572.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8575.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8578.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8580.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8583.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8586.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8589.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8592.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8595.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8598.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8601.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8604.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8607.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8610.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8613.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8616.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8619.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8625.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8628.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8631.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8634.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8636.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8639.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8642.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8645.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8648.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8651.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8654.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8657.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8660.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8663.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8666.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8669.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8672.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8675.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8682.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8685.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8688.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8691.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8693.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8696.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8699.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8702.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8705.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8708.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8711.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8714.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8717.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8720.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8723.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8726.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8729.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8732.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8739.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8742.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8745.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8748.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8750.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8753.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8756.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8759.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8762.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8765.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8768.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8771.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8774.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8777.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8780.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8783.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8786.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8789.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8796.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8799.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8802.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8805.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8807.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$881.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8810.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8813.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8816.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8819.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8822.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8825.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8828.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8831.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8834.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8837.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$884.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8840.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8843.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8846.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8853.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8856.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8859.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8861.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8864.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8867.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$887.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8870.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8873.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8876.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8879.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8882.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8885.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8888.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8891.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8894.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8897.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$890.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8900.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8907.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8910.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8913.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8915.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8918.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8921.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8924.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8927.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$893.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8930.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8933.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8936.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8939.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8942.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8945.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8948.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8951.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8954.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$896.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8961.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8964.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8967.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$8969.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8972.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8975.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8978.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8981.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8984.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8987.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$899.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8990.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8993.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8996.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$8999.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9002.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9005.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9008.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9015.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9018.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$902.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9021.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9023.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9026.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9029.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9032.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9035.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9038.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9041.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9044.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9047.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$905.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9050.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9053.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9056.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9059.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9062.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9069.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9072.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9075.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9077.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$908.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9080.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9083.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9086.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9089.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9092.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9095.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9098.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9101.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9104.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9107.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$911.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9110.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9113.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9116.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9122.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9125.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9128.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9130.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9133.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9136.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9139.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$914.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9142.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9145.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9148.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9151.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9154.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9157.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9160.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9163.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9166.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9169.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$917.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9176.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9179.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9182.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9184.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9187.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9190.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9193.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9196.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9199.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$920.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9202.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9205.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9208.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9211.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9214.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9217.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9220.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9223.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$923.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9230.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9233.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9236.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9238.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9241.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9244.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9247.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9250.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9253.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9256.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9259.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9262.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9265.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9268.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9271.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9274.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9277.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9284.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9287.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$929.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9290.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9292.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9295.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9298.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9301.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9304.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9307.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9310.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9313.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9316.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9319.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$932.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9322.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9325.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9328.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9331.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9338.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9341.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9343.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9346.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9349.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$935.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9352.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9355.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9358.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9361.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9364.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9367.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9370.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9373.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9376.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9379.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$938.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9382.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9389.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9392.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9394.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9397.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9400.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9403.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9406.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9409.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$941.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9412.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9415.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9418.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9421.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9424.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9427.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9430.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9433.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$944.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9440.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9443.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9445.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9448.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9451.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9454.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9457.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9460.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9463.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9466.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9469.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$947.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9472.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9475.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9478.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9481.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9484.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9491.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9494.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9496.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9499.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$950.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9502.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9505.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9508.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9511.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9514.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9517.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9520.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9523.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9526.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9529.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$953.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9532.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9535.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9542.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9544.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9547.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9550.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9553.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9556.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9559.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$956.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9562.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9565.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9568.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9571.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9574.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9577.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9580.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9583.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$959.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9590.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9592.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9595.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9598.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9601.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9604.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9607.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9610.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9613.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9616.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9619.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$962.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9622.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9625.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9628.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9631.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9638.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9640.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9643.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9646.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9649.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$965.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9652.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9655.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9658.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9661.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9664.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9667.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9670.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9673.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9676.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9679.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$968.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9686.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9688.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9691.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9694.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9697.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9700.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9703.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9706.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9709.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9712.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9715.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9718.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9721.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9724.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9727.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9734.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9736.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9739.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9742.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9745.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9748.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9751.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9754.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9757.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9760.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9763.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9766.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9769.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9772.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9775.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9781.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9783.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9786.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9789.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9792.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9795.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9798.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9801.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9804.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9807.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9810.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9813.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9816.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9819.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9822.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9829.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9831.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9834.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9837.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9840.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9843.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9846.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9849.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9852.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9855.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9858.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9861.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9864.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9867.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9870.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9877.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9879.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9882.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9885.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9888.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9891.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9894.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9897.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9900.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9903.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9906.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9909.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9912.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9915.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9918.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9925.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9927.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9930.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9933.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9936.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9939.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9942.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9945.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9948.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9951.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9954.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9957.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9960.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9963.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9966.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9973.
    dead port 2/2 on $mux $flatten\mchip.\calc.$procmux$9975.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9978.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9981.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9984.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9987.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9990.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9993.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9996.
    dead port 1/2 on $mux $flatten\mchip.\calc.$procmux$9999.
Removed 3151 multiplexer ports.
<suppressed ~38 debug messages>

6.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
  Optimizing cells in module \toplevel_chip.
Performed a total of 5 changes.

6.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.7.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 3182 unused wires.
<suppressed ~1 debug messages>

6.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

6.7.9. Rerunning OPT passes. (Maybe there is more to do..)

6.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

6.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

6.7.13. Executing OPT_DFF pass (perform DFF optimizations).

6.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

6.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

6.7.16. Finished OPT passes. (There is nothing left to do.)

6.8. Executing FSM pass (extract and optimize FSM).

6.8.1. Executing FSM_DETECT pass (finding FSMs in design).

6.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

6.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.9. Executing OPT pass (performing simple optimizations).

6.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

6.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

6.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

6.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

6.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\mchip.\in1.$procdff$19382 ($adff) from module toplevel_chip (D = $flatten\mchip.\in1.$0\count[0:0], Q = \mchip.in1.count).
Adding EN signal on $flatten\mchip.\in1.$procdff$19381 ($adff) from module toplevel_chip (D = $flatten\mchip.\in1.$procmux$302_Y, Q = \mchip.in1.start).
Adding EN signal on $flatten\mchip.\in1.$procdff$19380 ($adff) from module toplevel_chip (D = \io_in [5:2], Q = \mchip.in1.op).
Adding EN signal on $flatten\mchip.\in1.$procdff$19379 ($adff) from module toplevel_chip (D = \io_in [9:2], Q = \mchip.in1.num2 [7:0]).
Adding EN signal on $flatten\mchip.\in1.$procdff$19379 ($adff) from module toplevel_chip (D = \io_in [9:2], Q = \mchip.in1.num2 [15:8]).
Adding EN signal on $flatten\mchip.\in1.$procdff$19378 ($adff) from module toplevel_chip (D = \io_in [9:2], Q = \mchip.in1.num1 [7:0]).
Adding EN signal on $flatten\mchip.\in1.$procdff$19378 ($adff) from module toplevel_chip (D = \io_in [9:2], Q = \mchip.in1.num1 [15:8]).

6.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 15 unused cells and 13 unused wires.
<suppressed ~16 debug messages>

6.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~1 debug messages>

6.9.9. Rerunning OPT passes. (Maybe there is more to do..)

6.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

6.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

6.9.13. Executing OPT_DFF pass (perform DFF optimizations).

6.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

6.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

6.9.16. Rerunning OPT passes. (Maybe there is more to do..)

6.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

6.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

6.9.20. Executing OPT_DFF pass (perform DFF optimizations).

6.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

6.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

6.9.23. Finished OPT passes. (There is nothing left to do.)

6.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:66$23 ($gt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:69$30 ($gt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:72$42 ($ge).
Removed top 1 bits (of 2) from port B of cell toplevel_chip.$flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:74$46 ($eq).
Removed top 1 bits (of 15) from port A of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:97$62 ($sub).
Removed top 1 bits (of 15) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:97$62 ($sub).
Removed top 1 bits (of 15) from port A of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:98$63 ($add).
Removed top 1 bits (of 15) from port B of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:98$63 ($add).
Removed top 1 bits (of 14) from port A of cell toplevel_chip.$flatten\mchip.\calc.$shr$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:115$66 ($shr).
Removed top 4 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:116$68 ($eq).
Removed top 26 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:117$69 ($sub).
Removed top 30 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:117$70 ($eq).
Removed top 30 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:118$72 ($eq).
Removed top 29 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:120$76 ($eq).
Removed top 1 bits (of 2) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:120$77 ($gt).
Removed top 29 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:122$80 ($eq).
Removed top 2 bits (of 3) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:122$81 ($gt).
Removed top 29 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:124$84 ($eq).
Removed top 3 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:124$85 ($gt).
Removed top 29 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:126$88 ($eq).
Removed top 4 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:126$89 ($gt).
Removed top 28 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:128$92 ($eq).
Removed top 5 bits (of 6) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:128$93 ($gt).
Removed top 28 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:130$96 ($eq).
Removed top 6 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:130$97 ($gt).
Removed top 28 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:132$100 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:132$101 ($gt).
Removed top 28 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:134$104 ($gt).
Removed top 1 bits (of 15) from port A of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:137$106 ($sub).
Removed top 1 bits (of 15) from port A of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:138$107 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:145$110 ($add).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:145$110 ($add).
Removed top 4 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:164$115 ($gt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:166$116 ($sub).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:166$116 ($sub).
Removed top 30 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:177$120 ($gt).
Removed top 30 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:179$121 ($sub).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:179$121 ($sub).
Removed top 30 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:190$125 ($gt).
Removed top 30 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:192$126 ($sub).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:192$126 ($sub).
Removed top 29 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:203$130 ($gt).
Removed top 29 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:205$131 ($sub).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:205$131 ($sub).
Removed top 29 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:216$135 ($gt).
Removed top 29 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:218$136 ($sub).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:218$136 ($sub).
Removed top 29 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:229$140 ($gt).
Removed top 29 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:231$141 ($sub).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:231$141 ($sub).
Removed top 29 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:242$145 ($gt).
Removed top 29 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:244$146 ($sub).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:244$146 ($sub).
Removed top 28 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:255$150 ($gt).
Removed top 28 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:257$151 ($sub).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:257$151 ($sub).
Removed top 28 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:268$155 ($gt).
Removed top 28 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:270$156 ($sub).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:270$156 ($sub).
Removed top 28 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:281$160 ($gt).
Removed top 28 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:283$161 ($sub).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:283$161 ($sub).
Removed top 28 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:293$164 ($gt).
Removed top 28 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:295$165 ($sub).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:295$165 ($sub).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:312$173 ($add).
Removed top 20 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:312$173 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:319$176 ($add).
Removed top 27 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:319$176 ($add).
Removed top 31 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\calc.$ternary$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:350$178 ($mux).
Removed top 1 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:353$179 ($lt).
Removed top 1 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:353$180 ($lt).
Removed top 1 bits (of 5) from port A of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:356$182 ($sub).
Removed top 1 bits (of 5) from port A of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:357$183 ($sub).
Removed top 1 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:359$185 ($ge).
Removed top 1 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:363$188 ($sub).
Removed top 1 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:365$189 ($ge).
Removed top 1 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:368$192 ($sub).
Removed top 11 bits (of 22) from port A of cell toplevel_chip.$flatten\mchip.\calc.$mul$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:405$222 ($mul).
Removed top 11 bits (of 22) from port B of cell toplevel_chip.$flatten\mchip.\calc.$mul$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:405$222 ($mul).
Removed top 4 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:408$225 ($sub).
Removed top 4 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:409$226 ($add).
Removed top 7 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:420$228 ($ge).
Removed top 31 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\calc.$ternary$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:420$229 ($mux).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:424$235 ($add).
Removed top 20 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:424$235 ($add).
Removed top 4 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:428$237 ($sub).
Removed top 1 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:447$240 ($gt).
Removed top 1 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$le$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:450$242 ($le).
Removed top 1 bits (of 5) from port A of cell toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:451$244 ($sub).
Removed top 1 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:454$247 ($gt).
Removed top 1 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:459$249 ($add).
Removed top 1 bits (of 22) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$1337 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$3513 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$3918 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$4154 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$4622 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$4849 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$5299 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$5517 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$5949 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$6158 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$6572 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$6772 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$7168 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$7359 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$7737 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$7919 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$8279 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$8452 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$8794 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$8958 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$9282 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$9437 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$9539 ($mux).
Removed top 1 bits (of 14) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$10019 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel_chip.$flatten\mchip.\calc.$procmux$10156 ($mux).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:25$1 ($eq).
Removed top 1 bits (of 2) from port B of cell toplevel_chip.$flatten\mchip.\in1.$eq$d20_zhehuax_16bit_fpu/src/input_16.sv:21$251 ($eq).
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$16\ext_y_mantisa_nor[14:0].
Removed top 4 bits (of 16) from wire toplevel_chip.$flatten\mchip.\calc.$16\y[15:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$17\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$18\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$19\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$20\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$21\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$22\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$23\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$24\ext_y_mantisa_nor[14:0].
Removed top 7 bits (of 16) from wire toplevel_chip.$flatten\mchip.\calc.$24\y[15:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$28\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$29\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$30\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$31\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$32\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$33\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$34\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$35\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$36\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$37\ext_y_mantisa_nor[14:0].
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$38\ext_y_mantisa_nor[14:0].
Removed top 27 bits (of 32) from wire toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:145$110_Y.
Removed top 20 bits (of 32) from wire toplevel_chip.$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:312$173_Y.
Removed top 1 bits (of 15) from wire toplevel_chip.$flatten\mchip.\calc.$procmux$10156_Y.
Removed top 1 bits (of 22) from wire toplevel_chip.$flatten\mchip.\calc.$procmux$1337_Y.
Removed top 27 bits (of 32) from wire toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:192$126_Y.
Removed top 27 bits (of 32) from wire toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:218$136_Y.
Removed top 27 bits (of 32) from wire toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:270$156_Y.
Removed top 27 bits (of 32) from wire toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:283$161_Y.
Removed top 27 bits (of 32) from wire toplevel_chip.$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:295$165_Y.

6.11. Executing PEEPOPT pass (run peephole optimizers).

6.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

6.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toplevel_chip:
  creating $macc model for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:138$107 ($add).
  creating $macc model for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:145$110 ($add).
  creating $macc model for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:312$173 ($add).
  creating $macc model for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:319$176 ($add).
  creating $macc model for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:381$197 ($add).
  creating $macc model for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:409$226 ($add).
  creating $macc model for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:424$235 ($add).
  creating $macc model for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:459$249 ($add).
  creating $macc model for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:98$63 ($add).
  creating $macc model for $flatten\mchip.\calc.$mul$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:405$222 ($mul).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:115$65 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:117$69 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:137$106 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:166$116 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:179$121 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:192$126 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:205$131 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:218$136 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:231$141 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:244$146 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:257$151 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:270$156 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:283$161 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:295$165 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:356$182 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:357$183 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:363$188 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:368$192 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:385$202 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:389$207 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:408$225 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:428$237 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:451$244 ($sub).
  creating $macc model for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:97$62 ($sub).
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:97$62.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:451$244.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:428$237.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:408$225.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:389$207.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:385$202.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:368$192.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:363$188.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:357$183.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:356$182.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:295$165.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:283$161.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:270$156.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:257$151.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:244$146.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:231$141.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:218$136.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:205$131.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:192$126.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:179$121.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:166$116.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:137$106.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:117$69.
  creating $alu model for $macc $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:115$65.
  creating $alu model for $macc $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:98$63.
  creating $alu model for $macc $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:459$249.
  creating $alu model for $macc $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:424$235.
  creating $alu model for $macc $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:409$226.
  creating $alu model for $macc $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:381$197.
  creating $alu model for $macc $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:319$176.
  creating $alu model for $macc $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:312$173.
  creating $alu model for $macc $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:145$110.
  creating $alu model for $macc $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:138$107.
  creating $macc cell for $flatten\mchip.\calc.$mul$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:405$222: $auto$alumacc.cc:365:replace_macc$19451
  creating $alu model for $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:359$185 ($ge): merged with $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:357$183.
  creating $alu model for $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:365$189 ($ge): merged with $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:356$182.
  creating $alu model for $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:383$200 ($ge): merged with $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:389$207.
  creating $alu model for $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:391$210 ($ge): merged with $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:389$207.
  creating $alu model for $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:420$228 ($ge): new $alu
  creating $alu model for $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:72$42 ($ge): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:105$64 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:118$73 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:120$77 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:122$81 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:124$85 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:126$89 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:128$93 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:130$97 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:132$101 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:134$104 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:164$115 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:177$120 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:190$125 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:203$130 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:216$135 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:229$140 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:242$145 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:255$150 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:268$155 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:281$160 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:293$164 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:309$168 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:421$230 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:447$240 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:454$247 ($gt): merged with $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:451$244.
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:66$23 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:69$30 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:85$60 ($gt): new $alu
  creating $alu model for $flatten\mchip.\calc.$le$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:450$242 ($le): merged with $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:447$240.
  creating $alu model for $flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:143$109 ($lt): new $alu
  creating $alu model for $flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:317$175 ($lt): new $alu
  creating $alu model for $flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:353$179 ($lt): merged with $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:356$182.
  creating $alu model for $flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:353$180 ($lt): merged with $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:357$183.
  creating $alu model for $flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:387$205 ($lt): merged with $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:389$207.
  creating $alu model for $flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:395$215 ($lt): merged with $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:389$207.
  creating $alu model for $flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:132$100 ($eq): merged with $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:134$104.
  creating $alu model for $flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:310$169 ($eq): merged with $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:309$168.
  creating $alu model for $flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:422$231 ($eq): merged with $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:421$230.
  creating $alu model for $flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:74$46 ($eq): merged with $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:72$42.
  creating $alu model for $flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:84$59 ($eq): merged with $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:105$64.
  creating $alu cell for $flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:317$175: $auto$alumacc.cc:485:replace_alu$19483
  creating $alu cell for $flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:143$109: $auto$alumacc.cc:485:replace_alu$19494
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:85$60: $auto$alumacc.cc:485:replace_alu$19505
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:69$30: $auto$alumacc.cc:485:replace_alu$19510
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:66$23: $auto$alumacc.cc:485:replace_alu$19515
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:447$240, $flatten\mchip.\calc.$le$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:450$242: $auto$alumacc.cc:485:replace_alu$19520
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:421$230, $flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:422$231: $auto$alumacc.cc:485:replace_alu$19533
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:309$168, $flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:310$169: $auto$alumacc.cc:485:replace_alu$19540
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:293$164: $auto$alumacc.cc:485:replace_alu$19551
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:281$160: $auto$alumacc.cc:485:replace_alu$19556
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:268$155: $auto$alumacc.cc:485:replace_alu$19561
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:255$150: $auto$alumacc.cc:485:replace_alu$19566
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:242$145: $auto$alumacc.cc:485:replace_alu$19571
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:229$140: $auto$alumacc.cc:485:replace_alu$19576
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:216$135: $auto$alumacc.cc:485:replace_alu$19581
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:203$130: $auto$alumacc.cc:485:replace_alu$19586
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:190$125: $auto$alumacc.cc:485:replace_alu$19591
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:177$120: $auto$alumacc.cc:485:replace_alu$19596
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:134$104, $flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:132$100: $auto$alumacc.cc:485:replace_alu$19601
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:132$101: $auto$alumacc.cc:485:replace_alu$19608
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:130$97: $auto$alumacc.cc:485:replace_alu$19613
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:128$93: $auto$alumacc.cc:485:replace_alu$19618
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:126$89: $auto$alumacc.cc:485:replace_alu$19623
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:124$85: $auto$alumacc.cc:485:replace_alu$19628
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:122$81: $auto$alumacc.cc:485:replace_alu$19633
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:120$77: $auto$alumacc.cc:485:replace_alu$19638
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:118$73: $auto$alumacc.cc:485:replace_alu$19643
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:105$64, $flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:84$59: $auto$alumacc.cc:485:replace_alu$19648
  creating $alu cell for $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:72$42, $flatten\mchip.\calc.$eq$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:74$46: $auto$alumacc.cc:485:replace_alu$19655
  creating $alu cell for $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:420$228: $auto$alumacc.cc:485:replace_alu$19664
  creating $alu cell for $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:164$115: $auto$alumacc.cc:485:replace_alu$19673
  creating $alu cell for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:145$110: $auto$alumacc.cc:485:replace_alu$19678
  creating $alu cell for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:312$173: $auto$alumacc.cc:485:replace_alu$19681
  creating $alu cell for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:319$176: $auto$alumacc.cc:485:replace_alu$19684
  creating $alu cell for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:409$226: $auto$alumacc.cc:485:replace_alu$19687
  creating $alu cell for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:424$235: $auto$alumacc.cc:485:replace_alu$19690
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:115$65: $auto$alumacc.cc:485:replace_alu$19693
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:117$69: $auto$alumacc.cc:485:replace_alu$19696
  creating $alu cell for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:138$107: $auto$alumacc.cc:485:replace_alu$19699
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:137$106: $auto$alumacc.cc:485:replace_alu$19702
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:166$116: $auto$alumacc.cc:485:replace_alu$19705
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:179$121: $auto$alumacc.cc:485:replace_alu$19708
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:192$126: $auto$alumacc.cc:485:replace_alu$19711
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:205$131: $auto$alumacc.cc:485:replace_alu$19714
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:218$136: $auto$alumacc.cc:485:replace_alu$19717
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:231$141: $auto$alumacc.cc:485:replace_alu$19720
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:244$146: $auto$alumacc.cc:485:replace_alu$19723
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:257$151: $auto$alumacc.cc:485:replace_alu$19726
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:270$156: $auto$alumacc.cc:485:replace_alu$19729
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:283$161: $auto$alumacc.cc:485:replace_alu$19732
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:295$165: $auto$alumacc.cc:485:replace_alu$19735
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:356$182, $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:365$189, $flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:353$179: $auto$alumacc.cc:485:replace_alu$19738
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:357$183, $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:359$185, $flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:353$180: $auto$alumacc.cc:485:replace_alu$19751
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:363$188: $auto$alumacc.cc:485:replace_alu$19764
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:368$192: $auto$alumacc.cc:485:replace_alu$19767
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:385$202: $auto$alumacc.cc:485:replace_alu$19770
  creating $alu cell for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:381$197: $auto$alumacc.cc:485:replace_alu$19773
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:389$207, $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:383$200, $flatten\mchip.\calc.$ge$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:391$210, $flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:387$205, $flatten\mchip.\calc.$lt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:395$215: $auto$alumacc.cc:485:replace_alu$19776
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:408$225: $auto$alumacc.cc:485:replace_alu$19791
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:428$237: $auto$alumacc.cc:485:replace_alu$19794
  creating $alu cell for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:459$249: $auto$alumacc.cc:485:replace_alu$19797
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:451$244, $flatten\mchip.\calc.$gt$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:454$247: $auto$alumacc.cc:485:replace_alu$19800
  creating $alu cell for $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:98$63: $auto$alumacc.cc:485:replace_alu$19805
  creating $alu cell for $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:97$62: $auto$alumacc.cc:485:replace_alu$19808
  created 64 $alu and 1 $macc cells.

6.14. Executing SHARE pass (SAT-based resource sharing).

6.15. Executing OPT pass (performing simple optimizations).

6.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~82 debug messages>

6.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

6.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

6.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

6.15.6. Executing OPT_DFF pass (perform DFF optimizations).

6.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 16 unused cells and 62 unused wires.
<suppressed ~17 debug messages>

6.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

6.15.9. Rerunning OPT passes. (Maybe there is more to do..)

6.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

6.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

6.15.13. Executing OPT_DFF pass (perform DFF optimizations).

6.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

6.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

6.15.16. Finished OPT passes. (There is nothing left to do.)

6.16. Executing MEMORY pass.

6.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

6.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

6.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

6.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

6.18. Executing OPT pass (performing simple optimizations).

6.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~412 debug messages>

6.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

6.18.3. Executing OPT_DFF pass (perform DFF optimizations).

6.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 5 unused cells and 377 unused wires.
<suppressed ~6 debug messages>

6.18.5. Finished fast OPT passes.

6.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6.20. Executing OPT pass (performing simple optimizations).

6.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

6.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

6.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$11315:
      Old ports: A={ $flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:98$63_Y [14:3] 3'000 }, B={ $flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:97$62_Y [14:3] 3'000 }, Y=$flatten\mchip.\calc.$16\ext_y_mantisa[14:0]
      New ports: A=$flatten\mchip.\calc.$add$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:98$63_Y [14:3], B=$flatten\mchip.\calc.$sub$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:97$62_Y [14:3], Y=$flatten\mchip.\calc.$16\ext_y_mantisa[14:0] [14:3]
      New connections: $flatten\mchip.\calc.$16\ext_y_mantisa[14:0] [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$3513:
      Old ports: A={ $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [2:0] 11'00000000000 }, B=14'00000000000000, Y=$auto$wreduce.cc:461:run$19441 [13:0]
      New ports: A=$flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [2:0], B=3'000, Y=$auto$wreduce.cc:461:run$19441 [13:11]
      New connections: $auto$wreduce.cc:461:run$19441 [10:0] = 11'00000000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$3918:
      Old ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [2:0] 10'0000000000 }, B=14'00000000000000, Y=$auto$wreduce.cc:461:run$19440 [13:0]
      New ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [2:0] }, B=4'0000, Y=$auto$wreduce.cc:461:run$19440 [13:10]
      New connections: $auto$wreduce.cc:461:run$19440 [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$4232:
      Old ports: A={ $flatten\mchip.\calc.$38\y[15:0] [15] 15'000000000000000 }, B={ $flatten\mchip.\calc.$37\y[15:0] [15] 15'000000000000000 }, Y=$flatten\mchip.\calc.$36\y[15:0]
      New ports: A=$flatten\mchip.\calc.$38\y[15:0] [15], B=$flatten\mchip.\calc.$37\y[15:0] [15], Y=$flatten\mchip.\calc.$36\y[15:0] [15]
      New connections: $flatten\mchip.\calc.$36\y[15:0] [14:0] = 15'000000000000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$4622:
      Old ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [3:0] 9'000000000 }, B=14'00000000000000, Y=$auto$wreduce.cc:461:run$19438 [13:0]
      New ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [3:0] }, B=5'00000, Y=$auto$wreduce.cc:461:run$19438 [13:9]
      New connections: $auto$wreduce.cc:461:run$19438 [8:0] = 9'000000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$5299:
      Old ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [4:0] 8'00000000 }, B=14'00000000000000, Y=$auto$wreduce.cc:461:run$19436 [13:0]
      New ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [4:0] }, B=6'000000, Y=$auto$wreduce.cc:461:run$19436 [13:8]
      New connections: $auto$wreduce.cc:461:run$19436 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$5949:
      Old ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [5:0] 7'0000000 }, B=14'00000000000000, Y=$auto$wreduce.cc:461:run$19434 [13:0]
      New ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [5:0] }, B=7'0000000, Y=$auto$wreduce.cc:461:run$19434 [13:7]
      New connections: $auto$wreduce.cc:461:run$19434 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$6572:
      Old ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [6:0] 6'000000 }, B=14'00000000000000, Y=$auto$wreduce.cc:461:run$19432 [13:0]
      New ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [6:0] }, B=8'00000000, Y=$auto$wreduce.cc:461:run$19432 [13:6]
      New connections: $auto$wreduce.cc:461:run$19432 [5:0] = 6'000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$7168:
      Old ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [7:0] 5'00000 }, B=14'00000000000000, Y=$flatten\mchip.\calc.$27\ext_y_mantisa_nor[14:0] [13:0]
      New ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [7:0] }, B=9'000000000, Y=$flatten\mchip.\calc.$27\ext_y_mantisa_nor[14:0] [13:5]
      New connections: $flatten\mchip.\calc.$27\ext_y_mantisa_nor[14:0] [4:0] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$7737:
      Old ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [8:0] 4'0000 }, B=14'00000000000000, Y=$flatten\mchip.\calc.$25\ext_y_mantisa_nor[14:0] [13:0]
      New ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [8:0] }, B=10'0000000000, Y=$flatten\mchip.\calc.$25\ext_y_mantisa_nor[14:0] [13:4]
      New connections: $flatten\mchip.\calc.$25\ext_y_mantisa_nor[14:0] [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$8279:
      Old ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [9:0] 3'000 }, B=14'00000000000000, Y=$auto$wreduce.cc:461:run$19428 [13:0]
      New ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [9:0] }, B=11'00000000000, Y=$auto$wreduce.cc:461:run$19428 [13:3]
      New connections: $auto$wreduce.cc:461:run$19428 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$8794:
      Old ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [10:0] 2'00 }, B=14'00000000000000, Y=$auto$wreduce.cc:461:run$19426 [13:0]
      New ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [10:0] }, B=12'000000000000, Y=$auto$wreduce.cc:461:run$19426 [13:2]
      New connections: $auto$wreduce.cc:461:run$19426 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$9282:
      Old ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [11:0] 1'0 }, B=14'00000000000000, Y=$auto$wreduce.cc:461:run$19424 [13:0]
      New ports: A={ 1'1 $flatten\mchip.\calc.$15\ext_y_mantisa[14:0] [11:0] }, B=13'0000000000000, Y=$auto$wreduce.cc:461:run$19424 [13:1]
      New connections: $auto$wreduce.cc:461:run$19424 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$9732:
      Old ports: A=5'00000, B=5'11111, Y=$auto$wreduce.cc:461:run$19421 [14:10]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$19421 [10]
      New connections: $auto$wreduce.cc:461:run$19421 [14:11] = { $auto$wreduce.cc:461:run$19421 [10] $auto$wreduce.cc:461:run$19421 [10] $auto$wreduce.cc:461:run$19421 [10] $auto$wreduce.cc:461:run$19421 [10] }
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$ternary$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:25$3:
      Old ports: A=\mchip.in1.num2, B={ $flatten\mchip.\calc.$not$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:25$2_Y \mchip.in1.num2 [14:0] }, Y=\mchip.calc.b
      New ports: A=\mchip.in1.num2 [15], B=$flatten\mchip.\calc.$not$d20_zhehuax_16bit_fpu/src/fpu_16bit.sv:25$2_Y, Y=\mchip.calc.b [15]
      New connections: \mchip.calc.b [14:0] = \mchip.in1.num2 [14:0]
    Consolidated identical input bits for $mux cell $flatten\mchip.\out1.$procmux$264:
      Old ports: A=2'00, B=2'11, Y=$flatten\mchip.\out1.$procmux$264_Y
      New ports: A=1'0, B=1'1, Y=$flatten\mchip.\out1.$procmux$264_Y [0]
      New connections: $flatten\mchip.\out1.$procmux$264_Y [1] = $flatten\mchip.\out1.$procmux$264_Y [0]
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$4154:
      Old ports: A=$auto$wreduce.cc:461:run$19441 [13:0], B=$auto$wreduce.cc:461:run$19440 [13:0], Y=$auto$wreduce.cc:461:run$19439 [13:0]
      New ports: A={ $auto$wreduce.cc:461:run$19441 [13:11] 1'0 }, B=$auto$wreduce.cc:461:run$19440 [13:10], Y=$auto$wreduce.cc:461:run$19439 [13:10]
      New connections: $auto$wreduce.cc:461:run$19439 [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$4924:
      Old ports: A=$flatten\mchip.\calc.$36\y[15:0], B={ $flatten\mchip.\calc.$35\y[15:0] [15] 15'000000000000000 }, Y=$flatten\mchip.\calc.$34\y[15:0]
      New ports: A=$flatten\mchip.\calc.$36\y[15:0] [15], B=$flatten\mchip.\calc.$35\y[15:0] [15], Y=$flatten\mchip.\calc.$34\y[15:0] [15]
      New connections: $flatten\mchip.\calc.$34\y[15:0] [14:0] = 15'000000000000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\out1.$procmux$267:
      Old ports: A=$flatten\mchip.\out1.$procmux$264_Y, B=2'11, Y=$flatten\mchip.\out1.$0\data_out[9:0] [1:0]
      New ports: A=$flatten\mchip.\out1.$procmux$264_Y [0], B=1'1, Y=$flatten\mchip.\out1.$0\data_out[9:0] [0]
      New connections: $flatten\mchip.\out1.$0\data_out[9:0] [1] = $flatten\mchip.\out1.$0\data_out[9:0] [0]
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$4849:
      Old ports: A=$auto$wreduce.cc:461:run$19439 [13:0], B=$auto$wreduce.cc:461:run$19438 [13:0], Y=$auto$wreduce.cc:461:run$19437 [13:0]
      New ports: A={ $auto$wreduce.cc:461:run$19439 [13:10] 1'0 }, B=$auto$wreduce.cc:461:run$19438 [13:9], Y=$auto$wreduce.cc:461:run$19437 [13:9]
      New connections: $auto$wreduce.cc:461:run$19437 [8:0] = 9'000000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$5589:
      Old ports: A=$flatten\mchip.\calc.$34\y[15:0], B={ $flatten\mchip.\calc.$33\y[15:0] [15] 15'000000000000000 }, Y=$flatten\mchip.\calc.$32\y[15:0]
      New ports: A=$flatten\mchip.\calc.$34\y[15:0] [15], B=$flatten\mchip.\calc.$33\y[15:0] [15], Y=$flatten\mchip.\calc.$32\y[15:0] [15]
      New connections: $flatten\mchip.\calc.$32\y[15:0] [14:0] = 15'000000000000000
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$5517:
      Old ports: A=$auto$wreduce.cc:461:run$19437 [13:0], B=$auto$wreduce.cc:461:run$19436 [13:0], Y=$auto$wreduce.cc:461:run$19435 [13:0]
      New ports: A={ $auto$wreduce.cc:461:run$19437 [13:9] 1'0 }, B=$auto$wreduce.cc:461:run$19436 [13:8], Y=$auto$wreduce.cc:461:run$19435 [13:8]
      New connections: $auto$wreduce.cc:461:run$19435 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$6227:
      Old ports: A=$flatten\mchip.\calc.$32\y[15:0], B={ $flatten\mchip.\calc.$31\y[15:0] [15] 15'000000000000000 }, Y=$flatten\mchip.\calc.$30\y[15:0]
      New ports: A=$flatten\mchip.\calc.$32\y[15:0] [15], B=$flatten\mchip.\calc.$31\y[15:0] [15], Y=$flatten\mchip.\calc.$30\y[15:0] [15]
      New connections: $flatten\mchip.\calc.$30\y[15:0] [14:0] = 15'000000000000000
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$6158:
      Old ports: A=$auto$wreduce.cc:461:run$19435 [13:0], B=$auto$wreduce.cc:461:run$19434 [13:0], Y=$auto$wreduce.cc:461:run$19433 [13:0]
      New ports: A={ $auto$wreduce.cc:461:run$19435 [13:8] 1'0 }, B=$auto$wreduce.cc:461:run$19434 [13:7], Y=$auto$wreduce.cc:461:run$19433 [13:7]
      New connections: $auto$wreduce.cc:461:run$19433 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$6838:
      Old ports: A=$flatten\mchip.\calc.$30\y[15:0], B={ $flatten\mchip.\calc.$29\y[15:0] [15] 15'000000000000000 }, Y=$flatten\mchip.\calc.$28\y[15:0]
      New ports: A=$flatten\mchip.\calc.$30\y[15:0] [15], B=$flatten\mchip.\calc.$29\y[15:0] [15], Y=$flatten\mchip.\calc.$28\y[15:0] [15]
      New connections: $flatten\mchip.\calc.$28\y[15:0] [14:0] = 15'000000000000000
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$6772:
      Old ports: A=$auto$wreduce.cc:461:run$19433 [13:0], B=$auto$wreduce.cc:461:run$19432 [13:0], Y=$auto$wreduce.cc:461:run$19431 [13:0]
      New ports: A={ $auto$wreduce.cc:461:run$19433 [13:7] 1'0 }, B=$auto$wreduce.cc:461:run$19432 [13:6], Y=$auto$wreduce.cc:461:run$19431 [13:6]
      New connections: $auto$wreduce.cc:461:run$19431 [5:0] = 6'000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$7422:
      Old ports: A=$flatten\mchip.\calc.$28\y[15:0], B={ $flatten\mchip.\calc.$27\y[15:0] [15] 15'000000000000000 }, Y=$flatten\mchip.\calc.$26\y[15:0]
      New ports: A=$flatten\mchip.\calc.$28\y[15:0] [15], B=$flatten\mchip.\calc.$27\y[15:0] [15], Y=$flatten\mchip.\calc.$26\y[15:0] [15]
      New connections: $flatten\mchip.\calc.$26\y[15:0] [14:0] = 15'000000000000000
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$7359:
      Old ports: A=$auto$wreduce.cc:461:run$19431 [13:0], B=$flatten\mchip.\calc.$27\ext_y_mantisa_nor[14:0] [13:0], Y=$flatten\mchip.\calc.$26\ext_y_mantisa_nor[14:0] [13:0]
      New ports: A={ $auto$wreduce.cc:461:run$19431 [13:6] 1'0 }, B=$flatten\mchip.\calc.$27\ext_y_mantisa_nor[14:0] [13:5], Y=$flatten\mchip.\calc.$26\ext_y_mantisa_nor[14:0] [13:5]
      New connections: $flatten\mchip.\calc.$26\ext_y_mantisa_nor[14:0] [4:0] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$7979:
      Old ports: A=$flatten\mchip.\calc.$26\y[15:0], B={ $flatten\mchip.\calc.$25\y[15:0] [15] 15'000000000000000 }, Y=$auto$wreduce.cc:461:run$19430
      New ports: A=$flatten\mchip.\calc.$26\y[15:0] [15], B=$flatten\mchip.\calc.$25\y[15:0] [15], Y=$auto$wreduce.cc:461:run$19430 [15]
      New connections: $auto$wreduce.cc:461:run$19430 [14:0] = 15'000000000000000
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$7919:
      Old ports: A=$flatten\mchip.\calc.$26\ext_y_mantisa_nor[14:0] [13:0], B=$flatten\mchip.\calc.$25\ext_y_mantisa_nor[14:0] [13:0], Y=$auto$wreduce.cc:461:run$19429 [13:0]
      New ports: A={ $flatten\mchip.\calc.$26\ext_y_mantisa_nor[14:0] [13:5] 1'0 }, B=$flatten\mchip.\calc.$25\ext_y_mantisa_nor[14:0] [13:4], Y=$auto$wreduce.cc:461:run$19429 [13:4]
      New connections: $auto$wreduce.cc:461:run$19429 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$8509:
      Old ports: A=$auto$wreduce.cc:461:run$19430, B={ $flatten\mchip.\calc.$23\y[15:0] [15] 15'000000000000000 }, Y=$flatten\mchip.\calc.$22\y[15:0]
      New ports: A=$auto$wreduce.cc:461:run$19430 [15], B=$flatten\mchip.\calc.$23\y[15:0] [15], Y=$flatten\mchip.\calc.$22\y[15:0] [15]
      New connections: $flatten\mchip.\calc.$22\y[15:0] [14:0] = 15'000000000000000
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$8452:
      Old ports: A=$auto$wreduce.cc:461:run$19429 [13:0], B=$auto$wreduce.cc:461:run$19428 [13:0], Y=$auto$wreduce.cc:461:run$19427 [13:0]
      New ports: A={ $auto$wreduce.cc:461:run$19429 [13:4] 1'0 }, B=$auto$wreduce.cc:461:run$19428 [13:3], Y=$auto$wreduce.cc:461:run$19427 [13:3]
      New connections: $auto$wreduce.cc:461:run$19427 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$9012:
      Old ports: A=$flatten\mchip.\calc.$22\y[15:0], B={ $flatten\mchip.\calc.$21\y[15:0] [15] 15'000000000000000 }, Y=$flatten\mchip.\calc.$20\y[15:0]
      New ports: A=$flatten\mchip.\calc.$22\y[15:0] [15], B=$flatten\mchip.\calc.$21\y[15:0] [15], Y=$flatten\mchip.\calc.$20\y[15:0] [15]
      New connections: $flatten\mchip.\calc.$20\y[15:0] [14:0] = 15'000000000000000
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$8958:
      Old ports: A=$auto$wreduce.cc:461:run$19427 [13:0], B=$auto$wreduce.cc:461:run$19426 [13:0], Y=$auto$wreduce.cc:461:run$19425 [13:0]
      New ports: A={ $auto$wreduce.cc:461:run$19427 [13:3] 1'0 }, B=$auto$wreduce.cc:461:run$19426 [13:2], Y=$auto$wreduce.cc:461:run$19425 [13:2]
      New connections: $auto$wreduce.cc:461:run$19425 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$9488:
      Old ports: A=$flatten\mchip.\calc.$20\y[15:0], B={ $flatten\mchip.\calc.$19\y[15:0] [15] 15'000000000000000 }, Y=$flatten\mchip.\calc.$18\y[15:0]
      New ports: A=$flatten\mchip.\calc.$20\y[15:0] [15], B=$flatten\mchip.\calc.$19\y[15:0] [15], Y=$flatten\mchip.\calc.$18\y[15:0] [15]
      New connections: $flatten\mchip.\calc.$18\y[15:0] [14:0] = 15'000000000000000
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$9437:
      Old ports: A=$auto$wreduce.cc:461:run$19425 [13:0], B=$auto$wreduce.cc:461:run$19424 [13:0], Y=$auto$wreduce.cc:461:run$19423 [13:0]
      New ports: A={ $auto$wreduce.cc:461:run$19425 [13:2] 1'0 }, B=$auto$wreduce.cc:461:run$19424 [13:1], Y=$auto$wreduce.cc:461:run$19423 [13:1]
      New connections: $auto$wreduce.cc:461:run$19423 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$9683:
      Old ports: A=$flatten\mchip.\calc.$18\y[15:0], B=16'0000000000000000, Y=$flatten\mchip.\calc.$17\y[15:0]
      New ports: A=$flatten\mchip.\calc.$18\y[15:0] [15], B=1'0, Y=$flatten\mchip.\calc.$17\y[15:0] [15]
      New connections: $flatten\mchip.\calc.$17\y[15:0] [14:0] = 15'000000000000000
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\calc.$procmux$10201:
      Old ports: A=$flatten\mchip.\calc.$17\y[15:0], B={ $auto$wreduce.cc:461:run$19421 [15:10] 10'0000000000 }, Y=$flatten\mchip.\calc.$15\y[15:0]
      New ports: A={ $flatten\mchip.\calc.$17\y[15:0] [15] 1'0 }, B={ $auto$wreduce.cc:461:run$19421 [15] $auto$wreduce.cc:461:run$19421 [10] }, Y={ $flatten\mchip.\calc.$15\y[15:0] [15] $flatten\mchip.\calc.$15\y[15:0] [10] }
      New connections: { $flatten\mchip.\calc.$15\y[15:0] [14:11] $flatten\mchip.\calc.$15\y[15:0] [9:0] } = { $flatten\mchip.\calc.$15\y[15:0] [10] $flatten\mchip.\calc.$15\y[15:0] [10] $flatten\mchip.\calc.$15\y[15:0] [10] $flatten\mchip.\calc.$15\y[15:0] [10] 10'0000000000 }
  Optimizing cells in module \toplevel_chip.
Performed a total of 38 changes.

6.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

6.20.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\mchip.\calc.$procmux$1200 in front of them:
        $auto$alumacc.cc:485:replace_alu$19791
        $auto$alumacc.cc:485:replace_alu$19687

    Found cells that share an operand and can be merged by moving the $mux $flatten\mchip.\calc.$procmux$4232 in front of them:
        $flatten\mchip.\calc.$procmux$3595
        $flatten\mchip.\calc.$procmux$3190

6.20.7. Executing OPT_DFF pass (perform DFF optimizations).

6.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

6.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~6 debug messages>

6.20.10. Rerunning OPT passes. (Maybe there is more to do..)

6.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:244:merge_operators$19892:
      Old ports: A=5'11111, B=5'00001, Y=$auto$rtlil.cc:2558:Mux$19893
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2558:Mux$19893 [1]
      New connections: { $auto$rtlil.cc:2558:Mux$19893 [4:2] $auto$rtlil.cc:2558:Mux$19893 [0] } = { $auto$rtlil.cc:2558:Mux$19893 [1] $auto$rtlil.cc:2558:Mux$19893 [1] $auto$rtlil.cc:2558:Mux$19893 [1] 1'1 }
  Optimizing cells in module \toplevel_chip.
Performed a total of 1 changes.

6.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.20.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\mchip.\calc.$procmux$4924 in front of them:
        $flatten\mchip.\calc.$procmux$4311
        $flatten\mchip.\calc.$procmux$3595

6.20.15. Executing OPT_DFF pass (perform DFF optimizations).

6.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

6.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~2 debug messages>

6.20.18. Rerunning OPT passes. (Maybe there is more to do..)

6.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.20.22. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\mchip.\calc.$procmux$5589 in front of them:
        $flatten\mchip.\calc.$procmux$5000
        $flatten\mchip.\calc.$procmux$4311

6.20.23. Executing OPT_DFF pass (perform DFF optimizations).

6.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~1 debug messages>

6.20.26. Rerunning OPT passes. (Maybe there is more to do..)

6.20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.20.30. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\mchip.\calc.$procmux$6227 in front of them:
        $flatten\mchip.\calc.$procmux$5662
        $flatten\mchip.\calc.$procmux$5000

6.20.31. Executing OPT_DFF pass (perform DFF optimizations).

6.20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~1 debug messages>

6.20.34. Rerunning OPT passes. (Maybe there is more to do..)

6.20.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.20.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.20.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.20.38. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\mchip.\calc.$procmux$6838 in front of them:
        $flatten\mchip.\calc.$procmux$6297
        $flatten\mchip.\calc.$procmux$5662

6.20.39. Executing OPT_DFF pass (perform DFF optimizations).

6.20.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.20.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~1 debug messages>

6.20.42. Rerunning OPT passes. (Maybe there is more to do..)

6.20.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.20.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.20.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.20.46. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\mchip.\calc.$procmux$7422 in front of them:
        $flatten\mchip.\calc.$procmux$6905
        $flatten\mchip.\calc.$procmux$6297

6.20.47. Executing OPT_DFF pass (perform DFF optimizations).

6.20.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.20.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~1 debug messages>

6.20.50. Rerunning OPT passes. (Maybe there is more to do..)

6.20.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.20.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.20.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.20.54. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\mchip.\calc.$procmux$7979 in front of them:
        $flatten\mchip.\calc.$procmux$7486
        $flatten\mchip.\calc.$procmux$6905

6.20.55. Executing OPT_DFF pass (perform DFF optimizations).

6.20.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.20.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~1 debug messages>

6.20.58. Rerunning OPT passes. (Maybe there is more to do..)

6.20.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.20.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.20.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.20.62. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\mchip.\calc.$procmux$8509 in front of them:
        $flatten\mchip.\calc.$procmux$8040
        $flatten\mchip.\calc.$procmux$7486

6.20.63. Executing OPT_DFF pass (perform DFF optimizations).

6.20.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.20.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~1 debug messages>

6.20.66. Rerunning OPT passes. (Maybe there is more to do..)

6.20.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.20.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.20.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.20.70. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\mchip.\calc.$procmux$9012 in front of them:
        $flatten\mchip.\calc.$procmux$8567
        $flatten\mchip.\calc.$procmux$8040

6.20.71. Executing OPT_DFF pass (perform DFF optimizations).

6.20.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.20.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~1 debug messages>

6.20.74. Rerunning OPT passes. (Maybe there is more to do..)

6.20.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.20.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.20.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.20.78. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\mchip.\calc.$procmux$9488 in front of them:
        $flatten\mchip.\calc.$procmux$9067
        $flatten\mchip.\calc.$procmux$8567

6.20.79. Executing OPT_DFF pass (perform DFF optimizations).

6.20.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.20.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~1 debug messages>

6.20.82. Rerunning OPT passes. (Maybe there is more to do..)

6.20.83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.20.84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.20.85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.20.86. Executing OPT_SHARE pass.

6.20.87. Executing OPT_DFF pass (perform DFF optimizations).

6.20.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.20.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

6.20.90. Rerunning OPT passes. (Maybe there is more to do..)

6.20.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

6.20.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

6.20.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

6.20.94. Executing OPT_SHARE pass.

6.20.95. Executing OPT_DFF pass (perform DFF optimizations).

6.20.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

6.20.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

6.20.98. Finished OPT passes. (There is nothing left to do.)

6.21. Executing TECHMAP pass (map to technology primitives).

6.21.1. Executing Verilog-2005 frontend: /Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper maccmap for cells of type $macc.
  add { 1'1 \mchip.in1.num1 [9:0] } * { 1'1 \mchip.in1.num2 [9:0] } (11x11 bits, unsigned)
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$38e8498ccdc425801fe5312e427e3cf0d9089c58\_90_alu for cells of type $alu.
Using template $paramod$adbaf76fa5a3091a329503792521395f8ff4d1a4\_90_alu for cells of type $alu.
Using template $paramod$546f3f62de618651dd3a8b3f9e661fb34b30a603\_90_alu for cells of type $alu.
Using template $paramod$719aadea7a94d31a13cd25a777432aacb0e462b5\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$constmap:1d832b7cba92b71dfca90604ec111fe9a578ee36$paramod$c1f282ff10d3a08d788712e93e2628d73a8fa3e3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$bfd8bd45a9c0c072107dc68434451a8835814ae0\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod$fc69e1e055122f161e82f14586c9accf99d83cb8\_90_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_90_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_90_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$a7817265ef3ab2ee43da53bbd8a90f6450d412d9\_90_alu for cells of type $alu.
Using template $paramod$eae5c6d909a05153739c7821f34da2cbc0422532\_90_alu for cells of type $alu.
Using template $paramod$3ac6e4268d0279df14823f25676acf685165517e\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$7af24cf7f572852703f08ef7a936c59efa2c57af\_90_alu for cells of type $alu.
Using template $paramod$8b1a36ab2238111d2a0f4cb4ef2e14f2a55fc1f9\_90_alu for cells of type $alu.
Using template $paramod$03eba0cdd46566f6651a3011e0b5671fa6b5e494\_90_alu for cells of type $alu.
Using template $paramod$5ccf584370207a3ccc3032757a8e590623d4de56\_90_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using template $paramod$dad13a281fa6a9ffd6dd427a87dc9a952e80e9ea\_90_alu for cells of type $alu.
Using template $paramod$f956edc9fe4df758d9fdb10bfc518a364c99e75e\_90_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_90_alu for cells of type $alu.
Using template $paramod$6b90a16b6f3b57b9c9d958838204f952a01dc262\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010110 for cells of type $fa.
Using template $paramod$e161c1674351796cd6dd381e70ff05458bfe7755\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010110 for cells of type $lcu.
No more expansions possible.
<suppressed ~4824 debug messages>

6.22. Executing OPT pass (performing simple optimizations).

6.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~2468 debug messages>

6.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~1386 debug messages>
Removed a total of 462 cells.

6.22.3. Executing OPT_DFF pass (perform DFF optimizations).

6.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 228 unused cells and 2542 unused wires.
<suppressed ~229 debug messages>

6.22.5. Finished fast OPT passes.

6.23. Executing ABC pass (technology mapping using ABC).

6.23.1. Extracting gate netlist of module `\toplevel_chip' to `<abc-temp-dir>/input.blif'..
Extracted 2748 gates and 2791 wires to a netlist network with 41 inputs and 18 outputs.

6.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.23.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       58
ABC RESULTS:               AND cells:      141
ABC RESULTS:              XNOR cells:      172
ABC RESULTS:               XOR cells:      271
ABC RESULTS:            ANDNOT cells:      548
ABC RESULTS:               NOT cells:      168
ABC RESULTS:             ORNOT cells:      103
ABC RESULTS:               NOR cells:      227
ABC RESULTS:               MUX cells:      548
ABC RESULTS:                OR cells:      426
ABC RESULTS:        internal signals:     2732
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       18
Removing temp directory.

6.24. Executing OPT pass (performing simple optimizations).

6.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~15 debug messages>

6.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~180 debug messages>
Removed a total of 60 cells.

6.24.3. Executing OPT_DFF pass (perform DFF optimizations).

6.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 3 unused cells and 918 unused wires.
<suppressed ~13 debug messages>

6.24.5. Finished fast OPT passes.

6.25. Executing HIERARCHY pass (managing design hierarchy).

6.25.1. Analyzing design hierarchy..
Top module:  \toplevel_chip

6.25.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Removed 0 unused modules.

6.26. Printing statistics.

=== toplevel_chip ===

   Number of wires:               2628
   Number of wire bits:           2816
   Number of public wires:          29
   Number of public wire bits:     217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2647
     $_ANDNOT_                     545
     $_AND_                        132
     $_DFFE_PP0N_                    1
     $_DFFE_PP0P_                   37
     $_DFF_PP0_                     10
     $_MUX_                        548
     $_NAND_                        55
     $_NOR_                        222
     $_NOT_                        164
     $_ORNOT_                      103
     $_OR_                         422
     $_XNOR_                       165
     $_XOR_                        243

6.27. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Found and reported 0 problems.

7. Executing SETUNDEF pass (replace undef values with defined constants).

8. Executing SETUNDEF pass (replace undef values with defined constants).

9. Executing ASYNC2SYNC pass.
Replacing toplevel_chip.$auto$ff.cc:266:slice$20067 ($_DFFE_PP0N_): ARST=\io_in [13], D=$abc$27411$auto$rtlil.cc:2461:Not$19402, Q=\mchip.in1.count
Replacing toplevel_chip.$auto$ff.cc:266:slice$20068 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [2], Q=\mchip.in1.num2 [8]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20069 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [3], Q=\mchip.in1.num2 [9]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20070 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [4], Q=\mchip.in1.num2 [10]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20071 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [5], Q=\mchip.in1.num2 [11]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20072 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [6], Q=\mchip.in1.num2 [12]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20073 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [7], Q=\mchip.in1.num2 [13]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20074 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [8], Q=\mchip.in1.num2 [14]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20075 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [9], Q=\mchip.in1.num2 [15]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20086 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [2], Q=\mchip.in1.num1 [8]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20087 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [3], Q=\mchip.in1.num1 [9]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20088 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [4], Q=\mchip.in1.num1 [10]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20089 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [5], Q=\mchip.in1.num1 [11]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20090 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [6], Q=\mchip.in1.num1 [12]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20091 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [7], Q=\mchip.in1.num1 [13]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20092 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [8], Q=\mchip.in1.num1 [14]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20093 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [9], Q=\mchip.in1.num1 [15]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20249 ($_DFF_PP0_): ARST=\io_in [13], D=$abc$27411$flatten\mchip.\out1.$0\data_out[9:0][1], Q=\mchip.out1.data_out [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20250 ($_DFF_PP0_): ARST=\io_in [13], D=$abc$27411$flatten\mchip.\out1.$0\data_out[9:0][2], Q=\mchip.out1.data_out [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20251 ($_DFF_PP0_): ARST=\io_in [13], D=$abc$27411$flatten\mchip.\out1.$0\data_out[9:0][3], Q=\mchip.out1.data_out [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20252 ($_DFF_PP0_): ARST=\io_in [13], D=$abc$27411$flatten\mchip.\out1.$0\data_out[9:0][4], Q=\mchip.out1.data_out [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20253 ($_DFF_PP0_): ARST=\io_in [13], D=$abc$27411$flatten\mchip.\out1.$0\data_out[9:0][5], Q=\mchip.out1.data_out [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20254 ($_DFF_PP0_): ARST=\io_in [13], D=$abc$27411$flatten\mchip.\out1.$0\data_out[9:0][6], Q=\mchip.out1.data_out [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20255 ($_DFF_PP0_): ARST=\io_in [13], D=$abc$27411$flatten\mchip.\out1.$0\data_out[9:0][7], Q=\mchip.out1.data_out [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20256 ($_DFF_PP0_): ARST=\io_in [13], D=$abc$27411$flatten\mchip.\out1.$0\data_out[9:0][8], Q=\mchip.out1.data_out [8]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20257 ($_DFF_PP0_): ARST=\io_in [13], D=$abc$27411$flatten\mchip.\out1.$0\data_out[9:0][9], Q=\mchip.out1.data_out [9]
Replacing toplevel_chip.$auto$ff.cc:266:slice$20258 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.in1.start, Q=\mchip.out1.count
Replacing toplevel_chip.$auto$ff.cc:266:slice$22120 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [2], Q=\mchip.in1.num1 [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22121 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [3], Q=\mchip.in1.num1 [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22122 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [4], Q=\mchip.in1.num1 [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22123 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [5], Q=\mchip.in1.num1 [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22124 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [6], Q=\mchip.in1.num1 [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22125 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [7], Q=\mchip.in1.num1 [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22126 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [8], Q=\mchip.in1.num1 [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22127 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [9], Q=\mchip.in1.num1 [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22128 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [2], Q=\mchip.in1.num2 [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22129 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [3], Q=\mchip.in1.num2 [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22130 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [4], Q=\mchip.in1.num2 [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22131 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [5], Q=\mchip.in1.num2 [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22132 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [6], Q=\mchip.in1.num2 [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22133 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [7], Q=\mchip.in1.num2 [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22134 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [8], Q=\mchip.in1.num2 [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22135 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [9], Q=\mchip.in1.num2 [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22136 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [2], Q=\mchip.in1.op [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22137 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [3], Q=\mchip.in1.op [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22138 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [4], Q=\mchip.in1.op [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22139 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [5], Q=\mchip.in1.op [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$22140 ($_DFFE_PP0P_): ARST=\io_in [13], D=$abc$27411$auto$opt_dff.cc:219:make_patterns_logic$19398, Q=\mchip.in1.start

10. Executing SYNTH pass.

10.1. Executing HIERARCHY pass (managing design hierarchy).

10.1.1. Analyzing design hierarchy..
Top module:  \toplevel_chip

10.1.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Removed 0 unused modules.

10.2. Executing PROC pass (convert processes to netlists).

10.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

10.2.4. Executing PROC_INIT pass (extract init attributes).

10.2.5. Executing PROC_ARST pass (detect async resets in processes).

10.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

10.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

10.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

10.5. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Found and reported 0 problems.

10.6. Executing OPT pass (performing simple optimizations).

10.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

10.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

10.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

10.6.6. Executing OPT_DFF pass (perform DFF optimizations).

10.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

10.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.6.9. Finished OPT passes. (There is nothing left to do.)

10.7. Executing FSM pass (extract and optimize FSM).

10.7.1. Executing FSM_DETECT pass (finding FSMs in design).

10.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

10.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.8. Executing OPT pass (performing simple optimizations).

10.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

10.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

10.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

10.8.6. Executing OPT_DFF pass (perform DFF optimizations).

10.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

10.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.8.9. Finished OPT passes. (There is nothing left to do.)

10.9. Executing WREDUCE pass (reducing word size of cells).

10.10. Executing PEEPOPT pass (run peephole optimizers).

10.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

10.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toplevel_chip:
  created 0 $alu and 0 $macc cells.

10.13. Executing SHARE pass (SAT-based resource sharing).

10.14. Executing OPT pass (performing simple optimizations).

10.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

10.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

10.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

10.14.6. Executing OPT_DFF pass (perform DFF optimizations).

10.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

10.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.14.9. Finished OPT passes. (There is nothing left to do.)

10.15. Executing MEMORY pass.

10.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

10.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

10.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

10.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

10.17. Executing OPT pass (performing simple optimizations).

10.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

10.17.3. Executing OPT_DFF pass (perform DFF optimizations).

10.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

10.17.5. Finished fast OPT passes.

10.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

10.19. Executing OPT pass (performing simple optimizations).

10.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

10.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

10.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

10.19.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$27411$auto$blifparse.cc:386:parse_blif$28008 in front of them:
        $abc$27411$auto$blifparse.cc:386:parse_blif$28003
        $abc$27411$auto$blifparse.cc:386:parse_blif$28007

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$27411$auto$blifparse.cc:386:parse_blif$28040 in front of them:
        $abc$27411$auto$blifparse.cc:386:parse_blif$28038
        $abc$27411$auto$blifparse.cc:386:parse_blif$28039

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$27411$auto$blifparse.cc:386:parse_blif$28129 in front of them:
        $abc$27411$auto$blifparse.cc:386:parse_blif$28124
        $abc$27411$auto$blifparse.cc:386:parse_blif$28128

10.19.7. Executing OPT_DFF pass (perform DFF optimizations).

10.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

10.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~3 debug messages>

10.19.10. Rerunning OPT passes. (Maybe there is more to do..)

10.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

10.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

10.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

10.19.14. Executing OPT_SHARE pass.

10.19.15. Executing OPT_DFF pass (perform DFF optimizations).

10.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

10.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.19.18. Rerunning OPT passes. (Maybe there is more to do..)

10.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

10.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

10.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

10.19.22. Executing OPT_SHARE pass.

10.19.23. Executing OPT_DFF pass (perform DFF optimizations).

10.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

10.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.19.26. Finished OPT passes. (There is nothing left to do.)

10.20. Executing TECHMAP pass (map to technology primitives).

10.20.1. Executing Verilog-2005 frontend: /Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~76 debug messages>

10.21. Executing OPT pass (performing simple optimizations).

10.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

10.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

10.21.3. Executing OPT_DFF pass (perform DFF optimizations).

10.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

10.21.5. Finished fast OPT passes.

10.22. Executing ABC pass (technology mapping using ABC).

10.22.1. Extracting gate netlist of module `\toplevel_chip' to `<abc-temp-dir>/input.blif'..
Extracted 2644 gates and 2696 wires to a netlist network with 51 inputs and 26 outputs.

10.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      248
ABC RESULTS:              NAND cells:       66
ABC RESULTS:              XNOR cells:      132
ABC RESULTS:               XOR cells:      262
ABC RESULTS:               NOT cells:      136
ABC RESULTS:             ORNOT cells:      121
ABC RESULTS:               NOR cells:      205
ABC RESULTS:               MUX cells:      543
ABC RESULTS:                OR cells:      372
ABC RESULTS:            ANDNOT cells:      502
ABC RESULTS:        internal signals:     2619
ABC RESULTS:           input signals:       51
ABC RESULTS:          output signals:       26
Removing temp directory.

10.23. Executing OPT pass (performing simple optimizations).

10.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~26 debug messages>

10.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

10.23.3. Executing OPT_DFF pass (perform DFF optimizations).

10.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 3 unused cells and 2683 unused wires.
<suppressed ~15 debug messages>

10.23.5. Finished fast OPT passes.

10.24. Executing HIERARCHY pass (managing design hierarchy).

10.24.1. Analyzing design hierarchy..
Top module:  \toplevel_chip

10.24.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Removed 0 unused modules.

10.25. Printing statistics.

=== toplevel_chip ===

   Number of wires:               2628
   Number of wire bits:           2717
   Number of public wires:          18
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2620
     $_ANDNOT_                     502
     $_AND_                        248
     $_MUX_                        543
     $_NAND_                        66
     $_NOR_                        205
     $_NOT_                        133
     $_ORNOT_                      121
     $_OR_                         372
     $_SDFFE_PP0N_                   1
     $_SDFFE_PP0P_                  37
     $_SDFF_PP0_                    10
     $_XNOR_                       128
     $_XOR_                        254

10.26. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Found and reported 0 problems.
Renaming module \toplevel_chip to \d20_zhehuax_16bit_fpu.

11. Executing Verilog backend.

11.1. Executing BMUXMAP pass.

11.2. Executing DEMUXMAP pass.
Dumping module `\d20_zhehuax_16bit_fpu'.

12. Executing CHECK pass (checking for obvious problems).
Checking module d20_zhehuax_16bit_fpu...
Found and reported 0 problems.

13. Printing statistics.

=== d20_zhehuax_16bit_fpu ===

   Number of wires:               2628
   Number of wire bits:           2717
   Number of public wires:          18
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2620
     $_ANDNOT_                     502
     $_AND_                        248
     $_MUX_                        543
     $_NAND_                        66
     $_NOR_                        205
     $_NOT_                        133
     $_ORNOT_                      121
     $_OR_                         372
     $_SDFFE_PP0N_                   1
     $_SDFFE_PP0P_                  37
     $_SDFF_PP0_                    10
     $_XNOR_                       128
     $_XOR_                        254

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: ac90d20a0c, CPU: user 2.39s system 0.08s
Yosys 0.36+3 (git sha1 a53032104, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 26% 73x opt_expr (0 sec), 14% 57x opt_clean (0 sec), ...

