
---------- Begin Simulation Statistics ----------
final_tick                                 3269568500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 244349                       # Simulator instruction rate (inst/s)
host_mem_usage                                4495468                       # Number of bytes of host memory used
host_op_rate                                   245133                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.37                       # Real time elapsed on the host
host_tick_rate                              199777735                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3998995                       # Number of instructions simulated
sim_ops                                       4011843                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003270                       # Number of seconds simulated
sim_ticks                                  3269568500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.985236                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3961653                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3962238                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 74                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               365                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              5935                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              32                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               20                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3963629                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     588                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  13072841                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    15740                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               282                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    3960399                       # Number of branches committed
system.cpu.commit.bw_lim_events                   269                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            9543                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3998995                       # Number of instructions committed
system.cpu.commit.committedOps                4011843                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6303258                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.636471                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.509397                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2327838     36.93%     36.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3963094     62.87%     99.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2841      0.05%     99.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3108      0.05%     99.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2505      0.04%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          102      0.00%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3446      0.05%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           55      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          269      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6303258                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  197                       # Number of function calls committed.
system.cpu.commit.int_insts                     51871                       # Number of committed integer instructions.
system.cpu.commit.loads                         13416                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3982606     99.27%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           13416      0.33%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          15820      0.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4011843                       # Class of committed instruction
system.cpu.commit.refs                          29236                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3998995                       # Number of Instructions Simulated
system.cpu.committedOps                       4011843                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.635195                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.635195                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2254844                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    83                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              3961349                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                4021720                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    84223                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3959004                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    283                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   296                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  6341                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3963629                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2883                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       6177937                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   309                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4009299                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     732                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.606139                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             126392                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3962253                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.613123                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6304695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.638277                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.537033                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2335067     37.04%     37.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3957721     62.77%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1222      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1724      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1654      0.03%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1100      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1008      0.02%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      953      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4246      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6304695                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          234443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  293                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3962132                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.664343                       # Inst execution rate
system.cpu.iew.exec_refs                       358608                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      16583                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  657202                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 15476                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  9                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                17342                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4021384                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                342025                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                71                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4344228                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    283                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                656976                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    283                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                659181                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           216                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       328608                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2060                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1522                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          170                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            123                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     28774                       # num instructions consuming a value
system.cpu.iew.wb_count                       4015620                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.699034                       # average fanout of values written-back
system.cpu.iew.wb_producers                     20114                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.614090                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4344228                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   398968                       # number of integer regfile reads
system.cpu.int_regfile_writes                   35147                       # number of integer regfile writes
system.cpu.ipc                               0.611548                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.611548                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3985654     91.74%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               342049      7.87%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               16596      0.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4344300                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       77258                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017784                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      10      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  77039     99.72%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   209      0.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4421557                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           15070604                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4015620                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4030922                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4021375                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4344300                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   9                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            9538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                52                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        26453                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6304695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.689058                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.628149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2233276     35.42%     35.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3979135     63.11%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                6639      0.11%     98.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3020      0.05%     98.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               74803      1.19%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                5563      0.09%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 918      0.01%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 436      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 905      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6304695                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.664354                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                15476                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17342                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6696491                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      3                       # number of misc regfile writes
system.cpu.numCycles                          6539138                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1604080                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 49211                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 433742                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    85930                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 287373                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12177150                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4021489                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               57118                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3962411                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 350167                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    283                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                650726                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     7907                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            79561                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1265                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     45534                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     10324375                       # The number of ROB reads
system.cpu.rob.rob_writes                     8044212                       # The number of ROB writes
system.cpu.timesIdled                            3463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           467                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              17000                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             17000                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             15794                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            15794                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        58368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.acctest.coherency_bus.master[0]::system.l2.cpu_side         1454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 65588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       184512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       127434                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.acctest.coherency_bus.master[0]::system.l2.cpu_side        29876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 341822                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33013                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  33013    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33013                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           24510613                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            960500                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          21287000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4324500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               16273                       # Transaction distribution
system.membus.trans_dist::ReadResp              16740                       # Transaction distribution
system.membus.trans_dist::WriteReq              15794                       # Transaction distribution
system.membus.trans_dist::WriteResp             15794                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           467                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           94                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port        16010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave        13304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        65068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  65068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port       215226                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       100260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave        26140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       341834                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  341834                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32699                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32699    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32699                       # Request fanout histogram
system.membus.reqLayer6.occupancy            32339221                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            14057495                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy               94000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            11273433                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               10000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy           61501500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.acctest.acc.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.acctest.acc_spm.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.acctest.acc_spm.bytes_read::.acctest.acc.system.acctest.acc        37272                       # Number of bytes read from this memory
system.acctest.acc_spm.bytes_read::total        37272                       # Number of bytes read from this memory
system.acctest.acc_spm.bytes_written::.acctest.acc.system.acctest.acc         3952                       # Number of bytes written to this memory
system.acctest.acc_spm.bytes_written::.acctest.dma        29876                       # Number of bytes written to this memory
system.acctest.acc_spm.bytes_written::.cpu.data        25924                       # Number of bytes written to this memory
system.acctest.acc_spm.bytes_written::total        59752                       # Number of bytes written to this memory
system.acctest.acc_spm.num_reads::.acctest.acc.system.acctest.acc         5986                       # Number of read requests responded to by this memory
system.acctest.acc_spm.num_reads::total          5986                       # Number of read requests responded to by this memory
system.acctest.acc_spm.num_writes::.acctest.acc.system.acctest.acc          494                       # Number of write requests responded to by this memory
system.acctest.acc_spm.num_writes::.acctest.dma          727                       # Number of write requests responded to by this memory
system.acctest.acc_spm.num_writes::.cpu.data         6481                       # Number of write requests responded to by this memory
system.acctest.acc_spm.num_writes::total         7702                       # Number of write requests responded to by this memory
system.acctest.acc_spm.bw_read::.acctest.acc.system.acctest.acc     11399669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.acc_spm.bw_read::total        11399669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.acc_spm.bw_write::.acctest.acc.system.acctest.acc      1208722                       # Write bandwidth from this memory (bytes/s)
system.acctest.acc_spm.bw_write::.acctest.dma      9137597                       # Write bandwidth from this memory (bytes/s)
system.acctest.acc_spm.bw_write::.cpu.data      7928875                       # Write bandwidth from this memory (bytes/s)
system.acctest.acc_spm.bw_write::total       18275194                       # Write bandwidth from this memory (bytes/s)
system.acctest.acc_spm.bw_total::.acctest.acc.system.acctest.acc     12608392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.acc_spm.bw_total::.acctest.dma      9137597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.acc_spm.bw_total::.cpu.data      7928875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.acc_spm.bw_total::total       29674864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          727                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          727                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.tol2bus.slave[4]         1454                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         1454                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.tol2bus.slave[4]        29876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total        29876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples          727                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0          727    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total          727                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy       944000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer1.occupancy     15668500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer1.utilization          0.5                       # Layer utilization (%)
system.acctest.stream_dma_0.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.acctest.stream_dma_1.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq          124                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp          124                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         7255                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         7255                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.acc_spm.port        12962                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.acc.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          282                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        13304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.acc_spm.port         1454                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         1454                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total        14758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.acc_spm.port        25924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.acc.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          186                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        26140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.acc_spm.port        29876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total        29876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        56016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy     35927500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy        54000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       244002                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      6776000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy       727000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       184512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        30714                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       215226                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       184512                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       184512                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2883                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data         5122                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8005                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     56433135                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      9393900                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       65827035                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     56433135                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     56433135                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     56433135                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      9393900                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      65827035                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.acctest.dma                 4                       # number of demand (read+write) hits
system.l2.demand_hits::total                        4                       # number of demand (read+write) hits
system.l2.overall_hits::.acctest.dma                4                       # number of overall hits
system.l2.overall_hits::total                       4                       # number of overall hits
system.l2.demand_misses::.acctest.dma             723                       # number of demand (read+write) misses
system.l2.demand_misses::total                    723                       # number of demand (read+write) misses
system.l2.overall_misses::.acctest.dma            723                       # number of overall misses
system.l2.overall_misses::total                   723                       # number of overall misses
system.l2.demand_miss_latency::.acctest.dma     51518000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         51518000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.acctest.dma     51518000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        51518000                       # number of overall miss cycles
system.l2.demand_accesses::.acctest.dma           727                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  727                       # number of demand (read+write) accesses
system.l2.overall_accesses::.acctest.dma          727                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 727                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.acctest.dma     0.994498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994498                       # miss rate for demand accesses
system.l2.overall_miss_rate::.acctest.dma     0.994498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994498                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.acctest.dma 71255.878285                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71255.878285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.acctest.dma 71255.878285                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71255.878285                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.acctest.dma          256                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 256                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.acctest.dma          256                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                256                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.acctest.dma          467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               467                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.acctest.dma          467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              467                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu.inst         2883                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        29184                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        32067                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.acctest.dma     33004000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     33004000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.acctest.dma     33004000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     33004000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.inst    146615496                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    788129500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    934744996                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.acctest.dma     0.642366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.642366                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.acctest.dma     0.642366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.642366                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.acctest.dma 70672.376874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70672.376874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.acctest.dma 70672.376874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70672.376874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50855.184183                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 27005.533854                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 29149.748838                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_hits::.acctest.dma                4                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       4                       # number of ReadReq hits
system.l2.ReadReq_misses::.acctest.dma            723                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   723                       # number of ReadReq misses
system.l2.ReadReq_miss_latency::.acctest.dma     51518000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        51518000                       # number of ReadReq miss cycles
system.l2.ReadReq_accesses::.acctest.dma          727                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 727                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.acctest.dma     0.994498                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.994498                       # miss rate for ReadReq accesses
system.l2.ReadReq_avg_miss_latency::.acctest.dma 71255.878285                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 71255.878285                       # average ReadReq miss latency
system.l2.ReadReq_mshr_hits::.acctest.dma          256                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                256                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_misses::.acctest.dma          467                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              467                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable::.cpu.inst         2883                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        13390                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        16273                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_miss_latency::.acctest.dma     33004000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     33004000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst    146615496                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    788129500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    934744996                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::.acctest.dma     0.642366                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.642366                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_avg_mshr_miss_latency::.acctest.dma 70672.376874                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70672.376874                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50855.184183                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 58859.559373                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 57441.467216                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        15794                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        15794                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   302.511486                       # Cycle average of tags in use
system.l2.tags.total_refs                         471                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       467                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.008565                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1122964000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.acctest.dma    302.511486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.acctest.dma     0.009232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.009232                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           467                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3          467                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.014252                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6283                       # Number of tag accesses
system.l2.tags.data_accesses                     6283                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        29888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              63568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data        36692                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           36692                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma          467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data           9215                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9215                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma        9141267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10301053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19442321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         11222276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11222276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma       9141267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21523329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             30664597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001356560250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26628                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                458                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8610                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9215                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9215                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    298                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8706                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     34658500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   41560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               190508500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4169.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22919.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7709                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     429                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                    64                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   138                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  7547                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                   394                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   467                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                   32                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   36                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 9147                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    855.537994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   725.232647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.447664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            8      1.22%      1.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           94     14.29%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           10      1.52%     17.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      0.91%     17.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      2.13%     20.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      0.61%     20.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.52%     22.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      2.43%     24.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          496     75.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          658                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     265.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1347.647923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            26     96.30%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.925926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.921649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.384900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      3.70%      3.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26     96.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 531968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   30976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   63568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                36692                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       162.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     19.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1291724500                       # Total gap between requests
system.mem_ctrls.avgGap                      72467.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        29888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32586                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.cpu.data         1936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 9141267.418009439483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9966452.759744901210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 592127.065085193957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma          467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data         9215                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma     12637750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    177870750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data  21705128325                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     27061.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     21843.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   2355412.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     257534160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         47049510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1215893760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1520477430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.039173                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3160628500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    108940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4698120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2497110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            59347680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2526480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     257534160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        441221040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        883959840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1651784430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.199518                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2288317768                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    108940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    872310732                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  47                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 47                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio           94                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           94                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      94                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          188                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          188                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      188                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy                94000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      3269568500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst         2883                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         2883                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst    191358500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    191358500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66374.783212                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66374.783212                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst         2883                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         2883                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst    191358500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    191358500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66374.783212                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66374.783212                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        29184                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        29184                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    955517000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    955517000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 32741.125274                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 32741.125274                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        13390                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        13390                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    955517000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    955517000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 71360.492905                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 71360.492905                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        15794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        15794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3269568500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
