// Seed: 2543449962
module module_0 ();
endmodule
module module_0 (
    id_1,
    id_2,
    module_1,
    id_3
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_5 = id_2;
  supply0 id_6;
  id_7 :
  assert property (@(posedge id_3) 1 == 1)
  else $display(1, id_6, id_4);
  assign id_2 = 1;
  module_0();
  wire id_8, id_9, id_10, id_11, id_12;
  assign id_2 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  module_0();
endmodule
