mips_core
mips_dvc
r32_reg_clr_cls
ctl_FSM
ext
ext_ctl_reg_clr_cls
mips_sys
pc
pc_gen
pc_gen_ctl_reg_clr_cls
r1_reg_clr_cls
rf_stage
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_2
rf_stage/input_pause
mips_sys/inst_i_mips_core
ctl_FSM/reg_NextState
ctl_FSM/reg_CurrState
ctl_FSM/always_5
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_6/block_1/case_1/block_8
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
ctl_FSM/input_irq
ctl_FSM/always_6/block_1/case_1/block_2/stmt_6
ctl_FSM/always_6/block_1/case_1/block_2
rf_stage/inst_MAIN_FSM
ctl_FSM/always_6/block_1/case_1
ctl_FSM/always_6/block_1
ctl_FSM/always_6
pc_gen/input_pc_prectl
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
mips_core/wire_BUS117
rf_stage/input_ext_ctl_i
ext/input_ctl
ctl_FSM/always_5/block_1/case_1/block_2
mips_sys/inst_imips_dvc
rf_stage/wire_BUS1013
mips_dvc/always_5
ctl_FSM/always_3/if_1
pc/inst_pc_latch
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_2
pipelinedregs/input_ext_ctl_i
ext_ctl_reg_clr_cls/input_ext_ctl_i
decode_pipe/wire_BUS2072
r1_reg_clr_cls/input_r1_i
pc_gen/reg_pc_next
pc_gen_ctl_reg_clr_cls/always_1
decode_pipe/wire_BUS2102
mips_dvc/always_5/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1
mips_core/wire_BUS197
rf_stage/input_id_cmd
ext/input_ins_i
rf_stage/wire_BUS2085
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ctl_FSM/always_3/if_1/case_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4
ctl_FSM/reg_pc_prectl
r1_reg_clr_cls/reg_r1_o
pc/wire_lpause
mips_core/input_irq_i
mips_dvc/reg_cmd
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
mips_dvc/always_5/if_1/block_2
pc_gen_ctl_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1
ext/reg_res
ctl_FSM/always_3/if_1/case_1/stmt_1
pc_gen/always_1/if_1/block_1/if_1/block_2
pc/wire_pc_cls
rf_stage/input_ins_i
pipelinedregs/wire_ext_ctl
mips_core/wire_BUS27031
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
mips_dvc/always_5/if_1/block_2/if_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_6
ctl_FSM/input_id_cmd
rf_stage/input_irq_i
mips_dvc/reg_irq_req_o
mips_sys/wire_w_irq
decode_pipe/wire_ext_ctl_o
r32_reg_clr_cls/always_1/if_1
pipelinedregs/wire_pc_gen_ctl_o
mips_core/wire_BUS271
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1
ext/wire_instr25_0
pc/wire_pc_o
ctl_FSM/always_4
ctl_FSM/input_pause
decode_pipe/wire_fsm_dly
pipelinedregs/input_pc_gen_ctl_i
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1
ext_ctl_reg_clr_cls/always_1
mips_dvc/always_6
rf_stage/wire_ext_o
rf_stage/input_pc_gen_ctl
r1_reg_clr_cls/always_1
mips_sys/wire_zz_pc_o
pc_gen/always_1
r32_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_3/if_1
pc_gen_ctl_reg_clr_cls/input_clr
pc_gen/always_1/if_1/block_1
pc_gen/input_imm
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ext/always_1
r1_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/reg_delay_counter
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_core/inst_decoder_pipe
pipelinedregs/inst_U4
ext/always_1/case_1
rf_stage/inst_i_ext
pc_gen/input_pause
r32_reg_clr_cls/input_cls
r1_reg_clr_cls/always_1/if_1/if_1/stmt_2
pc_gen/always_1/if_1/block_1/if_1
rf_stage/wire_pc_next
decode_pipe/inst_idecoder
pc/input_pc_i
pipelinedregs/inst_U8
mips_core/inst_iRF_stage
ext_ctl_reg_clr_cls/input_clr
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
ext/always_1/case_1/stmt_3
pc_gen/input_pc
pc_gen/always_1/if_1/block_1/if_1/block_1
rf_stage/inst_i_pc_gen
r32_reg_clr_cls/input_r32_i
ctl_FSM/always_3
pc/inst_pause_latch
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
ext/assign_1_instr25_0
r32_reg_clr_cls/reg_r32_o
ext_ctl_reg_clr_cls/input_cls
rf_stage/inst_ins_reg
mips_core/inst_new_pc
mips_core/wire_zz_pc_o
ctl_FSM/always_4/if_1
ctl_FSM/always_5/block_1/case_1/block_3
pc/assign_1_pc_cls
pc_gen/always_1/if_1
pc_gen/input_ctl
pc_gen_ctl_reg_clr_cls/always_1/if_1/stmt_1
decode_pipe/wire_pc_gen_ctl_o
ext_ctl_reg_clr_cls/always_1/if_1
r1_reg_clr_cls/always_1/if_1
rf_stage/input_pc_i
mips_dvc/always_6/stmt_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
ext/always_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4/expr_1
pc_gen/always_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/cond
pipelinedregs/inst_U4/expr_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_3/if_1/case_1/stmt_1/expr_1
ctl_FSM/always_5/block_1/case_1/block_3/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/cond
pipelinedregs
decode_pipe
decode_pipe/inst_pipereg
mips_sys/constraint_zz_pc_o
