# Pipelined 4Ã—4 Matrix Multiplier (SystemVerilog)

A 4Ã—4 matrix multiplier implemented in **SystemVerilog** using a **3-stage pipelined architecture** (multiplication â†’ partial sums â†’ final summation). Includes a testbench for simulation and verification.



## ğŸš€ Features
- Implements **4Ã—4 matrix multiplication** in hardware.
- **Three pipeline stages** for improved performance:
  1. Multiplication of elements
  2. Pairwise addition of partial products
  3. Final summation
- Synchronous reset support.
- Verified with testbench and sample matrices.
- Generates console outputs and waveforms (`.vcd`).

ğŸ› ï¸ Simulation This project was tested using: Icarus Verilog EDA Playground GTKWave for waveform viewing

âœï¸ Author: Rohan Pydipalli
