============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:32:33 pm
  Module:                 ripple_carry_adder_8bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (24 ps) Path Delay Check
     Startpoint: (F) A[0]
       Endpoint: (R) S[7]

                   Capture    Launch  
      Path Delay:+    2750         -  
      Drv Adjust:+       0         0  
         Arrival:=    2750            
                                      
   Required Time:=    2750            
       Data Path:-    2726            
           Slack:=      24            

Exceptions/Constraints:
  max_delay             2750            constraints.sdc_line_1 

#---------------------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags     Arc     Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  A[0]                                 -       -         F     (arrival)                      1  4.2  1000     0       0    (-,-) 
  g4/Y                                 -       A->Y      R     sky130_fd_sc_hd__clkinv_1      1  5.9   190   226     226    (-,-) 
  g3/Y                                 -       A->Y      F     sky130_fd_sc_hd__inv_2         3 11.2    58    74     300    (-,-) 
  F1A/g99__6260/Y                      -       A->Y      R     sky130_fd_sc_hd__nor2_1        1  3.9    97   115     415    (-,-) 
  F1A/g95__2398/Y                      -       A2->Y     F     sky130_fd_sc_hd__o21ai_1       2  8.4    98    96     512    (-,-) 
  full_adder_loop[1].FA/g62__3680/Y    -       A->Y      R     sky130_fd_sc_hd__nand2_1       1  3.7    55    82     594    (-,-) 
  full_adder_loop[1].FA/g60__5526/Y    -       A->Y      F     sky130_fd_sc_hd__nand2_1       2  8.4    83    77     671    (-,-) 
  full_adder_loop[2].FA/g2/X           -       A1->X     F     sky130_fd_sc_hd__a21o_1        2  8.4    58   192     863    (-,-) 
  full_adder_loop[3].FA/g59__4733/Y    -       A->Y      R     sky130_fd_sc_hd__nand2_1       1  3.8    56    65     928    (-,-) 
  full_adder_loop[3].FA/g57__5115/Y    -       B->Y      F     sky130_fd_sc_hd__nand2b_1      2  8.1    77    82    1010    (-,-) 
  full_adder_loop[4].FA/g59__2346/Y    -       B1->Y     R     sky130_fd_sc_hd__o21ai_1       1  3.8   250    92    1102    (-,-) 
  full_adder_loop[4].FA/g57__9945/Y    -       B->Y      F     sky130_fd_sc_hd__nand2b_1      1  5.8    79   111    1213    (-,-) 
  full_adder_loop[5].FA/g57__7410/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   390    1603    (-,-) 
  full_adder_loop[6].FA/g57__6417/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  6.3    99   400    2004    (-,-) 
  full_adder_loop[7].FA/g57__5477/SUM  -       CIN->SUM  R     sky130_fd_sc_hd__fa_2          1 51.3   291   722    2725    (-,-) 
  S[7]                                 <<<     -         R     (port)                         -    -     -     0    2726    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------

