#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb  8 11:07:17 2017
# Process ID: 8447
# Current directory: /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/impl_1
# Command line: vivado -log top_level.vdi -applog -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file: /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/impl_1/top_level.vdi
# Journal file: /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp' for cell 'pcie_0'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_axis/ila_axis.dcp' for cell 'app_0/dbg_0.axis_debug'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_dma_ctrl_reg.dcp' for cell 'app_0/dbg_1.dma_ctrl_debug'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_wsh_pipe.dcp' for cell 'app_0/dbg_2.pipelined_wishbone_debug'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_pd_pdm.dcp' for cell 'app_0/dbg_3.wbm_to_p2l_debug'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.dcp' for cell 'app_0/l2p_dma/cmp_addr_fifo/U0'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512.dcp' for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512'
INFO: [Netlist 29-17] Analyzing 1153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc:118]
INFO: [Timing 38-2] Deriving generated clocks [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc:118]
create_generated_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2002.527 ; gain = 499.500 ; free physical = 11549 ; free virtual = 21030
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_axis/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_0.axis_debug/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_axis/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_0.axis_debug/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_1.dma_ctrl_debug/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_1.dma_ctrl_debug/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_2.pipelined_wishbone_debug/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_2.pipelined_wishbone_debug/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_3.wbm_to_p2l_debug/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_3.wbm_to_p2l_debug/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512/fifo_96x512.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512/fifo_96x512.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc]
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:71]
WARNING: [Vivado 12-507] No nets matched 'clk200'. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:76]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:76]
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_axis/ila_axis.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_dma_ctrl_reg.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_wsh_pipe.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_pd_pdm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512.dcp'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512/fifo_96x512_clocks.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512/fifo_96x512_clocks.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_phy_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_phy_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_received_hot_rst_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 696 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 696 instances

link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 2003.527 ; gain = 949.828 ; free physical = 11600 ; free virtual = 21012
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2035.543 ; gain = 32.016 ; free physical = 11601 ; free virtual = 21013
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:71]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "90ff46d6e07ef250".
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2035.547 ; gain = 0.000 ; free physical = 11573 ; free virtual = 20979
Phase 1 Generate And Synthesize Debug Cores | Checksum: 259a2eeef

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2035.547 ; gain = 0.004 ; free physical = 11573 ; free virtual = 20979
Implement Debug Cores | Checksum: 23a0a423c

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 518 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2b630a31c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2035.547 ; gain = 0.004 ; free physical = 11570 ; free virtual = 20977

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 9 load pin(s).
INFO: [Opt 31-10] Eliminated 1613 cells.
Phase 3 Constant Propagation | Checksum: 22d8cd4da

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.547 ; gain = 0.004 ; free physical = 11568 ; free virtual = 20975

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2304 unconnected nets.
INFO: [Opt 31-11] Eliminated 973 unconnected cells.
Phase 4 Sweep | Checksum: 19b266b38

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2035.547 ; gain = 0.004 ; free physical = 11568 ; free virtual = 20975

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2035.547 ; gain = 0.000 ; free physical = 11568 ; free virtual = 20975
Ending Logic Optimization Task | Checksum: 19b266b38

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2035.547 ; gain = 0.004 ; free physical = 11568 ; free virtual = 20975

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:71]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
