\hypertarget{pcireg_8h}{
\section{dev/pcireg.h}
\label{pcireg_8h}\index{dev/pcireg.h@{dev/pcireg.h}}
}
{\ttfamily \#include $<$sys/types.h$>$}\par
{\ttfamily \#include \char`\"{}base/bitfield.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/bitunion.hh\char`\"{}}\par
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
union \hyperlink{unionPCIConfig}{PCIConfig}
\item 
struct \hyperlink{structPMCAP}{PMCAP}
\item 
struct \hyperlink{structMSICAP}{MSICAP}
\item 
struct \hyperlink{structMSIXCAP}{MSIXCAP}
\item 
union \hyperlink{unionMSIXTable}{MSIXTable}
\item 
struct \hyperlink{structMSIXPbaEntry}{MSIXPbaEntry}
\item 
struct \hyperlink{structPXCAP}{PXCAP}
\end{DoxyCompactItemize}
\subsection*{マクロ定義}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{pcireg_8h_ae01a383ed97f2fef624e91dadb388637}{PCI\_\-VENDOR\_\-ID}~0x00
\item 
\#define \hyperlink{pcireg_8h_ad26cd5a9786b77d9fb9ae23cd2d7eae5}{PCI\_\-DEVICE\_\-ID}~0x02
\item 
\#define \hyperlink{pcireg_8h_ace199ecb77d8e32d759ac065c22304b3}{PCI\_\-COMMAND}~0x04
\item 
\#define \hyperlink{pcireg_8h_a250f9aa7637e1c67edc266e2d36adf49}{PCI\_\-STATUS}~0x06
\item 
\#define \hyperlink{pcireg_8h_ad929de128f7af09f5859000ee3cff800}{PCI\_\-REVISION\_\-ID}~0x08
\item 
\#define \hyperlink{pcireg_8h_aeceb83f22ca5473d93fb37286277a025}{PCI\_\-CLASS\_\-CODE}~0x09
\item 
\#define \hyperlink{pcireg_8h_ac9318b91036f245b883c26723ef684cc}{PCI\_\-SUB\_\-CLASS\_\-CODE}~0x0A
\item 
\#define \hyperlink{pcireg_8h_a42e0df2aedc08b732c75f823fcd85227}{PCI\_\-BASE\_\-CLASS\_\-CODE}~0x0B
\item 
\#define \hyperlink{pcireg_8h_ab0714901b1972ad6700d98d11d683f04}{PCI\_\-CACHE\_\-LINE\_\-SIZE}~0x0C
\item 
\#define \hyperlink{pcireg_8h_ae2cade69be1011c19d4918689e988e2d}{PCI\_\-LATENCY\_\-TIMER}~0x0D
\item 
\#define \hyperlink{pcireg_8h_a19e39e2931bb71460a3b5e1e30206d7b}{PCI\_\-HEADER\_\-TYPE}~0x0E
\item 
\#define \hyperlink{pcireg_8h_a7e90cb70f5d4911a8126fe93cdac2147}{PCI\_\-BIST}~0x0F
\item 
\#define \hyperlink{pcireg_8h_a184279369796cf3813da355aff656541}{PCI\_\-CMD\_\-BME}~0x04
\item 
\#define \hyperlink{pcireg_8h_a19eeefdf3c3100d9ab29182cbbcba083}{PCI\_\-CMD\_\-MSE}~0x02
\item 
\#define \hyperlink{pcireg_8h_a5ef611f182e4d3e653e8de20c1e5cece}{PCI\_\-CMD\_\-IOSE}~0x01
\item 
\#define \hyperlink{pcireg_8h_a39932ff1c345dd901bb659674bd48047}{PCI0\_\-BASE\_\-ADDR0}~0x10
\item 
\#define \hyperlink{pcireg_8h_a64d335caa87a13112f58188eccfba11a}{PCI0\_\-BASE\_\-ADDR1}~0x14
\item 
\#define \hyperlink{pcireg_8h_a6716bb8855d6b1ff25b62cc87027162c}{PCI0\_\-BASE\_\-ADDR2}~0x18
\item 
\#define \hyperlink{pcireg_8h_a7c204d80c7bc7a50e5c94bd2f38e0f4d}{PCI0\_\-BASE\_\-ADDR3}~0x1C
\item 
\#define \hyperlink{pcireg_8h_a304bb66dc75ec4c103bb9da0f49ea407}{PCI0\_\-BASE\_\-ADDR4}~0x20
\item 
\#define \hyperlink{pcireg_8h_a47002e96fe34d8b3682b4234b3f26c1a}{PCI0\_\-BASE\_\-ADDR5}~0x24
\item 
\#define \hyperlink{pcireg_8h_a3f233600f6bb6493b76898665d1701c9}{PCI0\_\-CIS}~0x28
\item 
\#define \hyperlink{pcireg_8h_a8333b3eaf5d9613dd8bb9167f52b6c84}{PCI0\_\-SUB\_\-VENDOR\_\-ID}~0x2C
\item 
\#define \hyperlink{pcireg_8h_a185c9ea6643dcb3e5e8c786377c52d34}{PCI0\_\-SUB\_\-SYSTEM\_\-ID}~0x2E
\item 
\#define \hyperlink{pcireg_8h_a4a70c485d282aee33ff0bcf87a8db2ea}{PCI0\_\-ROM\_\-BASE\_\-ADDR}~0x30
\item 
\#define \hyperlink{pcireg_8h_a301b4097be4675151b3e433dc0b5e1fe}{PCI0\_\-CAP\_\-PTR}~0x34
\item 
\#define \hyperlink{pcireg_8h_a1bc84b06208bc0ae98469ea26240877a}{PCI0\_\-RESERVED}~0x35
\item 
\#define \hyperlink{pcireg_8h_a2c5172494eed3f80066b8a9e201cace9}{PCI0\_\-INTERRUPT\_\-LINE}~0x3C
\item 
\#define \hyperlink{pcireg_8h_a0a00cf17c993aec6cdab188080f84692}{PCI0\_\-INTERRUPT\_\-PIN}~0x3D
\item 
\#define \hyperlink{pcireg_8h_a1a5f87fba6c816f9dfaf67394355652c}{PCI0\_\-MINIMUM\_\-GRANT}~0x3E
\item 
\#define \hyperlink{pcireg_8h_a33ccf25ec6904c85fcb774db09bb0f56}{PCI0\_\-MAXIMUM\_\-LATENCY}~0x3F
\item 
\#define \hyperlink{pcireg_8h_a92394c8afe033718f5d2e126d300842a}{PCI1\_\-BASE\_\-ADDR0}~0x10
\item 
\#define \hyperlink{pcireg_8h_a0c67b146b1701e298f86e41f57abb01c}{PCI1\_\-BASE\_\-ADDR1}~0x14
\item 
\#define \hyperlink{pcireg_8h_a05bc4e6ac67ba912c140ded70498ee73}{PCI1\_\-PRI\_\-BUS\_\-NUM}~0x18
\item 
\#define \hyperlink{pcireg_8h_a17dbd8cf2d59fe60f24d08cb22f7fde1}{PCI1\_\-SEC\_\-BUS\_\-NUM}~0x19
\item 
\#define \hyperlink{pcireg_8h_a43d361802be3f6b1700e3004d527d236}{PCI1\_\-SUB\_\-BUS\_\-NUM}~0x1A
\item 
\#define \hyperlink{pcireg_8h_a47e52e48ceb02749e182547beef59a0e}{PCI1\_\-SEC\_\-LAT\_\-TIMER}~0x1B
\item 
\#define \hyperlink{pcireg_8h_a5496bbaa713db54ffc76f05cf3b721eb}{PCI1\_\-IO\_\-BASE}~0x1C
\item 
\#define \hyperlink{pcireg_8h_a5153cc566c02c576df37f34bb61f9e84}{PCI1\_\-IO\_\-LIMIT}~0x1D
\item 
\#define \hyperlink{pcireg_8h_adfd064b106440e1b6a7d58fc744c596c}{PCI1\_\-SECONDARY\_\-STATUS}~0x1E
\item 
\#define \hyperlink{pcireg_8h_a911e017ff100d8cbf9c2f8c59c3be314}{PCI1\_\-MEM\_\-BASE}~0x20
\item 
\#define \hyperlink{pcireg_8h_aeedf506b1f233f880db89cf010fe4ff8}{PCI1\_\-MEM\_\-LIMIT}~0x22
\item 
\#define \hyperlink{pcireg_8h_a0cedd0cba44a5bf7af0bf7acefb8a182}{PCI1\_\-PRF\_\-MEM\_\-BASE}~0x24
\item 
\#define \hyperlink{pcireg_8h_accb94f315870af3ad26db80f72196997}{PCI1\_\-PRF\_\-MEM\_\-LIMIT}~0x26
\item 
\#define \hyperlink{pcireg_8h_a982537207402b86bb50108d982900a00}{PCI1\_\-PRF\_\-BASE\_\-UPPER}~0x28
\item 
\#define \hyperlink{pcireg_8h_acda80f3e11c8ecbed899ffbca5af1009}{PCI1\_\-PRF\_\-LIMIT\_\-UPPER}~0x2C
\item 
\#define \hyperlink{pcireg_8h_ad01262a1ae68f308944b41ee72fceeae}{PCI1\_\-IO\_\-BASE\_\-UPPER}~0x30
\item 
\#define \hyperlink{pcireg_8h_a06879e1286d1cbd68082321dc689c340}{PCI1\_\-IO\_\-LIMIT\_\-UPPER}~0x32
\item 
\#define \hyperlink{pcireg_8h_a0e999bbf2e65e147ee48aaac9cf3b976}{PCI1\_\-RESERVED}~0x34
\item 
\#define \hyperlink{pcireg_8h_a17b83a1762a8b2ee3c159a526ff06ac5}{PCI1\_\-ROM\_\-BASE\_\-ADDR}~0x38
\item 
\#define \hyperlink{pcireg_8h_ab359a5b06ca41c532a783bb95d64be8d}{PCI1\_\-INTR\_\-LINE}~0x3C
\item 
\#define \hyperlink{pcireg_8h_a12c885ed6286a28461f0b69866fb8646}{PCI1\_\-INTR\_\-PIN}~0x3D
\item 
\#define \hyperlink{pcireg_8h_a5f69308658a9b3d38c05e464d0ae6a5f}{PCI1\_\-BRIDGE\_\-CTRL}~0x3E
\item 
\#define \hyperlink{pcireg_8h_abb02d00821657dc348f9c78eab5f1995}{PCI\_\-DEVICE\_\-SPECIFIC}~0x40
\item 
\#define \hyperlink{pcireg_8h_add6c868d54860748ec4f1ecd9b53fb90}{PCI\_\-CONFIG\_\-SIZE}~0xFF
\item 
\#define \hyperlink{pcireg_8h_a728f983d09f433a164b7f40c4752cd48}{PCI\_\-VENDOR\_\-DEC}~0x1011
\item 
\#define \hyperlink{pcireg_8h_ae705fa509aaf829de2f69dc025d291a4}{PCI\_\-VENDOR\_\-NCR}~0x101A
\item 
\#define \hyperlink{pcireg_8h_abf4983b8f392643000e711557749c30d}{PCI\_\-VENDOR\_\-QLOGIC}~0x1077
\item 
\#define \hyperlink{pcireg_8h_aaa39309c1b2d09fdeab9598c16d2a3af}{PCI\_\-VENDOR\_\-SIMOS}~0x1291
\item 
\#define \hyperlink{pcireg_8h_af3e1c0496e511a15fc573b362f8a051c}{PCI\_\-PRODUCT\_\-DEC\_\-PZA}~0x0008
\item 
\#define \hyperlink{pcireg_8h_a271cb5a19565f86694462c1ada818103}{PCI\_\-PRODUCT\_\-NCR\_\-810}~0x0001
\item 
\#define \hyperlink{pcireg_8h_a977ba3b4b0f8bfecdb3e2b2cfe8a23e2}{PCI\_\-PRODUCT\_\-QLOGIC\_\-ISP1020}~0x1020
\item 
\#define \hyperlink{pcireg_8h_aa07a101f340d4ed038f25f15cdcfd7f8}{PCI\_\-PRODUCT\_\-SIMOS\_\-SIMOS}~0x1291
\item 
\#define \hyperlink{pcireg_8h_a0dbc15986b61ebc87dd0b46f56441ba9}{PCI\_\-PRODUCT\_\-SIMOS\_\-ETHER}~0x1292
\item 
\#define \hyperlink{pcireg_8h_a9426b7be8feed35cad0096f345be46bb}{PMCAP\_\-ID}~0x00
\item 
\#define \hyperlink{pcireg_8h_ab9b0608199979c9d79ce3592b0cb283a}{PMCAP\_\-PC}~0x02
\item 
\#define \hyperlink{pcireg_8h_a24ca111bfbea1b8dbfa12984bc3d1c58}{PMCAP\_\-PMCS}~0x04
\item 
\#define \hyperlink{pcireg_8h_a9bbcc7ac4cda9653a3fb9397bcfaf163}{PMCAP\_\-SIZE}~0x06
\item 
\#define \hyperlink{pcireg_8h_a049ad8161a8633f28e560638c6814b6c}{MSICAP\_\-ID}~0x00
\item 
\#define \hyperlink{pcireg_8h_acc9aac103c9ec046fe8f462c858f83e8}{MSICAP\_\-MC}~0x02
\item 
\#define \hyperlink{pcireg_8h_a8870176b7d35791d81e319a3b2d49100}{MSICAP\_\-MA}~0x04
\item 
\#define \hyperlink{pcireg_8h_a2134a252ec6d23e7a001c6ec8be0e48c}{MSICAP\_\-MUA}~0x08
\item 
\#define \hyperlink{pcireg_8h_a4e1cf8ff2123c4b8fd8d1bbc400a43a8}{MSICAP\_\-MD}~0x0C
\item 
\#define \hyperlink{pcireg_8h_abd41abd990ab5d9dfa2ed8d2711c5187}{MSICAP\_\-MMASK}~0x10
\item 
\#define \hyperlink{pcireg_8h_aa177834eb753b29b125ed937be017b32}{MSICAP\_\-MPEND}~0x14
\item 
\#define \hyperlink{pcireg_8h_a36ebd2e0822cf59629e5177da0af5bd7}{MSICAP\_\-SIZE}~0x18
\item 
\#define \hyperlink{pcireg_8h_ad9e87a7e7adb1d25556729a82ac4ab0b}{MSIXCAP\_\-ID}~0x00
\item 
\#define \hyperlink{pcireg_8h_aa3c48bd17632b394022479bd54c6af7c}{MSIXCAP\_\-MXC}~0x02
\item 
\#define \hyperlink{pcireg_8h_aef7ab42350c82b7eaa0fee0910acc80d}{MSIXCAP\_\-MTAB}~0x04
\item 
\#define \hyperlink{pcireg_8h_a8a5dec2941bc249b8cc7cfbfb585deb5}{MSIXCAP\_\-MPBA}~0x08
\item 
\#define \hyperlink{pcireg_8h_a5495aa4216d53607cf7a4d0196b3ea81}{MSIXCAP\_\-SIZE}~0x0C
\item 
\#define \hyperlink{pcireg_8h_a0f5b1fcf31f05ce9dc20f0ad18687e57}{PXCAP\_\-ID}~0x00
\item 
\#define \hyperlink{pcireg_8h_a19af7dd082c983acabf0bad9310ed86b}{PXCAP\_\-PXCAP}~0x02
\item 
\#define \hyperlink{pcireg_8h_a0a4852b01daeaa3b054479096c02b451}{PXCAP\_\-PXDCAP}~0x04
\item 
\#define \hyperlink{pcireg_8h_a1edde76c9d581a0bb0fd76d003a01690}{PXCAP\_\-PXDC}~0x08
\item 
\#define \hyperlink{pcireg_8h_ac8440bf64d29dd9d798ab8692712dfe6}{PXCAP\_\-PXDS}~0x0A
\item 
\#define \hyperlink{pcireg_8h_a226535093fe2098216216a4382f4deb5}{PXCAP\_\-PXLCAP}~0x0C
\item 
\#define \hyperlink{pcireg_8h_a5a4c906689e67154ba361fe16305782f}{PXCAP\_\-PXLC}~0x10
\item 
\#define \hyperlink{pcireg_8h_ab50453e2d1f8c488ad26a6b4d6c16e61}{PXCAP\_\-PXLS}~0x12
\item 
\#define \hyperlink{pcireg_8h_adba7afc36365d18b15fc3cd87473f3ce}{PXCAP\_\-PXDCAP2}~0x24
\item 
\#define \hyperlink{pcireg_8h_ae4efb399b1d86d96fc26f4b671642a36}{PXCAP\_\-PXDC2}~0x28
\item 
\#define \hyperlink{pcireg_8h_aec570453eed6fb3f06dde328107593b2}{PXCAP\_\-SIZE}~0x30
\item 
\#define \hyperlink{pcireg_8h_a6efa12ed6b6e8399ae2e01ce3b12bca4}{MSIXVECS\_\-PER\_\-PBA}~64
\end{DoxyCompactItemize}


\subsection{マクロ定義}
\hypertarget{pcireg_8h_a049ad8161a8633f28e560638c6814b6c}{
\index{pcireg.h@{pcireg.h}!MSICAP\_\-ID@{MSICAP\_\-ID}}
\index{MSICAP\_\-ID@{MSICAP\_\-ID}!pcireg.h@{pcireg.h}}
\subsubsection[{MSICAP\_\-ID}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSICAP\_\-ID~0x00}}
\label{pcireg_8h_a049ad8161a8633f28e560638c6814b6c}
\hypertarget{pcireg_8h_a8870176b7d35791d81e319a3b2d49100}{
\index{pcireg.h@{pcireg.h}!MSICAP\_\-MA@{MSICAP\_\-MA}}
\index{MSICAP\_\-MA@{MSICAP\_\-MA}!pcireg.h@{pcireg.h}}
\subsubsection[{MSICAP\_\-MA}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSICAP\_\-MA~0x04}}
\label{pcireg_8h_a8870176b7d35791d81e319a3b2d49100}
\hypertarget{pcireg_8h_acc9aac103c9ec046fe8f462c858f83e8}{
\index{pcireg.h@{pcireg.h}!MSICAP\_\-MC@{MSICAP\_\-MC}}
\index{MSICAP\_\-MC@{MSICAP\_\-MC}!pcireg.h@{pcireg.h}}
\subsubsection[{MSICAP\_\-MC}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSICAP\_\-MC~0x02}}
\label{pcireg_8h_acc9aac103c9ec046fe8f462c858f83e8}
\hypertarget{pcireg_8h_a4e1cf8ff2123c4b8fd8d1bbc400a43a8}{
\index{pcireg.h@{pcireg.h}!MSICAP\_\-MD@{MSICAP\_\-MD}}
\index{MSICAP\_\-MD@{MSICAP\_\-MD}!pcireg.h@{pcireg.h}}
\subsubsection[{MSICAP\_\-MD}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSICAP\_\-MD~0x0C}}
\label{pcireg_8h_a4e1cf8ff2123c4b8fd8d1bbc400a43a8}
\hypertarget{pcireg_8h_abd41abd990ab5d9dfa2ed8d2711c5187}{
\index{pcireg.h@{pcireg.h}!MSICAP\_\-MMASK@{MSICAP\_\-MMASK}}
\index{MSICAP\_\-MMASK@{MSICAP\_\-MMASK}!pcireg.h@{pcireg.h}}
\subsubsection[{MSICAP\_\-MMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSICAP\_\-MMASK~0x10}}
\label{pcireg_8h_abd41abd990ab5d9dfa2ed8d2711c5187}
\hypertarget{pcireg_8h_aa177834eb753b29b125ed937be017b32}{
\index{pcireg.h@{pcireg.h}!MSICAP\_\-MPEND@{MSICAP\_\-MPEND}}
\index{MSICAP\_\-MPEND@{MSICAP\_\-MPEND}!pcireg.h@{pcireg.h}}
\subsubsection[{MSICAP\_\-MPEND}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSICAP\_\-MPEND~0x14}}
\label{pcireg_8h_aa177834eb753b29b125ed937be017b32}
\hypertarget{pcireg_8h_a2134a252ec6d23e7a001c6ec8be0e48c}{
\index{pcireg.h@{pcireg.h}!MSICAP\_\-MUA@{MSICAP\_\-MUA}}
\index{MSICAP\_\-MUA@{MSICAP\_\-MUA}!pcireg.h@{pcireg.h}}
\subsubsection[{MSICAP\_\-MUA}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSICAP\_\-MUA~0x08}}
\label{pcireg_8h_a2134a252ec6d23e7a001c6ec8be0e48c}
\hypertarget{pcireg_8h_a36ebd2e0822cf59629e5177da0af5bd7}{
\index{pcireg.h@{pcireg.h}!MSICAP\_\-SIZE@{MSICAP\_\-SIZE}}
\index{MSICAP\_\-SIZE@{MSICAP\_\-SIZE}!pcireg.h@{pcireg.h}}
\subsubsection[{MSICAP\_\-SIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSICAP\_\-SIZE~0x18}}
\label{pcireg_8h_a36ebd2e0822cf59629e5177da0af5bd7}
\hypertarget{pcireg_8h_ad9e87a7e7adb1d25556729a82ac4ab0b}{
\index{pcireg.h@{pcireg.h}!MSIXCAP\_\-ID@{MSIXCAP\_\-ID}}
\index{MSIXCAP\_\-ID@{MSIXCAP\_\-ID}!pcireg.h@{pcireg.h}}
\subsubsection[{MSIXCAP\_\-ID}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSIXCAP\_\-ID~0x00}}
\label{pcireg_8h_ad9e87a7e7adb1d25556729a82ac4ab0b}
\hypertarget{pcireg_8h_a8a5dec2941bc249b8cc7cfbfb585deb5}{
\index{pcireg.h@{pcireg.h}!MSIXCAP\_\-MPBA@{MSIXCAP\_\-MPBA}}
\index{MSIXCAP\_\-MPBA@{MSIXCAP\_\-MPBA}!pcireg.h@{pcireg.h}}
\subsubsection[{MSIXCAP\_\-MPBA}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSIXCAP\_\-MPBA~0x08}}
\label{pcireg_8h_a8a5dec2941bc249b8cc7cfbfb585deb5}
\hypertarget{pcireg_8h_aef7ab42350c82b7eaa0fee0910acc80d}{
\index{pcireg.h@{pcireg.h}!MSIXCAP\_\-MTAB@{MSIXCAP\_\-MTAB}}
\index{MSIXCAP\_\-MTAB@{MSIXCAP\_\-MTAB}!pcireg.h@{pcireg.h}}
\subsubsection[{MSIXCAP\_\-MTAB}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSIXCAP\_\-MTAB~0x04}}
\label{pcireg_8h_aef7ab42350c82b7eaa0fee0910acc80d}
\hypertarget{pcireg_8h_aa3c48bd17632b394022479bd54c6af7c}{
\index{pcireg.h@{pcireg.h}!MSIXCAP\_\-MXC@{MSIXCAP\_\-MXC}}
\index{MSIXCAP\_\-MXC@{MSIXCAP\_\-MXC}!pcireg.h@{pcireg.h}}
\subsubsection[{MSIXCAP\_\-MXC}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSIXCAP\_\-MXC~0x02}}
\label{pcireg_8h_aa3c48bd17632b394022479bd54c6af7c}
\hypertarget{pcireg_8h_a5495aa4216d53607cf7a4d0196b3ea81}{
\index{pcireg.h@{pcireg.h}!MSIXCAP\_\-SIZE@{MSIXCAP\_\-SIZE}}
\index{MSIXCAP\_\-SIZE@{MSIXCAP\_\-SIZE}!pcireg.h@{pcireg.h}}
\subsubsection[{MSIXCAP\_\-SIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSIXCAP\_\-SIZE~0x0C}}
\label{pcireg_8h_a5495aa4216d53607cf7a4d0196b3ea81}
\hypertarget{pcireg_8h_a6efa12ed6b6e8399ae2e01ce3b12bca4}{
\index{pcireg.h@{pcireg.h}!MSIXVECS\_\-PER\_\-PBA@{MSIXVECS\_\-PER\_\-PBA}}
\index{MSIXVECS\_\-PER\_\-PBA@{MSIXVECS\_\-PER\_\-PBA}!pcireg.h@{pcireg.h}}
\subsubsection[{MSIXVECS\_\-PER\_\-PBA}]{\setlength{\rightskip}{0pt plus 5cm}\#define MSIXVECS\_\-PER\_\-PBA~64}}
\label{pcireg_8h_a6efa12ed6b6e8399ae2e01ce3b12bca4}
\hypertarget{pcireg_8h_a39932ff1c345dd901bb659674bd48047}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-BASE\_\-ADDR0@{PCI0\_\-BASE\_\-ADDR0}}
\index{PCI0\_\-BASE\_\-ADDR0@{PCI0\_\-BASE\_\-ADDR0}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-BASE\_\-ADDR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-BASE\_\-ADDR0~0x10}}
\label{pcireg_8h_a39932ff1c345dd901bb659674bd48047}
\hypertarget{pcireg_8h_a64d335caa87a13112f58188eccfba11a}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-BASE\_\-ADDR1@{PCI0\_\-BASE\_\-ADDR1}}
\index{PCI0\_\-BASE\_\-ADDR1@{PCI0\_\-BASE\_\-ADDR1}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-BASE\_\-ADDR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-BASE\_\-ADDR1~0x14}}
\label{pcireg_8h_a64d335caa87a13112f58188eccfba11a}
\hypertarget{pcireg_8h_a6716bb8855d6b1ff25b62cc87027162c}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-BASE\_\-ADDR2@{PCI0\_\-BASE\_\-ADDR2}}
\index{PCI0\_\-BASE\_\-ADDR2@{PCI0\_\-BASE\_\-ADDR2}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-BASE\_\-ADDR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-BASE\_\-ADDR2~0x18}}
\label{pcireg_8h_a6716bb8855d6b1ff25b62cc87027162c}
\hypertarget{pcireg_8h_a7c204d80c7bc7a50e5c94bd2f38e0f4d}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-BASE\_\-ADDR3@{PCI0\_\-BASE\_\-ADDR3}}
\index{PCI0\_\-BASE\_\-ADDR3@{PCI0\_\-BASE\_\-ADDR3}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-BASE\_\-ADDR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-BASE\_\-ADDR3~0x1C}}
\label{pcireg_8h_a7c204d80c7bc7a50e5c94bd2f38e0f4d}
\hypertarget{pcireg_8h_a304bb66dc75ec4c103bb9da0f49ea407}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-BASE\_\-ADDR4@{PCI0\_\-BASE\_\-ADDR4}}
\index{PCI0\_\-BASE\_\-ADDR4@{PCI0\_\-BASE\_\-ADDR4}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-BASE\_\-ADDR4}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-BASE\_\-ADDR4~0x20}}
\label{pcireg_8h_a304bb66dc75ec4c103bb9da0f49ea407}
\hypertarget{pcireg_8h_a47002e96fe34d8b3682b4234b3f26c1a}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-BASE\_\-ADDR5@{PCI0\_\-BASE\_\-ADDR5}}
\index{PCI0\_\-BASE\_\-ADDR5@{PCI0\_\-BASE\_\-ADDR5}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-BASE\_\-ADDR5}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-BASE\_\-ADDR5~0x24}}
\label{pcireg_8h_a47002e96fe34d8b3682b4234b3f26c1a}
\hypertarget{pcireg_8h_a301b4097be4675151b3e433dc0b5e1fe}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-CAP\_\-PTR@{PCI0\_\-CAP\_\-PTR}}
\index{PCI0\_\-CAP\_\-PTR@{PCI0\_\-CAP\_\-PTR}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-CAP\_\-PTR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-CAP\_\-PTR~0x34}}
\label{pcireg_8h_a301b4097be4675151b3e433dc0b5e1fe}
\hypertarget{pcireg_8h_a3f233600f6bb6493b76898665d1701c9}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-CIS@{PCI0\_\-CIS}}
\index{PCI0\_\-CIS@{PCI0\_\-CIS}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-CIS}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-CIS~0x28}}
\label{pcireg_8h_a3f233600f6bb6493b76898665d1701c9}
\hypertarget{pcireg_8h_a2c5172494eed3f80066b8a9e201cace9}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-INTERRUPT\_\-LINE@{PCI0\_\-INTERRUPT\_\-LINE}}
\index{PCI0\_\-INTERRUPT\_\-LINE@{PCI0\_\-INTERRUPT\_\-LINE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-INTERRUPT\_\-LINE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-INTERRUPT\_\-LINE~0x3C}}
\label{pcireg_8h_a2c5172494eed3f80066b8a9e201cace9}
\hypertarget{pcireg_8h_a0a00cf17c993aec6cdab188080f84692}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-INTERRUPT\_\-PIN@{PCI0\_\-INTERRUPT\_\-PIN}}
\index{PCI0\_\-INTERRUPT\_\-PIN@{PCI0\_\-INTERRUPT\_\-PIN}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-INTERRUPT\_\-PIN}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-INTERRUPT\_\-PIN~0x3D}}
\label{pcireg_8h_a0a00cf17c993aec6cdab188080f84692}
\hypertarget{pcireg_8h_a33ccf25ec6904c85fcb774db09bb0f56}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-MAXIMUM\_\-LATENCY@{PCI0\_\-MAXIMUM\_\-LATENCY}}
\index{PCI0\_\-MAXIMUM\_\-LATENCY@{PCI0\_\-MAXIMUM\_\-LATENCY}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-MAXIMUM\_\-LATENCY}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-MAXIMUM\_\-LATENCY~0x3F}}
\label{pcireg_8h_a33ccf25ec6904c85fcb774db09bb0f56}
\hypertarget{pcireg_8h_a1a5f87fba6c816f9dfaf67394355652c}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-MINIMUM\_\-GRANT@{PCI0\_\-MINIMUM\_\-GRANT}}
\index{PCI0\_\-MINIMUM\_\-GRANT@{PCI0\_\-MINIMUM\_\-GRANT}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-MINIMUM\_\-GRANT}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-MINIMUM\_\-GRANT~0x3E}}
\label{pcireg_8h_a1a5f87fba6c816f9dfaf67394355652c}
\hypertarget{pcireg_8h_a1bc84b06208bc0ae98469ea26240877a}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-RESERVED@{PCI0\_\-RESERVED}}
\index{PCI0\_\-RESERVED@{PCI0\_\-RESERVED}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-RESERVED}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-RESERVED~0x35}}
\label{pcireg_8h_a1bc84b06208bc0ae98469ea26240877a}
\hypertarget{pcireg_8h_a4a70c485d282aee33ff0bcf87a8db2ea}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-ROM\_\-BASE\_\-ADDR@{PCI0\_\-ROM\_\-BASE\_\-ADDR}}
\index{PCI0\_\-ROM\_\-BASE\_\-ADDR@{PCI0\_\-ROM\_\-BASE\_\-ADDR}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-ROM\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-ROM\_\-BASE\_\-ADDR~0x30}}
\label{pcireg_8h_a4a70c485d282aee33ff0bcf87a8db2ea}
\hypertarget{pcireg_8h_a185c9ea6643dcb3e5e8c786377c52d34}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-SUB\_\-SYSTEM\_\-ID@{PCI0\_\-SUB\_\-SYSTEM\_\-ID}}
\index{PCI0\_\-SUB\_\-SYSTEM\_\-ID@{PCI0\_\-SUB\_\-SYSTEM\_\-ID}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-SUB\_\-SYSTEM\_\-ID}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-SUB\_\-SYSTEM\_\-ID~0x2E}}
\label{pcireg_8h_a185c9ea6643dcb3e5e8c786377c52d34}
\hypertarget{pcireg_8h_a8333b3eaf5d9613dd8bb9167f52b6c84}{
\index{pcireg.h@{pcireg.h}!PCI0\_\-SUB\_\-VENDOR\_\-ID@{PCI0\_\-SUB\_\-VENDOR\_\-ID}}
\index{PCI0\_\-SUB\_\-VENDOR\_\-ID@{PCI0\_\-SUB\_\-VENDOR\_\-ID}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI0\_\-SUB\_\-VENDOR\_\-ID}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI0\_\-SUB\_\-VENDOR\_\-ID~0x2C}}
\label{pcireg_8h_a8333b3eaf5d9613dd8bb9167f52b6c84}
\hypertarget{pcireg_8h_a92394c8afe033718f5d2e126d300842a}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-BASE\_\-ADDR0@{PCI1\_\-BASE\_\-ADDR0}}
\index{PCI1\_\-BASE\_\-ADDR0@{PCI1\_\-BASE\_\-ADDR0}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-BASE\_\-ADDR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-BASE\_\-ADDR0~0x10}}
\label{pcireg_8h_a92394c8afe033718f5d2e126d300842a}
\hypertarget{pcireg_8h_a0c67b146b1701e298f86e41f57abb01c}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-BASE\_\-ADDR1@{PCI1\_\-BASE\_\-ADDR1}}
\index{PCI1\_\-BASE\_\-ADDR1@{PCI1\_\-BASE\_\-ADDR1}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-BASE\_\-ADDR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-BASE\_\-ADDR1~0x14}}
\label{pcireg_8h_a0c67b146b1701e298f86e41f57abb01c}
\hypertarget{pcireg_8h_a5f69308658a9b3d38c05e464d0ae6a5f}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-BRIDGE\_\-CTRL@{PCI1\_\-BRIDGE\_\-CTRL}}
\index{PCI1\_\-BRIDGE\_\-CTRL@{PCI1\_\-BRIDGE\_\-CTRL}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-BRIDGE\_\-CTRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-BRIDGE\_\-CTRL~0x3E}}
\label{pcireg_8h_a5f69308658a9b3d38c05e464d0ae6a5f}
\hypertarget{pcireg_8h_ab359a5b06ca41c532a783bb95d64be8d}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-INTR\_\-LINE@{PCI1\_\-INTR\_\-LINE}}
\index{PCI1\_\-INTR\_\-LINE@{PCI1\_\-INTR\_\-LINE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-INTR\_\-LINE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-INTR\_\-LINE~0x3C}}
\label{pcireg_8h_ab359a5b06ca41c532a783bb95d64be8d}
\hypertarget{pcireg_8h_a12c885ed6286a28461f0b69866fb8646}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-INTR\_\-PIN@{PCI1\_\-INTR\_\-PIN}}
\index{PCI1\_\-INTR\_\-PIN@{PCI1\_\-INTR\_\-PIN}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-INTR\_\-PIN}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-INTR\_\-PIN~0x3D}}
\label{pcireg_8h_a12c885ed6286a28461f0b69866fb8646}
\hypertarget{pcireg_8h_a5496bbaa713db54ffc76f05cf3b721eb}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-IO\_\-BASE@{PCI1\_\-IO\_\-BASE}}
\index{PCI1\_\-IO\_\-BASE@{PCI1\_\-IO\_\-BASE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-IO\_\-BASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-IO\_\-BASE~0x1C}}
\label{pcireg_8h_a5496bbaa713db54ffc76f05cf3b721eb}
\hypertarget{pcireg_8h_ad01262a1ae68f308944b41ee72fceeae}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-IO\_\-BASE\_\-UPPER@{PCI1\_\-IO\_\-BASE\_\-UPPER}}
\index{PCI1\_\-IO\_\-BASE\_\-UPPER@{PCI1\_\-IO\_\-BASE\_\-UPPER}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-IO\_\-BASE\_\-UPPER}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-IO\_\-BASE\_\-UPPER~0x30}}
\label{pcireg_8h_ad01262a1ae68f308944b41ee72fceeae}
\hypertarget{pcireg_8h_a5153cc566c02c576df37f34bb61f9e84}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-IO\_\-LIMIT@{PCI1\_\-IO\_\-LIMIT}}
\index{PCI1\_\-IO\_\-LIMIT@{PCI1\_\-IO\_\-LIMIT}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-IO\_\-LIMIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-IO\_\-LIMIT~0x1D}}
\label{pcireg_8h_a5153cc566c02c576df37f34bb61f9e84}
\hypertarget{pcireg_8h_a06879e1286d1cbd68082321dc689c340}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-IO\_\-LIMIT\_\-UPPER@{PCI1\_\-IO\_\-LIMIT\_\-UPPER}}
\index{PCI1\_\-IO\_\-LIMIT\_\-UPPER@{PCI1\_\-IO\_\-LIMIT\_\-UPPER}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-IO\_\-LIMIT\_\-UPPER}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-IO\_\-LIMIT\_\-UPPER~0x32}}
\label{pcireg_8h_a06879e1286d1cbd68082321dc689c340}
\hypertarget{pcireg_8h_a911e017ff100d8cbf9c2f8c59c3be314}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-MEM\_\-BASE@{PCI1\_\-MEM\_\-BASE}}
\index{PCI1\_\-MEM\_\-BASE@{PCI1\_\-MEM\_\-BASE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-MEM\_\-BASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-MEM\_\-BASE~0x20}}
\label{pcireg_8h_a911e017ff100d8cbf9c2f8c59c3be314}
\hypertarget{pcireg_8h_aeedf506b1f233f880db89cf010fe4ff8}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-MEM\_\-LIMIT@{PCI1\_\-MEM\_\-LIMIT}}
\index{PCI1\_\-MEM\_\-LIMIT@{PCI1\_\-MEM\_\-LIMIT}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-MEM\_\-LIMIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-MEM\_\-LIMIT~0x22}}
\label{pcireg_8h_aeedf506b1f233f880db89cf010fe4ff8}
\hypertarget{pcireg_8h_a982537207402b86bb50108d982900a00}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-PRF\_\-BASE\_\-UPPER@{PCI1\_\-PRF\_\-BASE\_\-UPPER}}
\index{PCI1\_\-PRF\_\-BASE\_\-UPPER@{PCI1\_\-PRF\_\-BASE\_\-UPPER}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-PRF\_\-BASE\_\-UPPER}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-PRF\_\-BASE\_\-UPPER~0x28}}
\label{pcireg_8h_a982537207402b86bb50108d982900a00}
\hypertarget{pcireg_8h_acda80f3e11c8ecbed899ffbca5af1009}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-PRF\_\-LIMIT\_\-UPPER@{PCI1\_\-PRF\_\-LIMIT\_\-UPPER}}
\index{PCI1\_\-PRF\_\-LIMIT\_\-UPPER@{PCI1\_\-PRF\_\-LIMIT\_\-UPPER}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-PRF\_\-LIMIT\_\-UPPER}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-PRF\_\-LIMIT\_\-UPPER~0x2C}}
\label{pcireg_8h_acda80f3e11c8ecbed899ffbca5af1009}
\hypertarget{pcireg_8h_a0cedd0cba44a5bf7af0bf7acefb8a182}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-PRF\_\-MEM\_\-BASE@{PCI1\_\-PRF\_\-MEM\_\-BASE}}
\index{PCI1\_\-PRF\_\-MEM\_\-BASE@{PCI1\_\-PRF\_\-MEM\_\-BASE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-PRF\_\-MEM\_\-BASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-PRF\_\-MEM\_\-BASE~0x24}}
\label{pcireg_8h_a0cedd0cba44a5bf7af0bf7acefb8a182}
\hypertarget{pcireg_8h_accb94f315870af3ad26db80f72196997}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-PRF\_\-MEM\_\-LIMIT@{PCI1\_\-PRF\_\-MEM\_\-LIMIT}}
\index{PCI1\_\-PRF\_\-MEM\_\-LIMIT@{PCI1\_\-PRF\_\-MEM\_\-LIMIT}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-PRF\_\-MEM\_\-LIMIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-PRF\_\-MEM\_\-LIMIT~0x26}}
\label{pcireg_8h_accb94f315870af3ad26db80f72196997}
\hypertarget{pcireg_8h_a05bc4e6ac67ba912c140ded70498ee73}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-PRI\_\-BUS\_\-NUM@{PCI1\_\-PRI\_\-BUS\_\-NUM}}
\index{PCI1\_\-PRI\_\-BUS\_\-NUM@{PCI1\_\-PRI\_\-BUS\_\-NUM}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-PRI\_\-BUS\_\-NUM}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-PRI\_\-BUS\_\-NUM~0x18}}
\label{pcireg_8h_a05bc4e6ac67ba912c140ded70498ee73}
\hypertarget{pcireg_8h_a0e999bbf2e65e147ee48aaac9cf3b976}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-RESERVED@{PCI1\_\-RESERVED}}
\index{PCI1\_\-RESERVED@{PCI1\_\-RESERVED}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-RESERVED}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-RESERVED~0x34}}
\label{pcireg_8h_a0e999bbf2e65e147ee48aaac9cf3b976}
\hypertarget{pcireg_8h_a17b83a1762a8b2ee3c159a526ff06ac5}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-ROM\_\-BASE\_\-ADDR@{PCI1\_\-ROM\_\-BASE\_\-ADDR}}
\index{PCI1\_\-ROM\_\-BASE\_\-ADDR@{PCI1\_\-ROM\_\-BASE\_\-ADDR}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-ROM\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-ROM\_\-BASE\_\-ADDR~0x38}}
\label{pcireg_8h_a17b83a1762a8b2ee3c159a526ff06ac5}
\hypertarget{pcireg_8h_a17dbd8cf2d59fe60f24d08cb22f7fde1}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-SEC\_\-BUS\_\-NUM@{PCI1\_\-SEC\_\-BUS\_\-NUM}}
\index{PCI1\_\-SEC\_\-BUS\_\-NUM@{PCI1\_\-SEC\_\-BUS\_\-NUM}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-SEC\_\-BUS\_\-NUM}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-SEC\_\-BUS\_\-NUM~0x19}}
\label{pcireg_8h_a17dbd8cf2d59fe60f24d08cb22f7fde1}
\hypertarget{pcireg_8h_a47e52e48ceb02749e182547beef59a0e}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-SEC\_\-LAT\_\-TIMER@{PCI1\_\-SEC\_\-LAT\_\-TIMER}}
\index{PCI1\_\-SEC\_\-LAT\_\-TIMER@{PCI1\_\-SEC\_\-LAT\_\-TIMER}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-SEC\_\-LAT\_\-TIMER}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-SEC\_\-LAT\_\-TIMER~0x1B}}
\label{pcireg_8h_a47e52e48ceb02749e182547beef59a0e}
\hypertarget{pcireg_8h_adfd064b106440e1b6a7d58fc744c596c}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-SECONDARY\_\-STATUS@{PCI1\_\-SECONDARY\_\-STATUS}}
\index{PCI1\_\-SECONDARY\_\-STATUS@{PCI1\_\-SECONDARY\_\-STATUS}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-SECONDARY\_\-STATUS}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-SECONDARY\_\-STATUS~0x1E}}
\label{pcireg_8h_adfd064b106440e1b6a7d58fc744c596c}
\hypertarget{pcireg_8h_a43d361802be3f6b1700e3004d527d236}{
\index{pcireg.h@{pcireg.h}!PCI1\_\-SUB\_\-BUS\_\-NUM@{PCI1\_\-SUB\_\-BUS\_\-NUM}}
\index{PCI1\_\-SUB\_\-BUS\_\-NUM@{PCI1\_\-SUB\_\-BUS\_\-NUM}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI1\_\-SUB\_\-BUS\_\-NUM}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI1\_\-SUB\_\-BUS\_\-NUM~0x1A}}
\label{pcireg_8h_a43d361802be3f6b1700e3004d527d236}
\hypertarget{pcireg_8h_a42e0df2aedc08b732c75f823fcd85227}{
\index{pcireg.h@{pcireg.h}!PCI\_\-BASE\_\-CLASS\_\-CODE@{PCI\_\-BASE\_\-CLASS\_\-CODE}}
\index{PCI\_\-BASE\_\-CLASS\_\-CODE@{PCI\_\-BASE\_\-CLASS\_\-CODE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-BASE\_\-CLASS\_\-CODE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-BASE\_\-CLASS\_\-CODE~0x0B}}
\label{pcireg_8h_a42e0df2aedc08b732c75f823fcd85227}
\hypertarget{pcireg_8h_a7e90cb70f5d4911a8126fe93cdac2147}{
\index{pcireg.h@{pcireg.h}!PCI\_\-BIST@{PCI\_\-BIST}}
\index{PCI\_\-BIST@{PCI\_\-BIST}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-BIST}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-BIST~0x0F}}
\label{pcireg_8h_a7e90cb70f5d4911a8126fe93cdac2147}
\hypertarget{pcireg_8h_ab0714901b1972ad6700d98d11d683f04}{
\index{pcireg.h@{pcireg.h}!PCI\_\-CACHE\_\-LINE\_\-SIZE@{PCI\_\-CACHE\_\-LINE\_\-SIZE}}
\index{PCI\_\-CACHE\_\-LINE\_\-SIZE@{PCI\_\-CACHE\_\-LINE\_\-SIZE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-CACHE\_\-LINE\_\-SIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-CACHE\_\-LINE\_\-SIZE~0x0C}}
\label{pcireg_8h_ab0714901b1972ad6700d98d11d683f04}
\hypertarget{pcireg_8h_aeceb83f22ca5473d93fb37286277a025}{
\index{pcireg.h@{pcireg.h}!PCI\_\-CLASS\_\-CODE@{PCI\_\-CLASS\_\-CODE}}
\index{PCI\_\-CLASS\_\-CODE@{PCI\_\-CLASS\_\-CODE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-CLASS\_\-CODE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-CLASS\_\-CODE~0x09}}
\label{pcireg_8h_aeceb83f22ca5473d93fb37286277a025}
\hypertarget{pcireg_8h_a184279369796cf3813da355aff656541}{
\index{pcireg.h@{pcireg.h}!PCI\_\-CMD\_\-BME@{PCI\_\-CMD\_\-BME}}
\index{PCI\_\-CMD\_\-BME@{PCI\_\-CMD\_\-BME}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-CMD\_\-BME}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-CMD\_\-BME~0x04}}
\label{pcireg_8h_a184279369796cf3813da355aff656541}
\hypertarget{pcireg_8h_a5ef611f182e4d3e653e8de20c1e5cece}{
\index{pcireg.h@{pcireg.h}!PCI\_\-CMD\_\-IOSE@{PCI\_\-CMD\_\-IOSE}}
\index{PCI\_\-CMD\_\-IOSE@{PCI\_\-CMD\_\-IOSE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-CMD\_\-IOSE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-CMD\_\-IOSE~0x01}}
\label{pcireg_8h_a5ef611f182e4d3e653e8de20c1e5cece}
\hypertarget{pcireg_8h_a19eeefdf3c3100d9ab29182cbbcba083}{
\index{pcireg.h@{pcireg.h}!PCI\_\-CMD\_\-MSE@{PCI\_\-CMD\_\-MSE}}
\index{PCI\_\-CMD\_\-MSE@{PCI\_\-CMD\_\-MSE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-CMD\_\-MSE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-CMD\_\-MSE~0x02}}
\label{pcireg_8h_a19eeefdf3c3100d9ab29182cbbcba083}
\hypertarget{pcireg_8h_ace199ecb77d8e32d759ac065c22304b3}{
\index{pcireg.h@{pcireg.h}!PCI\_\-COMMAND@{PCI\_\-COMMAND}}
\index{PCI\_\-COMMAND@{PCI\_\-COMMAND}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-COMMAND}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-COMMAND~0x04}}
\label{pcireg_8h_ace199ecb77d8e32d759ac065c22304b3}
\hypertarget{pcireg_8h_add6c868d54860748ec4f1ecd9b53fb90}{
\index{pcireg.h@{pcireg.h}!PCI\_\-CONFIG\_\-SIZE@{PCI\_\-CONFIG\_\-SIZE}}
\index{PCI\_\-CONFIG\_\-SIZE@{PCI\_\-CONFIG\_\-SIZE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-CONFIG\_\-SIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-CONFIG\_\-SIZE~0xFF}}
\label{pcireg_8h_add6c868d54860748ec4f1ecd9b53fb90}
\hypertarget{pcireg_8h_ad26cd5a9786b77d9fb9ae23cd2d7eae5}{
\index{pcireg.h@{pcireg.h}!PCI\_\-DEVICE\_\-ID@{PCI\_\-DEVICE\_\-ID}}
\index{PCI\_\-DEVICE\_\-ID@{PCI\_\-DEVICE\_\-ID}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-DEVICE\_\-ID}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-DEVICE\_\-ID~0x02}}
\label{pcireg_8h_ad26cd5a9786b77d9fb9ae23cd2d7eae5}
\hypertarget{pcireg_8h_abb02d00821657dc348f9c78eab5f1995}{
\index{pcireg.h@{pcireg.h}!PCI\_\-DEVICE\_\-SPECIFIC@{PCI\_\-DEVICE\_\-SPECIFIC}}
\index{PCI\_\-DEVICE\_\-SPECIFIC@{PCI\_\-DEVICE\_\-SPECIFIC}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-DEVICE\_\-SPECIFIC}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-DEVICE\_\-SPECIFIC~0x40}}
\label{pcireg_8h_abb02d00821657dc348f9c78eab5f1995}
\hypertarget{pcireg_8h_a19e39e2931bb71460a3b5e1e30206d7b}{
\index{pcireg.h@{pcireg.h}!PCI\_\-HEADER\_\-TYPE@{PCI\_\-HEADER\_\-TYPE}}
\index{PCI\_\-HEADER\_\-TYPE@{PCI\_\-HEADER\_\-TYPE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-HEADER\_\-TYPE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-HEADER\_\-TYPE~0x0E}}
\label{pcireg_8h_a19e39e2931bb71460a3b5e1e30206d7b}
\hypertarget{pcireg_8h_ae2cade69be1011c19d4918689e988e2d}{
\index{pcireg.h@{pcireg.h}!PCI\_\-LATENCY\_\-TIMER@{PCI\_\-LATENCY\_\-TIMER}}
\index{PCI\_\-LATENCY\_\-TIMER@{PCI\_\-LATENCY\_\-TIMER}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-LATENCY\_\-TIMER}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-LATENCY\_\-TIMER~0x0D}}
\label{pcireg_8h_ae2cade69be1011c19d4918689e988e2d}
\hypertarget{pcireg_8h_af3e1c0496e511a15fc573b362f8a051c}{
\index{pcireg.h@{pcireg.h}!PCI\_\-PRODUCT\_\-DEC\_\-PZA@{PCI\_\-PRODUCT\_\-DEC\_\-PZA}}
\index{PCI\_\-PRODUCT\_\-DEC\_\-PZA@{PCI\_\-PRODUCT\_\-DEC\_\-PZA}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-PRODUCT\_\-DEC\_\-PZA}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-PRODUCT\_\-DEC\_\-PZA~0x0008}}
\label{pcireg_8h_af3e1c0496e511a15fc573b362f8a051c}
\hypertarget{pcireg_8h_a271cb5a19565f86694462c1ada818103}{
\index{pcireg.h@{pcireg.h}!PCI\_\-PRODUCT\_\-NCR\_\-810@{PCI\_\-PRODUCT\_\-NCR\_\-810}}
\index{PCI\_\-PRODUCT\_\-NCR\_\-810@{PCI\_\-PRODUCT\_\-NCR\_\-810}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-PRODUCT\_\-NCR\_\-810}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-PRODUCT\_\-NCR\_\-810~0x0001}}
\label{pcireg_8h_a271cb5a19565f86694462c1ada818103}
\hypertarget{pcireg_8h_a977ba3b4b0f8bfecdb3e2b2cfe8a23e2}{
\index{pcireg.h@{pcireg.h}!PCI\_\-PRODUCT\_\-QLOGIC\_\-ISP1020@{PCI\_\-PRODUCT\_\-QLOGIC\_\-ISP1020}}
\index{PCI\_\-PRODUCT\_\-QLOGIC\_\-ISP1020@{PCI\_\-PRODUCT\_\-QLOGIC\_\-ISP1020}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-PRODUCT\_\-QLOGIC\_\-ISP1020}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-PRODUCT\_\-QLOGIC\_\-ISP1020~0x1020}}
\label{pcireg_8h_a977ba3b4b0f8bfecdb3e2b2cfe8a23e2}
\hypertarget{pcireg_8h_a0dbc15986b61ebc87dd0b46f56441ba9}{
\index{pcireg.h@{pcireg.h}!PCI\_\-PRODUCT\_\-SIMOS\_\-ETHER@{PCI\_\-PRODUCT\_\-SIMOS\_\-ETHER}}
\index{PCI\_\-PRODUCT\_\-SIMOS\_\-ETHER@{PCI\_\-PRODUCT\_\-SIMOS\_\-ETHER}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-PRODUCT\_\-SIMOS\_\-ETHER}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-PRODUCT\_\-SIMOS\_\-ETHER~0x1292}}
\label{pcireg_8h_a0dbc15986b61ebc87dd0b46f56441ba9}
\hypertarget{pcireg_8h_aa07a101f340d4ed038f25f15cdcfd7f8}{
\index{pcireg.h@{pcireg.h}!PCI\_\-PRODUCT\_\-SIMOS\_\-SIMOS@{PCI\_\-PRODUCT\_\-SIMOS\_\-SIMOS}}
\index{PCI\_\-PRODUCT\_\-SIMOS\_\-SIMOS@{PCI\_\-PRODUCT\_\-SIMOS\_\-SIMOS}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-PRODUCT\_\-SIMOS\_\-SIMOS}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-PRODUCT\_\-SIMOS\_\-SIMOS~0x1291}}
\label{pcireg_8h_aa07a101f340d4ed038f25f15cdcfd7f8}
\hypertarget{pcireg_8h_ad929de128f7af09f5859000ee3cff800}{
\index{pcireg.h@{pcireg.h}!PCI\_\-REVISION\_\-ID@{PCI\_\-REVISION\_\-ID}}
\index{PCI\_\-REVISION\_\-ID@{PCI\_\-REVISION\_\-ID}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-REVISION\_\-ID}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-REVISION\_\-ID~0x08}}
\label{pcireg_8h_ad929de128f7af09f5859000ee3cff800}
\hypertarget{pcireg_8h_a250f9aa7637e1c67edc266e2d36adf49}{
\index{pcireg.h@{pcireg.h}!PCI\_\-STATUS@{PCI\_\-STATUS}}
\index{PCI\_\-STATUS@{PCI\_\-STATUS}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-STATUS}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-STATUS~0x06}}
\label{pcireg_8h_a250f9aa7637e1c67edc266e2d36adf49}
\hypertarget{pcireg_8h_ac9318b91036f245b883c26723ef684cc}{
\index{pcireg.h@{pcireg.h}!PCI\_\-SUB\_\-CLASS\_\-CODE@{PCI\_\-SUB\_\-CLASS\_\-CODE}}
\index{PCI\_\-SUB\_\-CLASS\_\-CODE@{PCI\_\-SUB\_\-CLASS\_\-CODE}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-SUB\_\-CLASS\_\-CODE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-SUB\_\-CLASS\_\-CODE~0x0A}}
\label{pcireg_8h_ac9318b91036f245b883c26723ef684cc}
\hypertarget{pcireg_8h_a728f983d09f433a164b7f40c4752cd48}{
\index{pcireg.h@{pcireg.h}!PCI\_\-VENDOR\_\-DEC@{PCI\_\-VENDOR\_\-DEC}}
\index{PCI\_\-VENDOR\_\-DEC@{PCI\_\-VENDOR\_\-DEC}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-VENDOR\_\-DEC}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-VENDOR\_\-DEC~0x1011}}
\label{pcireg_8h_a728f983d09f433a164b7f40c4752cd48}
\hypertarget{pcireg_8h_ae01a383ed97f2fef624e91dadb388637}{
\index{pcireg.h@{pcireg.h}!PCI\_\-VENDOR\_\-ID@{PCI\_\-VENDOR\_\-ID}}
\index{PCI\_\-VENDOR\_\-ID@{PCI\_\-VENDOR\_\-ID}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-VENDOR\_\-ID}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-VENDOR\_\-ID~0x00}}
\label{pcireg_8h_ae01a383ed97f2fef624e91dadb388637}
\hypertarget{pcireg_8h_ae705fa509aaf829de2f69dc025d291a4}{
\index{pcireg.h@{pcireg.h}!PCI\_\-VENDOR\_\-NCR@{PCI\_\-VENDOR\_\-NCR}}
\index{PCI\_\-VENDOR\_\-NCR@{PCI\_\-VENDOR\_\-NCR}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-VENDOR\_\-NCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-VENDOR\_\-NCR~0x101A}}
\label{pcireg_8h_ae705fa509aaf829de2f69dc025d291a4}
\hypertarget{pcireg_8h_abf4983b8f392643000e711557749c30d}{
\index{pcireg.h@{pcireg.h}!PCI\_\-VENDOR\_\-QLOGIC@{PCI\_\-VENDOR\_\-QLOGIC}}
\index{PCI\_\-VENDOR\_\-QLOGIC@{PCI\_\-VENDOR\_\-QLOGIC}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-VENDOR\_\-QLOGIC}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-VENDOR\_\-QLOGIC~0x1077}}
\label{pcireg_8h_abf4983b8f392643000e711557749c30d}
\hypertarget{pcireg_8h_aaa39309c1b2d09fdeab9598c16d2a3af}{
\index{pcireg.h@{pcireg.h}!PCI\_\-VENDOR\_\-SIMOS@{PCI\_\-VENDOR\_\-SIMOS}}
\index{PCI\_\-VENDOR\_\-SIMOS@{PCI\_\-VENDOR\_\-SIMOS}!pcireg.h@{pcireg.h}}
\subsubsection[{PCI\_\-VENDOR\_\-SIMOS}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCI\_\-VENDOR\_\-SIMOS~0x1291}}
\label{pcireg_8h_aaa39309c1b2d09fdeab9598c16d2a3af}
\hypertarget{pcireg_8h_a9426b7be8feed35cad0096f345be46bb}{
\index{pcireg.h@{pcireg.h}!PMCAP\_\-ID@{PMCAP\_\-ID}}
\index{PMCAP\_\-ID@{PMCAP\_\-ID}!pcireg.h@{pcireg.h}}
\subsubsection[{PMCAP\_\-ID}]{\setlength{\rightskip}{0pt plus 5cm}\#define PMCAP\_\-ID~0x00}}
\label{pcireg_8h_a9426b7be8feed35cad0096f345be46bb}
PCIe capability list offsets internal to the entry. Actual offsets in the PCI config space are defined in the python files setting up the system. \hypertarget{pcireg_8h_ab9b0608199979c9d79ce3592b0cb283a}{
\index{pcireg.h@{pcireg.h}!PMCAP\_\-PC@{PMCAP\_\-PC}}
\index{PMCAP\_\-PC@{PMCAP\_\-PC}!pcireg.h@{pcireg.h}}
\subsubsection[{PMCAP\_\-PC}]{\setlength{\rightskip}{0pt plus 5cm}\#define PMCAP\_\-PC~0x02}}
\label{pcireg_8h_ab9b0608199979c9d79ce3592b0cb283a}
\hypertarget{pcireg_8h_a24ca111bfbea1b8dbfa12984bc3d1c58}{
\index{pcireg.h@{pcireg.h}!PMCAP\_\-PMCS@{PMCAP\_\-PMCS}}
\index{PMCAP\_\-PMCS@{PMCAP\_\-PMCS}!pcireg.h@{pcireg.h}}
\subsubsection[{PMCAP\_\-PMCS}]{\setlength{\rightskip}{0pt plus 5cm}\#define PMCAP\_\-PMCS~0x04}}
\label{pcireg_8h_a24ca111bfbea1b8dbfa12984bc3d1c58}
\hypertarget{pcireg_8h_a9bbcc7ac4cda9653a3fb9397bcfaf163}{
\index{pcireg.h@{pcireg.h}!PMCAP\_\-SIZE@{PMCAP\_\-SIZE}}
\index{PMCAP\_\-SIZE@{PMCAP\_\-SIZE}!pcireg.h@{pcireg.h}}
\subsubsection[{PMCAP\_\-SIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PMCAP\_\-SIZE~0x06}}
\label{pcireg_8h_a9bbcc7ac4cda9653a3fb9397bcfaf163}
\hypertarget{pcireg_8h_a0f5b1fcf31f05ce9dc20f0ad18687e57}{
\index{pcireg.h@{pcireg.h}!PXCAP\_\-ID@{PXCAP\_\-ID}}
\index{PXCAP\_\-ID@{PXCAP\_\-ID}!pcireg.h@{pcireg.h}}
\subsubsection[{PXCAP\_\-ID}]{\setlength{\rightskip}{0pt plus 5cm}\#define PXCAP\_\-ID~0x00}}
\label{pcireg_8h_a0f5b1fcf31f05ce9dc20f0ad18687e57}
\hypertarget{pcireg_8h_a19af7dd082c983acabf0bad9310ed86b}{
\index{pcireg.h@{pcireg.h}!PXCAP\_\-PXCAP@{PXCAP\_\-PXCAP}}
\index{PXCAP\_\-PXCAP@{PXCAP\_\-PXCAP}!pcireg.h@{pcireg.h}}
\subsubsection[{PXCAP\_\-PXCAP}]{\setlength{\rightskip}{0pt plus 5cm}\#define PXCAP\_\-PXCAP~0x02}}
\label{pcireg_8h_a19af7dd082c983acabf0bad9310ed86b}
\hypertarget{pcireg_8h_a1edde76c9d581a0bb0fd76d003a01690}{
\index{pcireg.h@{pcireg.h}!PXCAP\_\-PXDC@{PXCAP\_\-PXDC}}
\index{PXCAP\_\-PXDC@{PXCAP\_\-PXDC}!pcireg.h@{pcireg.h}}
\subsubsection[{PXCAP\_\-PXDC}]{\setlength{\rightskip}{0pt plus 5cm}\#define PXCAP\_\-PXDC~0x08}}
\label{pcireg_8h_a1edde76c9d581a0bb0fd76d003a01690}
\hypertarget{pcireg_8h_ae4efb399b1d86d96fc26f4b671642a36}{
\index{pcireg.h@{pcireg.h}!PXCAP\_\-PXDC2@{PXCAP\_\-PXDC2}}
\index{PXCAP\_\-PXDC2@{PXCAP\_\-PXDC2}!pcireg.h@{pcireg.h}}
\subsubsection[{PXCAP\_\-PXDC2}]{\setlength{\rightskip}{0pt plus 5cm}\#define PXCAP\_\-PXDC2~0x28}}
\label{pcireg_8h_ae4efb399b1d86d96fc26f4b671642a36}
\hypertarget{pcireg_8h_a0a4852b01daeaa3b054479096c02b451}{
\index{pcireg.h@{pcireg.h}!PXCAP\_\-PXDCAP@{PXCAP\_\-PXDCAP}}
\index{PXCAP\_\-PXDCAP@{PXCAP\_\-PXDCAP}!pcireg.h@{pcireg.h}}
\subsubsection[{PXCAP\_\-PXDCAP}]{\setlength{\rightskip}{0pt plus 5cm}\#define PXCAP\_\-PXDCAP~0x04}}
\label{pcireg_8h_a0a4852b01daeaa3b054479096c02b451}
\hypertarget{pcireg_8h_adba7afc36365d18b15fc3cd87473f3ce}{
\index{pcireg.h@{pcireg.h}!PXCAP\_\-PXDCAP2@{PXCAP\_\-PXDCAP2}}
\index{PXCAP\_\-PXDCAP2@{PXCAP\_\-PXDCAP2}!pcireg.h@{pcireg.h}}
\subsubsection[{PXCAP\_\-PXDCAP2}]{\setlength{\rightskip}{0pt plus 5cm}\#define PXCAP\_\-PXDCAP2~0x24}}
\label{pcireg_8h_adba7afc36365d18b15fc3cd87473f3ce}
\hypertarget{pcireg_8h_ac8440bf64d29dd9d798ab8692712dfe6}{
\index{pcireg.h@{pcireg.h}!PXCAP\_\-PXDS@{PXCAP\_\-PXDS}}
\index{PXCAP\_\-PXDS@{PXCAP\_\-PXDS}!pcireg.h@{pcireg.h}}
\subsubsection[{PXCAP\_\-PXDS}]{\setlength{\rightskip}{0pt plus 5cm}\#define PXCAP\_\-PXDS~0x0A}}
\label{pcireg_8h_ac8440bf64d29dd9d798ab8692712dfe6}
\hypertarget{pcireg_8h_a5a4c906689e67154ba361fe16305782f}{
\index{pcireg.h@{pcireg.h}!PXCAP\_\-PXLC@{PXCAP\_\-PXLC}}
\index{PXCAP\_\-PXLC@{PXCAP\_\-PXLC}!pcireg.h@{pcireg.h}}
\subsubsection[{PXCAP\_\-PXLC}]{\setlength{\rightskip}{0pt plus 5cm}\#define PXCAP\_\-PXLC~0x10}}
\label{pcireg_8h_a5a4c906689e67154ba361fe16305782f}
\hypertarget{pcireg_8h_a226535093fe2098216216a4382f4deb5}{
\index{pcireg.h@{pcireg.h}!PXCAP\_\-PXLCAP@{PXCAP\_\-PXLCAP}}
\index{PXCAP\_\-PXLCAP@{PXCAP\_\-PXLCAP}!pcireg.h@{pcireg.h}}
\subsubsection[{PXCAP\_\-PXLCAP}]{\setlength{\rightskip}{0pt plus 5cm}\#define PXCAP\_\-PXLCAP~0x0C}}
\label{pcireg_8h_a226535093fe2098216216a4382f4deb5}
\hypertarget{pcireg_8h_ab50453e2d1f8c488ad26a6b4d6c16e61}{
\index{pcireg.h@{pcireg.h}!PXCAP\_\-PXLS@{PXCAP\_\-PXLS}}
\index{PXCAP\_\-PXLS@{PXCAP\_\-PXLS}!pcireg.h@{pcireg.h}}
\subsubsection[{PXCAP\_\-PXLS}]{\setlength{\rightskip}{0pt plus 5cm}\#define PXCAP\_\-PXLS~0x12}}
\label{pcireg_8h_ab50453e2d1f8c488ad26a6b4d6c16e61}
\hypertarget{pcireg_8h_aec570453eed6fb3f06dde328107593b2}{
\index{pcireg.h@{pcireg.h}!PXCAP\_\-SIZE@{PXCAP\_\-SIZE}}
\index{PXCAP\_\-SIZE@{PXCAP\_\-SIZE}!pcireg.h@{pcireg.h}}
\subsubsection[{PXCAP\_\-SIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define PXCAP\_\-SIZE~0x30}}
\label{pcireg_8h_aec570453eed6fb3f06dde328107593b2}
