Version 3.2 HI-TECH Software Intermediate Code
"101 ../State_Mchn.c
[v _Debounce_Inputs `(v ~T0 @X0 0 sf ]
"103
[v _Green_Led `(v ~T0 @X0 0 sf1`uc ]
"104
[v _Red_Led `(v ~T0 @X0 0 sf1`uc ]
"16 ../api.h
[v _GETxAPIxVAL `(ui ~T0 @X0 0 ef1`uc ]
"13
[v _SETxAPIxVAL `(v ~T0 @X0 0 ef2`uc`ui ]
"100 ../State_Mchn.c
[v _Train_Path `(uc ~T0 @X0 0 sf2`uc`uc ]
"102
[v _Eeprom_Store `(v ~T0 @X0 0 sf ]
"15 ../api.h
[v _DECRxAPIxVAL `(v ~T0 @X0 0 ef1`uc ]
"14
[v _INCRxAPIxVAL `(v ~T0 @X0 0 ef1`uc ]
"2968 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f4550.h
[s S210 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S210 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"2978
[s S211 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S211 . SPP0 SPP1 SPP2 SPP3 SPP4 SPP5 SPP6 SPP7 ]
"2988
[s S212 :7 `uc 1 :1 `uc 1 ]
[n S212 . . SS2 ]
"2967
[u S209 `S210 1 `S211 1 `S212 1 ]
[n S209 . . . . ]
"2993
[v _PORTDbits `VS209 ~T0 @X0 0 e@3971 ]
"91 ../State_Mchn.c
[v _Junction `(uc ~T0 @X0 0 sf2`uc`uc ]
"92
[v _Train_Move_Right_Start `(uc ~T0 @X0 0 sf ]
"98
[v _Train_Move_Left_Start `(uc ~T0 @X0 0 sf ]
"468 C:\Program Files (x86)\Microchip\xc8\v1.37\include\plib\pwm.h
[v _SetDCPWM1 `(v ~T0 @X0 0 ef1`ui ]
"97 ../State_Mchn.c
[v _Train_Move_Right_Brake `(uc ~T0 @X0 0 sf ]
"99
[v _Train_Move_Left_Brake `(uc ~T0 @X0 0 sf ]
"95
[v _Left_Mountain_From_The_Left `(uc ~T0 @X0 0 sf1`uc ]
"96
[v _Right_Mountain_From_The_Left `(uc ~T0 @X0 0 sf1`uc ]
"93
[v _Right_Mountain_From_The_Right `(uc ~T0 @X0 0 sf1`uc ]
"94
[v _Left_Mountain_From_The_Right `(uc ~T0 @X0 0 sf1`uc ]
"2824 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f4550.h
[s S203 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S203 . RC0 RC1 RC2 . RC4 RC5 RC6 RC7 ]
"2834
[s S204 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S204 . T1OSO T1OSI CCP1 . TX RX ]
"2842
[s S205 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S205 . T13CKI . P1A . CK DT ]
"2850
[s S206 :1 `uc 1 :1 `uc 1 ]
[n S206 . . CCP2 ]
"2854
[s S207 :2 `uc 1 :1 `uc 1 ]
[n S207 . . PA1 ]
"2858
[s S208 :1 `uc 1 :1 `uc 1 ]
[n S208 . . PA2 ]
"2823
[u S202 `S203 1 `S204 1 `S205 1 `S206 1 `S207 1 `S208 1 ]
[n S202 . . . . . . . ]
"2863
[v _PORTCbits `VS202 ~T0 @X0 0 e@3970 ]
"2577
[s S193 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S193 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 ]
"2586
[s S194 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S194 . AN0 AN1 AN2 AN3 T0CKI AN4 OSC2 ]
"2595
[s S195 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S195 . . VREFM VREFP . LVDIN ]
"2602
[s S196 :5 `uc 1 :1 `uc 1 ]
[n S196 . . HLVDIN ]
"2606
[s S197 :1 `uc 1 ]
[n S197 . ULPWUIN ]
"2576
[u S192 `S193 1 `S194 1 `S195 1 `S196 1 `S197 1 ]
[n S192 . . . . . . ]
"2610
[v _PORTAbits `VS192 ~T0 @X0 0 e@3968 ]
"2715
[s S199 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S199 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"2725
[s S200 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S200 . INT0 INT1 INT2 . PGM PGC PGD ]
"2734
[s S201 :3 `uc 1 :1 `uc 1 ]
[n S201 . . CCP2_PA2 ]
"2714
[u S198 `S199 1 `S200 1 `S201 1 ]
[n S198 . . . . ]
"2739
[v _PORTBbits `VS198 ~T0 @X0 0 e@3969 ]
"8931
[v _INTCON `Vuc ~T0 @X0 0 e@4082 ]
"5209
[s S327 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S327 . RD WR WREN WRERR FREE . CFGS EEPGD ]
"5219
[s S328 :6 `uc 1 :1 `uc 1 ]
[n S328 . . EEFS ]
"5208
[u S326 `S327 1 `S328 1 ]
[n S326 . . . ]
"5224
[v _EECON1bits `VS326 ~T0 @X0 0 e@4006 ]
"5280
[v _EEADR `Vuc ~T0 @X0 0 e@4009 ]
"5274
[v _EEDATA `Vuc ~T0 @X0 0 e@4008 ]
"5268
[v _EECON2 `Vuc ~T0 @X0 0 e@4007 ]
"5069
[s S321 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S321 . CCP2IF TMR3IF HLVDIF BCLIF EEIF USBIF CMIF OSCFIF ]
"5079
[s S322 :2 `uc 1 :1 `uc 1 ]
[n S322 . . LVDIF ]
"5068
[u S320 `S321 1 `S322 1 ]
[n S320 . . . ]
"5084
[v _PIR2bits `VS320 ~T0 @X0 0 e@4001 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4550.h: 49: extern volatile unsigned char SPPDATA @ 0xF62;
"51 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f4550.h
[; ;pic18f4550.h: 51: asm("SPPDATA equ 0F62h");
[; <" SPPDATA equ 0F62h ;# ">
[; ;pic18f4550.h: 54: typedef union {
[; ;pic18f4550.h: 55: struct {
[; ;pic18f4550.h: 56: unsigned DATA :8;
[; ;pic18f4550.h: 57: };
[; ;pic18f4550.h: 58: } SPPDATAbits_t;
[; ;pic18f4550.h: 59: extern volatile SPPDATAbits_t SPPDATAbits @ 0xF62;
[; ;pic18f4550.h: 68: extern volatile unsigned char SPPCFG @ 0xF63;
"70
[; ;pic18f4550.h: 70: asm("SPPCFG equ 0F63h");
[; <" SPPCFG equ 0F63h ;# ">
[; ;pic18f4550.h: 73: typedef union {
[; ;pic18f4550.h: 74: struct {
[; ;pic18f4550.h: 75: unsigned WS :4;
[; ;pic18f4550.h: 76: unsigned CLK1EN :1;
[; ;pic18f4550.h: 77: unsigned CSEN :1;
[; ;pic18f4550.h: 78: unsigned CLKCFG :2;
[; ;pic18f4550.h: 79: };
[; ;pic18f4550.h: 80: struct {
[; ;pic18f4550.h: 81: unsigned WS0 :1;
[; ;pic18f4550.h: 82: unsigned WS1 :1;
[; ;pic18f4550.h: 83: unsigned WS2 :1;
[; ;pic18f4550.h: 84: unsigned WS3 :1;
[; ;pic18f4550.h: 85: unsigned :2;
[; ;pic18f4550.h: 86: unsigned CLKCFG0 :1;
[; ;pic18f4550.h: 87: unsigned CLKCFG1 :1;
[; ;pic18f4550.h: 88: };
[; ;pic18f4550.h: 89: } SPPCFGbits_t;
[; ;pic18f4550.h: 90: extern volatile SPPCFGbits_t SPPCFGbits @ 0xF63;
[; ;pic18f4550.h: 144: extern volatile unsigned char SPPEPS @ 0xF64;
"146
[; ;pic18f4550.h: 146: asm("SPPEPS equ 0F64h");
[; <" SPPEPS equ 0F64h ;# ">
[; ;pic18f4550.h: 149: typedef union {
[; ;pic18f4550.h: 150: struct {
[; ;pic18f4550.h: 151: unsigned ADDR :4;
[; ;pic18f4550.h: 152: unsigned SPPBUSY :1;
[; ;pic18f4550.h: 153: unsigned :1;
[; ;pic18f4550.h: 154: unsigned WRSPP :1;
[; ;pic18f4550.h: 155: unsigned RDSPP :1;
[; ;pic18f4550.h: 156: };
[; ;pic18f4550.h: 157: struct {
[; ;pic18f4550.h: 158: unsigned ADDR0 :1;
[; ;pic18f4550.h: 159: unsigned ADDR1 :1;
[; ;pic18f4550.h: 160: unsigned ADDR2 :1;
[; ;pic18f4550.h: 161: unsigned ADDR3 :1;
[; ;pic18f4550.h: 162: };
[; ;pic18f4550.h: 163: struct {
[; ;pic18f4550.h: 164: unsigned :4;
[; ;pic18f4550.h: 165: unsigned BUSY :1;
[; ;pic18f4550.h: 166: };
[; ;pic18f4550.h: 167: } SPPEPSbits_t;
[; ;pic18f4550.h: 168: extern volatile SPPEPSbits_t SPPEPSbits @ 0xF64;
[; ;pic18f4550.h: 217: extern volatile unsigned char SPPCON @ 0xF65;
"219
[; ;pic18f4550.h: 219: asm("SPPCON equ 0F65h");
[; <" SPPCON equ 0F65h ;# ">
[; ;pic18f4550.h: 222: typedef union {
[; ;pic18f4550.h: 223: struct {
[; ;pic18f4550.h: 224: unsigned SPPEN :1;
[; ;pic18f4550.h: 225: unsigned SPPOWN :1;
[; ;pic18f4550.h: 226: };
[; ;pic18f4550.h: 227: } SPPCONbits_t;
[; ;pic18f4550.h: 228: extern volatile SPPCONbits_t SPPCONbits @ 0xF65;
[; ;pic18f4550.h: 242: extern volatile unsigned short UFRM @ 0xF66;
"244
[; ;pic18f4550.h: 244: asm("UFRM equ 0F66h");
[; <" UFRM equ 0F66h ;# ">
[; ;pic18f4550.h: 248: extern volatile unsigned char UFRML @ 0xF66;
"250
[; ;pic18f4550.h: 250: asm("UFRML equ 0F66h");
[; <" UFRML equ 0F66h ;# ">
[; ;pic18f4550.h: 253: typedef union {
[; ;pic18f4550.h: 254: struct {
[; ;pic18f4550.h: 255: unsigned FRM :8;
[; ;pic18f4550.h: 256: };
[; ;pic18f4550.h: 257: struct {
[; ;pic18f4550.h: 258: unsigned FRM0 :1;
[; ;pic18f4550.h: 259: unsigned FRM1 :1;
[; ;pic18f4550.h: 260: unsigned FRM2 :1;
[; ;pic18f4550.h: 261: unsigned FRM3 :1;
[; ;pic18f4550.h: 262: unsigned FRM4 :1;
[; ;pic18f4550.h: 263: unsigned FRM5 :1;
[; ;pic18f4550.h: 264: unsigned FRM6 :1;
[; ;pic18f4550.h: 265: unsigned FRM7 :1;
[; ;pic18f4550.h: 266: };
[; ;pic18f4550.h: 267: struct {
[; ;pic18f4550.h: 268: unsigned FRML :8;
[; ;pic18f4550.h: 269: };
[; ;pic18f4550.h: 270: } UFRMLbits_t;
[; ;pic18f4550.h: 271: extern volatile UFRMLbits_t UFRMLbits @ 0xF66;
[; ;pic18f4550.h: 325: extern volatile unsigned char UFRMH @ 0xF67;
"327
[; ;pic18f4550.h: 327: asm("UFRMH equ 0F67h");
[; <" UFRMH equ 0F67h ;# ">
[; ;pic18f4550.h: 330: typedef union {
[; ;pic18f4550.h: 331: struct {
[; ;pic18f4550.h: 332: unsigned FRM :3;
[; ;pic18f4550.h: 333: };
[; ;pic18f4550.h: 334: struct {
[; ;pic18f4550.h: 335: unsigned FRM8 :1;
[; ;pic18f4550.h: 336: unsigned FRM9 :1;
[; ;pic18f4550.h: 337: unsigned FRM10 :1;
[; ;pic18f4550.h: 338: };
[; ;pic18f4550.h: 339: } UFRMHbits_t;
[; ;pic18f4550.h: 340: extern volatile UFRMHbits_t UFRMHbits @ 0xF67;
[; ;pic18f4550.h: 364: extern volatile unsigned char UIR @ 0xF68;
"366
[; ;pic18f4550.h: 366: asm("UIR equ 0F68h");
[; <" UIR equ 0F68h ;# ">
[; ;pic18f4550.h: 369: typedef union {
[; ;pic18f4550.h: 370: struct {
[; ;pic18f4550.h: 371: unsigned URSTIF :1;
[; ;pic18f4550.h: 372: unsigned UERRIF :1;
[; ;pic18f4550.h: 373: unsigned ACTVIF :1;
[; ;pic18f4550.h: 374: unsigned TRNIF :1;
[; ;pic18f4550.h: 375: unsigned IDLEIF :1;
[; ;pic18f4550.h: 376: unsigned STALLIF :1;
[; ;pic18f4550.h: 377: unsigned SOFIF :1;
[; ;pic18f4550.h: 378: };
[; ;pic18f4550.h: 379: } UIRbits_t;
[; ;pic18f4550.h: 380: extern volatile UIRbits_t UIRbits @ 0xF68;
[; ;pic18f4550.h: 419: extern volatile unsigned char UIE @ 0xF69;
"421
[; ;pic18f4550.h: 421: asm("UIE equ 0F69h");
[; <" UIE equ 0F69h ;# ">
[; ;pic18f4550.h: 424: typedef union {
[; ;pic18f4550.h: 425: struct {
[; ;pic18f4550.h: 426: unsigned URSTIE :1;
[; ;pic18f4550.h: 427: unsigned UERRIE :1;
[; ;pic18f4550.h: 428: unsigned ACTVIE :1;
[; ;pic18f4550.h: 429: unsigned TRNIE :1;
[; ;pic18f4550.h: 430: unsigned IDLEIE :1;
[; ;pic18f4550.h: 431: unsigned STALLIE :1;
[; ;pic18f4550.h: 432: unsigned SOFIE :1;
[; ;pic18f4550.h: 433: };
[; ;pic18f4550.h: 434: } UIEbits_t;
[; ;pic18f4550.h: 435: extern volatile UIEbits_t UIEbits @ 0xF69;
[; ;pic18f4550.h: 474: extern volatile unsigned char UEIR @ 0xF6A;
"476
[; ;pic18f4550.h: 476: asm("UEIR equ 0F6Ah");
[; <" UEIR equ 0F6Ah ;# ">
[; ;pic18f4550.h: 479: typedef union {
[; ;pic18f4550.h: 480: struct {
[; ;pic18f4550.h: 481: unsigned PIDEF :1;
[; ;pic18f4550.h: 482: unsigned CRC5EF :1;
[; ;pic18f4550.h: 483: unsigned CRC16EF :1;
[; ;pic18f4550.h: 484: unsigned DFN8EF :1;
[; ;pic18f4550.h: 485: unsigned BTOEF :1;
[; ;pic18f4550.h: 486: unsigned :2;
[; ;pic18f4550.h: 487: unsigned BTSEF :1;
[; ;pic18f4550.h: 488: };
[; ;pic18f4550.h: 489: } UEIRbits_t;
[; ;pic18f4550.h: 490: extern volatile UEIRbits_t UEIRbits @ 0xF6A;
[; ;pic18f4550.h: 524: extern volatile unsigned char UEIE @ 0xF6B;
"526
[; ;pic18f4550.h: 526: asm("UEIE equ 0F6Bh");
[; <" UEIE equ 0F6Bh ;# ">
[; ;pic18f4550.h: 529: typedef union {
[; ;pic18f4550.h: 530: struct {
[; ;pic18f4550.h: 531: unsigned PIDEE :1;
[; ;pic18f4550.h: 532: unsigned CRC5EE :1;
[; ;pic18f4550.h: 533: unsigned CRC16EE :1;
[; ;pic18f4550.h: 534: unsigned DFN8EE :1;
[; ;pic18f4550.h: 535: unsigned BTOEE :1;
[; ;pic18f4550.h: 536: unsigned :2;
[; ;pic18f4550.h: 537: unsigned BTSEE :1;
[; ;pic18f4550.h: 538: };
[; ;pic18f4550.h: 539: } UEIEbits_t;
[; ;pic18f4550.h: 540: extern volatile UEIEbits_t UEIEbits @ 0xF6B;
[; ;pic18f4550.h: 574: extern volatile unsigned char USTAT @ 0xF6C;
"576
[; ;pic18f4550.h: 576: asm("USTAT equ 0F6Ch");
[; <" USTAT equ 0F6Ch ;# ">
[; ;pic18f4550.h: 579: typedef union {
[; ;pic18f4550.h: 580: struct {
[; ;pic18f4550.h: 581: unsigned :1;
[; ;pic18f4550.h: 582: unsigned PPBI :1;
[; ;pic18f4550.h: 583: unsigned DIR :1;
[; ;pic18f4550.h: 584: unsigned ENDP :4;
[; ;pic18f4550.h: 585: };
[; ;pic18f4550.h: 586: struct {
[; ;pic18f4550.h: 587: unsigned :3;
[; ;pic18f4550.h: 588: unsigned ENDP0 :1;
[; ;pic18f4550.h: 589: unsigned ENDP1 :1;
[; ;pic18f4550.h: 590: unsigned ENDP2 :1;
[; ;pic18f4550.h: 591: unsigned ENDP3 :1;
[; ;pic18f4550.h: 592: };
[; ;pic18f4550.h: 593: } USTATbits_t;
[; ;pic18f4550.h: 594: extern volatile USTATbits_t USTATbits @ 0xF6C;
[; ;pic18f4550.h: 633: extern volatile unsigned char UCON @ 0xF6D;
"635
[; ;pic18f4550.h: 635: asm("UCON equ 0F6Dh");
[; <" UCON equ 0F6Dh ;# ">
[; ;pic18f4550.h: 638: typedef union {
[; ;pic18f4550.h: 639: struct {
[; ;pic18f4550.h: 640: unsigned :1;
[; ;pic18f4550.h: 641: unsigned SUSPND :1;
[; ;pic18f4550.h: 642: unsigned RESUME :1;
[; ;pic18f4550.h: 643: unsigned USBEN :1;
[; ;pic18f4550.h: 644: unsigned PKTDIS :1;
[; ;pic18f4550.h: 645: unsigned SE0 :1;
[; ;pic18f4550.h: 646: unsigned PPBRST :1;
[; ;pic18f4550.h: 647: };
[; ;pic18f4550.h: 648: } UCONbits_t;
[; ;pic18f4550.h: 649: extern volatile UCONbits_t UCONbits @ 0xF6D;
[; ;pic18f4550.h: 683: extern volatile unsigned char UADDR @ 0xF6E;
"685
[; ;pic18f4550.h: 685: asm("UADDR equ 0F6Eh");
[; <" UADDR equ 0F6Eh ;# ">
[; ;pic18f4550.h: 688: typedef union {
[; ;pic18f4550.h: 689: struct {
[; ;pic18f4550.h: 690: unsigned ADDR :7;
[; ;pic18f4550.h: 691: };
[; ;pic18f4550.h: 692: struct {
[; ;pic18f4550.h: 693: unsigned ADDR0 :1;
[; ;pic18f4550.h: 694: unsigned ADDR1 :1;
[; ;pic18f4550.h: 695: unsigned ADDR2 :1;
[; ;pic18f4550.h: 696: unsigned ADDR3 :1;
[; ;pic18f4550.h: 697: unsigned ADDR4 :1;
[; ;pic18f4550.h: 698: unsigned ADDR5 :1;
[; ;pic18f4550.h: 699: unsigned ADDR6 :1;
[; ;pic18f4550.h: 700: };
[; ;pic18f4550.h: 701: } UADDRbits_t;
[; ;pic18f4550.h: 702: extern volatile UADDRbits_t UADDRbits @ 0xF6E;
[; ;pic18f4550.h: 746: extern volatile unsigned char UCFG @ 0xF6F;
"748
[; ;pic18f4550.h: 748: asm("UCFG equ 0F6Fh");
[; <" UCFG equ 0F6Fh ;# ">
[; ;pic18f4550.h: 751: typedef union {
[; ;pic18f4550.h: 752: struct {
[; ;pic18f4550.h: 753: unsigned PPB :2;
[; ;pic18f4550.h: 754: unsigned FSEN :1;
[; ;pic18f4550.h: 755: unsigned UTRDIS :1;
[; ;pic18f4550.h: 756: unsigned UPUEN :1;
[; ;pic18f4550.h: 757: unsigned :1;
[; ;pic18f4550.h: 758: unsigned UOEMON :1;
[; ;pic18f4550.h: 759: unsigned UTEYE :1;
[; ;pic18f4550.h: 760: };
[; ;pic18f4550.h: 761: struct {
[; ;pic18f4550.h: 762: unsigned PPB0 :1;
[; ;pic18f4550.h: 763: unsigned PPB1 :1;
[; ;pic18f4550.h: 764: };
[; ;pic18f4550.h: 765: struct {
[; ;pic18f4550.h: 766: unsigned UPP0 :1;
[; ;pic18f4550.h: 767: };
[; ;pic18f4550.h: 768: struct {
[; ;pic18f4550.h: 769: unsigned :1;
[; ;pic18f4550.h: 770: unsigned UPP1 :1;
[; ;pic18f4550.h: 771: };
[; ;pic18f4550.h: 772: } UCFGbits_t;
[; ;pic18f4550.h: 773: extern volatile UCFGbits_t UCFGbits @ 0xF6F;
[; ;pic18f4550.h: 827: extern volatile unsigned char UEP0 @ 0xF70;
"829
[; ;pic18f4550.h: 829: asm("UEP0 equ 0F70h");
[; <" UEP0 equ 0F70h ;# ">
[; ;pic18f4550.h: 832: typedef union {
[; ;pic18f4550.h: 833: struct {
[; ;pic18f4550.h: 834: unsigned EPSTALL :1;
[; ;pic18f4550.h: 835: unsigned EPINEN :1;
[; ;pic18f4550.h: 836: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 837: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 838: unsigned EPHSHK :1;
[; ;pic18f4550.h: 839: };
[; ;pic18f4550.h: 840: struct {
[; ;pic18f4550.h: 841: unsigned :3;
[; ;pic18f4550.h: 842: unsigned EP0CONDIS :1;
[; ;pic18f4550.h: 843: };
[; ;pic18f4550.h: 844: struct {
[; ;pic18f4550.h: 845: unsigned :4;
[; ;pic18f4550.h: 846: unsigned EP0HSHK :1;
[; ;pic18f4550.h: 847: };
[; ;pic18f4550.h: 848: struct {
[; ;pic18f4550.h: 849: unsigned :1;
[; ;pic18f4550.h: 850: unsigned EP0INEN :1;
[; ;pic18f4550.h: 851: };
[; ;pic18f4550.h: 852: struct {
[; ;pic18f4550.h: 853: unsigned :2;
[; ;pic18f4550.h: 854: unsigned EP0OUTEN :1;
[; ;pic18f4550.h: 855: };
[; ;pic18f4550.h: 856: struct {
[; ;pic18f4550.h: 857: unsigned EP0STALL :1;
[; ;pic18f4550.h: 858: };
[; ;pic18f4550.h: 859: struct {
[; ;pic18f4550.h: 860: unsigned :3;
[; ;pic18f4550.h: 861: unsigned EPCONDIS0 :1;
[; ;pic18f4550.h: 862: };
[; ;pic18f4550.h: 863: struct {
[; ;pic18f4550.h: 864: unsigned :4;
[; ;pic18f4550.h: 865: unsigned EPHSHK0 :1;
[; ;pic18f4550.h: 866: };
[; ;pic18f4550.h: 867: struct {
[; ;pic18f4550.h: 868: unsigned :1;
[; ;pic18f4550.h: 869: unsigned EPINEN0 :1;
[; ;pic18f4550.h: 870: };
[; ;pic18f4550.h: 871: struct {
[; ;pic18f4550.h: 872: unsigned :2;
[; ;pic18f4550.h: 873: unsigned EPOUTEN0 :1;
[; ;pic18f4550.h: 874: };
[; ;pic18f4550.h: 875: struct {
[; ;pic18f4550.h: 876: unsigned EPSTALL0 :1;
[; ;pic18f4550.h: 877: };
[; ;pic18f4550.h: 878: } UEP0bits_t;
[; ;pic18f4550.h: 879: extern volatile UEP0bits_t UEP0bits @ 0xF70;
[; ;pic18f4550.h: 958: extern volatile unsigned char UEP1 @ 0xF71;
"960
[; ;pic18f4550.h: 960: asm("UEP1 equ 0F71h");
[; <" UEP1 equ 0F71h ;# ">
[; ;pic18f4550.h: 963: typedef union {
[; ;pic18f4550.h: 964: struct {
[; ;pic18f4550.h: 965: unsigned EPSTALL :1;
[; ;pic18f4550.h: 966: unsigned EPINEN :1;
[; ;pic18f4550.h: 967: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 968: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 969: unsigned EPHSHK :1;
[; ;pic18f4550.h: 970: };
[; ;pic18f4550.h: 971: struct {
[; ;pic18f4550.h: 972: unsigned :3;
[; ;pic18f4550.h: 973: unsigned EP1CONDIS :1;
[; ;pic18f4550.h: 974: };
[; ;pic18f4550.h: 975: struct {
[; ;pic18f4550.h: 976: unsigned :4;
[; ;pic18f4550.h: 977: unsigned EP1HSHK :1;
[; ;pic18f4550.h: 978: };
[; ;pic18f4550.h: 979: struct {
[; ;pic18f4550.h: 980: unsigned :1;
[; ;pic18f4550.h: 981: unsigned EP1INEN :1;
[; ;pic18f4550.h: 982: };
[; ;pic18f4550.h: 983: struct {
[; ;pic18f4550.h: 984: unsigned :2;
[; ;pic18f4550.h: 985: unsigned EP1OUTEN :1;
[; ;pic18f4550.h: 986: };
[; ;pic18f4550.h: 987: struct {
[; ;pic18f4550.h: 988: unsigned EP1STALL :1;
[; ;pic18f4550.h: 989: };
[; ;pic18f4550.h: 990: struct {
[; ;pic18f4550.h: 991: unsigned :3;
[; ;pic18f4550.h: 992: unsigned EPCONDIS1 :1;
[; ;pic18f4550.h: 993: };
[; ;pic18f4550.h: 994: struct {
[; ;pic18f4550.h: 995: unsigned :4;
[; ;pic18f4550.h: 996: unsigned EPHSHK1 :1;
[; ;pic18f4550.h: 997: };
[; ;pic18f4550.h: 998: struct {
[; ;pic18f4550.h: 999: unsigned :1;
[; ;pic18f4550.h: 1000: unsigned EPINEN1 :1;
[; ;pic18f4550.h: 1001: };
[; ;pic18f4550.h: 1002: struct {
[; ;pic18f4550.h: 1003: unsigned :2;
[; ;pic18f4550.h: 1004: unsigned EPOUTEN1 :1;
[; ;pic18f4550.h: 1005: };
[; ;pic18f4550.h: 1006: struct {
[; ;pic18f4550.h: 1007: unsigned EPSTALL1 :1;
[; ;pic18f4550.h: 1008: };
[; ;pic18f4550.h: 1009: } UEP1bits_t;
[; ;pic18f4550.h: 1010: extern volatile UEP1bits_t UEP1bits @ 0xF71;
[; ;pic18f4550.h: 1089: extern volatile unsigned char UEP2 @ 0xF72;
"1091
[; ;pic18f4550.h: 1091: asm("UEP2 equ 0F72h");
[; <" UEP2 equ 0F72h ;# ">
[; ;pic18f4550.h: 1094: typedef union {
[; ;pic18f4550.h: 1095: struct {
[; ;pic18f4550.h: 1096: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1097: unsigned EPINEN :1;
[; ;pic18f4550.h: 1098: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1099: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1100: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1101: };
[; ;pic18f4550.h: 1102: struct {
[; ;pic18f4550.h: 1103: unsigned :3;
[; ;pic18f4550.h: 1104: unsigned EP2CONDIS :1;
[; ;pic18f4550.h: 1105: };
[; ;pic18f4550.h: 1106: struct {
[; ;pic18f4550.h: 1107: unsigned :4;
[; ;pic18f4550.h: 1108: unsigned EP2HSHK :1;
[; ;pic18f4550.h: 1109: };
[; ;pic18f4550.h: 1110: struct {
[; ;pic18f4550.h: 1111: unsigned :1;
[; ;pic18f4550.h: 1112: unsigned EP2INEN :1;
[; ;pic18f4550.h: 1113: };
[; ;pic18f4550.h: 1114: struct {
[; ;pic18f4550.h: 1115: unsigned :2;
[; ;pic18f4550.h: 1116: unsigned EP2OUTEN :1;
[; ;pic18f4550.h: 1117: };
[; ;pic18f4550.h: 1118: struct {
[; ;pic18f4550.h: 1119: unsigned EP2STALL :1;
[; ;pic18f4550.h: 1120: };
[; ;pic18f4550.h: 1121: struct {
[; ;pic18f4550.h: 1122: unsigned :3;
[; ;pic18f4550.h: 1123: unsigned EPCONDIS2 :1;
[; ;pic18f4550.h: 1124: };
[; ;pic18f4550.h: 1125: struct {
[; ;pic18f4550.h: 1126: unsigned :4;
[; ;pic18f4550.h: 1127: unsigned EPHSHK2 :1;
[; ;pic18f4550.h: 1128: };
[; ;pic18f4550.h: 1129: struct {
[; ;pic18f4550.h: 1130: unsigned :1;
[; ;pic18f4550.h: 1131: unsigned EPINEN2 :1;
[; ;pic18f4550.h: 1132: };
[; ;pic18f4550.h: 1133: struct {
[; ;pic18f4550.h: 1134: unsigned :2;
[; ;pic18f4550.h: 1135: unsigned EPOUTEN2 :1;
[; ;pic18f4550.h: 1136: };
[; ;pic18f4550.h: 1137: struct {
[; ;pic18f4550.h: 1138: unsigned EPSTALL2 :1;
[; ;pic18f4550.h: 1139: };
[; ;pic18f4550.h: 1140: } UEP2bits_t;
[; ;pic18f4550.h: 1141: extern volatile UEP2bits_t UEP2bits @ 0xF72;
[; ;pic18f4550.h: 1220: extern volatile unsigned char UEP3 @ 0xF73;
"1222
[; ;pic18f4550.h: 1222: asm("UEP3 equ 0F73h");
[; <" UEP3 equ 0F73h ;# ">
[; ;pic18f4550.h: 1225: typedef union {
[; ;pic18f4550.h: 1226: struct {
[; ;pic18f4550.h: 1227: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1228: unsigned EPINEN :1;
[; ;pic18f4550.h: 1229: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1230: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1231: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1232: };
[; ;pic18f4550.h: 1233: struct {
[; ;pic18f4550.h: 1234: unsigned :3;
[; ;pic18f4550.h: 1235: unsigned EP3CONDIS :1;
[; ;pic18f4550.h: 1236: };
[; ;pic18f4550.h: 1237: struct {
[; ;pic18f4550.h: 1238: unsigned :4;
[; ;pic18f4550.h: 1239: unsigned EP3HSHK :1;
[; ;pic18f4550.h: 1240: };
[; ;pic18f4550.h: 1241: struct {
[; ;pic18f4550.h: 1242: unsigned :1;
[; ;pic18f4550.h: 1243: unsigned EP3INEN :1;
[; ;pic18f4550.h: 1244: };
[; ;pic18f4550.h: 1245: struct {
[; ;pic18f4550.h: 1246: unsigned :2;
[; ;pic18f4550.h: 1247: unsigned EP3OUTEN :1;
[; ;pic18f4550.h: 1248: };
[; ;pic18f4550.h: 1249: struct {
[; ;pic18f4550.h: 1250: unsigned EP3STALL :1;
[; ;pic18f4550.h: 1251: };
[; ;pic18f4550.h: 1252: struct {
[; ;pic18f4550.h: 1253: unsigned :3;
[; ;pic18f4550.h: 1254: unsigned EPCONDIS3 :1;
[; ;pic18f4550.h: 1255: };
[; ;pic18f4550.h: 1256: struct {
[; ;pic18f4550.h: 1257: unsigned :4;
[; ;pic18f4550.h: 1258: unsigned EPHSHK3 :1;
[; ;pic18f4550.h: 1259: };
[; ;pic18f4550.h: 1260: struct {
[; ;pic18f4550.h: 1261: unsigned :1;
[; ;pic18f4550.h: 1262: unsigned EPINEN3 :1;
[; ;pic18f4550.h: 1263: };
[; ;pic18f4550.h: 1264: struct {
[; ;pic18f4550.h: 1265: unsigned :2;
[; ;pic18f4550.h: 1266: unsigned EPOUTEN3 :1;
[; ;pic18f4550.h: 1267: };
[; ;pic18f4550.h: 1268: struct {
[; ;pic18f4550.h: 1269: unsigned EPSTALL3 :1;
[; ;pic18f4550.h: 1270: };
[; ;pic18f4550.h: 1271: } UEP3bits_t;
[; ;pic18f4550.h: 1272: extern volatile UEP3bits_t UEP3bits @ 0xF73;
[; ;pic18f4550.h: 1351: extern volatile unsigned char UEP4 @ 0xF74;
"1353
[; ;pic18f4550.h: 1353: asm("UEP4 equ 0F74h");
[; <" UEP4 equ 0F74h ;# ">
[; ;pic18f4550.h: 1356: typedef union {
[; ;pic18f4550.h: 1357: struct {
[; ;pic18f4550.h: 1358: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1359: unsigned EPINEN :1;
[; ;pic18f4550.h: 1360: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1361: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1362: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1363: };
[; ;pic18f4550.h: 1364: struct {
[; ;pic18f4550.h: 1365: unsigned :3;
[; ;pic18f4550.h: 1366: unsigned EP4CONDIS :1;
[; ;pic18f4550.h: 1367: };
[; ;pic18f4550.h: 1368: struct {
[; ;pic18f4550.h: 1369: unsigned :4;
[; ;pic18f4550.h: 1370: unsigned EP4HSHK :1;
[; ;pic18f4550.h: 1371: };
[; ;pic18f4550.h: 1372: struct {
[; ;pic18f4550.h: 1373: unsigned :1;
[; ;pic18f4550.h: 1374: unsigned EP4INEN :1;
[; ;pic18f4550.h: 1375: };
[; ;pic18f4550.h: 1376: struct {
[; ;pic18f4550.h: 1377: unsigned :2;
[; ;pic18f4550.h: 1378: unsigned EP4OUTEN :1;
[; ;pic18f4550.h: 1379: };
[; ;pic18f4550.h: 1380: struct {
[; ;pic18f4550.h: 1381: unsigned EP4STALL :1;
[; ;pic18f4550.h: 1382: };
[; ;pic18f4550.h: 1383: struct {
[; ;pic18f4550.h: 1384: unsigned :3;
[; ;pic18f4550.h: 1385: unsigned EPCONDIS4 :1;
[; ;pic18f4550.h: 1386: };
[; ;pic18f4550.h: 1387: struct {
[; ;pic18f4550.h: 1388: unsigned :4;
[; ;pic18f4550.h: 1389: unsigned EPHSHK4 :1;
[; ;pic18f4550.h: 1390: };
[; ;pic18f4550.h: 1391: struct {
[; ;pic18f4550.h: 1392: unsigned :1;
[; ;pic18f4550.h: 1393: unsigned EPINEN4 :1;
[; ;pic18f4550.h: 1394: };
[; ;pic18f4550.h: 1395: struct {
[; ;pic18f4550.h: 1396: unsigned :2;
[; ;pic18f4550.h: 1397: unsigned EPOUTEN4 :1;
[; ;pic18f4550.h: 1398: };
[; ;pic18f4550.h: 1399: struct {
[; ;pic18f4550.h: 1400: unsigned EPSTALL4 :1;
[; ;pic18f4550.h: 1401: };
[; ;pic18f4550.h: 1402: } UEP4bits_t;
[; ;pic18f4550.h: 1403: extern volatile UEP4bits_t UEP4bits @ 0xF74;
[; ;pic18f4550.h: 1482: extern volatile unsigned char UEP5 @ 0xF75;
"1484
[; ;pic18f4550.h: 1484: asm("UEP5 equ 0F75h");
[; <" UEP5 equ 0F75h ;# ">
[; ;pic18f4550.h: 1487: typedef union {
[; ;pic18f4550.h: 1488: struct {
[; ;pic18f4550.h: 1489: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1490: unsigned EPINEN :1;
[; ;pic18f4550.h: 1491: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1492: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1493: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1494: };
[; ;pic18f4550.h: 1495: struct {
[; ;pic18f4550.h: 1496: unsigned :3;
[; ;pic18f4550.h: 1497: unsigned EP5CONDIS :1;
[; ;pic18f4550.h: 1498: };
[; ;pic18f4550.h: 1499: struct {
[; ;pic18f4550.h: 1500: unsigned :4;
[; ;pic18f4550.h: 1501: unsigned EP5HSHK :1;
[; ;pic18f4550.h: 1502: };
[; ;pic18f4550.h: 1503: struct {
[; ;pic18f4550.h: 1504: unsigned :1;
[; ;pic18f4550.h: 1505: unsigned EP5INEN :1;
[; ;pic18f4550.h: 1506: };
[; ;pic18f4550.h: 1507: struct {
[; ;pic18f4550.h: 1508: unsigned :2;
[; ;pic18f4550.h: 1509: unsigned EP5OUTEN :1;
[; ;pic18f4550.h: 1510: };
[; ;pic18f4550.h: 1511: struct {
[; ;pic18f4550.h: 1512: unsigned EP5STALL :1;
[; ;pic18f4550.h: 1513: };
[; ;pic18f4550.h: 1514: struct {
[; ;pic18f4550.h: 1515: unsigned :3;
[; ;pic18f4550.h: 1516: unsigned EPCONDIS5 :1;
[; ;pic18f4550.h: 1517: };
[; ;pic18f4550.h: 1518: struct {
[; ;pic18f4550.h: 1519: unsigned :4;
[; ;pic18f4550.h: 1520: unsigned EPHSHK5 :1;
[; ;pic18f4550.h: 1521: };
[; ;pic18f4550.h: 1522: struct {
[; ;pic18f4550.h: 1523: unsigned :1;
[; ;pic18f4550.h: 1524: unsigned EPINEN5 :1;
[; ;pic18f4550.h: 1525: };
[; ;pic18f4550.h: 1526: struct {
[; ;pic18f4550.h: 1527: unsigned :2;
[; ;pic18f4550.h: 1528: unsigned EPOUTEN5 :1;
[; ;pic18f4550.h: 1529: };
[; ;pic18f4550.h: 1530: struct {
[; ;pic18f4550.h: 1531: unsigned EPSTALL5 :1;
[; ;pic18f4550.h: 1532: };
[; ;pic18f4550.h: 1533: } UEP5bits_t;
[; ;pic18f4550.h: 1534: extern volatile UEP5bits_t UEP5bits @ 0xF75;
[; ;pic18f4550.h: 1613: extern volatile unsigned char UEP6 @ 0xF76;
"1615
[; ;pic18f4550.h: 1615: asm("UEP6 equ 0F76h");
[; <" UEP6 equ 0F76h ;# ">
[; ;pic18f4550.h: 1618: typedef union {
[; ;pic18f4550.h: 1619: struct {
[; ;pic18f4550.h: 1620: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1621: unsigned EPINEN :1;
[; ;pic18f4550.h: 1622: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1623: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1624: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1625: };
[; ;pic18f4550.h: 1626: struct {
[; ;pic18f4550.h: 1627: unsigned :3;
[; ;pic18f4550.h: 1628: unsigned EP6CONDIS :1;
[; ;pic18f4550.h: 1629: };
[; ;pic18f4550.h: 1630: struct {
[; ;pic18f4550.h: 1631: unsigned :4;
[; ;pic18f4550.h: 1632: unsigned EP6HSHK :1;
[; ;pic18f4550.h: 1633: };
[; ;pic18f4550.h: 1634: struct {
[; ;pic18f4550.h: 1635: unsigned :1;
[; ;pic18f4550.h: 1636: unsigned EP6INEN :1;
[; ;pic18f4550.h: 1637: };
[; ;pic18f4550.h: 1638: struct {
[; ;pic18f4550.h: 1639: unsigned :2;
[; ;pic18f4550.h: 1640: unsigned EP6OUTEN :1;
[; ;pic18f4550.h: 1641: };
[; ;pic18f4550.h: 1642: struct {
[; ;pic18f4550.h: 1643: unsigned EP6STALL :1;
[; ;pic18f4550.h: 1644: };
[; ;pic18f4550.h: 1645: struct {
[; ;pic18f4550.h: 1646: unsigned :3;
[; ;pic18f4550.h: 1647: unsigned EPCONDIS6 :1;
[; ;pic18f4550.h: 1648: };
[; ;pic18f4550.h: 1649: struct {
[; ;pic18f4550.h: 1650: unsigned :4;
[; ;pic18f4550.h: 1651: unsigned EPHSHK6 :1;
[; ;pic18f4550.h: 1652: };
[; ;pic18f4550.h: 1653: struct {
[; ;pic18f4550.h: 1654: unsigned :1;
[; ;pic18f4550.h: 1655: unsigned EPINEN6 :1;
[; ;pic18f4550.h: 1656: };
[; ;pic18f4550.h: 1657: struct {
[; ;pic18f4550.h: 1658: unsigned :2;
[; ;pic18f4550.h: 1659: unsigned EPOUTEN6 :1;
[; ;pic18f4550.h: 1660: };
[; ;pic18f4550.h: 1661: struct {
[; ;pic18f4550.h: 1662: unsigned EPSTALL6 :1;
[; ;pic18f4550.h: 1663: };
[; ;pic18f4550.h: 1664: } UEP6bits_t;
[; ;pic18f4550.h: 1665: extern volatile UEP6bits_t UEP6bits @ 0xF76;
[; ;pic18f4550.h: 1744: extern volatile unsigned char UEP7 @ 0xF77;
"1746
[; ;pic18f4550.h: 1746: asm("UEP7 equ 0F77h");
[; <" UEP7 equ 0F77h ;# ">
[; ;pic18f4550.h: 1749: typedef union {
[; ;pic18f4550.h: 1750: struct {
[; ;pic18f4550.h: 1751: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1752: unsigned EPINEN :1;
[; ;pic18f4550.h: 1753: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1754: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1755: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1756: };
[; ;pic18f4550.h: 1757: struct {
[; ;pic18f4550.h: 1758: unsigned :3;
[; ;pic18f4550.h: 1759: unsigned EP7CONDIS :1;
[; ;pic18f4550.h: 1760: };
[; ;pic18f4550.h: 1761: struct {
[; ;pic18f4550.h: 1762: unsigned :4;
[; ;pic18f4550.h: 1763: unsigned EP7HSHK :1;
[; ;pic18f4550.h: 1764: };
[; ;pic18f4550.h: 1765: struct {
[; ;pic18f4550.h: 1766: unsigned :1;
[; ;pic18f4550.h: 1767: unsigned EP7INEN :1;
[; ;pic18f4550.h: 1768: };
[; ;pic18f4550.h: 1769: struct {
[; ;pic18f4550.h: 1770: unsigned :2;
[; ;pic18f4550.h: 1771: unsigned EP7OUTEN :1;
[; ;pic18f4550.h: 1772: };
[; ;pic18f4550.h: 1773: struct {
[; ;pic18f4550.h: 1774: unsigned EP7STALL :1;
[; ;pic18f4550.h: 1775: };
[; ;pic18f4550.h: 1776: struct {
[; ;pic18f4550.h: 1777: unsigned :3;
[; ;pic18f4550.h: 1778: unsigned EPCONDIS7 :1;
[; ;pic18f4550.h: 1779: };
[; ;pic18f4550.h: 1780: struct {
[; ;pic18f4550.h: 1781: unsigned :4;
[; ;pic18f4550.h: 1782: unsigned EPHSHK7 :1;
[; ;pic18f4550.h: 1783: };
[; ;pic18f4550.h: 1784: struct {
[; ;pic18f4550.h: 1785: unsigned :1;
[; ;pic18f4550.h: 1786: unsigned EPINEN7 :1;
[; ;pic18f4550.h: 1787: };
[; ;pic18f4550.h: 1788: struct {
[; ;pic18f4550.h: 1789: unsigned :2;
[; ;pic18f4550.h: 1790: unsigned EPOUTEN7 :1;
[; ;pic18f4550.h: 1791: };
[; ;pic18f4550.h: 1792: struct {
[; ;pic18f4550.h: 1793: unsigned EPSTALL7 :1;
[; ;pic18f4550.h: 1794: };
[; ;pic18f4550.h: 1795: } UEP7bits_t;
[; ;pic18f4550.h: 1796: extern volatile UEP7bits_t UEP7bits @ 0xF77;
[; ;pic18f4550.h: 1875: extern volatile unsigned char UEP8 @ 0xF78;
"1877
[; ;pic18f4550.h: 1877: asm("UEP8 equ 0F78h");
[; <" UEP8 equ 0F78h ;# ">
[; ;pic18f4550.h: 1880: typedef union {
[; ;pic18f4550.h: 1881: struct {
[; ;pic18f4550.h: 1882: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1883: unsigned EPINEN :1;
[; ;pic18f4550.h: 1884: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1885: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1886: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1887: };
[; ;pic18f4550.h: 1888: struct {
[; ;pic18f4550.h: 1889: unsigned :3;
[; ;pic18f4550.h: 1890: unsigned EPCONDIS8 :1;
[; ;pic18f4550.h: 1891: };
[; ;pic18f4550.h: 1892: struct {
[; ;pic18f4550.h: 1893: unsigned :4;
[; ;pic18f4550.h: 1894: unsigned EPHSHK8 :1;
[; ;pic18f4550.h: 1895: };
[; ;pic18f4550.h: 1896: struct {
[; ;pic18f4550.h: 1897: unsigned :1;
[; ;pic18f4550.h: 1898: unsigned EPINEN8 :1;
[; ;pic18f4550.h: 1899: };
[; ;pic18f4550.h: 1900: struct {
[; ;pic18f4550.h: 1901: unsigned :2;
[; ;pic18f4550.h: 1902: unsigned EPOUTEN8 :1;
[; ;pic18f4550.h: 1903: };
[; ;pic18f4550.h: 1904: struct {
[; ;pic18f4550.h: 1905: unsigned EPSTALL8 :1;
[; ;pic18f4550.h: 1906: };
[; ;pic18f4550.h: 1907: } UEP8bits_t;
[; ;pic18f4550.h: 1908: extern volatile UEP8bits_t UEP8bits @ 0xF78;
[; ;pic18f4550.h: 1962: extern volatile unsigned char UEP9 @ 0xF79;
"1964
[; ;pic18f4550.h: 1964: asm("UEP9 equ 0F79h");
[; <" UEP9 equ 0F79h ;# ">
[; ;pic18f4550.h: 1967: typedef union {
[; ;pic18f4550.h: 1968: struct {
[; ;pic18f4550.h: 1969: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1970: unsigned EPINEN :1;
[; ;pic18f4550.h: 1971: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1972: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1973: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1974: };
[; ;pic18f4550.h: 1975: struct {
[; ;pic18f4550.h: 1976: unsigned :3;
[; ;pic18f4550.h: 1977: unsigned EPCONDIS9 :1;
[; ;pic18f4550.h: 1978: };
[; ;pic18f4550.h: 1979: struct {
[; ;pic18f4550.h: 1980: unsigned :4;
[; ;pic18f4550.h: 1981: unsigned EPHSHK9 :1;
[; ;pic18f4550.h: 1982: };
[; ;pic18f4550.h: 1983: struct {
[; ;pic18f4550.h: 1984: unsigned :1;
[; ;pic18f4550.h: 1985: unsigned EPINEN9 :1;
[; ;pic18f4550.h: 1986: };
[; ;pic18f4550.h: 1987: struct {
[; ;pic18f4550.h: 1988: unsigned :2;
[; ;pic18f4550.h: 1989: unsigned EPOUTEN9 :1;
[; ;pic18f4550.h: 1990: };
[; ;pic18f4550.h: 1991: struct {
[; ;pic18f4550.h: 1992: unsigned EPSTALL9 :1;
[; ;pic18f4550.h: 1993: };
[; ;pic18f4550.h: 1994: } UEP9bits_t;
[; ;pic18f4550.h: 1995: extern volatile UEP9bits_t UEP9bits @ 0xF79;
[; ;pic18f4550.h: 2049: extern volatile unsigned char UEP10 @ 0xF7A;
"2051
[; ;pic18f4550.h: 2051: asm("UEP10 equ 0F7Ah");
[; <" UEP10 equ 0F7Ah ;# ">
[; ;pic18f4550.h: 2054: typedef union {
[; ;pic18f4550.h: 2055: struct {
[; ;pic18f4550.h: 2056: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2057: unsigned EPINEN :1;
[; ;pic18f4550.h: 2058: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2059: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2060: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2061: };
[; ;pic18f4550.h: 2062: struct {
[; ;pic18f4550.h: 2063: unsigned :3;
[; ;pic18f4550.h: 2064: unsigned EPCONDIS10 :1;
[; ;pic18f4550.h: 2065: };
[; ;pic18f4550.h: 2066: struct {
[; ;pic18f4550.h: 2067: unsigned :4;
[; ;pic18f4550.h: 2068: unsigned EPHSHK10 :1;
[; ;pic18f4550.h: 2069: };
[; ;pic18f4550.h: 2070: struct {
[; ;pic18f4550.h: 2071: unsigned :1;
[; ;pic18f4550.h: 2072: unsigned EPINEN10 :1;
[; ;pic18f4550.h: 2073: };
[; ;pic18f4550.h: 2074: struct {
[; ;pic18f4550.h: 2075: unsigned :2;
[; ;pic18f4550.h: 2076: unsigned EPOUTEN10 :1;
[; ;pic18f4550.h: 2077: };
[; ;pic18f4550.h: 2078: struct {
[; ;pic18f4550.h: 2079: unsigned EPSTALL10 :1;
[; ;pic18f4550.h: 2080: };
[; ;pic18f4550.h: 2081: } UEP10bits_t;
[; ;pic18f4550.h: 2082: extern volatile UEP10bits_t UEP10bits @ 0xF7A;
[; ;pic18f4550.h: 2136: extern volatile unsigned char UEP11 @ 0xF7B;
"2138
[; ;pic18f4550.h: 2138: asm("UEP11 equ 0F7Bh");
[; <" UEP11 equ 0F7Bh ;# ">
[; ;pic18f4550.h: 2141: typedef union {
[; ;pic18f4550.h: 2142: struct {
[; ;pic18f4550.h: 2143: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2144: unsigned EPINEN :1;
[; ;pic18f4550.h: 2145: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2146: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2147: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2148: };
[; ;pic18f4550.h: 2149: struct {
[; ;pic18f4550.h: 2150: unsigned :3;
[; ;pic18f4550.h: 2151: unsigned EPCONDIS11 :1;
[; ;pic18f4550.h: 2152: };
[; ;pic18f4550.h: 2153: struct {
[; ;pic18f4550.h: 2154: unsigned :4;
[; ;pic18f4550.h: 2155: unsigned EPHSHK11 :1;
[; ;pic18f4550.h: 2156: };
[; ;pic18f4550.h: 2157: struct {
[; ;pic18f4550.h: 2158: unsigned :1;
[; ;pic18f4550.h: 2159: unsigned EPINEN11 :1;
[; ;pic18f4550.h: 2160: };
[; ;pic18f4550.h: 2161: struct {
[; ;pic18f4550.h: 2162: unsigned :2;
[; ;pic18f4550.h: 2163: unsigned EPOUTEN11 :1;
[; ;pic18f4550.h: 2164: };
[; ;pic18f4550.h: 2165: struct {
[; ;pic18f4550.h: 2166: unsigned EPSTALL11 :1;
[; ;pic18f4550.h: 2167: };
[; ;pic18f4550.h: 2168: } UEP11bits_t;
[; ;pic18f4550.h: 2169: extern volatile UEP11bits_t UEP11bits @ 0xF7B;
[; ;pic18f4550.h: 2223: extern volatile unsigned char UEP12 @ 0xF7C;
"2225
[; ;pic18f4550.h: 2225: asm("UEP12 equ 0F7Ch");
[; <" UEP12 equ 0F7Ch ;# ">
[; ;pic18f4550.h: 2228: typedef union {
[; ;pic18f4550.h: 2229: struct {
[; ;pic18f4550.h: 2230: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2231: unsigned EPINEN :1;
[; ;pic18f4550.h: 2232: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2233: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2234: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2235: };
[; ;pic18f4550.h: 2236: struct {
[; ;pic18f4550.h: 2237: unsigned :3;
[; ;pic18f4550.h: 2238: unsigned EPCONDIS12 :1;
[; ;pic18f4550.h: 2239: };
[; ;pic18f4550.h: 2240: struct {
[; ;pic18f4550.h: 2241: unsigned :4;
[; ;pic18f4550.h: 2242: unsigned EPHSHK12 :1;
[; ;pic18f4550.h: 2243: };
[; ;pic18f4550.h: 2244: struct {
[; ;pic18f4550.h: 2245: unsigned :1;
[; ;pic18f4550.h: 2246: unsigned EPINEN12 :1;
[; ;pic18f4550.h: 2247: };
[; ;pic18f4550.h: 2248: struct {
[; ;pic18f4550.h: 2249: unsigned :2;
[; ;pic18f4550.h: 2250: unsigned EPOUTEN12 :1;
[; ;pic18f4550.h: 2251: };
[; ;pic18f4550.h: 2252: struct {
[; ;pic18f4550.h: 2253: unsigned EPSTALL12 :1;
[; ;pic18f4550.h: 2254: };
[; ;pic18f4550.h: 2255: } UEP12bits_t;
[; ;pic18f4550.h: 2256: extern volatile UEP12bits_t UEP12bits @ 0xF7C;
[; ;pic18f4550.h: 2310: extern volatile unsigned char UEP13 @ 0xF7D;
"2312
[; ;pic18f4550.h: 2312: asm("UEP13 equ 0F7Dh");
[; <" UEP13 equ 0F7Dh ;# ">
[; ;pic18f4550.h: 2315: typedef union {
[; ;pic18f4550.h: 2316: struct {
[; ;pic18f4550.h: 2317: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2318: unsigned EPINEN :1;
[; ;pic18f4550.h: 2319: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2320: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2321: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2322: };
[; ;pic18f4550.h: 2323: struct {
[; ;pic18f4550.h: 2324: unsigned :3;
[; ;pic18f4550.h: 2325: unsigned EPCONDIS13 :1;
[; ;pic18f4550.h: 2326: };
[; ;pic18f4550.h: 2327: struct {
[; ;pic18f4550.h: 2328: unsigned :4;
[; ;pic18f4550.h: 2329: unsigned EPHSHK13 :1;
[; ;pic18f4550.h: 2330: };
[; ;pic18f4550.h: 2331: struct {
[; ;pic18f4550.h: 2332: unsigned :1;
[; ;pic18f4550.h: 2333: unsigned EPINEN13 :1;
[; ;pic18f4550.h: 2334: };
[; ;pic18f4550.h: 2335: struct {
[; ;pic18f4550.h: 2336: unsigned :2;
[; ;pic18f4550.h: 2337: unsigned EPOUTEN13 :1;
[; ;pic18f4550.h: 2338: };
[; ;pic18f4550.h: 2339: struct {
[; ;pic18f4550.h: 2340: unsigned EPSTALL13 :1;
[; ;pic18f4550.h: 2341: };
[; ;pic18f4550.h: 2342: } UEP13bits_t;
[; ;pic18f4550.h: 2343: extern volatile UEP13bits_t UEP13bits @ 0xF7D;
[; ;pic18f4550.h: 2397: extern volatile unsigned char UEP14 @ 0xF7E;
"2399
[; ;pic18f4550.h: 2399: asm("UEP14 equ 0F7Eh");
[; <" UEP14 equ 0F7Eh ;# ">
[; ;pic18f4550.h: 2402: typedef union {
[; ;pic18f4550.h: 2403: struct {
[; ;pic18f4550.h: 2404: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2405: unsigned EPINEN :1;
[; ;pic18f4550.h: 2406: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2407: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2408: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2409: };
[; ;pic18f4550.h: 2410: struct {
[; ;pic18f4550.h: 2411: unsigned :3;
[; ;pic18f4550.h: 2412: unsigned EPCONDIS14 :1;
[; ;pic18f4550.h: 2413: };
[; ;pic18f4550.h: 2414: struct {
[; ;pic18f4550.h: 2415: unsigned :4;
[; ;pic18f4550.h: 2416: unsigned EPHSHK14 :1;
[; ;pic18f4550.h: 2417: };
[; ;pic18f4550.h: 2418: struct {
[; ;pic18f4550.h: 2419: unsigned :1;
[; ;pic18f4550.h: 2420: unsigned EPINEN14 :1;
[; ;pic18f4550.h: 2421: };
[; ;pic18f4550.h: 2422: struct {
[; ;pic18f4550.h: 2423: unsigned :2;
[; ;pic18f4550.h: 2424: unsigned EPOUTEN14 :1;
[; ;pic18f4550.h: 2425: };
[; ;pic18f4550.h: 2426: struct {
[; ;pic18f4550.h: 2427: unsigned EPSTALL14 :1;
[; ;pic18f4550.h: 2428: };
[; ;pic18f4550.h: 2429: } UEP14bits_t;
[; ;pic18f4550.h: 2430: extern volatile UEP14bits_t UEP14bits @ 0xF7E;
[; ;pic18f4550.h: 2484: extern volatile unsigned char UEP15 @ 0xF7F;
"2486
[; ;pic18f4550.h: 2486: asm("UEP15 equ 0F7Fh");
[; <" UEP15 equ 0F7Fh ;# ">
[; ;pic18f4550.h: 2489: typedef union {
[; ;pic18f4550.h: 2490: struct {
[; ;pic18f4550.h: 2491: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2492: unsigned EPINEN :1;
[; ;pic18f4550.h: 2493: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2494: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2495: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2496: };
[; ;pic18f4550.h: 2497: struct {
[; ;pic18f4550.h: 2498: unsigned :3;
[; ;pic18f4550.h: 2499: unsigned EPCONDIS15 :1;
[; ;pic18f4550.h: 2500: };
[; ;pic18f4550.h: 2501: struct {
[; ;pic18f4550.h: 2502: unsigned :4;
[; ;pic18f4550.h: 2503: unsigned EPHSHK15 :1;
[; ;pic18f4550.h: 2504: };
[; ;pic18f4550.h: 2505: struct {
[; ;pic18f4550.h: 2506: unsigned :1;
[; ;pic18f4550.h: 2507: unsigned EPINEN15 :1;
[; ;pic18f4550.h: 2508: };
[; ;pic18f4550.h: 2509: struct {
[; ;pic18f4550.h: 2510: unsigned :2;
[; ;pic18f4550.h: 2511: unsigned EPOUTEN15 :1;
[; ;pic18f4550.h: 2512: };
[; ;pic18f4550.h: 2513: struct {
[; ;pic18f4550.h: 2514: unsigned EPSTALL15 :1;
[; ;pic18f4550.h: 2515: };
[; ;pic18f4550.h: 2516: } UEP15bits_t;
[; ;pic18f4550.h: 2517: extern volatile UEP15bits_t UEP15bits @ 0xF7F;
[; ;pic18f4550.h: 2571: extern volatile unsigned char PORTA @ 0xF80;
"2573
[; ;pic18f4550.h: 2573: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4550.h: 2576: typedef union {
[; ;pic18f4550.h: 2577: struct {
[; ;pic18f4550.h: 2578: unsigned RA0 :1;
[; ;pic18f4550.h: 2579: unsigned RA1 :1;
[; ;pic18f4550.h: 2580: unsigned RA2 :1;
[; ;pic18f4550.h: 2581: unsigned RA3 :1;
[; ;pic18f4550.h: 2582: unsigned RA4 :1;
[; ;pic18f4550.h: 2583: unsigned RA5 :1;
[; ;pic18f4550.h: 2584: unsigned RA6 :1;
[; ;pic18f4550.h: 2585: };
[; ;pic18f4550.h: 2586: struct {
[; ;pic18f4550.h: 2587: unsigned AN0 :1;
[; ;pic18f4550.h: 2588: unsigned AN1 :1;
[; ;pic18f4550.h: 2589: unsigned AN2 :1;
[; ;pic18f4550.h: 2590: unsigned AN3 :1;
[; ;pic18f4550.h: 2591: unsigned T0CKI :1;
[; ;pic18f4550.h: 2592: unsigned AN4 :1;
[; ;pic18f4550.h: 2593: unsigned OSC2 :1;
[; ;pic18f4550.h: 2594: };
[; ;pic18f4550.h: 2595: struct {
[; ;pic18f4550.h: 2596: unsigned :2;
[; ;pic18f4550.h: 2597: unsigned VREFM :1;
[; ;pic18f4550.h: 2598: unsigned VREFP :1;
[; ;pic18f4550.h: 2599: unsigned :1;
[; ;pic18f4550.h: 2600: unsigned LVDIN :1;
[; ;pic18f4550.h: 2601: };
[; ;pic18f4550.h: 2602: struct {
[; ;pic18f4550.h: 2603: unsigned :5;
[; ;pic18f4550.h: 2604: unsigned HLVDIN :1;
[; ;pic18f4550.h: 2605: };
[; ;pic18f4550.h: 2606: struct {
[; ;pic18f4550.h: 2607: unsigned ULPWUIN :1;
[; ;pic18f4550.h: 2608: };
[; ;pic18f4550.h: 2609: } PORTAbits_t;
[; ;pic18f4550.h: 2610: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4550.h: 2709: extern volatile unsigned char PORTB @ 0xF81;
"2711
[; ;pic18f4550.h: 2711: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4550.h: 2714: typedef union {
[; ;pic18f4550.h: 2715: struct {
[; ;pic18f4550.h: 2716: unsigned RB0 :1;
[; ;pic18f4550.h: 2717: unsigned RB1 :1;
[; ;pic18f4550.h: 2718: unsigned RB2 :1;
[; ;pic18f4550.h: 2719: unsigned RB3 :1;
[; ;pic18f4550.h: 2720: unsigned RB4 :1;
[; ;pic18f4550.h: 2721: unsigned RB5 :1;
[; ;pic18f4550.h: 2722: unsigned RB6 :1;
[; ;pic18f4550.h: 2723: unsigned RB7 :1;
[; ;pic18f4550.h: 2724: };
[; ;pic18f4550.h: 2725: struct {
[; ;pic18f4550.h: 2726: unsigned INT0 :1;
[; ;pic18f4550.h: 2727: unsigned INT1 :1;
[; ;pic18f4550.h: 2728: unsigned INT2 :1;
[; ;pic18f4550.h: 2729: unsigned :2;
[; ;pic18f4550.h: 2730: unsigned PGM :1;
[; ;pic18f4550.h: 2731: unsigned PGC :1;
[; ;pic18f4550.h: 2732: unsigned PGD :1;
[; ;pic18f4550.h: 2733: };
[; ;pic18f4550.h: 2734: struct {
[; ;pic18f4550.h: 2735: unsigned :3;
[; ;pic18f4550.h: 2736: unsigned CCP2_PA2 :1;
[; ;pic18f4550.h: 2737: };
[; ;pic18f4550.h: 2738: } PORTBbits_t;
[; ;pic18f4550.h: 2739: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4550.h: 2818: extern volatile unsigned char PORTC @ 0xF82;
"2820
[; ;pic18f4550.h: 2820: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4550.h: 2823: typedef union {
[; ;pic18f4550.h: 2824: struct {
[; ;pic18f4550.h: 2825: unsigned RC0 :1;
[; ;pic18f4550.h: 2826: unsigned RC1 :1;
[; ;pic18f4550.h: 2827: unsigned RC2 :1;
[; ;pic18f4550.h: 2828: unsigned :1;
[; ;pic18f4550.h: 2829: unsigned RC4 :1;
[; ;pic18f4550.h: 2830: unsigned RC5 :1;
[; ;pic18f4550.h: 2831: unsigned RC6 :1;
[; ;pic18f4550.h: 2832: unsigned RC7 :1;
[; ;pic18f4550.h: 2833: };
[; ;pic18f4550.h: 2834: struct {
[; ;pic18f4550.h: 2835: unsigned T1OSO :1;
[; ;pic18f4550.h: 2836: unsigned T1OSI :1;
[; ;pic18f4550.h: 2837: unsigned CCP1 :1;
[; ;pic18f4550.h: 2838: unsigned :3;
[; ;pic18f4550.h: 2839: unsigned TX :1;
[; ;pic18f4550.h: 2840: unsigned RX :1;
[; ;pic18f4550.h: 2841: };
[; ;pic18f4550.h: 2842: struct {
[; ;pic18f4550.h: 2843: unsigned T13CKI :1;
[; ;pic18f4550.h: 2844: unsigned :1;
[; ;pic18f4550.h: 2845: unsigned P1A :1;
[; ;pic18f4550.h: 2846: unsigned :3;
[; ;pic18f4550.h: 2847: unsigned CK :1;
[; ;pic18f4550.h: 2848: unsigned DT :1;
[; ;pic18f4550.h: 2849: };
[; ;pic18f4550.h: 2850: struct {
[; ;pic18f4550.h: 2851: unsigned :1;
[; ;pic18f4550.h: 2852: unsigned CCP2 :1;
[; ;pic18f4550.h: 2853: };
[; ;pic18f4550.h: 2854: struct {
[; ;pic18f4550.h: 2855: unsigned :2;
[; ;pic18f4550.h: 2856: unsigned PA1 :1;
[; ;pic18f4550.h: 2857: };
[; ;pic18f4550.h: 2858: struct {
[; ;pic18f4550.h: 2859: unsigned :1;
[; ;pic18f4550.h: 2860: unsigned PA2 :1;
[; ;pic18f4550.h: 2861: };
[; ;pic18f4550.h: 2862: } PORTCbits_t;
[; ;pic18f4550.h: 2863: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4550.h: 2962: extern volatile unsigned char PORTD @ 0xF83;
"2964
[; ;pic18f4550.h: 2964: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4550.h: 2967: typedef union {
[; ;pic18f4550.h: 2968: struct {
[; ;pic18f4550.h: 2969: unsigned RD0 :1;
[; ;pic18f4550.h: 2970: unsigned RD1 :1;
[; ;pic18f4550.h: 2971: unsigned RD2 :1;
[; ;pic18f4550.h: 2972: unsigned RD3 :1;
[; ;pic18f4550.h: 2973: unsigned RD4 :1;
[; ;pic18f4550.h: 2974: unsigned RD5 :1;
[; ;pic18f4550.h: 2975: unsigned RD6 :1;
[; ;pic18f4550.h: 2976: unsigned RD7 :1;
[; ;pic18f4550.h: 2977: };
[; ;pic18f4550.h: 2978: struct {
[; ;pic18f4550.h: 2979: unsigned SPP0 :1;
[; ;pic18f4550.h: 2980: unsigned SPP1 :1;
[; ;pic18f4550.h: 2981: unsigned SPP2 :1;
[; ;pic18f4550.h: 2982: unsigned SPP3 :1;
[; ;pic18f4550.h: 2983: unsigned SPP4 :1;
[; ;pic18f4550.h: 2984: unsigned SPP5 :1;
[; ;pic18f4550.h: 2985: unsigned SPP6 :1;
[; ;pic18f4550.h: 2986: unsigned SPP7 :1;
[; ;pic18f4550.h: 2987: };
[; ;pic18f4550.h: 2988: struct {
[; ;pic18f4550.h: 2989: unsigned :7;
[; ;pic18f4550.h: 2990: unsigned SS2 :1;
[; ;pic18f4550.h: 2991: };
[; ;pic18f4550.h: 2992: } PORTDbits_t;
[; ;pic18f4550.h: 2993: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4550.h: 3082: extern volatile unsigned char PORTE @ 0xF84;
"3084
[; ;pic18f4550.h: 3084: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4550.h: 3087: typedef union {
[; ;pic18f4550.h: 3088: struct {
[; ;pic18f4550.h: 3089: unsigned RE0 :1;
[; ;pic18f4550.h: 3090: unsigned RE1 :1;
[; ;pic18f4550.h: 3091: unsigned RE2 :1;
[; ;pic18f4550.h: 3092: unsigned RE3 :1;
[; ;pic18f4550.h: 3093: unsigned :3;
[; ;pic18f4550.h: 3094: unsigned RDPU :1;
[; ;pic18f4550.h: 3095: };
[; ;pic18f4550.h: 3096: struct {
[; ;pic18f4550.h: 3097: unsigned CK1SPP :1;
[; ;pic18f4550.h: 3098: unsigned CK2SPP :1;
[; ;pic18f4550.h: 3099: unsigned OESPP :1;
[; ;pic18f4550.h: 3100: };
[; ;pic18f4550.h: 3101: struct {
[; ;pic18f4550.h: 3102: unsigned :2;
[; ;pic18f4550.h: 3103: unsigned CCP10 :1;
[; ;pic18f4550.h: 3104: };
[; ;pic18f4550.h: 3105: struct {
[; ;pic18f4550.h: 3106: unsigned :7;
[; ;pic18f4550.h: 3107: unsigned CCP2E :1;
[; ;pic18f4550.h: 3108: };
[; ;pic18f4550.h: 3109: struct {
[; ;pic18f4550.h: 3110: unsigned :3;
[; ;pic18f4550.h: 3111: unsigned CCP9E :1;
[; ;pic18f4550.h: 3112: };
[; ;pic18f4550.h: 3113: struct {
[; ;pic18f4550.h: 3114: unsigned :2;
[; ;pic18f4550.h: 3115: unsigned CS :1;
[; ;pic18f4550.h: 3116: };
[; ;pic18f4550.h: 3117: struct {
[; ;pic18f4550.h: 3118: unsigned :7;
[; ;pic18f4550.h: 3119: unsigned PA2E :1;
[; ;pic18f4550.h: 3120: };
[; ;pic18f4550.h: 3121: struct {
[; ;pic18f4550.h: 3122: unsigned :2;
[; ;pic18f4550.h: 3123: unsigned PB2 :1;
[; ;pic18f4550.h: 3124: };
[; ;pic18f4550.h: 3125: struct {
[; ;pic18f4550.h: 3126: unsigned :1;
[; ;pic18f4550.h: 3127: unsigned PC2 :1;
[; ;pic18f4550.h: 3128: };
[; ;pic18f4550.h: 3129: struct {
[; ;pic18f4550.h: 3130: unsigned :3;
[; ;pic18f4550.h: 3131: unsigned PC3E :1;
[; ;pic18f4550.h: 3132: };
[; ;pic18f4550.h: 3133: struct {
[; ;pic18f4550.h: 3134: unsigned PD2 :1;
[; ;pic18f4550.h: 3135: };
[; ;pic18f4550.h: 3136: struct {
[; ;pic18f4550.h: 3137: unsigned RDE :1;
[; ;pic18f4550.h: 3138: };
[; ;pic18f4550.h: 3139: struct {
[; ;pic18f4550.h: 3140: unsigned :7;
[; ;pic18f4550.h: 3141: unsigned RE7 :1;
[; ;pic18f4550.h: 3142: };
[; ;pic18f4550.h: 3143: struct {
[; ;pic18f4550.h: 3144: unsigned :1;
[; ;pic18f4550.h: 3145: unsigned WRE :1;
[; ;pic18f4550.h: 3146: };
[; ;pic18f4550.h: 3147: } PORTEbits_t;
[; ;pic18f4550.h: 3148: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4550.h: 3252: extern volatile unsigned char LATA @ 0xF89;
"3254
[; ;pic18f4550.h: 3254: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4550.h: 3257: typedef union {
[; ;pic18f4550.h: 3258: struct {
[; ;pic18f4550.h: 3259: unsigned LATA0 :1;
[; ;pic18f4550.h: 3260: unsigned LATA1 :1;
[; ;pic18f4550.h: 3261: unsigned LATA2 :1;
[; ;pic18f4550.h: 3262: unsigned LATA3 :1;
[; ;pic18f4550.h: 3263: unsigned LATA4 :1;
[; ;pic18f4550.h: 3264: unsigned LATA5 :1;
[; ;pic18f4550.h: 3265: unsigned LATA6 :1;
[; ;pic18f4550.h: 3266: };
[; ;pic18f4550.h: 3267: struct {
[; ;pic18f4550.h: 3268: unsigned LA0 :1;
[; ;pic18f4550.h: 3269: };
[; ;pic18f4550.h: 3270: struct {
[; ;pic18f4550.h: 3271: unsigned :1;
[; ;pic18f4550.h: 3272: unsigned LA1 :1;
[; ;pic18f4550.h: 3273: };
[; ;pic18f4550.h: 3274: struct {
[; ;pic18f4550.h: 3275: unsigned :2;
[; ;pic18f4550.h: 3276: unsigned LA2 :1;
[; ;pic18f4550.h: 3277: };
[; ;pic18f4550.h: 3278: struct {
[; ;pic18f4550.h: 3279: unsigned :3;
[; ;pic18f4550.h: 3280: unsigned LA3 :1;
[; ;pic18f4550.h: 3281: };
[; ;pic18f4550.h: 3282: struct {
[; ;pic18f4550.h: 3283: unsigned :4;
[; ;pic18f4550.h: 3284: unsigned LA4 :1;
[; ;pic18f4550.h: 3285: };
[; ;pic18f4550.h: 3286: struct {
[; ;pic18f4550.h: 3287: unsigned :5;
[; ;pic18f4550.h: 3288: unsigned LA5 :1;
[; ;pic18f4550.h: 3289: };
[; ;pic18f4550.h: 3290: struct {
[; ;pic18f4550.h: 3291: unsigned :6;
[; ;pic18f4550.h: 3292: unsigned LA6 :1;
[; ;pic18f4550.h: 3293: };
[; ;pic18f4550.h: 3294: } LATAbits_t;
[; ;pic18f4550.h: 3295: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4550.h: 3369: extern volatile unsigned char LATB @ 0xF8A;
"3371
[; ;pic18f4550.h: 3371: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4550.h: 3374: typedef union {
[; ;pic18f4550.h: 3375: struct {
[; ;pic18f4550.h: 3376: unsigned LATB0 :1;
[; ;pic18f4550.h: 3377: unsigned LATB1 :1;
[; ;pic18f4550.h: 3378: unsigned LATB2 :1;
[; ;pic18f4550.h: 3379: unsigned LATB3 :1;
[; ;pic18f4550.h: 3380: unsigned LATB4 :1;
[; ;pic18f4550.h: 3381: unsigned LATB5 :1;
[; ;pic18f4550.h: 3382: unsigned LATB6 :1;
[; ;pic18f4550.h: 3383: unsigned LATB7 :1;
[; ;pic18f4550.h: 3384: };
[; ;pic18f4550.h: 3385: struct {
[; ;pic18f4550.h: 3386: unsigned LB0 :1;
[; ;pic18f4550.h: 3387: };
[; ;pic18f4550.h: 3388: struct {
[; ;pic18f4550.h: 3389: unsigned :1;
[; ;pic18f4550.h: 3390: unsigned LB1 :1;
[; ;pic18f4550.h: 3391: };
[; ;pic18f4550.h: 3392: struct {
[; ;pic18f4550.h: 3393: unsigned :2;
[; ;pic18f4550.h: 3394: unsigned LB2 :1;
[; ;pic18f4550.h: 3395: };
[; ;pic18f4550.h: 3396: struct {
[; ;pic18f4550.h: 3397: unsigned :3;
[; ;pic18f4550.h: 3398: unsigned LB3 :1;
[; ;pic18f4550.h: 3399: };
[; ;pic18f4550.h: 3400: struct {
[; ;pic18f4550.h: 3401: unsigned :4;
[; ;pic18f4550.h: 3402: unsigned LB4 :1;
[; ;pic18f4550.h: 3403: };
[; ;pic18f4550.h: 3404: struct {
[; ;pic18f4550.h: 3405: unsigned :5;
[; ;pic18f4550.h: 3406: unsigned LB5 :1;
[; ;pic18f4550.h: 3407: };
[; ;pic18f4550.h: 3408: struct {
[; ;pic18f4550.h: 3409: unsigned :6;
[; ;pic18f4550.h: 3410: unsigned LB6 :1;
[; ;pic18f4550.h: 3411: };
[; ;pic18f4550.h: 3412: struct {
[; ;pic18f4550.h: 3413: unsigned :7;
[; ;pic18f4550.h: 3414: unsigned LB7 :1;
[; ;pic18f4550.h: 3415: };
[; ;pic18f4550.h: 3416: } LATBbits_t;
[; ;pic18f4550.h: 3417: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4550.h: 3501: extern volatile unsigned char LATC @ 0xF8B;
"3503
[; ;pic18f4550.h: 3503: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4550.h: 3506: typedef union {
[; ;pic18f4550.h: 3507: struct {
[; ;pic18f4550.h: 3508: unsigned LATC0 :1;
[; ;pic18f4550.h: 3509: unsigned LATC1 :1;
[; ;pic18f4550.h: 3510: unsigned LATC2 :1;
[; ;pic18f4550.h: 3511: unsigned :3;
[; ;pic18f4550.h: 3512: unsigned LATC6 :1;
[; ;pic18f4550.h: 3513: unsigned LATC7 :1;
[; ;pic18f4550.h: 3514: };
[; ;pic18f4550.h: 3515: struct {
[; ;pic18f4550.h: 3516: unsigned LC0 :1;
[; ;pic18f4550.h: 3517: };
[; ;pic18f4550.h: 3518: struct {
[; ;pic18f4550.h: 3519: unsigned :1;
[; ;pic18f4550.h: 3520: unsigned LC1 :1;
[; ;pic18f4550.h: 3521: };
[; ;pic18f4550.h: 3522: struct {
[; ;pic18f4550.h: 3523: unsigned :2;
[; ;pic18f4550.h: 3524: unsigned LC2 :1;
[; ;pic18f4550.h: 3525: };
[; ;pic18f4550.h: 3526: struct {
[; ;pic18f4550.h: 3527: unsigned :6;
[; ;pic18f4550.h: 3528: unsigned LC6 :1;
[; ;pic18f4550.h: 3529: };
[; ;pic18f4550.h: 3530: struct {
[; ;pic18f4550.h: 3531: unsigned :7;
[; ;pic18f4550.h: 3532: unsigned LC7 :1;
[; ;pic18f4550.h: 3533: };
[; ;pic18f4550.h: 3534: } LATCbits_t;
[; ;pic18f4550.h: 3535: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4550.h: 3589: extern volatile unsigned char LATD @ 0xF8C;
"3591
[; ;pic18f4550.h: 3591: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4550.h: 3594: typedef union {
[; ;pic18f4550.h: 3595: struct {
[; ;pic18f4550.h: 3596: unsigned LATD0 :1;
[; ;pic18f4550.h: 3597: unsigned LATD1 :1;
[; ;pic18f4550.h: 3598: unsigned LATD2 :1;
[; ;pic18f4550.h: 3599: unsigned LATD3 :1;
[; ;pic18f4550.h: 3600: unsigned LATD4 :1;
[; ;pic18f4550.h: 3601: unsigned LATD5 :1;
[; ;pic18f4550.h: 3602: unsigned LATD6 :1;
[; ;pic18f4550.h: 3603: unsigned LATD7 :1;
[; ;pic18f4550.h: 3604: };
[; ;pic18f4550.h: 3605: struct {
[; ;pic18f4550.h: 3606: unsigned LD0 :1;
[; ;pic18f4550.h: 3607: };
[; ;pic18f4550.h: 3608: struct {
[; ;pic18f4550.h: 3609: unsigned :1;
[; ;pic18f4550.h: 3610: unsigned LD1 :1;
[; ;pic18f4550.h: 3611: };
[; ;pic18f4550.h: 3612: struct {
[; ;pic18f4550.h: 3613: unsigned :2;
[; ;pic18f4550.h: 3614: unsigned LD2 :1;
[; ;pic18f4550.h: 3615: };
[; ;pic18f4550.h: 3616: struct {
[; ;pic18f4550.h: 3617: unsigned :3;
[; ;pic18f4550.h: 3618: unsigned LD3 :1;
[; ;pic18f4550.h: 3619: };
[; ;pic18f4550.h: 3620: struct {
[; ;pic18f4550.h: 3621: unsigned :4;
[; ;pic18f4550.h: 3622: unsigned LD4 :1;
[; ;pic18f4550.h: 3623: };
[; ;pic18f4550.h: 3624: struct {
[; ;pic18f4550.h: 3625: unsigned :5;
[; ;pic18f4550.h: 3626: unsigned LD5 :1;
[; ;pic18f4550.h: 3627: };
[; ;pic18f4550.h: 3628: struct {
[; ;pic18f4550.h: 3629: unsigned :6;
[; ;pic18f4550.h: 3630: unsigned LD6 :1;
[; ;pic18f4550.h: 3631: };
[; ;pic18f4550.h: 3632: struct {
[; ;pic18f4550.h: 3633: unsigned :7;
[; ;pic18f4550.h: 3634: unsigned LD7 :1;
[; ;pic18f4550.h: 3635: };
[; ;pic18f4550.h: 3636: } LATDbits_t;
[; ;pic18f4550.h: 3637: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4550.h: 3721: extern volatile unsigned char LATE @ 0xF8D;
"3723
[; ;pic18f4550.h: 3723: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4550.h: 3726: typedef union {
[; ;pic18f4550.h: 3727: struct {
[; ;pic18f4550.h: 3728: unsigned LATE0 :1;
[; ;pic18f4550.h: 3729: unsigned LATE1 :1;
[; ;pic18f4550.h: 3730: unsigned LATE2 :1;
[; ;pic18f4550.h: 3731: };
[; ;pic18f4550.h: 3732: struct {
[; ;pic18f4550.h: 3733: unsigned LE0 :1;
[; ;pic18f4550.h: 3734: };
[; ;pic18f4550.h: 3735: struct {
[; ;pic18f4550.h: 3736: unsigned :1;
[; ;pic18f4550.h: 3737: unsigned LE1 :1;
[; ;pic18f4550.h: 3738: };
[; ;pic18f4550.h: 3739: struct {
[; ;pic18f4550.h: 3740: unsigned :2;
[; ;pic18f4550.h: 3741: unsigned LE2 :1;
[; ;pic18f4550.h: 3742: };
[; ;pic18f4550.h: 3743: } LATEbits_t;
[; ;pic18f4550.h: 3744: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4550.h: 3778: extern volatile unsigned char TRISA @ 0xF92;
"3780
[; ;pic18f4550.h: 3780: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4550.h: 3783: extern volatile unsigned char DDRA @ 0xF92;
"3785
[; ;pic18f4550.h: 3785: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4550.h: 3788: typedef union {
[; ;pic18f4550.h: 3789: struct {
[; ;pic18f4550.h: 3790: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3791: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3792: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3793: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3794: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3795: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3796: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3797: };
[; ;pic18f4550.h: 3798: struct {
[; ;pic18f4550.h: 3799: unsigned RA0 :1;
[; ;pic18f4550.h: 3800: unsigned RA1 :1;
[; ;pic18f4550.h: 3801: unsigned RA2 :1;
[; ;pic18f4550.h: 3802: unsigned RA3 :1;
[; ;pic18f4550.h: 3803: unsigned RA4 :1;
[; ;pic18f4550.h: 3804: unsigned RA5 :1;
[; ;pic18f4550.h: 3805: unsigned RA6 :1;
[; ;pic18f4550.h: 3806: };
[; ;pic18f4550.h: 3807: } TRISAbits_t;
[; ;pic18f4550.h: 3808: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4550.h: 3881: typedef union {
[; ;pic18f4550.h: 3882: struct {
[; ;pic18f4550.h: 3883: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3884: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3885: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3886: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3887: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3888: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3889: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3890: };
[; ;pic18f4550.h: 3891: struct {
[; ;pic18f4550.h: 3892: unsigned RA0 :1;
[; ;pic18f4550.h: 3893: unsigned RA1 :1;
[; ;pic18f4550.h: 3894: unsigned RA2 :1;
[; ;pic18f4550.h: 3895: unsigned RA3 :1;
[; ;pic18f4550.h: 3896: unsigned RA4 :1;
[; ;pic18f4550.h: 3897: unsigned RA5 :1;
[; ;pic18f4550.h: 3898: unsigned RA6 :1;
[; ;pic18f4550.h: 3899: };
[; ;pic18f4550.h: 3900: } DDRAbits_t;
[; ;pic18f4550.h: 3901: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4550.h: 3975: extern volatile unsigned char TRISB @ 0xF93;
"3977
[; ;pic18f4550.h: 3977: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4550.h: 3980: extern volatile unsigned char DDRB @ 0xF93;
"3982
[; ;pic18f4550.h: 3982: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4550.h: 3985: typedef union {
[; ;pic18f4550.h: 3986: struct {
[; ;pic18f4550.h: 3987: unsigned TRISB0 :1;
[; ;pic18f4550.h: 3988: unsigned TRISB1 :1;
[; ;pic18f4550.h: 3989: unsigned TRISB2 :1;
[; ;pic18f4550.h: 3990: unsigned TRISB3 :1;
[; ;pic18f4550.h: 3991: unsigned TRISB4 :1;
[; ;pic18f4550.h: 3992: unsigned TRISB5 :1;
[; ;pic18f4550.h: 3993: unsigned TRISB6 :1;
[; ;pic18f4550.h: 3994: unsigned TRISB7 :1;
[; ;pic18f4550.h: 3995: };
[; ;pic18f4550.h: 3996: struct {
[; ;pic18f4550.h: 3997: unsigned RB0 :1;
[; ;pic18f4550.h: 3998: unsigned RB1 :1;
[; ;pic18f4550.h: 3999: unsigned RB2 :1;
[; ;pic18f4550.h: 4000: unsigned RB3 :1;
[; ;pic18f4550.h: 4001: unsigned RB4 :1;
[; ;pic18f4550.h: 4002: unsigned RB5 :1;
[; ;pic18f4550.h: 4003: unsigned RB6 :1;
[; ;pic18f4550.h: 4004: unsigned RB7 :1;
[; ;pic18f4550.h: 4005: };
[; ;pic18f4550.h: 4006: } TRISBbits_t;
[; ;pic18f4550.h: 4007: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4550.h: 4090: typedef union {
[; ;pic18f4550.h: 4091: struct {
[; ;pic18f4550.h: 4092: unsigned TRISB0 :1;
[; ;pic18f4550.h: 4093: unsigned TRISB1 :1;
[; ;pic18f4550.h: 4094: unsigned TRISB2 :1;
[; ;pic18f4550.h: 4095: unsigned TRISB3 :1;
[; ;pic18f4550.h: 4096: unsigned TRISB4 :1;
[; ;pic18f4550.h: 4097: unsigned TRISB5 :1;
[; ;pic18f4550.h: 4098: unsigned TRISB6 :1;
[; ;pic18f4550.h: 4099: unsigned TRISB7 :1;
[; ;pic18f4550.h: 4100: };
[; ;pic18f4550.h: 4101: struct {
[; ;pic18f4550.h: 4102: unsigned RB0 :1;
[; ;pic18f4550.h: 4103: unsigned RB1 :1;
[; ;pic18f4550.h: 4104: unsigned RB2 :1;
[; ;pic18f4550.h: 4105: unsigned RB3 :1;
[; ;pic18f4550.h: 4106: unsigned RB4 :1;
[; ;pic18f4550.h: 4107: unsigned RB5 :1;
[; ;pic18f4550.h: 4108: unsigned RB6 :1;
[; ;pic18f4550.h: 4109: unsigned RB7 :1;
[; ;pic18f4550.h: 4110: };
[; ;pic18f4550.h: 4111: } DDRBbits_t;
[; ;pic18f4550.h: 4112: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4550.h: 4196: extern volatile unsigned char TRISC @ 0xF94;
"4198
[; ;pic18f4550.h: 4198: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4550.h: 4201: extern volatile unsigned char DDRC @ 0xF94;
"4203
[; ;pic18f4550.h: 4203: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4550.h: 4206: typedef union {
[; ;pic18f4550.h: 4207: struct {
[; ;pic18f4550.h: 4208: unsigned TRISC0 :1;
[; ;pic18f4550.h: 4209: unsigned TRISC1 :1;
[; ;pic18f4550.h: 4210: unsigned TRISC2 :1;
[; ;pic18f4550.h: 4211: unsigned :3;
[; ;pic18f4550.h: 4212: unsigned TRISC6 :1;
[; ;pic18f4550.h: 4213: unsigned TRISC7 :1;
[; ;pic18f4550.h: 4214: };
[; ;pic18f4550.h: 4215: struct {
[; ;pic18f4550.h: 4216: unsigned RC0 :1;
[; ;pic18f4550.h: 4217: unsigned RC1 :1;
[; ;pic18f4550.h: 4218: unsigned RC2 :1;
[; ;pic18f4550.h: 4219: unsigned :3;
[; ;pic18f4550.h: 4220: unsigned RC6 :1;
[; ;pic18f4550.h: 4221: unsigned RC7 :1;
[; ;pic18f4550.h: 4222: };
[; ;pic18f4550.h: 4223: } TRISCbits_t;
[; ;pic18f4550.h: 4224: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4550.h: 4277: typedef union {
[; ;pic18f4550.h: 4278: struct {
[; ;pic18f4550.h: 4279: unsigned TRISC0 :1;
[; ;pic18f4550.h: 4280: unsigned TRISC1 :1;
[; ;pic18f4550.h: 4281: unsigned TRISC2 :1;
[; ;pic18f4550.h: 4282: unsigned :3;
[; ;pic18f4550.h: 4283: unsigned TRISC6 :1;
[; ;pic18f4550.h: 4284: unsigned TRISC7 :1;
[; ;pic18f4550.h: 4285: };
[; ;pic18f4550.h: 4286: struct {
[; ;pic18f4550.h: 4287: unsigned RC0 :1;
[; ;pic18f4550.h: 4288: unsigned RC1 :1;
[; ;pic18f4550.h: 4289: unsigned RC2 :1;
[; ;pic18f4550.h: 4290: unsigned :3;
[; ;pic18f4550.h: 4291: unsigned RC6 :1;
[; ;pic18f4550.h: 4292: unsigned RC7 :1;
[; ;pic18f4550.h: 4293: };
[; ;pic18f4550.h: 4294: } DDRCbits_t;
[; ;pic18f4550.h: 4295: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4550.h: 4349: extern volatile unsigned char TRISD @ 0xF95;
"4351
[; ;pic18f4550.h: 4351: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4550.h: 4354: extern volatile unsigned char DDRD @ 0xF95;
"4356
[; ;pic18f4550.h: 4356: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4550.h: 4359: typedef union {
[; ;pic18f4550.h: 4360: struct {
[; ;pic18f4550.h: 4361: unsigned TRISD0 :1;
[; ;pic18f4550.h: 4362: unsigned TRISD1 :1;
[; ;pic18f4550.h: 4363: unsigned TRISD2 :1;
[; ;pic18f4550.h: 4364: unsigned TRISD3 :1;
[; ;pic18f4550.h: 4365: unsigned TRISD4 :1;
[; ;pic18f4550.h: 4366: unsigned TRISD5 :1;
[; ;pic18f4550.h: 4367: unsigned TRISD6 :1;
[; ;pic18f4550.h: 4368: unsigned TRISD7 :1;
[; ;pic18f4550.h: 4369: };
[; ;pic18f4550.h: 4370: struct {
[; ;pic18f4550.h: 4371: unsigned RD0 :1;
[; ;pic18f4550.h: 4372: unsigned RD1 :1;
[; ;pic18f4550.h: 4373: unsigned RD2 :1;
[; ;pic18f4550.h: 4374: unsigned RD3 :1;
[; ;pic18f4550.h: 4375: unsigned RD4 :1;
[; ;pic18f4550.h: 4376: unsigned RD5 :1;
[; ;pic18f4550.h: 4377: unsigned RD6 :1;
[; ;pic18f4550.h: 4378: unsigned RD7 :1;
[; ;pic18f4550.h: 4379: };
[; ;pic18f4550.h: 4380: } TRISDbits_t;
[; ;pic18f4550.h: 4381: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4550.h: 4464: typedef union {
[; ;pic18f4550.h: 4465: struct {
[; ;pic18f4550.h: 4466: unsigned TRISD0 :1;
[; ;pic18f4550.h: 4467: unsigned TRISD1 :1;
[; ;pic18f4550.h: 4468: unsigned TRISD2 :1;
[; ;pic18f4550.h: 4469: unsigned TRISD3 :1;
[; ;pic18f4550.h: 4470: unsigned TRISD4 :1;
[; ;pic18f4550.h: 4471: unsigned TRISD5 :1;
[; ;pic18f4550.h: 4472: unsigned TRISD6 :1;
[; ;pic18f4550.h: 4473: unsigned TRISD7 :1;
[; ;pic18f4550.h: 4474: };
[; ;pic18f4550.h: 4475: struct {
[; ;pic18f4550.h: 4476: unsigned RD0 :1;
[; ;pic18f4550.h: 4477: unsigned RD1 :1;
[; ;pic18f4550.h: 4478: unsigned RD2 :1;
[; ;pic18f4550.h: 4479: unsigned RD3 :1;
[; ;pic18f4550.h: 4480: unsigned RD4 :1;
[; ;pic18f4550.h: 4481: unsigned RD5 :1;
[; ;pic18f4550.h: 4482: unsigned RD6 :1;
[; ;pic18f4550.h: 4483: unsigned RD7 :1;
[; ;pic18f4550.h: 4484: };
[; ;pic18f4550.h: 4485: } DDRDbits_t;
[; ;pic18f4550.h: 4486: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4550.h: 4570: extern volatile unsigned char TRISE @ 0xF96;
"4572
[; ;pic18f4550.h: 4572: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4550.h: 4575: extern volatile unsigned char DDRE @ 0xF96;
"4577
[; ;pic18f4550.h: 4577: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4550.h: 4580: typedef union {
[; ;pic18f4550.h: 4581: struct {
[; ;pic18f4550.h: 4582: unsigned TRISE0 :1;
[; ;pic18f4550.h: 4583: unsigned TRISE1 :1;
[; ;pic18f4550.h: 4584: unsigned TRISE2 :1;
[; ;pic18f4550.h: 4585: };
[; ;pic18f4550.h: 4586: struct {
[; ;pic18f4550.h: 4587: unsigned RE0 :1;
[; ;pic18f4550.h: 4588: unsigned RE1 :1;
[; ;pic18f4550.h: 4589: unsigned RE2 :1;
[; ;pic18f4550.h: 4590: };
[; ;pic18f4550.h: 4591: } TRISEbits_t;
[; ;pic18f4550.h: 4592: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4550.h: 4625: typedef union {
[; ;pic18f4550.h: 4626: struct {
[; ;pic18f4550.h: 4627: unsigned TRISE0 :1;
[; ;pic18f4550.h: 4628: unsigned TRISE1 :1;
[; ;pic18f4550.h: 4629: unsigned TRISE2 :1;
[; ;pic18f4550.h: 4630: };
[; ;pic18f4550.h: 4631: struct {
[; ;pic18f4550.h: 4632: unsigned RE0 :1;
[; ;pic18f4550.h: 4633: unsigned RE1 :1;
[; ;pic18f4550.h: 4634: unsigned RE2 :1;
[; ;pic18f4550.h: 4635: };
[; ;pic18f4550.h: 4636: } DDREbits_t;
[; ;pic18f4550.h: 4637: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4550.h: 4671: extern volatile unsigned char OSCTUNE @ 0xF9B;
"4673
[; ;pic18f4550.h: 4673: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4550.h: 4676: typedef union {
[; ;pic18f4550.h: 4677: struct {
[; ;pic18f4550.h: 4678: unsigned TUN :5;
[; ;pic18f4550.h: 4679: unsigned :2;
[; ;pic18f4550.h: 4680: unsigned INTSRC :1;
[; ;pic18f4550.h: 4681: };
[; ;pic18f4550.h: 4682: struct {
[; ;pic18f4550.h: 4683: unsigned TUN0 :1;
[; ;pic18f4550.h: 4684: unsigned TUN1 :1;
[; ;pic18f4550.h: 4685: unsigned TUN2 :1;
[; ;pic18f4550.h: 4686: unsigned TUN3 :1;
[; ;pic18f4550.h: 4687: unsigned TUN4 :1;
[; ;pic18f4550.h: 4688: };
[; ;pic18f4550.h: 4689: } OSCTUNEbits_t;
[; ;pic18f4550.h: 4690: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4550.h: 4729: extern volatile unsigned char PIE1 @ 0xF9D;
"4731
[; ;pic18f4550.h: 4731: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4550.h: 4734: typedef union {
[; ;pic18f4550.h: 4735: struct {
[; ;pic18f4550.h: 4736: unsigned TMR1IE :1;
[; ;pic18f4550.h: 4737: unsigned TMR2IE :1;
[; ;pic18f4550.h: 4738: unsigned CCP1IE :1;
[; ;pic18f4550.h: 4739: unsigned SSPIE :1;
[; ;pic18f4550.h: 4740: unsigned TXIE :1;
[; ;pic18f4550.h: 4741: unsigned RCIE :1;
[; ;pic18f4550.h: 4742: unsigned ADIE :1;
[; ;pic18f4550.h: 4743: unsigned SPPIE :1;
[; ;pic18f4550.h: 4744: };
[; ;pic18f4550.h: 4745: struct {
[; ;pic18f4550.h: 4746: unsigned :7;
[; ;pic18f4550.h: 4747: unsigned PSPIE :1;
[; ;pic18f4550.h: 4748: };
[; ;pic18f4550.h: 4749: struct {
[; ;pic18f4550.h: 4750: unsigned :5;
[; ;pic18f4550.h: 4751: unsigned RC1IE :1;
[; ;pic18f4550.h: 4752: };
[; ;pic18f4550.h: 4753: struct {
[; ;pic18f4550.h: 4754: unsigned :4;
[; ;pic18f4550.h: 4755: unsigned TX1IE :1;
[; ;pic18f4550.h: 4756: };
[; ;pic18f4550.h: 4757: } PIE1bits_t;
[; ;pic18f4550.h: 4758: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4550.h: 4817: extern volatile unsigned char PIR1 @ 0xF9E;
"4819
[; ;pic18f4550.h: 4819: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4550.h: 4822: typedef union {
[; ;pic18f4550.h: 4823: struct {
[; ;pic18f4550.h: 4824: unsigned TMR1IF :1;
[; ;pic18f4550.h: 4825: unsigned TMR2IF :1;
[; ;pic18f4550.h: 4826: unsigned CCP1IF :1;
[; ;pic18f4550.h: 4827: unsigned SSPIF :1;
[; ;pic18f4550.h: 4828: unsigned TXIF :1;
[; ;pic18f4550.h: 4829: unsigned RCIF :1;
[; ;pic18f4550.h: 4830: unsigned ADIF :1;
[; ;pic18f4550.h: 4831: unsigned SPPIF :1;
[; ;pic18f4550.h: 4832: };
[; ;pic18f4550.h: 4833: struct {
[; ;pic18f4550.h: 4834: unsigned :7;
[; ;pic18f4550.h: 4835: unsigned PSPIF :1;
[; ;pic18f4550.h: 4836: };
[; ;pic18f4550.h: 4837: struct {
[; ;pic18f4550.h: 4838: unsigned :5;
[; ;pic18f4550.h: 4839: unsigned RC1IF :1;
[; ;pic18f4550.h: 4840: };
[; ;pic18f4550.h: 4841: struct {
[; ;pic18f4550.h: 4842: unsigned :4;
[; ;pic18f4550.h: 4843: unsigned TX1IF :1;
[; ;pic18f4550.h: 4844: };
[; ;pic18f4550.h: 4845: } PIR1bits_t;
[; ;pic18f4550.h: 4846: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4550.h: 4905: extern volatile unsigned char IPR1 @ 0xF9F;
"4907
[; ;pic18f4550.h: 4907: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4550.h: 4910: typedef union {
[; ;pic18f4550.h: 4911: struct {
[; ;pic18f4550.h: 4912: unsigned TMR1IP :1;
[; ;pic18f4550.h: 4913: unsigned TMR2IP :1;
[; ;pic18f4550.h: 4914: unsigned CCP1IP :1;
[; ;pic18f4550.h: 4915: unsigned SSPIP :1;
[; ;pic18f4550.h: 4916: unsigned TXIP :1;
[; ;pic18f4550.h: 4917: unsigned RCIP :1;
[; ;pic18f4550.h: 4918: unsigned ADIP :1;
[; ;pic18f4550.h: 4919: unsigned SPPIP :1;
[; ;pic18f4550.h: 4920: };
[; ;pic18f4550.h: 4921: struct {
[; ;pic18f4550.h: 4922: unsigned :7;
[; ;pic18f4550.h: 4923: unsigned PSPIP :1;
[; ;pic18f4550.h: 4924: };
[; ;pic18f4550.h: 4925: struct {
[; ;pic18f4550.h: 4926: unsigned :5;
[; ;pic18f4550.h: 4927: unsigned RC1IP :1;
[; ;pic18f4550.h: 4928: };
[; ;pic18f4550.h: 4929: struct {
[; ;pic18f4550.h: 4930: unsigned :4;
[; ;pic18f4550.h: 4931: unsigned TX1IP :1;
[; ;pic18f4550.h: 4932: };
[; ;pic18f4550.h: 4933: } IPR1bits_t;
[; ;pic18f4550.h: 4934: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4550.h: 4993: extern volatile unsigned char PIE2 @ 0xFA0;
"4995
[; ;pic18f4550.h: 4995: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4550.h: 4998: typedef union {
[; ;pic18f4550.h: 4999: struct {
[; ;pic18f4550.h: 5000: unsigned CCP2IE :1;
[; ;pic18f4550.h: 5001: unsigned TMR3IE :1;
[; ;pic18f4550.h: 5002: unsigned HLVDIE :1;
[; ;pic18f4550.h: 5003: unsigned BCLIE :1;
[; ;pic18f4550.h: 5004: unsigned EEIE :1;
[; ;pic18f4550.h: 5005: unsigned USBIE :1;
[; ;pic18f4550.h: 5006: unsigned CMIE :1;
[; ;pic18f4550.h: 5007: unsigned OSCFIE :1;
[; ;pic18f4550.h: 5008: };
[; ;pic18f4550.h: 5009: struct {
[; ;pic18f4550.h: 5010: unsigned :2;
[; ;pic18f4550.h: 5011: unsigned LVDIE :1;
[; ;pic18f4550.h: 5012: };
[; ;pic18f4550.h: 5013: } PIE2bits_t;
[; ;pic18f4550.h: 5014: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4550.h: 5063: extern volatile unsigned char PIR2 @ 0xFA1;
"5065
[; ;pic18f4550.h: 5065: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4550.h: 5068: typedef union {
[; ;pic18f4550.h: 5069: struct {
[; ;pic18f4550.h: 5070: unsigned CCP2IF :1;
[; ;pic18f4550.h: 5071: unsigned TMR3IF :1;
[; ;pic18f4550.h: 5072: unsigned HLVDIF :1;
[; ;pic18f4550.h: 5073: unsigned BCLIF :1;
[; ;pic18f4550.h: 5074: unsigned EEIF :1;
[; ;pic18f4550.h: 5075: unsigned USBIF :1;
[; ;pic18f4550.h: 5076: unsigned CMIF :1;
[; ;pic18f4550.h: 5077: unsigned OSCFIF :1;
[; ;pic18f4550.h: 5078: };
[; ;pic18f4550.h: 5079: struct {
[; ;pic18f4550.h: 5080: unsigned :2;
[; ;pic18f4550.h: 5081: unsigned LVDIF :1;
[; ;pic18f4550.h: 5082: };
[; ;pic18f4550.h: 5083: } PIR2bits_t;
[; ;pic18f4550.h: 5084: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4550.h: 5133: extern volatile unsigned char IPR2 @ 0xFA2;
"5135
[; ;pic18f4550.h: 5135: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4550.h: 5138: typedef union {
[; ;pic18f4550.h: 5139: struct {
[; ;pic18f4550.h: 5140: unsigned CCP2IP :1;
[; ;pic18f4550.h: 5141: unsigned TMR3IP :1;
[; ;pic18f4550.h: 5142: unsigned HLVDIP :1;
[; ;pic18f4550.h: 5143: unsigned BCLIP :1;
[; ;pic18f4550.h: 5144: unsigned EEIP :1;
[; ;pic18f4550.h: 5145: unsigned USBIP :1;
[; ;pic18f4550.h: 5146: unsigned CMIP :1;
[; ;pic18f4550.h: 5147: unsigned OSCFIP :1;
[; ;pic18f4550.h: 5148: };
[; ;pic18f4550.h: 5149: struct {
[; ;pic18f4550.h: 5150: unsigned :2;
[; ;pic18f4550.h: 5151: unsigned LVDIP :1;
[; ;pic18f4550.h: 5152: };
[; ;pic18f4550.h: 5153: } IPR2bits_t;
[; ;pic18f4550.h: 5154: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4550.h: 5203: extern volatile unsigned char EECON1 @ 0xFA6;
"5205
[; ;pic18f4550.h: 5205: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4550.h: 5208: typedef union {
[; ;pic18f4550.h: 5209: struct {
[; ;pic18f4550.h: 5210: unsigned RD :1;
[; ;pic18f4550.h: 5211: unsigned WR :1;
[; ;pic18f4550.h: 5212: unsigned WREN :1;
[; ;pic18f4550.h: 5213: unsigned WRERR :1;
[; ;pic18f4550.h: 5214: unsigned FREE :1;
[; ;pic18f4550.h: 5215: unsigned :1;
[; ;pic18f4550.h: 5216: unsigned CFGS :1;
[; ;pic18f4550.h: 5217: unsigned EEPGD :1;
[; ;pic18f4550.h: 5218: };
[; ;pic18f4550.h: 5219: struct {
[; ;pic18f4550.h: 5220: unsigned :6;
[; ;pic18f4550.h: 5221: unsigned EEFS :1;
[; ;pic18f4550.h: 5222: };
[; ;pic18f4550.h: 5223: } EECON1bits_t;
[; ;pic18f4550.h: 5224: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4550.h: 5268: extern volatile unsigned char EECON2 @ 0xFA7;
"5270
[; ;pic18f4550.h: 5270: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4550.h: 5274: extern volatile unsigned char EEDATA @ 0xFA8;
"5276
[; ;pic18f4550.h: 5276: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4550.h: 5280: extern volatile unsigned char EEADR @ 0xFA9;
"5282
[; ;pic18f4550.h: 5282: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4550.h: 5286: extern volatile unsigned char RCSTA @ 0xFAB;
"5288
[; ;pic18f4550.h: 5288: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4550.h: 5291: extern volatile unsigned char RCSTA1 @ 0xFAB;
"5293
[; ;pic18f4550.h: 5293: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4550.h: 5296: typedef union {
[; ;pic18f4550.h: 5297: struct {
[; ;pic18f4550.h: 5298: unsigned RX9D :1;
[; ;pic18f4550.h: 5299: unsigned OERR :1;
[; ;pic18f4550.h: 5300: unsigned FERR :1;
[; ;pic18f4550.h: 5301: unsigned ADDEN :1;
[; ;pic18f4550.h: 5302: unsigned CREN :1;
[; ;pic18f4550.h: 5303: unsigned SREN :1;
[; ;pic18f4550.h: 5304: unsigned RX9 :1;
[; ;pic18f4550.h: 5305: unsigned SPEN :1;
[; ;pic18f4550.h: 5306: };
[; ;pic18f4550.h: 5307: struct {
[; ;pic18f4550.h: 5308: unsigned :3;
[; ;pic18f4550.h: 5309: unsigned ADEN :1;
[; ;pic18f4550.h: 5310: };
[; ;pic18f4550.h: 5311: struct {
[; ;pic18f4550.h: 5312: unsigned :5;
[; ;pic18f4550.h: 5313: unsigned SRENA :1;
[; ;pic18f4550.h: 5314: };
[; ;pic18f4550.h: 5315: struct {
[; ;pic18f4550.h: 5316: unsigned :6;
[; ;pic18f4550.h: 5317: unsigned RC8_9 :1;
[; ;pic18f4550.h: 5318: };
[; ;pic18f4550.h: 5319: struct {
[; ;pic18f4550.h: 5320: unsigned :6;
[; ;pic18f4550.h: 5321: unsigned RC9 :1;
[; ;pic18f4550.h: 5322: };
[; ;pic18f4550.h: 5323: struct {
[; ;pic18f4550.h: 5324: unsigned RCD8 :1;
[; ;pic18f4550.h: 5325: };
[; ;pic18f4550.h: 5326: } RCSTAbits_t;
[; ;pic18f4550.h: 5327: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4550.h: 5395: typedef union {
[; ;pic18f4550.h: 5396: struct {
[; ;pic18f4550.h: 5397: unsigned RX9D :1;
[; ;pic18f4550.h: 5398: unsigned OERR :1;
[; ;pic18f4550.h: 5399: unsigned FERR :1;
[; ;pic18f4550.h: 5400: unsigned ADDEN :1;
[; ;pic18f4550.h: 5401: unsigned CREN :1;
[; ;pic18f4550.h: 5402: unsigned SREN :1;
[; ;pic18f4550.h: 5403: unsigned RX9 :1;
[; ;pic18f4550.h: 5404: unsigned SPEN :1;
[; ;pic18f4550.h: 5405: };
[; ;pic18f4550.h: 5406: struct {
[; ;pic18f4550.h: 5407: unsigned :3;
[; ;pic18f4550.h: 5408: unsigned ADEN :1;
[; ;pic18f4550.h: 5409: };
[; ;pic18f4550.h: 5410: struct {
[; ;pic18f4550.h: 5411: unsigned :5;
[; ;pic18f4550.h: 5412: unsigned SRENA :1;
[; ;pic18f4550.h: 5413: };
[; ;pic18f4550.h: 5414: struct {
[; ;pic18f4550.h: 5415: unsigned :6;
[; ;pic18f4550.h: 5416: unsigned RC8_9 :1;
[; ;pic18f4550.h: 5417: };
[; ;pic18f4550.h: 5418: struct {
[; ;pic18f4550.h: 5419: unsigned :6;
[; ;pic18f4550.h: 5420: unsigned RC9 :1;
[; ;pic18f4550.h: 5421: };
[; ;pic18f4550.h: 5422: struct {
[; ;pic18f4550.h: 5423: unsigned RCD8 :1;
[; ;pic18f4550.h: 5424: };
[; ;pic18f4550.h: 5425: } RCSTA1bits_t;
[; ;pic18f4550.h: 5426: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4550.h: 5495: extern volatile unsigned char TXSTA @ 0xFAC;
"5497
[; ;pic18f4550.h: 5497: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4550.h: 5500: extern volatile unsigned char TXSTA1 @ 0xFAC;
"5502
[; ;pic18f4550.h: 5502: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4550.h: 5505: typedef union {
[; ;pic18f4550.h: 5506: struct {
[; ;pic18f4550.h: 5507: unsigned TX9D :1;
[; ;pic18f4550.h: 5508: unsigned TRMT :1;
[; ;pic18f4550.h: 5509: unsigned BRGH :1;
[; ;pic18f4550.h: 5510: unsigned SENDB :1;
[; ;pic18f4550.h: 5511: unsigned SYNC :1;
[; ;pic18f4550.h: 5512: unsigned TXEN :1;
[; ;pic18f4550.h: 5513: unsigned TX9 :1;
[; ;pic18f4550.h: 5514: unsigned CSRC :1;
[; ;pic18f4550.h: 5515: };
[; ;pic18f4550.h: 5516: struct {
[; ;pic18f4550.h: 5517: unsigned :2;
[; ;pic18f4550.h: 5518: unsigned BRGH1 :1;
[; ;pic18f4550.h: 5519: };
[; ;pic18f4550.h: 5520: struct {
[; ;pic18f4550.h: 5521: unsigned :7;
[; ;pic18f4550.h: 5522: unsigned CSRC1 :1;
[; ;pic18f4550.h: 5523: };
[; ;pic18f4550.h: 5524: struct {
[; ;pic18f4550.h: 5525: unsigned :3;
[; ;pic18f4550.h: 5526: unsigned SENDB1 :1;
[; ;pic18f4550.h: 5527: };
[; ;pic18f4550.h: 5528: struct {
[; ;pic18f4550.h: 5529: unsigned :4;
[; ;pic18f4550.h: 5530: unsigned SYNC1 :1;
[; ;pic18f4550.h: 5531: };
[; ;pic18f4550.h: 5532: struct {
[; ;pic18f4550.h: 5533: unsigned :1;
[; ;pic18f4550.h: 5534: unsigned TRMT1 :1;
[; ;pic18f4550.h: 5535: };
[; ;pic18f4550.h: 5536: struct {
[; ;pic18f4550.h: 5537: unsigned :6;
[; ;pic18f4550.h: 5538: unsigned TX91 :1;
[; ;pic18f4550.h: 5539: };
[; ;pic18f4550.h: 5540: struct {
[; ;pic18f4550.h: 5541: unsigned TX9D1 :1;
[; ;pic18f4550.h: 5542: };
[; ;pic18f4550.h: 5543: struct {
[; ;pic18f4550.h: 5544: unsigned :5;
[; ;pic18f4550.h: 5545: unsigned TXEN1 :1;
[; ;pic18f4550.h: 5546: };
[; ;pic18f4550.h: 5547: struct {
[; ;pic18f4550.h: 5548: unsigned :6;
[; ;pic18f4550.h: 5549: unsigned TX8_9 :1;
[; ;pic18f4550.h: 5550: };
[; ;pic18f4550.h: 5551: struct {
[; ;pic18f4550.h: 5552: unsigned TXD8 :1;
[; ;pic18f4550.h: 5553: };
[; ;pic18f4550.h: 5554: } TXSTAbits_t;
[; ;pic18f4550.h: 5555: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4550.h: 5648: typedef union {
[; ;pic18f4550.h: 5649: struct {
[; ;pic18f4550.h: 5650: unsigned TX9D :1;
[; ;pic18f4550.h: 5651: unsigned TRMT :1;
[; ;pic18f4550.h: 5652: unsigned BRGH :1;
[; ;pic18f4550.h: 5653: unsigned SENDB :1;
[; ;pic18f4550.h: 5654: unsigned SYNC :1;
[; ;pic18f4550.h: 5655: unsigned TXEN :1;
[; ;pic18f4550.h: 5656: unsigned TX9 :1;
[; ;pic18f4550.h: 5657: unsigned CSRC :1;
[; ;pic18f4550.h: 5658: };
[; ;pic18f4550.h: 5659: struct {
[; ;pic18f4550.h: 5660: unsigned :2;
[; ;pic18f4550.h: 5661: unsigned BRGH1 :1;
[; ;pic18f4550.h: 5662: };
[; ;pic18f4550.h: 5663: struct {
[; ;pic18f4550.h: 5664: unsigned :7;
[; ;pic18f4550.h: 5665: unsigned CSRC1 :1;
[; ;pic18f4550.h: 5666: };
[; ;pic18f4550.h: 5667: struct {
[; ;pic18f4550.h: 5668: unsigned :3;
[; ;pic18f4550.h: 5669: unsigned SENDB1 :1;
[; ;pic18f4550.h: 5670: };
[; ;pic18f4550.h: 5671: struct {
[; ;pic18f4550.h: 5672: unsigned :4;
[; ;pic18f4550.h: 5673: unsigned SYNC1 :1;
[; ;pic18f4550.h: 5674: };
[; ;pic18f4550.h: 5675: struct {
[; ;pic18f4550.h: 5676: unsigned :1;
[; ;pic18f4550.h: 5677: unsigned TRMT1 :1;
[; ;pic18f4550.h: 5678: };
[; ;pic18f4550.h: 5679: struct {
[; ;pic18f4550.h: 5680: unsigned :6;
[; ;pic18f4550.h: 5681: unsigned TX91 :1;
[; ;pic18f4550.h: 5682: };
[; ;pic18f4550.h: 5683: struct {
[; ;pic18f4550.h: 5684: unsigned TX9D1 :1;
[; ;pic18f4550.h: 5685: };
[; ;pic18f4550.h: 5686: struct {
[; ;pic18f4550.h: 5687: unsigned :5;
[; ;pic18f4550.h: 5688: unsigned TXEN1 :1;
[; ;pic18f4550.h: 5689: };
[; ;pic18f4550.h: 5690: struct {
[; ;pic18f4550.h: 5691: unsigned :6;
[; ;pic18f4550.h: 5692: unsigned TX8_9 :1;
[; ;pic18f4550.h: 5693: };
[; ;pic18f4550.h: 5694: struct {
[; ;pic18f4550.h: 5695: unsigned TXD8 :1;
[; ;pic18f4550.h: 5696: };
[; ;pic18f4550.h: 5697: } TXSTA1bits_t;
[; ;pic18f4550.h: 5698: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4550.h: 5792: extern volatile unsigned char TXREG @ 0xFAD;
"5794
[; ;pic18f4550.h: 5794: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4550.h: 5797: extern volatile unsigned char TXREG1 @ 0xFAD;
"5799
[; ;pic18f4550.h: 5799: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4550.h: 5803: extern volatile unsigned char RCREG @ 0xFAE;
"5805
[; ;pic18f4550.h: 5805: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4550.h: 5808: extern volatile unsigned char RCREG1 @ 0xFAE;
"5810
[; ;pic18f4550.h: 5810: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4550.h: 5814: extern volatile unsigned char SPBRG @ 0xFAF;
"5816
[; ;pic18f4550.h: 5816: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4550.h: 5819: extern volatile unsigned char SPBRG1 @ 0xFAF;
"5821
[; ;pic18f4550.h: 5821: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4550.h: 5825: extern volatile unsigned char SPBRGH @ 0xFB0;
"5827
[; ;pic18f4550.h: 5827: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4550.h: 5831: extern volatile unsigned char T3CON @ 0xFB1;
"5833
[; ;pic18f4550.h: 5833: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4550.h: 5836: typedef union {
[; ;pic18f4550.h: 5837: struct {
[; ;pic18f4550.h: 5838: unsigned :2;
[; ;pic18f4550.h: 5839: unsigned NOT_T3SYNC :1;
[; ;pic18f4550.h: 5840: };
[; ;pic18f4550.h: 5841: struct {
[; ;pic18f4550.h: 5842: unsigned TMR3ON :1;
[; ;pic18f4550.h: 5843: unsigned TMR3CS :1;
[; ;pic18f4550.h: 5844: unsigned nT3SYNC :1;
[; ;pic18f4550.h: 5845: unsigned T3CCP1 :1;
[; ;pic18f4550.h: 5846: unsigned T3CKPS :2;
[; ;pic18f4550.h: 5847: unsigned T3CCP2 :1;
[; ;pic18f4550.h: 5848: unsigned RD16 :1;
[; ;pic18f4550.h: 5849: };
[; ;pic18f4550.h: 5850: struct {
[; ;pic18f4550.h: 5851: unsigned :2;
[; ;pic18f4550.h: 5852: unsigned T3SYNC :1;
[; ;pic18f4550.h: 5853: unsigned :1;
[; ;pic18f4550.h: 5854: unsigned T3CKPS0 :1;
[; ;pic18f4550.h: 5855: unsigned T3CKPS1 :1;
[; ;pic18f4550.h: 5856: };
[; ;pic18f4550.h: 5857: struct {
[; ;pic18f4550.h: 5858: unsigned :2;
[; ;pic18f4550.h: 5859: unsigned T3NSYNC :1;
[; ;pic18f4550.h: 5860: };
[; ;pic18f4550.h: 5861: struct {
[; ;pic18f4550.h: 5862: unsigned :7;
[; ;pic18f4550.h: 5863: unsigned RD163 :1;
[; ;pic18f4550.h: 5864: };
[; ;pic18f4550.h: 5865: struct {
[; ;pic18f4550.h: 5866: unsigned :3;
[; ;pic18f4550.h: 5867: unsigned SOSCEN3 :1;
[; ;pic18f4550.h: 5868: };
[; ;pic18f4550.h: 5869: struct {
[; ;pic18f4550.h: 5870: unsigned :7;
[; ;pic18f4550.h: 5871: unsigned T3RD16 :1;
[; ;pic18f4550.h: 5872: };
[; ;pic18f4550.h: 5873: } T3CONbits_t;
[; ;pic18f4550.h: 5874: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f4550.h: 5953: extern volatile unsigned short TMR3 @ 0xFB2;
"5955
[; ;pic18f4550.h: 5955: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4550.h: 5959: extern volatile unsigned char TMR3L @ 0xFB2;
"5961
[; ;pic18f4550.h: 5961: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4550.h: 5965: extern volatile unsigned char TMR3H @ 0xFB3;
"5967
[; ;pic18f4550.h: 5967: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4550.h: 5971: extern volatile unsigned char CMCON @ 0xFB4;
"5973
[; ;pic18f4550.h: 5973: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4550.h: 5976: typedef union {
[; ;pic18f4550.h: 5977: struct {
[; ;pic18f4550.h: 5978: unsigned CM :3;
[; ;pic18f4550.h: 5979: unsigned CIS :1;
[; ;pic18f4550.h: 5980: unsigned C1INV :1;
[; ;pic18f4550.h: 5981: unsigned C2INV :1;
[; ;pic18f4550.h: 5982: unsigned C1OUT :1;
[; ;pic18f4550.h: 5983: unsigned C2OUT :1;
[; ;pic18f4550.h: 5984: };
[; ;pic18f4550.h: 5985: struct {
[; ;pic18f4550.h: 5986: unsigned CM0 :1;
[; ;pic18f4550.h: 5987: unsigned CM1 :1;
[; ;pic18f4550.h: 5988: unsigned CM2 :1;
[; ;pic18f4550.h: 5989: };
[; ;pic18f4550.h: 5990: struct {
[; ;pic18f4550.h: 5991: unsigned CMEN0 :1;
[; ;pic18f4550.h: 5992: };
[; ;pic18f4550.h: 5993: struct {
[; ;pic18f4550.h: 5994: unsigned :1;
[; ;pic18f4550.h: 5995: unsigned CMEN1 :1;
[; ;pic18f4550.h: 5996: };
[; ;pic18f4550.h: 5997: struct {
[; ;pic18f4550.h: 5998: unsigned :2;
[; ;pic18f4550.h: 5999: unsigned CMEN2 :1;
[; ;pic18f4550.h: 6000: };
[; ;pic18f4550.h: 6001: } CMCONbits_t;
[; ;pic18f4550.h: 6002: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f4550.h: 6066: extern volatile unsigned char CVRCON @ 0xFB5;
"6068
[; ;pic18f4550.h: 6068: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4550.h: 6071: typedef union {
[; ;pic18f4550.h: 6072: struct {
[; ;pic18f4550.h: 6073: unsigned CVR :4;
[; ;pic18f4550.h: 6074: unsigned CVRSS :1;
[; ;pic18f4550.h: 6075: unsigned CVRR :1;
[; ;pic18f4550.h: 6076: unsigned CVROE :1;
[; ;pic18f4550.h: 6077: unsigned CVREN :1;
[; ;pic18f4550.h: 6078: };
[; ;pic18f4550.h: 6079: struct {
[; ;pic18f4550.h: 6080: unsigned CVR0 :1;
[; ;pic18f4550.h: 6081: unsigned CVR1 :1;
[; ;pic18f4550.h: 6082: unsigned CVR2 :1;
[; ;pic18f4550.h: 6083: unsigned CVR3 :1;
[; ;pic18f4550.h: 6084: unsigned CVREF :1;
[; ;pic18f4550.h: 6085: };
[; ;pic18f4550.h: 6086: struct {
[; ;pic18f4550.h: 6087: unsigned :6;
[; ;pic18f4550.h: 6088: unsigned CVROEN :1;
[; ;pic18f4550.h: 6089: };
[; ;pic18f4550.h: 6090: } CVRCONbits_t;
[; ;pic18f4550.h: 6091: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f4550.h: 6150: extern volatile unsigned char ECCP1AS @ 0xFB6;
"6152
[; ;pic18f4550.h: 6152: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 6155: extern volatile unsigned char CCP1AS @ 0xFB6;
"6157
[; ;pic18f4550.h: 6157: asm("CCP1AS equ 0FB6h");
[; <" CCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 6160: typedef union {
[; ;pic18f4550.h: 6161: struct {
[; ;pic18f4550.h: 6162: unsigned PSSBD :2;
[; ;pic18f4550.h: 6163: unsigned PSSAC :2;
[; ;pic18f4550.h: 6164: unsigned ECCPAS :3;
[; ;pic18f4550.h: 6165: unsigned ECCPASE :1;
[; ;pic18f4550.h: 6166: };
[; ;pic18f4550.h: 6167: struct {
[; ;pic18f4550.h: 6168: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 6169: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 6170: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 6171: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 6172: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 6173: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 6174: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 6175: };
[; ;pic18f4550.h: 6176: } ECCP1ASbits_t;
[; ;pic18f4550.h: 6177: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 6235: typedef union {
[; ;pic18f4550.h: 6236: struct {
[; ;pic18f4550.h: 6237: unsigned PSSBD :2;
[; ;pic18f4550.h: 6238: unsigned PSSAC :2;
[; ;pic18f4550.h: 6239: unsigned ECCPAS :3;
[; ;pic18f4550.h: 6240: unsigned ECCPASE :1;
[; ;pic18f4550.h: 6241: };
[; ;pic18f4550.h: 6242: struct {
[; ;pic18f4550.h: 6243: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 6244: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 6245: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 6246: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 6247: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 6248: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 6249: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 6250: };
[; ;pic18f4550.h: 6251: } CCP1ASbits_t;
[; ;pic18f4550.h: 6252: extern volatile CCP1ASbits_t CCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 6311: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"6313
[; ;pic18f4550.h: 6313: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 6316: extern volatile unsigned char CCP1DEL @ 0xFB7;
"6318
[; ;pic18f4550.h: 6318: asm("CCP1DEL equ 0FB7h");
[; <" CCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 6321: typedef union {
[; ;pic18f4550.h: 6322: struct {
[; ;pic18f4550.h: 6323: unsigned PDC :7;
[; ;pic18f4550.h: 6324: unsigned PRSEN :1;
[; ;pic18f4550.h: 6325: };
[; ;pic18f4550.h: 6326: struct {
[; ;pic18f4550.h: 6327: unsigned PDC0 :1;
[; ;pic18f4550.h: 6328: unsigned PDC1 :1;
[; ;pic18f4550.h: 6329: unsigned PDC2 :1;
[; ;pic18f4550.h: 6330: unsigned PDC3 :1;
[; ;pic18f4550.h: 6331: unsigned PDC4 :1;
[; ;pic18f4550.h: 6332: unsigned PDC5 :1;
[; ;pic18f4550.h: 6333: unsigned PDC6 :1;
[; ;pic18f4550.h: 6334: };
[; ;pic18f4550.h: 6335: } ECCP1DELbits_t;
[; ;pic18f4550.h: 6336: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 6384: typedef union {
[; ;pic18f4550.h: 6385: struct {
[; ;pic18f4550.h: 6386: unsigned PDC :7;
[; ;pic18f4550.h: 6387: unsigned PRSEN :1;
[; ;pic18f4550.h: 6388: };
[; ;pic18f4550.h: 6389: struct {
[; ;pic18f4550.h: 6390: unsigned PDC0 :1;
[; ;pic18f4550.h: 6391: unsigned PDC1 :1;
[; ;pic18f4550.h: 6392: unsigned PDC2 :1;
[; ;pic18f4550.h: 6393: unsigned PDC3 :1;
[; ;pic18f4550.h: 6394: unsigned PDC4 :1;
[; ;pic18f4550.h: 6395: unsigned PDC5 :1;
[; ;pic18f4550.h: 6396: unsigned PDC6 :1;
[; ;pic18f4550.h: 6397: };
[; ;pic18f4550.h: 6398: } CCP1DELbits_t;
[; ;pic18f4550.h: 6399: extern volatile CCP1DELbits_t CCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 6448: extern volatile unsigned char BAUDCON @ 0xFB8;
"6450
[; ;pic18f4550.h: 6450: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4550.h: 6453: extern volatile unsigned char BAUDCTL @ 0xFB8;
"6455
[; ;pic18f4550.h: 6455: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4550.h: 6458: typedef union {
[; ;pic18f4550.h: 6459: struct {
[; ;pic18f4550.h: 6460: unsigned ABDEN :1;
[; ;pic18f4550.h: 6461: unsigned WUE :1;
[; ;pic18f4550.h: 6462: unsigned :1;
[; ;pic18f4550.h: 6463: unsigned BRG16 :1;
[; ;pic18f4550.h: 6464: unsigned TXCKP :1;
[; ;pic18f4550.h: 6465: unsigned RXDTP :1;
[; ;pic18f4550.h: 6466: unsigned RCIDL :1;
[; ;pic18f4550.h: 6467: unsigned ABDOVF :1;
[; ;pic18f4550.h: 6468: };
[; ;pic18f4550.h: 6469: struct {
[; ;pic18f4550.h: 6470: unsigned :4;
[; ;pic18f4550.h: 6471: unsigned SCKP :1;
[; ;pic18f4550.h: 6472: unsigned :1;
[; ;pic18f4550.h: 6473: unsigned RCMT :1;
[; ;pic18f4550.h: 6474: };
[; ;pic18f4550.h: 6475: struct {
[; ;pic18f4550.h: 6476: unsigned :5;
[; ;pic18f4550.h: 6477: unsigned RXCKP :1;
[; ;pic18f4550.h: 6478: };
[; ;pic18f4550.h: 6479: struct {
[; ;pic18f4550.h: 6480: unsigned :1;
[; ;pic18f4550.h: 6481: unsigned W4E :1;
[; ;pic18f4550.h: 6482: };
[; ;pic18f4550.h: 6483: } BAUDCONbits_t;
[; ;pic18f4550.h: 6484: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4550.h: 6542: typedef union {
[; ;pic18f4550.h: 6543: struct {
[; ;pic18f4550.h: 6544: unsigned ABDEN :1;
[; ;pic18f4550.h: 6545: unsigned WUE :1;
[; ;pic18f4550.h: 6546: unsigned :1;
[; ;pic18f4550.h: 6547: unsigned BRG16 :1;
[; ;pic18f4550.h: 6548: unsigned TXCKP :1;
[; ;pic18f4550.h: 6549: unsigned RXDTP :1;
[; ;pic18f4550.h: 6550: unsigned RCIDL :1;
[; ;pic18f4550.h: 6551: unsigned ABDOVF :1;
[; ;pic18f4550.h: 6552: };
[; ;pic18f4550.h: 6553: struct {
[; ;pic18f4550.h: 6554: unsigned :4;
[; ;pic18f4550.h: 6555: unsigned SCKP :1;
[; ;pic18f4550.h: 6556: unsigned :1;
[; ;pic18f4550.h: 6557: unsigned RCMT :1;
[; ;pic18f4550.h: 6558: };
[; ;pic18f4550.h: 6559: struct {
[; ;pic18f4550.h: 6560: unsigned :5;
[; ;pic18f4550.h: 6561: unsigned RXCKP :1;
[; ;pic18f4550.h: 6562: };
[; ;pic18f4550.h: 6563: struct {
[; ;pic18f4550.h: 6564: unsigned :1;
[; ;pic18f4550.h: 6565: unsigned W4E :1;
[; ;pic18f4550.h: 6566: };
[; ;pic18f4550.h: 6567: } BAUDCTLbits_t;
[; ;pic18f4550.h: 6568: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4550.h: 6627: extern volatile unsigned char CCP2CON @ 0xFBA;
"6629
[; ;pic18f4550.h: 6629: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4550.h: 6632: typedef union {
[; ;pic18f4550.h: 6633: struct {
[; ;pic18f4550.h: 6634: unsigned CCP2M :4;
[; ;pic18f4550.h: 6635: unsigned DC2B :2;
[; ;pic18f4550.h: 6636: };
[; ;pic18f4550.h: 6637: struct {
[; ;pic18f4550.h: 6638: unsigned CCP2M0 :1;
[; ;pic18f4550.h: 6639: unsigned CCP2M1 :1;
[; ;pic18f4550.h: 6640: unsigned CCP2M2 :1;
[; ;pic18f4550.h: 6641: unsigned CCP2M3 :1;
[; ;pic18f4550.h: 6642: unsigned DC2B0 :1;
[; ;pic18f4550.h: 6643: unsigned DC2B1 :1;
[; ;pic18f4550.h: 6644: };
[; ;pic18f4550.h: 6645: } CCP2CONbits_t;
[; ;pic18f4550.h: 6646: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f4550.h: 6690: extern volatile unsigned short CCPR2 @ 0xFBB;
"6692
[; ;pic18f4550.h: 6692: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4550.h: 6696: extern volatile unsigned char CCPR2L @ 0xFBB;
"6698
[; ;pic18f4550.h: 6698: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4550.h: 6702: extern volatile unsigned char CCPR2H @ 0xFBC;
"6704
[; ;pic18f4550.h: 6704: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4550.h: 6708: extern volatile unsigned char CCP1CON @ 0xFBD;
"6710
[; ;pic18f4550.h: 6710: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 6713: extern volatile unsigned char ECCP1CON @ 0xFBD;
"6715
[; ;pic18f4550.h: 6715: asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 6718: typedef union {
[; ;pic18f4550.h: 6719: struct {
[; ;pic18f4550.h: 6720: unsigned CCP1M :4;
[; ;pic18f4550.h: 6721: unsigned DC1B :2;
[; ;pic18f4550.h: 6722: unsigned P1M :2;
[; ;pic18f4550.h: 6723: };
[; ;pic18f4550.h: 6724: struct {
[; ;pic18f4550.h: 6725: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 6726: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 6727: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 6728: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 6729: unsigned DC1B0 :1;
[; ;pic18f4550.h: 6730: unsigned DC1B1 :1;
[; ;pic18f4550.h: 6731: unsigned P1M0 :1;
[; ;pic18f4550.h: 6732: unsigned P1M1 :1;
[; ;pic18f4550.h: 6733: };
[; ;pic18f4550.h: 6734: } CCP1CONbits_t;
[; ;pic18f4550.h: 6735: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 6793: typedef union {
[; ;pic18f4550.h: 6794: struct {
[; ;pic18f4550.h: 6795: unsigned CCP1M :4;
[; ;pic18f4550.h: 6796: unsigned DC1B :2;
[; ;pic18f4550.h: 6797: unsigned P1M :2;
[; ;pic18f4550.h: 6798: };
[; ;pic18f4550.h: 6799: struct {
[; ;pic18f4550.h: 6800: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 6801: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 6802: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 6803: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 6804: unsigned DC1B0 :1;
[; ;pic18f4550.h: 6805: unsigned DC1B1 :1;
[; ;pic18f4550.h: 6806: unsigned P1M0 :1;
[; ;pic18f4550.h: 6807: unsigned P1M1 :1;
[; ;pic18f4550.h: 6808: };
[; ;pic18f4550.h: 6809: } ECCP1CONbits_t;
[; ;pic18f4550.h: 6810: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 6869: extern volatile unsigned short CCPR1 @ 0xFBE;
"6871
[; ;pic18f4550.h: 6871: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4550.h: 6875: extern volatile unsigned char CCPR1L @ 0xFBE;
"6877
[; ;pic18f4550.h: 6877: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4550.h: 6881: extern volatile unsigned char CCPR1H @ 0xFBF;
"6883
[; ;pic18f4550.h: 6883: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4550.h: 6887: extern volatile unsigned char ADCON2 @ 0xFC0;
"6889
[; ;pic18f4550.h: 6889: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4550.h: 6892: typedef union {
[; ;pic18f4550.h: 6893: struct {
[; ;pic18f4550.h: 6894: unsigned ADCS :3;
[; ;pic18f4550.h: 6895: unsigned ACQT :3;
[; ;pic18f4550.h: 6896: unsigned :1;
[; ;pic18f4550.h: 6897: unsigned ADFM :1;
[; ;pic18f4550.h: 6898: };
[; ;pic18f4550.h: 6899: struct {
[; ;pic18f4550.h: 6900: unsigned ADCS0 :1;
[; ;pic18f4550.h: 6901: unsigned ADCS1 :1;
[; ;pic18f4550.h: 6902: unsigned ADCS2 :1;
[; ;pic18f4550.h: 6903: unsigned ACQT0 :1;
[; ;pic18f4550.h: 6904: unsigned ACQT1 :1;
[; ;pic18f4550.h: 6905: unsigned ACQT2 :1;
[; ;pic18f4550.h: 6906: };
[; ;pic18f4550.h: 6907: } ADCON2bits_t;
[; ;pic18f4550.h: 6908: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4550.h: 6957: extern volatile unsigned char ADCON1 @ 0xFC1;
"6959
[; ;pic18f4550.h: 6959: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4550.h: 6962: typedef union {
[; ;pic18f4550.h: 6963: struct {
[; ;pic18f4550.h: 6964: unsigned PCFG :4;
[; ;pic18f4550.h: 6965: unsigned VCFG :2;
[; ;pic18f4550.h: 6966: };
[; ;pic18f4550.h: 6967: struct {
[; ;pic18f4550.h: 6968: unsigned PCFG0 :1;
[; ;pic18f4550.h: 6969: unsigned PCFG1 :1;
[; ;pic18f4550.h: 6970: unsigned PCFG2 :1;
[; ;pic18f4550.h: 6971: unsigned PCFG3 :1;
[; ;pic18f4550.h: 6972: unsigned VCFG0 :1;
[; ;pic18f4550.h: 6973: unsigned VCFG1 :1;
[; ;pic18f4550.h: 6974: };
[; ;pic18f4550.h: 6975: struct {
[; ;pic18f4550.h: 6976: unsigned :3;
[; ;pic18f4550.h: 6977: unsigned CHSN3 :1;
[; ;pic18f4550.h: 6978: };
[; ;pic18f4550.h: 6979: struct {
[; ;pic18f4550.h: 6980: unsigned :4;
[; ;pic18f4550.h: 6981: unsigned VCFG01 :1;
[; ;pic18f4550.h: 6982: };
[; ;pic18f4550.h: 6983: struct {
[; ;pic18f4550.h: 6984: unsigned :5;
[; ;pic18f4550.h: 6985: unsigned VCFG11 :1;
[; ;pic18f4550.h: 6986: };
[; ;pic18f4550.h: 6987: } ADCON1bits_t;
[; ;pic18f4550.h: 6988: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4550.h: 7047: extern volatile unsigned char ADCON0 @ 0xFC2;
"7049
[; ;pic18f4550.h: 7049: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4550.h: 7052: typedef union {
[; ;pic18f4550.h: 7053: struct {
[; ;pic18f4550.h: 7054: unsigned :1;
[; ;pic18f4550.h: 7055: unsigned GO_NOT_DONE :1;
[; ;pic18f4550.h: 7056: };
[; ;pic18f4550.h: 7057: struct {
[; ;pic18f4550.h: 7058: unsigned ADON :1;
[; ;pic18f4550.h: 7059: unsigned GO_nDONE :1;
[; ;pic18f4550.h: 7060: unsigned CHS :4;
[; ;pic18f4550.h: 7061: };
[; ;pic18f4550.h: 7062: struct {
[; ;pic18f4550.h: 7063: unsigned :1;
[; ;pic18f4550.h: 7064: unsigned GO_DONE :1;
[; ;pic18f4550.h: 7065: unsigned CHS0 :1;
[; ;pic18f4550.h: 7066: unsigned CHS1 :1;
[; ;pic18f4550.h: 7067: unsigned CHS2 :1;
[; ;pic18f4550.h: 7068: unsigned CHS3 :1;
[; ;pic18f4550.h: 7069: };
[; ;pic18f4550.h: 7070: struct {
[; ;pic18f4550.h: 7071: unsigned :1;
[; ;pic18f4550.h: 7072: unsigned DONE :1;
[; ;pic18f4550.h: 7073: };
[; ;pic18f4550.h: 7074: struct {
[; ;pic18f4550.h: 7075: unsigned :1;
[; ;pic18f4550.h: 7076: unsigned GO :1;
[; ;pic18f4550.h: 7077: };
[; ;pic18f4550.h: 7078: struct {
[; ;pic18f4550.h: 7079: unsigned :1;
[; ;pic18f4550.h: 7080: unsigned NOT_DONE :1;
[; ;pic18f4550.h: 7081: };
[; ;pic18f4550.h: 7082: struct {
[; ;pic18f4550.h: 7083: unsigned :1;
[; ;pic18f4550.h: 7084: unsigned nDONE :1;
[; ;pic18f4550.h: 7085: };
[; ;pic18f4550.h: 7086: struct {
[; ;pic18f4550.h: 7087: unsigned :1;
[; ;pic18f4550.h: 7088: unsigned GODONE :1;
[; ;pic18f4550.h: 7089: };
[; ;pic18f4550.h: 7090: } ADCON0bits_t;
[; ;pic18f4550.h: 7091: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4550.h: 7165: extern volatile unsigned short ADRES @ 0xFC3;
"7167
[; ;pic18f4550.h: 7167: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4550.h: 7171: extern volatile unsigned char ADRESL @ 0xFC3;
"7173
[; ;pic18f4550.h: 7173: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4550.h: 7177: extern volatile unsigned char ADRESH @ 0xFC4;
"7179
[; ;pic18f4550.h: 7179: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4550.h: 7183: extern volatile unsigned char SSPCON2 @ 0xFC5;
"7185
[; ;pic18f4550.h: 7185: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4550.h: 7188: typedef union {
[; ;pic18f4550.h: 7189: struct {
[; ;pic18f4550.h: 7190: unsigned SEN :1;
[; ;pic18f4550.h: 7191: unsigned RSEN :1;
[; ;pic18f4550.h: 7192: unsigned PEN :1;
[; ;pic18f4550.h: 7193: unsigned RCEN :1;
[; ;pic18f4550.h: 7194: unsigned ACKEN :1;
[; ;pic18f4550.h: 7195: unsigned ACKDT :1;
[; ;pic18f4550.h: 7196: unsigned ACKSTAT :1;
[; ;pic18f4550.h: 7197: unsigned GCEN :1;
[; ;pic18f4550.h: 7198: };
[; ;pic18f4550.h: 7199: } SSPCON2bits_t;
[; ;pic18f4550.h: 7200: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f4550.h: 7244: extern volatile unsigned char SSPCON1 @ 0xFC6;
"7246
[; ;pic18f4550.h: 7246: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4550.h: 7249: typedef union {
[; ;pic18f4550.h: 7250: struct {
[; ;pic18f4550.h: 7251: unsigned SSPM :4;
[; ;pic18f4550.h: 7252: unsigned CKP :1;
[; ;pic18f4550.h: 7253: unsigned SSPEN :1;
[; ;pic18f4550.h: 7254: unsigned SSPOV :1;
[; ;pic18f4550.h: 7255: unsigned WCOL :1;
[; ;pic18f4550.h: 7256: };
[; ;pic18f4550.h: 7257: struct {
[; ;pic18f4550.h: 7258: unsigned SSPM0 :1;
[; ;pic18f4550.h: 7259: unsigned SSPM1 :1;
[; ;pic18f4550.h: 7260: unsigned SSPM2 :1;
[; ;pic18f4550.h: 7261: unsigned SSPM3 :1;
[; ;pic18f4550.h: 7262: };
[; ;pic18f4550.h: 7263: } SSPCON1bits_t;
[; ;pic18f4550.h: 7264: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4550.h: 7313: extern volatile unsigned char SSPSTAT @ 0xFC7;
"7315
[; ;pic18f4550.h: 7315: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4550.h: 7318: typedef union {
[; ;pic18f4550.h: 7319: struct {
[; ;pic18f4550.h: 7320: unsigned :2;
[; ;pic18f4550.h: 7321: unsigned R_NOT_W :1;
[; ;pic18f4550.h: 7322: };
[; ;pic18f4550.h: 7323: struct {
[; ;pic18f4550.h: 7324: unsigned :5;
[; ;pic18f4550.h: 7325: unsigned D_NOT_A :1;
[; ;pic18f4550.h: 7326: };
[; ;pic18f4550.h: 7327: struct {
[; ;pic18f4550.h: 7328: unsigned BF :1;
[; ;pic18f4550.h: 7329: unsigned UA :1;
[; ;pic18f4550.h: 7330: unsigned R_nW :1;
[; ;pic18f4550.h: 7331: unsigned S :1;
[; ;pic18f4550.h: 7332: unsigned P :1;
[; ;pic18f4550.h: 7333: unsigned D_nA :1;
[; ;pic18f4550.h: 7334: unsigned CKE :1;
[; ;pic18f4550.h: 7335: unsigned SMP :1;
[; ;pic18f4550.h: 7336: };
[; ;pic18f4550.h: 7337: struct {
[; ;pic18f4550.h: 7338: unsigned :2;
[; ;pic18f4550.h: 7339: unsigned R_W :1;
[; ;pic18f4550.h: 7340: unsigned :2;
[; ;pic18f4550.h: 7341: unsigned D_A :1;
[; ;pic18f4550.h: 7342: };
[; ;pic18f4550.h: 7343: struct {
[; ;pic18f4550.h: 7344: unsigned :2;
[; ;pic18f4550.h: 7345: unsigned I2C_READ :1;
[; ;pic18f4550.h: 7346: unsigned I2C_START :1;
[; ;pic18f4550.h: 7347: unsigned I2C_STOP :1;
[; ;pic18f4550.h: 7348: unsigned I2C_DAT :1;
[; ;pic18f4550.h: 7349: };
[; ;pic18f4550.h: 7350: struct {
[; ;pic18f4550.h: 7351: unsigned :2;
[; ;pic18f4550.h: 7352: unsigned nW :1;
[; ;pic18f4550.h: 7353: unsigned :2;
[; ;pic18f4550.h: 7354: unsigned nA :1;
[; ;pic18f4550.h: 7355: };
[; ;pic18f4550.h: 7356: struct {
[; ;pic18f4550.h: 7357: unsigned :2;
[; ;pic18f4550.h: 7358: unsigned NOT_WRITE :1;
[; ;pic18f4550.h: 7359: };
[; ;pic18f4550.h: 7360: struct {
[; ;pic18f4550.h: 7361: unsigned :5;
[; ;pic18f4550.h: 7362: unsigned NOT_ADDRESS :1;
[; ;pic18f4550.h: 7363: };
[; ;pic18f4550.h: 7364: struct {
[; ;pic18f4550.h: 7365: unsigned :2;
[; ;pic18f4550.h: 7366: unsigned nWRITE :1;
[; ;pic18f4550.h: 7367: unsigned :2;
[; ;pic18f4550.h: 7368: unsigned nADDRESS :1;
[; ;pic18f4550.h: 7369: };
[; ;pic18f4550.h: 7370: struct {
[; ;pic18f4550.h: 7371: unsigned :2;
[; ;pic18f4550.h: 7372: unsigned READ_WRITE :1;
[; ;pic18f4550.h: 7373: unsigned :2;
[; ;pic18f4550.h: 7374: unsigned DATA_ADDRESS :1;
[; ;pic18f4550.h: 7375: };
[; ;pic18f4550.h: 7376: struct {
[; ;pic18f4550.h: 7377: unsigned :2;
[; ;pic18f4550.h: 7378: unsigned R :1;
[; ;pic18f4550.h: 7379: unsigned :2;
[; ;pic18f4550.h: 7380: unsigned D :1;
[; ;pic18f4550.h: 7381: };
[; ;pic18f4550.h: 7382: struct {
[; ;pic18f4550.h: 7383: unsigned :5;
[; ;pic18f4550.h: 7384: unsigned DA :1;
[; ;pic18f4550.h: 7385: };
[; ;pic18f4550.h: 7386: struct {
[; ;pic18f4550.h: 7387: unsigned :2;
[; ;pic18f4550.h: 7388: unsigned RW :1;
[; ;pic18f4550.h: 7389: };
[; ;pic18f4550.h: 7390: struct {
[; ;pic18f4550.h: 7391: unsigned :3;
[; ;pic18f4550.h: 7392: unsigned START :1;
[; ;pic18f4550.h: 7393: };
[; ;pic18f4550.h: 7394: struct {
[; ;pic18f4550.h: 7395: unsigned :4;
[; ;pic18f4550.h: 7396: unsigned STOP :1;
[; ;pic18f4550.h: 7397: };
[; ;pic18f4550.h: 7398: struct {
[; ;pic18f4550.h: 7399: unsigned :2;
[; ;pic18f4550.h: 7400: unsigned NOT_W :1;
[; ;pic18f4550.h: 7401: };
[; ;pic18f4550.h: 7402: struct {
[; ;pic18f4550.h: 7403: unsigned :5;
[; ;pic18f4550.h: 7404: unsigned NOT_A :1;
[; ;pic18f4550.h: 7405: };
[; ;pic18f4550.h: 7406: } SSPSTATbits_t;
[; ;pic18f4550.h: 7407: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4550.h: 7571: extern volatile unsigned char SSPADD @ 0xFC8;
"7573
[; ;pic18f4550.h: 7573: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4550.h: 7577: extern volatile unsigned char SSPBUF @ 0xFC9;
"7579
[; ;pic18f4550.h: 7579: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4550.h: 7583: extern volatile unsigned char T2CON @ 0xFCA;
"7585
[; ;pic18f4550.h: 7585: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4550.h: 7588: typedef union {
[; ;pic18f4550.h: 7589: struct {
[; ;pic18f4550.h: 7590: unsigned T2CKPS :2;
[; ;pic18f4550.h: 7591: unsigned TMR2ON :1;
[; ;pic18f4550.h: 7592: unsigned TOUTPS :4;
[; ;pic18f4550.h: 7593: };
[; ;pic18f4550.h: 7594: struct {
[; ;pic18f4550.h: 7595: unsigned T2CKPS0 :1;
[; ;pic18f4550.h: 7596: unsigned T2CKPS1 :1;
[; ;pic18f4550.h: 7597: unsigned :1;
[; ;pic18f4550.h: 7598: unsigned T2OUTPS0 :1;
[; ;pic18f4550.h: 7599: unsigned T2OUTPS1 :1;
[; ;pic18f4550.h: 7600: unsigned T2OUTPS2 :1;
[; ;pic18f4550.h: 7601: unsigned T2OUTPS3 :1;
[; ;pic18f4550.h: 7602: };
[; ;pic18f4550.h: 7603: struct {
[; ;pic18f4550.h: 7604: unsigned :3;
[; ;pic18f4550.h: 7605: unsigned TOUTPS0 :1;
[; ;pic18f4550.h: 7606: unsigned TOUTPS1 :1;
[; ;pic18f4550.h: 7607: unsigned TOUTPS2 :1;
[; ;pic18f4550.h: 7608: unsigned TOUTPS3 :1;
[; ;pic18f4550.h: 7609: };
[; ;pic18f4550.h: 7610: } T2CONbits_t;
[; ;pic18f4550.h: 7611: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4550.h: 7680: extern volatile unsigned char PR2 @ 0xFCB;
"7682
[; ;pic18f4550.h: 7682: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4550.h: 7685: extern volatile unsigned char MEMCON @ 0xFCB;
"7687
[; ;pic18f4550.h: 7687: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4550.h: 7690: typedef union {
[; ;pic18f4550.h: 7691: struct {
[; ;pic18f4550.h: 7692: unsigned :7;
[; ;pic18f4550.h: 7693: unsigned EBDIS :1;
[; ;pic18f4550.h: 7694: };
[; ;pic18f4550.h: 7695: struct {
[; ;pic18f4550.h: 7696: unsigned :4;
[; ;pic18f4550.h: 7697: unsigned WAIT0 :1;
[; ;pic18f4550.h: 7698: };
[; ;pic18f4550.h: 7699: struct {
[; ;pic18f4550.h: 7700: unsigned :5;
[; ;pic18f4550.h: 7701: unsigned WAIT1 :1;
[; ;pic18f4550.h: 7702: };
[; ;pic18f4550.h: 7703: struct {
[; ;pic18f4550.h: 7704: unsigned WM0 :1;
[; ;pic18f4550.h: 7705: };
[; ;pic18f4550.h: 7706: struct {
[; ;pic18f4550.h: 7707: unsigned :1;
[; ;pic18f4550.h: 7708: unsigned WM1 :1;
[; ;pic18f4550.h: 7709: };
[; ;pic18f4550.h: 7710: } PR2bits_t;
[; ;pic18f4550.h: 7711: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4550.h: 7739: typedef union {
[; ;pic18f4550.h: 7740: struct {
[; ;pic18f4550.h: 7741: unsigned :7;
[; ;pic18f4550.h: 7742: unsigned EBDIS :1;
[; ;pic18f4550.h: 7743: };
[; ;pic18f4550.h: 7744: struct {
[; ;pic18f4550.h: 7745: unsigned :4;
[; ;pic18f4550.h: 7746: unsigned WAIT0 :1;
[; ;pic18f4550.h: 7747: };
[; ;pic18f4550.h: 7748: struct {
[; ;pic18f4550.h: 7749: unsigned :5;
[; ;pic18f4550.h: 7750: unsigned WAIT1 :1;
[; ;pic18f4550.h: 7751: };
[; ;pic18f4550.h: 7752: struct {
[; ;pic18f4550.h: 7753: unsigned WM0 :1;
[; ;pic18f4550.h: 7754: };
[; ;pic18f4550.h: 7755: struct {
[; ;pic18f4550.h: 7756: unsigned :1;
[; ;pic18f4550.h: 7757: unsigned WM1 :1;
[; ;pic18f4550.h: 7758: };
[; ;pic18f4550.h: 7759: } MEMCONbits_t;
[; ;pic18f4550.h: 7760: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4550.h: 7789: extern volatile unsigned char TMR2 @ 0xFCC;
"7791
[; ;pic18f4550.h: 7791: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4550.h: 7795: extern volatile unsigned char T1CON @ 0xFCD;
"7797
[; ;pic18f4550.h: 7797: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4550.h: 7800: typedef union {
[; ;pic18f4550.h: 7801: struct {
[; ;pic18f4550.h: 7802: unsigned :2;
[; ;pic18f4550.h: 7803: unsigned NOT_T1SYNC :1;
[; ;pic18f4550.h: 7804: };
[; ;pic18f4550.h: 7805: struct {
[; ;pic18f4550.h: 7806: unsigned TMR1ON :1;
[; ;pic18f4550.h: 7807: unsigned TMR1CS :1;
[; ;pic18f4550.h: 7808: unsigned nT1SYNC :1;
[; ;pic18f4550.h: 7809: unsigned T1OSCEN :1;
[; ;pic18f4550.h: 7810: unsigned T1CKPS :2;
[; ;pic18f4550.h: 7811: unsigned T1RUN :1;
[; ;pic18f4550.h: 7812: unsigned RD16 :1;
[; ;pic18f4550.h: 7813: };
[; ;pic18f4550.h: 7814: struct {
[; ;pic18f4550.h: 7815: unsigned :2;
[; ;pic18f4550.h: 7816: unsigned T1SYNC :1;
[; ;pic18f4550.h: 7817: unsigned :1;
[; ;pic18f4550.h: 7818: unsigned T1CKPS0 :1;
[; ;pic18f4550.h: 7819: unsigned T1CKPS1 :1;
[; ;pic18f4550.h: 7820: };
[; ;pic18f4550.h: 7821: struct {
[; ;pic18f4550.h: 7822: unsigned :3;
[; ;pic18f4550.h: 7823: unsigned SOSCEN :1;
[; ;pic18f4550.h: 7824: };
[; ;pic18f4550.h: 7825: struct {
[; ;pic18f4550.h: 7826: unsigned :7;
[; ;pic18f4550.h: 7827: unsigned T1RD16 :1;
[; ;pic18f4550.h: 7828: };
[; ;pic18f4550.h: 7829: } T1CONbits_t;
[; ;pic18f4550.h: 7830: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4550.h: 7899: extern volatile unsigned short TMR1 @ 0xFCE;
"7901
[; ;pic18f4550.h: 7901: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4550.h: 7905: extern volatile unsigned char TMR1L @ 0xFCE;
"7907
[; ;pic18f4550.h: 7907: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4550.h: 7911: extern volatile unsigned char TMR1H @ 0xFCF;
"7913
[; ;pic18f4550.h: 7913: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4550.h: 7917: extern volatile unsigned char RCON @ 0xFD0;
"7919
[; ;pic18f4550.h: 7919: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4550.h: 7922: typedef union {
[; ;pic18f4550.h: 7923: struct {
[; ;pic18f4550.h: 7924: unsigned NOT_BOR :1;
[; ;pic18f4550.h: 7925: };
[; ;pic18f4550.h: 7926: struct {
[; ;pic18f4550.h: 7927: unsigned :1;
[; ;pic18f4550.h: 7928: unsigned NOT_POR :1;
[; ;pic18f4550.h: 7929: };
[; ;pic18f4550.h: 7930: struct {
[; ;pic18f4550.h: 7931: unsigned :2;
[; ;pic18f4550.h: 7932: unsigned NOT_PD :1;
[; ;pic18f4550.h: 7933: };
[; ;pic18f4550.h: 7934: struct {
[; ;pic18f4550.h: 7935: unsigned :3;
[; ;pic18f4550.h: 7936: unsigned NOT_TO :1;
[; ;pic18f4550.h: 7937: };
[; ;pic18f4550.h: 7938: struct {
[; ;pic18f4550.h: 7939: unsigned :4;
[; ;pic18f4550.h: 7940: unsigned NOT_RI :1;
[; ;pic18f4550.h: 7941: };
[; ;pic18f4550.h: 7942: struct {
[; ;pic18f4550.h: 7943: unsigned nBOR :1;
[; ;pic18f4550.h: 7944: unsigned nPOR :1;
[; ;pic18f4550.h: 7945: unsigned nPD :1;
[; ;pic18f4550.h: 7946: unsigned nTO :1;
[; ;pic18f4550.h: 7947: unsigned nRI :1;
[; ;pic18f4550.h: 7948: unsigned :1;
[; ;pic18f4550.h: 7949: unsigned SBOREN :1;
[; ;pic18f4550.h: 7950: unsigned IPEN :1;
[; ;pic18f4550.h: 7951: };
[; ;pic18f4550.h: 7952: struct {
[; ;pic18f4550.h: 7953: unsigned :7;
[; ;pic18f4550.h: 7954: unsigned NOT_IPEN :1;
[; ;pic18f4550.h: 7955: };
[; ;pic18f4550.h: 7956: struct {
[; ;pic18f4550.h: 7957: unsigned BOR :1;
[; ;pic18f4550.h: 7958: unsigned POR :1;
[; ;pic18f4550.h: 7959: unsigned PD :1;
[; ;pic18f4550.h: 7960: unsigned TO :1;
[; ;pic18f4550.h: 7961: unsigned RI :1;
[; ;pic18f4550.h: 7962: unsigned :2;
[; ;pic18f4550.h: 7963: unsigned nIPEN :1;
[; ;pic18f4550.h: 7964: };
[; ;pic18f4550.h: 7965: } RCONbits_t;
[; ;pic18f4550.h: 7966: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4550.h: 8065: extern volatile unsigned char WDTCON @ 0xFD1;
"8067
[; ;pic18f4550.h: 8067: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4550.h: 8070: typedef union {
[; ;pic18f4550.h: 8071: struct {
[; ;pic18f4550.h: 8072: unsigned SWDTEN :1;
[; ;pic18f4550.h: 8073: };
[; ;pic18f4550.h: 8074: struct {
[; ;pic18f4550.h: 8075: unsigned SWDTE :1;
[; ;pic18f4550.h: 8076: };
[; ;pic18f4550.h: 8077: } WDTCONbits_t;
[; ;pic18f4550.h: 8078: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4550.h: 8092: extern volatile unsigned char HLVDCON @ 0xFD2;
"8094
[; ;pic18f4550.h: 8094: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 8097: extern volatile unsigned char LVDCON @ 0xFD2;
"8099
[; ;pic18f4550.h: 8099: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 8102: typedef union {
[; ;pic18f4550.h: 8103: struct {
[; ;pic18f4550.h: 8104: unsigned HLVDL :4;
[; ;pic18f4550.h: 8105: unsigned HLVDEN :1;
[; ;pic18f4550.h: 8106: unsigned IRVST :1;
[; ;pic18f4550.h: 8107: unsigned :1;
[; ;pic18f4550.h: 8108: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 8109: };
[; ;pic18f4550.h: 8110: struct {
[; ;pic18f4550.h: 8111: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 8112: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 8113: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 8114: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 8115: };
[; ;pic18f4550.h: 8116: struct {
[; ;pic18f4550.h: 8117: unsigned LVDL0 :1;
[; ;pic18f4550.h: 8118: unsigned LVDL1 :1;
[; ;pic18f4550.h: 8119: unsigned LVDL2 :1;
[; ;pic18f4550.h: 8120: unsigned LVDL3 :1;
[; ;pic18f4550.h: 8121: unsigned LVDEN :1;
[; ;pic18f4550.h: 8122: unsigned IVRST :1;
[; ;pic18f4550.h: 8123: };
[; ;pic18f4550.h: 8124: struct {
[; ;pic18f4550.h: 8125: unsigned LVV0 :1;
[; ;pic18f4550.h: 8126: unsigned LVV1 :1;
[; ;pic18f4550.h: 8127: unsigned LVV2 :1;
[; ;pic18f4550.h: 8128: unsigned LVV3 :1;
[; ;pic18f4550.h: 8129: unsigned :1;
[; ;pic18f4550.h: 8130: unsigned BGST :1;
[; ;pic18f4550.h: 8131: };
[; ;pic18f4550.h: 8132: } HLVDCONbits_t;
[; ;pic18f4550.h: 8133: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 8231: typedef union {
[; ;pic18f4550.h: 8232: struct {
[; ;pic18f4550.h: 8233: unsigned HLVDL :4;
[; ;pic18f4550.h: 8234: unsigned HLVDEN :1;
[; ;pic18f4550.h: 8235: unsigned IRVST :1;
[; ;pic18f4550.h: 8236: unsigned :1;
[; ;pic18f4550.h: 8237: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 8238: };
[; ;pic18f4550.h: 8239: struct {
[; ;pic18f4550.h: 8240: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 8241: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 8242: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 8243: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 8244: };
[; ;pic18f4550.h: 8245: struct {
[; ;pic18f4550.h: 8246: unsigned LVDL0 :1;
[; ;pic18f4550.h: 8247: unsigned LVDL1 :1;
[; ;pic18f4550.h: 8248: unsigned LVDL2 :1;
[; ;pic18f4550.h: 8249: unsigned LVDL3 :1;
[; ;pic18f4550.h: 8250: unsigned LVDEN :1;
[; ;pic18f4550.h: 8251: unsigned IVRST :1;
[; ;pic18f4550.h: 8252: };
[; ;pic18f4550.h: 8253: struct {
[; ;pic18f4550.h: 8254: unsigned LVV0 :1;
[; ;pic18f4550.h: 8255: unsigned LVV1 :1;
[; ;pic18f4550.h: 8256: unsigned LVV2 :1;
[; ;pic18f4550.h: 8257: unsigned LVV3 :1;
[; ;pic18f4550.h: 8258: unsigned :1;
[; ;pic18f4550.h: 8259: unsigned BGST :1;
[; ;pic18f4550.h: 8260: };
[; ;pic18f4550.h: 8261: } LVDCONbits_t;
[; ;pic18f4550.h: 8262: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 8361: extern volatile unsigned char OSCCON @ 0xFD3;
"8363
[; ;pic18f4550.h: 8363: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4550.h: 8366: typedef union {
[; ;pic18f4550.h: 8367: struct {
[; ;pic18f4550.h: 8368: unsigned SCS :2;
[; ;pic18f4550.h: 8369: unsigned IOFS :1;
[; ;pic18f4550.h: 8370: unsigned OSTS :1;
[; ;pic18f4550.h: 8371: unsigned IRCF :3;
[; ;pic18f4550.h: 8372: unsigned IDLEN :1;
[; ;pic18f4550.h: 8373: };
[; ;pic18f4550.h: 8374: struct {
[; ;pic18f4550.h: 8375: unsigned SCS0 :1;
[; ;pic18f4550.h: 8376: unsigned SCS1 :1;
[; ;pic18f4550.h: 8377: unsigned FLTS :1;
[; ;pic18f4550.h: 8378: unsigned :1;
[; ;pic18f4550.h: 8379: unsigned IRCF0 :1;
[; ;pic18f4550.h: 8380: unsigned IRCF1 :1;
[; ;pic18f4550.h: 8381: unsigned IRCF2 :1;
[; ;pic18f4550.h: 8382: };
[; ;pic18f4550.h: 8383: } OSCCONbits_t;
[; ;pic18f4550.h: 8384: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4550.h: 8443: extern volatile unsigned char T0CON @ 0xFD5;
"8445
[; ;pic18f4550.h: 8445: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4550.h: 8448: typedef union {
[; ;pic18f4550.h: 8449: struct {
[; ;pic18f4550.h: 8450: unsigned T0PS :3;
[; ;pic18f4550.h: 8451: unsigned PSA :1;
[; ;pic18f4550.h: 8452: unsigned T0SE :1;
[; ;pic18f4550.h: 8453: unsigned T0CS :1;
[; ;pic18f4550.h: 8454: unsigned T08BIT :1;
[; ;pic18f4550.h: 8455: unsigned TMR0ON :1;
[; ;pic18f4550.h: 8456: };
[; ;pic18f4550.h: 8457: struct {
[; ;pic18f4550.h: 8458: unsigned T0PS0 :1;
[; ;pic18f4550.h: 8459: unsigned T0PS1 :1;
[; ;pic18f4550.h: 8460: unsigned T0PS2 :1;
[; ;pic18f4550.h: 8461: };
[; ;pic18f4550.h: 8462: } T0CONbits_t;
[; ;pic18f4550.h: 8463: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4550.h: 8512: extern volatile unsigned short TMR0 @ 0xFD6;
"8514
[; ;pic18f4550.h: 8514: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4550.h: 8518: extern volatile unsigned char TMR0L @ 0xFD6;
"8520
[; ;pic18f4550.h: 8520: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4550.h: 8524: extern volatile unsigned char TMR0H @ 0xFD7;
"8526
[; ;pic18f4550.h: 8526: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4550.h: 8530: extern volatile unsigned char STATUS @ 0xFD8;
"8532
[; ;pic18f4550.h: 8532: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4550.h: 8535: typedef union {
[; ;pic18f4550.h: 8536: struct {
[; ;pic18f4550.h: 8537: unsigned C :1;
[; ;pic18f4550.h: 8538: unsigned DC :1;
[; ;pic18f4550.h: 8539: unsigned Z :1;
[; ;pic18f4550.h: 8540: unsigned OV :1;
[; ;pic18f4550.h: 8541: unsigned N :1;
[; ;pic18f4550.h: 8542: };
[; ;pic18f4550.h: 8543: struct {
[; ;pic18f4550.h: 8544: unsigned CARRY :1;
[; ;pic18f4550.h: 8545: };
[; ;pic18f4550.h: 8546: struct {
[; ;pic18f4550.h: 8547: unsigned :4;
[; ;pic18f4550.h: 8548: unsigned NEGATIVE :1;
[; ;pic18f4550.h: 8549: };
[; ;pic18f4550.h: 8550: struct {
[; ;pic18f4550.h: 8551: unsigned :3;
[; ;pic18f4550.h: 8552: unsigned OVERFLOW :1;
[; ;pic18f4550.h: 8553: };
[; ;pic18f4550.h: 8554: struct {
[; ;pic18f4550.h: 8555: unsigned :2;
[; ;pic18f4550.h: 8556: unsigned ZERO :1;
[; ;pic18f4550.h: 8557: };
[; ;pic18f4550.h: 8558: } STATUSbits_t;
[; ;pic18f4550.h: 8559: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4550.h: 8608: extern volatile unsigned short FSR2 @ 0xFD9;
"8610
[; ;pic18f4550.h: 8610: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4550.h: 8614: extern volatile unsigned char FSR2L @ 0xFD9;
"8616
[; ;pic18f4550.h: 8616: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4550.h: 8620: extern volatile unsigned char FSR2H @ 0xFDA;
"8622
[; ;pic18f4550.h: 8622: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4550.h: 8626: extern volatile unsigned char PLUSW2 @ 0xFDB;
"8628
[; ;pic18f4550.h: 8628: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4550.h: 8632: extern volatile unsigned char PREINC2 @ 0xFDC;
"8634
[; ;pic18f4550.h: 8634: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4550.h: 8638: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"8640
[; ;pic18f4550.h: 8640: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4550.h: 8644: extern volatile unsigned char POSTINC2 @ 0xFDE;
"8646
[; ;pic18f4550.h: 8646: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4550.h: 8650: extern volatile unsigned char INDF2 @ 0xFDF;
"8652
[; ;pic18f4550.h: 8652: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4550.h: 8656: extern volatile unsigned char BSR @ 0xFE0;
"8658
[; ;pic18f4550.h: 8658: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4550.h: 8662: extern volatile unsigned short FSR1 @ 0xFE1;
"8664
[; ;pic18f4550.h: 8664: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4550.h: 8668: extern volatile unsigned char FSR1L @ 0xFE1;
"8670
[; ;pic18f4550.h: 8670: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4550.h: 8674: extern volatile unsigned char FSR1H @ 0xFE2;
"8676
[; ;pic18f4550.h: 8676: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4550.h: 8680: extern volatile unsigned char PLUSW1 @ 0xFE3;
"8682
[; ;pic18f4550.h: 8682: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4550.h: 8686: extern volatile unsigned char PREINC1 @ 0xFE4;
"8688
[; ;pic18f4550.h: 8688: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4550.h: 8692: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"8694
[; ;pic18f4550.h: 8694: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4550.h: 8698: extern volatile unsigned char POSTINC1 @ 0xFE6;
"8700
[; ;pic18f4550.h: 8700: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4550.h: 8704: extern volatile unsigned char INDF1 @ 0xFE7;
"8706
[; ;pic18f4550.h: 8706: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4550.h: 8710: extern volatile unsigned char WREG @ 0xFE8;
"8712
[; ;pic18f4550.h: 8712: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4550.h: 8716: extern volatile unsigned short FSR0 @ 0xFE9;
"8718
[; ;pic18f4550.h: 8718: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4550.h: 8722: extern volatile unsigned char FSR0L @ 0xFE9;
"8724
[; ;pic18f4550.h: 8724: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4550.h: 8728: extern volatile unsigned char FSR0H @ 0xFEA;
"8730
[; ;pic18f4550.h: 8730: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4550.h: 8734: extern volatile unsigned char PLUSW0 @ 0xFEB;
"8736
[; ;pic18f4550.h: 8736: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4550.h: 8740: extern volatile unsigned char PREINC0 @ 0xFEC;
"8742
[; ;pic18f4550.h: 8742: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4550.h: 8746: extern volatile unsigned char POSTDEC0 @ 0xFED;
"8748
[; ;pic18f4550.h: 8748: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4550.h: 8752: extern volatile unsigned char POSTINC0 @ 0xFEE;
"8754
[; ;pic18f4550.h: 8754: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4550.h: 8758: extern volatile unsigned char INDF0 @ 0xFEF;
"8760
[; ;pic18f4550.h: 8760: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4550.h: 8764: extern volatile unsigned char INTCON3 @ 0xFF0;
"8766
[; ;pic18f4550.h: 8766: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4550.h: 8769: typedef union {
[; ;pic18f4550.h: 8770: struct {
[; ;pic18f4550.h: 8771: unsigned INT1IF :1;
[; ;pic18f4550.h: 8772: unsigned INT2IF :1;
[; ;pic18f4550.h: 8773: unsigned :1;
[; ;pic18f4550.h: 8774: unsigned INT1IE :1;
[; ;pic18f4550.h: 8775: unsigned INT2IE :1;
[; ;pic18f4550.h: 8776: unsigned :1;
[; ;pic18f4550.h: 8777: unsigned INT1IP :1;
[; ;pic18f4550.h: 8778: unsigned INT2IP :1;
[; ;pic18f4550.h: 8779: };
[; ;pic18f4550.h: 8780: struct {
[; ;pic18f4550.h: 8781: unsigned INT1F :1;
[; ;pic18f4550.h: 8782: unsigned INT2F :1;
[; ;pic18f4550.h: 8783: unsigned :1;
[; ;pic18f4550.h: 8784: unsigned INT1E :1;
[; ;pic18f4550.h: 8785: unsigned INT2E :1;
[; ;pic18f4550.h: 8786: unsigned :1;
[; ;pic18f4550.h: 8787: unsigned INT1P :1;
[; ;pic18f4550.h: 8788: unsigned INT2P :1;
[; ;pic18f4550.h: 8789: };
[; ;pic18f4550.h: 8790: } INTCON3bits_t;
[; ;pic18f4550.h: 8791: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4550.h: 8855: extern volatile unsigned char INTCON2 @ 0xFF1;
"8857
[; ;pic18f4550.h: 8857: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4550.h: 8860: typedef union {
[; ;pic18f4550.h: 8861: struct {
[; ;pic18f4550.h: 8862: unsigned :7;
[; ;pic18f4550.h: 8863: unsigned NOT_RBPU :1;
[; ;pic18f4550.h: 8864: };
[; ;pic18f4550.h: 8865: struct {
[; ;pic18f4550.h: 8866: unsigned RBIP :1;
[; ;pic18f4550.h: 8867: unsigned :1;
[; ;pic18f4550.h: 8868: unsigned TMR0IP :1;
[; ;pic18f4550.h: 8869: unsigned :1;
[; ;pic18f4550.h: 8870: unsigned INTEDG2 :1;
[; ;pic18f4550.h: 8871: unsigned INTEDG1 :1;
[; ;pic18f4550.h: 8872: unsigned INTEDG0 :1;
[; ;pic18f4550.h: 8873: unsigned nRBPU :1;
[; ;pic18f4550.h: 8874: };
[; ;pic18f4550.h: 8875: struct {
[; ;pic18f4550.h: 8876: unsigned :2;
[; ;pic18f4550.h: 8877: unsigned T0IP :1;
[; ;pic18f4550.h: 8878: unsigned :4;
[; ;pic18f4550.h: 8879: unsigned RBPU :1;
[; ;pic18f4550.h: 8880: };
[; ;pic18f4550.h: 8881: } INTCON2bits_t;
[; ;pic18f4550.h: 8882: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4550.h: 8931: extern volatile unsigned char INTCON @ 0xFF2;
"8933
[; ;pic18f4550.h: 8933: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4550.h: 8936: typedef union {
[; ;pic18f4550.h: 8937: struct {
[; ;pic18f4550.h: 8938: unsigned RBIF :1;
[; ;pic18f4550.h: 8939: unsigned INT0IF :1;
[; ;pic18f4550.h: 8940: unsigned TMR0IF :1;
[; ;pic18f4550.h: 8941: unsigned RBIE :1;
[; ;pic18f4550.h: 8942: unsigned INT0IE :1;
[; ;pic18f4550.h: 8943: unsigned TMR0IE :1;
[; ;pic18f4550.h: 8944: unsigned PEIE_GIEL :1;
[; ;pic18f4550.h: 8945: unsigned GIE_GIEH :1;
[; ;pic18f4550.h: 8946: };
[; ;pic18f4550.h: 8947: struct {
[; ;pic18f4550.h: 8948: unsigned :1;
[; ;pic18f4550.h: 8949: unsigned INT0F :1;
[; ;pic18f4550.h: 8950: unsigned T0IF :1;
[; ;pic18f4550.h: 8951: unsigned :1;
[; ;pic18f4550.h: 8952: unsigned INT0E :1;
[; ;pic18f4550.h: 8953: unsigned T0IE :1;
[; ;pic18f4550.h: 8954: unsigned PEIE :1;
[; ;pic18f4550.h: 8955: unsigned GIE :1;
[; ;pic18f4550.h: 8956: };
[; ;pic18f4550.h: 8957: struct {
[; ;pic18f4550.h: 8958: unsigned :6;
[; ;pic18f4550.h: 8959: unsigned GIEL :1;
[; ;pic18f4550.h: 8960: unsigned GIEH :1;
[; ;pic18f4550.h: 8961: };
[; ;pic18f4550.h: 8962: } INTCONbits_t;
[; ;pic18f4550.h: 8963: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4550.h: 9047: extern volatile unsigned short PROD @ 0xFF3;
"9049
[; ;pic18f4550.h: 9049: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4550.h: 9053: extern volatile unsigned char PRODL @ 0xFF3;
"9055
[; ;pic18f4550.h: 9055: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4550.h: 9059: extern volatile unsigned char PRODH @ 0xFF4;
"9061
[; ;pic18f4550.h: 9061: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4550.h: 9065: extern volatile unsigned char TABLAT @ 0xFF5;
"9067
[; ;pic18f4550.h: 9067: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4550.h: 9072: extern volatile unsigned short long TBLPTR @ 0xFF6;
"9075
[; ;pic18f4550.h: 9075: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4550.h: 9079: extern volatile unsigned char TBLPTRL @ 0xFF6;
"9081
[; ;pic18f4550.h: 9081: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4550.h: 9085: extern volatile unsigned char TBLPTRH @ 0xFF7;
"9087
[; ;pic18f4550.h: 9087: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4550.h: 9091: extern volatile unsigned char TBLPTRU @ 0xFF8;
"9093
[; ;pic18f4550.h: 9093: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4550.h: 9098: extern volatile unsigned short long PCLAT @ 0xFF9;
"9101
[; ;pic18f4550.h: 9101: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4550.h: 9105: extern volatile unsigned short long PC @ 0xFF9;
"9108
[; ;pic18f4550.h: 9108: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4550.h: 9112: extern volatile unsigned char PCL @ 0xFF9;
"9114
[; ;pic18f4550.h: 9114: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4550.h: 9118: extern volatile unsigned char PCLATH @ 0xFFA;
"9120
[; ;pic18f4550.h: 9120: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4550.h: 9124: extern volatile unsigned char PCLATU @ 0xFFB;
"9126
[; ;pic18f4550.h: 9126: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4550.h: 9130: extern volatile unsigned char STKPTR @ 0xFFC;
"9132
[; ;pic18f4550.h: 9132: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4550.h: 9135: typedef union {
[; ;pic18f4550.h: 9136: struct {
[; ;pic18f4550.h: 9137: unsigned STKPTR :5;
[; ;pic18f4550.h: 9138: unsigned :1;
[; ;pic18f4550.h: 9139: unsigned STKUNF :1;
[; ;pic18f4550.h: 9140: unsigned STKFUL :1;
[; ;pic18f4550.h: 9141: };
[; ;pic18f4550.h: 9142: struct {
[; ;pic18f4550.h: 9143: unsigned STKPTR0 :1;
[; ;pic18f4550.h: 9144: unsigned STKPTR1 :1;
[; ;pic18f4550.h: 9145: unsigned STKPTR2 :1;
[; ;pic18f4550.h: 9146: unsigned STKPTR3 :1;
[; ;pic18f4550.h: 9147: unsigned STKPTR4 :1;
[; ;pic18f4550.h: 9148: };
[; ;pic18f4550.h: 9149: struct {
[; ;pic18f4550.h: 9150: unsigned :7;
[; ;pic18f4550.h: 9151: unsigned STKOVF :1;
[; ;pic18f4550.h: 9152: };
[; ;pic18f4550.h: 9153: } STKPTRbits_t;
[; ;pic18f4550.h: 9154: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4550.h: 9204: extern volatile unsigned short long TOS @ 0xFFD;
"9207
[; ;pic18f4550.h: 9207: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4550.h: 9211: extern volatile unsigned char TOSL @ 0xFFD;
"9213
[; ;pic18f4550.h: 9213: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4550.h: 9217: extern volatile unsigned char TOSH @ 0xFFE;
"9219
[; ;pic18f4550.h: 9219: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4550.h: 9223: extern volatile unsigned char TOSU @ 0xFFF;
"9225
[; ;pic18f4550.h: 9225: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4550.h: 9235: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4550.h: 9237: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4550.h: 9239: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4550.h: 9241: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4550.h: 9243: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4550.h: 9245: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4550.h: 9247: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4550.h: 9249: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4550.h: 9251: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f4550.h: 9253: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f4550.h: 9255: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4550.h: 9257: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4550.h: 9259: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4550.h: 9261: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 9263: extern volatile __bit __attribute__((__deprecated__)) ADDR0 @ (((unsigned) &SPPEPS)*8) + 0;
[; ;pic18f4550.h: 9265: extern volatile __bit __attribute__((__deprecated__)) ADDR1 @ (((unsigned) &SPPEPS)*8) + 1;
[; ;pic18f4550.h: 9267: extern volatile __bit __attribute__((__deprecated__)) ADDR2 @ (((unsigned) &SPPEPS)*8) + 2;
[; ;pic18f4550.h: 9269: extern volatile __bit __attribute__((__deprecated__)) ADDR3 @ (((unsigned) &SPPEPS)*8) + 3;
[; ;pic18f4550.h: 9271: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f4550.h: 9273: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f4550.h: 9275: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f4550.h: 9277: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 9279: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4550.h: 9281: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4550.h: 9283: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4550.h: 9285: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4550.h: 9287: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4550.h: 9289: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 9291: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 9293: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 9295: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 9297: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9299: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4550.h: 9301: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4550.h: 9303: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4550.h: 9305: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4550.h: 9307: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9309: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 9311: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4550.h: 9313: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 9315: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 9317: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f4550.h: 9319: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f4550.h: 9321: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f4550.h: 9323: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f4550.h: 9325: extern volatile __bit BUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 9327: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4550.h: 9329: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4550.h: 9331: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4550.h: 9333: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4550.h: 9335: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4550.h: 9337: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9339: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9341: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4550.h: 9343: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4550.h: 9345: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4550.h: 9347: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4550.h: 9349: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4550.h: 9351: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4550.h: 9353: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4550.h: 9355: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9357: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9359: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4550.h: 9361: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4550.h: 9363: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4550.h: 9365: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4550.h: 9367: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4550.h: 9369: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4550.h: 9371: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4550.h: 9373: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 9375: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 9377: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 9379: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4550.h: 9381: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4550.h: 9383: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4550.h: 9385: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4550.h: 9387: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 9389: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4550.h: 9391: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 9393: extern volatile __bit CK1SPP @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9395: extern volatile __bit CK2SPP @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 9397: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4550.h: 9399: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4550.h: 9401: extern volatile __bit CLK1EN @ (((unsigned) &SPPCFG)*8) + 4;
[; ;pic18f4550.h: 9403: extern volatile __bit CLKCFG0 @ (((unsigned) &SPPCFG)*8) + 6;
[; ;pic18f4550.h: 9405: extern volatile __bit CLKCFG1 @ (((unsigned) &SPPCFG)*8) + 7;
[; ;pic18f4550.h: 9407: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 9409: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 9411: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 9413: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 9415: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 9417: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 9419: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4550.h: 9421: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4550.h: 9423: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4550.h: 9425: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f4550.h: 9427: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f4550.h: 9429: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f4550.h: 9431: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f4550.h: 9433: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4550.h: 9435: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9437: extern volatile __bit CSEN @ (((unsigned) &SPPCFG)*8) + 5;
[; ;pic18f4550.h: 9439: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 9441: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 9443: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4550.h: 9445: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4550.h: 9447: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4550.h: 9449: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4550.h: 9451: extern volatile __bit CVREF @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 9453: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4550.h: 9455: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 9457: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 9459: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4550.h: 9461: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 9463: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9465: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9467: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4550.h: 9469: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4550.h: 9471: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4550.h: 9473: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4550.h: 9475: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4550.h: 9477: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f4550.h: 9479: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f4550.h: 9481: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f4550.h: 9483: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9485: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9487: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9489: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9491: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9493: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4550.h: 9495: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4550.h: 9497: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4550.h: 9499: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4550.h: 9501: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4550.h: 9503: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 9505: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4550.h: 9507: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4550.h: 9509: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4550.h: 9511: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4550.h: 9513: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f4550.h: 9515: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f4550.h: 9517: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f4550.h: 9519: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f4550.h: 9521: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 9523: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 9525: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 9527: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 9529: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 9531: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 9533: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 9535: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 9537: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 9539: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 9541: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 9543: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 9545: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 9547: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 9549: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 9551: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 9553: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 9555: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 9557: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 9559: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 9561: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 9563: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 9565: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 9567: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 9569: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 9571: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 9573: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 9575: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 9577: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 9579: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 9581: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 9583: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 9585: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 9587: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 9589: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 9591: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 9593: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 9595: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 9597: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 9599: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 9601: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 9603: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 9605: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f4550.h: 9607: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f4550.h: 9609: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f4550.h: 9611: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f4550.h: 9613: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f4550.h: 9615: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f4550.h: 9617: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 9619: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 9621: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 9623: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 9625: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 9627: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 9629: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f4550.h: 9631: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f4550.h: 9633: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 9635: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 9637: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f4550.h: 9639: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f4550.h: 9641: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f4550.h: 9643: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f4550.h: 9645: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f4550.h: 9647: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f4550.h: 9649: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 9651: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 9653: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 9655: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 9657: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 9659: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 9661: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f4550.h: 9663: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f4550.h: 9665: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 9667: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 9669: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f4550.h: 9671: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f4550.h: 9673: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f4550.h: 9675: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f4550.h: 9677: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f4550.h: 9679: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f4550.h: 9681: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 9683: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 9685: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 9687: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 9689: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 9691: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 9693: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f4550.h: 9695: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f4550.h: 9697: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 9699: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 9701: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f4550.h: 9703: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f4550.h: 9705: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f4550.h: 9707: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f4550.h: 9709: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f4550.h: 9711: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f4550.h: 9713: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 9715: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 9717: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 9719: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 9721: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 9723: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 9725: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f4550.h: 9727: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f4550.h: 9729: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 9731: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 9733: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f4550.h: 9735: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f4550.h: 9737: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f4550.h: 9739: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f4550.h: 9741: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f4550.h: 9743: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f4550.h: 9745: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 9747: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 9749: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 9751: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 9753: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 9755: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 9757: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f4550.h: 9759: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f4550.h: 9761: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4550.h: 9763: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 9765: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4550.h: 9767: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f4550.h: 9769: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f4550.h: 9771: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f4550.h: 9773: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f4550.h: 9775: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f4550.h: 9777: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f4550.h: 9779: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f4550.h: 9781: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f4550.h: 9783: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f4550.h: 9785: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f4550.h: 9787: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f4550.h: 9789: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f4550.h: 9791: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4550.h: 9793: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9795: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9797: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9799: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9801: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9803: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9805: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9807: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9809: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9811: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 9813: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 9815: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 9817: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9819: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 9821: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9823: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9825: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9827: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9829: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9831: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9833: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 9835: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 9837: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f4550.h: 9839: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f4550.h: 9841: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4550.h: 9843: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 9845: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 9847: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 9849: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 9851: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 9853: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 9855: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 9857: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 9859: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 9861: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 9863: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 9865: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 9867: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 9869: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 9871: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 9873: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 9875: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 9877: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 9879: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 9881: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4550.h: 9883: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4550.h: 9885: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4550.h: 9887: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4550.h: 9889: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 9891: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 9893: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4550.h: 9895: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4550.h: 9897: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4550.h: 9899: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9901: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9903: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 9905: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 9907: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 9909: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 9911: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 9913: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 9915: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 9917: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 9919: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 9921: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 9923: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 9925: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 9927: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 9929: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 9931: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 9933: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 9935: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 9937: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 9939: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 9941: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 9943: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 9945: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 9947: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 9949: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 9951: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 9953: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 9955: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 9957: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 9959: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 9961: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 9963: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 9965: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 9967: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 9969: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 9971: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 9973: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 9975: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 9977: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 9979: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 9981: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 9983: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 9985: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 9987: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 9989: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 9991: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 9993: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 9995: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 9997: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 9999: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 10001: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 10003: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 10005: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 10007: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 10009: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 10011: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 10013: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 10015: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 10017: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 10019: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 10021: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 10023: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 10025: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 10027: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 10029: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 10031: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 10033: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 10035: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 10037: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 10039: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 10041: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 10043: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 10045: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 10047: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 10049: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 10051: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 10053: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4550.h: 10055: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10057: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10059: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 10061: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 10063: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 10065: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 10067: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 10069: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 10071: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 10073: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 10075: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10077: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10079: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10081: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10083: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4550.h: 10085: extern volatile __bit OESPP @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 10087: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 10089: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4550.h: 10091: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4550.h: 10093: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4550.h: 10095: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4550.h: 10097: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 10099: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 10101: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 10103: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4550.h: 10105: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4550.h: 10107: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 10109: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 10111: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 10113: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 10115: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 10117: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 10119: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4550.h: 10121: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4550.h: 10123: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4550.h: 10125: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 10127: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 10129: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 10131: extern volatile __bit PDC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f4550.h: 10133: extern volatile __bit PDC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f4550.h: 10135: extern volatile __bit PDC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f4550.h: 10137: extern volatile __bit PDC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f4550.h: 10139: extern volatile __bit PDC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f4550.h: 10141: extern volatile __bit PDC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f4550.h: 10143: extern volatile __bit PDC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f4550.h: 10145: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 10147: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 10149: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4550.h: 10151: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 10153: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 10155: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 10157: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f4550.h: 10159: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f4550.h: 10161: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f4550.h: 10163: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 10165: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 10167: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 10169: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f4550.h: 10171: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f4550.h: 10173: extern volatile __bit PRSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f4550.h: 10175: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4550.h: 10177: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 10179: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 10181: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 10183: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4550.h: 10185: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4550.h: 10187: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4550.h: 10189: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4550.h: 10191: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 10193: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 10195: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 10197: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 10199: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 10201: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 10203: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 10205: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 10207: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 10209: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 10211: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 10213: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4550.h: 10215: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 10217: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 10219: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 10221: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4550.h: 10223: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4550.h: 10225: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4550.h: 10227: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 10229: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 10231: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 10233: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 10235: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 10237: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 10239: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 10241: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4550.h: 10243: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4550.h: 10245: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 10247: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 10249: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 10251: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 10253: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 10255: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4550.h: 10257: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 10259: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 10261: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 10263: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 10265: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 10267: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4550.h: 10269: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 10271: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 10273: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 10275: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 10277: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 10279: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 10281: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 10283: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 10285: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 10287: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 10289: extern volatile __bit RDPU @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 10291: extern volatile __bit RDSPP @ (((unsigned) &SPPEPS)*8) + 7;
[; ;pic18f4550.h: 10293: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 10295: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 10297: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 10299: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 10301: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 10303: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10305: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f4550.h: 10307: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 10309: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4550.h: 10311: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10313: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 10315: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 10317: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 10319: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 10321: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 10323: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10325: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10327: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10329: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4550.h: 10331: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 10333: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4550.h: 10335: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4550.h: 10337: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f4550.h: 10339: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4550.h: 10341: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 10343: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 10345: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4550.h: 10347: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f4550.h: 10349: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f4550.h: 10351: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 10353: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 10355: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4550.h: 10357: extern volatile __bit SPP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 10359: extern volatile __bit SPP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 10361: extern volatile __bit SPP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 10363: extern volatile __bit SPP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 10365: extern volatile __bit SPP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 10367: extern volatile __bit SPP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 10369: extern volatile __bit SPP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 10371: extern volatile __bit SPP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 10373: extern volatile __bit SPPBUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 10375: extern volatile __bit SPPEN @ (((unsigned) &SPPCON)*8) + 0;
[; ;pic18f4550.h: 10377: extern volatile __bit SPPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 10379: extern volatile __bit SPPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 10381: extern volatile __bit SPPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 10383: extern volatile __bit SPPOWN @ (((unsigned) &SPPCON)*8) + 1;
[; ;pic18f4550.h: 10385: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 10387: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 10389: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 10391: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4550.h: 10393: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4550.h: 10395: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4550.h: 10397: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4550.h: 10399: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4550.h: 10401: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4550.h: 10403: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4550.h: 10405: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4550.h: 10407: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4550.h: 10409: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f4550.h: 10411: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f4550.h: 10413: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 10415: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 10417: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 10419: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4550.h: 10421: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4550.h: 10423: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4550.h: 10425: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4550.h: 10427: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4550.h: 10429: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4550.h: 10431: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 10433: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f4550.h: 10435: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 10437: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 10439: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 10441: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 10443: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4550.h: 10445: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 10447: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4550.h: 10449: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 10451: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 10453: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 10455: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4550.h: 10457: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4550.h: 10459: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4550.h: 10461: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4550.h: 10463: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 10465: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4550.h: 10467: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4550.h: 10469: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 10471: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 10473: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 10475: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4550.h: 10477: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4550.h: 10479: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 10481: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4550.h: 10483: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4550.h: 10485: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 10487: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 10489: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 10491: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 10493: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 10495: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4550.h: 10497: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4550.h: 10499: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4550.h: 10501: extern volatile __bit T3NSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10503: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 10505: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10507: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 10509: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 10511: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 10513: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4550.h: 10515: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4550.h: 10517: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4550.h: 10519: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4550.h: 10521: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4550.h: 10523: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4550.h: 10525: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4550.h: 10527: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4550.h: 10529: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4550.h: 10531: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4550.h: 10533: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4550.h: 10535: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4550.h: 10537: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4550.h: 10539: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4550.h: 10541: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4550.h: 10543: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10545: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 10547: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 10549: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 10551: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 10553: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4550.h: 10555: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4550.h: 10557: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4550.h: 10559: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4550.h: 10561: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4550.h: 10563: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4550.h: 10565: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4550.h: 10567: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4550.h: 10569: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4550.h: 10571: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4550.h: 10573: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4550.h: 10575: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4550.h: 10577: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4550.h: 10579: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4550.h: 10581: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4550.h: 10583: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4550.h: 10585: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4550.h: 10587: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4550.h: 10589: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4550.h: 10591: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4550.h: 10593: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4550.h: 10595: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4550.h: 10597: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4550.h: 10599: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4550.h: 10601: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4550.h: 10603: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4550.h: 10605: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4550.h: 10607: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4550.h: 10609: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4550.h: 10611: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4550.h: 10613: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4550.h: 10615: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 10617: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 10619: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f4550.h: 10621: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f4550.h: 10623: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4550.h: 10625: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4550.h: 10627: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4550.h: 10629: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4550.h: 10631: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4550.h: 10633: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 10635: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 10637: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 10639: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 10641: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10643: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10645: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10647: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10649: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10651: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 10653: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10655: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 10657: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 10659: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 10661: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 10663: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 10665: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4550.h: 10667: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f4550.h: 10669: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f4550.h: 10671: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 10673: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f4550.h: 10675: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 10677: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 10679: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f4550.h: 10681: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f4550.h: 10683: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f4550.h: 10685: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f4550.h: 10687: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f4550.h: 10689: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f4550.h: 10691: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f4550.h: 10693: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f4550.h: 10695: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f4550.h: 10697: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 10699: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 10701: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 10703: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 10705: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4550.h: 10707: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 10709: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 10711: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 10713: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4550.h: 10715: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4550.h: 10717: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4550.h: 10719: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4550.h: 10721: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4550.h: 10723: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4550.h: 10725: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 10727: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4550.h: 10729: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4550.h: 10731: extern volatile __bit WRSPP @ (((unsigned) &SPPEPS)*8) + 6;
[; ;pic18f4550.h: 10733: extern volatile __bit WS0 @ (((unsigned) &SPPCFG)*8) + 0;
[; ;pic18f4550.h: 10735: extern volatile __bit WS1 @ (((unsigned) &SPPCFG)*8) + 1;
[; ;pic18f4550.h: 10737: extern volatile __bit WS2 @ (((unsigned) &SPPCFG)*8) + 2;
[; ;pic18f4550.h: 10739: extern volatile __bit WS3 @ (((unsigned) &SPPCFG)*8) + 3;
[; ;pic18f4550.h: 10741: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 10743: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4550.h: 10745: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10747: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10749: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 10751: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 10753: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 10755: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 10757: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 10759: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 10761: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 10763: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 10765: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10767: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10769: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10771: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;adc.h: 2008: union ADCResult
[; ;adc.h: 2009: {
[; ;adc.h: 2010: int lr;
[; ;adc.h: 2011: char br[2];
[; ;adc.h: 2012: };
[; ;adc.h: 2014: char BusyADC (void);
[; ;adc.h: 2016: void ConvertADC (void);
[; ;adc.h: 2018: void CloseADC(void);
[; ;adc.h: 2026: int ReadADC(void);
[; ;adc.h: 2040: void OpenADC ( unsigned char ,
[; ;adc.h: 2041: unsigned char ,
[; ;adc.h: 2042: unsigned char );
[; ;adc.h: 2084: void SetChanADC(unsigned char );
[; ;adc.h: 2100: void SelChanConvADC( unsigned char );
[; ;ancomp.h: 38: void Close_ancomp( void );
[; ;ancomp.h: 39: void Open_ancomp(unsigned char config);
[; ;spi.h: 584: void OpenSPI( unsigned char sync_mode,
[; ;spi.h: 585: unsigned char bus_mode,
[; ;spi.h: 586: unsigned char smp_phase );
[; ;spi.h: 588: signed char WriteSPI( unsigned char data_out );
[; ;spi.h: 590: void getsSPI( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 592: void putsSPI( unsigned char *wrptr );
[; ;spi.h: 594: unsigned char ReadSPI( void );
[; ;can2510.h: 414: void CAN2510Initialize(  unsigned int configuration,
[; ;can2510.h: 415: unsigned char brp,
[; ;can2510.h: 416: unsigned char interruptFlags,
[; ;can2510.h: 417: unsigned char SPI_syncMode,
[; ;can2510.h: 418: unsigned char SPI_busMode,
[; ;can2510.h: 419: unsigned char SPI_smpPhase );
[; ;can2510.h: 421: signed char CAN2510Init(  unsigned long BufferConfig,
[; ;can2510.h: 422: unsigned long BitTimeConfig,
[; ;can2510.h: 423: unsigned char interruptEnables,
[; ;can2510.h: 424: unsigned char SPI_syncMode,
[; ;can2510.h: 425: unsigned char SPI_busMode,
[; ;can2510.h: 426: unsigned char SPI_smpPhase );
[; ;can2510.h: 428: void CAN2510Enable( void );
[; ;can2510.h: 430: void CAN2510Disable( void );
[; ;can2510.h: 432: void CAN2510Reset( void );
[; ;can2510.h: 434: void CAN2510SetMode(  unsigned char mode );
[; ;can2510.h: 436: unsigned char CAN2510ReadMode( void );
[; ;can2510.h: 438: unsigned char CAN2510ReadStatus( void );
[; ;can2510.h: 440: unsigned char CAN2510ErrorState( void );
[; ;can2510.h: 442: unsigned char CAN2510InterruptStatus( void );
[; ;can2510.h: 444: void CAN2510InterruptEnable( unsigned char interruptFlags );
[; ;can2510.h: 446: unsigned char CAN2510ByteRead(  unsigned char addr );
[; ;can2510.h: 448: void CAN2510ByteWrite(  unsigned char addr,  unsigned char value );
[; ;can2510.h: 450: void CAN2510SequentialRead(  unsigned char *DataArray,
[; ;can2510.h: 451: unsigned char CAN2510addr,
[; ;can2510.h: 452: unsigned char numbytes );
[; ;can2510.h: 454: void CAN2510SequentialWrite(  unsigned char *DataArray,
[; ;can2510.h: 455: unsigned char CAN2510addr,
[; ;can2510.h: 456: unsigned char numbytes );
[; ;can2510.h: 458: void CAN2510BitModify(  unsigned char address,
[; ;can2510.h: 459: unsigned char mask,
[; ;can2510.h: 460: unsigned char data );
[; ;can2510.h: 462: void CAN2510SetSingleMaskStd(  unsigned char maskNum,  unsigned int mask );
[; ;can2510.h: 464: void CAN2510SetSingleMaskXtd(  unsigned char maskNum,  unsigned long mask );
[; ;can2510.h: 466: void CAN2510SetSingleFilterStd(  unsigned char filterNum,  unsigned int filter );
[; ;can2510.h: 468: void CAN2510SetSingleFilterXtd(  unsigned char filterNum,  unsigned long filter );
[; ;can2510.h: 470: signed char CAN2510SetMsgFilterStd(  unsigned char bufferNum,
[; ;can2510.h: 471: unsigned int mask,
[; ;can2510.h: 472: unsigned int *filters );
[; ;can2510.h: 474: signed char CAN2510SetMsgFilterXtd(  unsigned char bufferNum,
[; ;can2510.h: 475: unsigned long mask,
[; ;can2510.h: 476: unsigned long *filters );
[; ;can2510.h: 478: signed char CAN2510WriteStd(  unsigned int msgId,
[; ;can2510.h: 479: unsigned char msgPriority,
[; ;can2510.h: 480: unsigned char numBytes,
[; ;can2510.h: 481: unsigned char *data );
[; ;can2510.h: 483: signed char CAN2510WriteXtd(  unsigned long msgId,
[; ;can2510.h: 484: unsigned char msgPriority,
[; ;can2510.h: 485: unsigned char numBytes,
[; ;can2510.h: 486: unsigned char *data );
[; ;can2510.h: 488: void CAN2510LoadBufferStd(  unsigned char bufferNum,
[; ;can2510.h: 489: unsigned int msgId,
[; ;can2510.h: 490: unsigned char numBytes,
[; ;can2510.h: 491: unsigned char *data );
[; ;can2510.h: 493: void CAN2510LoadBufferXtd(  unsigned char bufferNum,
[; ;can2510.h: 494: unsigned long msgId,
[; ;can2510.h: 495: unsigned char numBytes,
[; ;can2510.h: 496: unsigned char *data );
[; ;can2510.h: 498: void CAN2510LoadRTRStd(  unsigned char bufferNum,
[; ;can2510.h: 499: unsigned int msgId,
[; ;can2510.h: 500: unsigned char numBytes );
[; ;can2510.h: 502: void CAN2510LoadRTRXtd(  unsigned char bufferNum,
[; ;can2510.h: 503: unsigned long msgId,
[; ;can2510.h: 504: unsigned char numBytes );
[; ;can2510.h: 506: void CAN2510SetBufferPriority(  unsigned char bufferNum,
[; ;can2510.h: 507: unsigned char bufferPriority );
[; ;can2510.h: 509: void CAN2510SendBuffer(  unsigned char bufferNumber );
[; ;can2510.h: 511: signed char CAN2510WriteBuffer(  unsigned char bufferNum );
[; ;can2510.h: 513: unsigned char CAN2510DataReady(  unsigned char bufferNum );
[; ;can2510.h: 515: unsigned char CAN2510DataRead(  unsigned char bufferNum,
[; ;can2510.h: 516: unsigned long *msgId,
[; ;can2510.h: 517: unsigned char *numBytes,
[; ;can2510.h: 518: unsigned char *data );
[; ;capture.h: 64: union capstatus
[; ;capture.h: 65: {
[; ;capture.h: 73: struct
[; ;capture.h: 74: {
[; ;capture.h: 77: unsigned Cap1OVF:1;
[; ;capture.h: 82: unsigned Cap2OVF:1;
[; ;capture.h: 115: };
[; ;capture.h: 117: unsigned :8;
[; ;capture.h: 119: };
[; ;capture.h: 121: extern union capstatus CapStatus;
[; ;capture.h: 123: union CapResult
[; ;capture.h: 124: {
[; ;capture.h: 125: unsigned int lc;
[; ;capture.h: 126: char bc[2];
[; ;capture.h: 127: };
[; ;capture.h: 474: void OpenCapture1 ( unsigned char config);
[; ;capture.h: 475: unsigned int ReadCapture1 (void);
[; ;capture.h: 476: void CloseCapture1 (void);
[; ;capture.h: 484: void OpenCapture2 ( unsigned char config);
[; ;capture.h: 485: unsigned int ReadCapture2 (void);
[; ;capture.h: 486: void CloseCapture2 (void);
[; ;compare.h: 385: void OpenCompare1(unsigned char config,unsigned int period);
[; ;compare.h: 386: void CloseCompare1(void);
[; ;compare.h: 392: void OpenCompare2(unsigned char config, unsigned int period);
[; ;compare.h: 393: void CloseCompare2(void);
[; ;EEP.h: 36: void Busy_eep ( void );
[; ;EEP.h: 37: unsigned char Read_b_eep( unsigned int badd );
[; ;EEP.h: 38: void Write_b_eep( unsigned int badd, unsigned char bdat );
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stddef.h: 6: typedef int ptrdiff_t;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 89: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 95: typedef unsigned short long UINT24;
[; ;GenericTypeDefs.h: 103: typedef union
[; ;GenericTypeDefs.h: 104: {
[; ;GenericTypeDefs.h: 105: UINT8 Val;
[; ;GenericTypeDefs.h: 106: struct
[; ;GenericTypeDefs.h: 107: {
[; ;GenericTypeDefs.h: 108: UINT8 b0:1;
[; ;GenericTypeDefs.h: 109: UINT8 b1:1;
[; ;GenericTypeDefs.h: 110: UINT8 b2:1;
[; ;GenericTypeDefs.h: 111: UINT8 b3:1;
[; ;GenericTypeDefs.h: 112: UINT8 b4:1;
[; ;GenericTypeDefs.h: 113: UINT8 b5:1;
[; ;GenericTypeDefs.h: 114: UINT8 b6:1;
[; ;GenericTypeDefs.h: 115: UINT8 b7:1;
[; ;GenericTypeDefs.h: 116: } bits;
[; ;GenericTypeDefs.h: 117: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 119: typedef union
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT16 Val;
[; ;GenericTypeDefs.h: 122: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 123: struct 
[; ;GenericTypeDefs.h: 124: {
[; ;GenericTypeDefs.h: 125: UINT8 LB;
[; ;GenericTypeDefs.h: 126: UINT8 HB;
[; ;GenericTypeDefs.h: 127: } byte;
[; ;GenericTypeDefs.h: 128: struct 
[; ;GenericTypeDefs.h: 129: {
[; ;GenericTypeDefs.h: 130: UINT8 b0:1;
[; ;GenericTypeDefs.h: 131: UINT8 b1:1;
[; ;GenericTypeDefs.h: 132: UINT8 b2:1;
[; ;GenericTypeDefs.h: 133: UINT8 b3:1;
[; ;GenericTypeDefs.h: 134: UINT8 b4:1;
[; ;GenericTypeDefs.h: 135: UINT8 b5:1;
[; ;GenericTypeDefs.h: 136: UINT8 b6:1;
[; ;GenericTypeDefs.h: 137: UINT8 b7:1;
[; ;GenericTypeDefs.h: 138: UINT8 b8:1;
[; ;GenericTypeDefs.h: 139: UINT8 b9:1;
[; ;GenericTypeDefs.h: 140: UINT8 b10:1;
[; ;GenericTypeDefs.h: 141: UINT8 b11:1;
[; ;GenericTypeDefs.h: 142: UINT8 b12:1;
[; ;GenericTypeDefs.h: 143: UINT8 b13:1;
[; ;GenericTypeDefs.h: 144: UINT8 b14:1;
[; ;GenericTypeDefs.h: 145: UINT8 b15:1;
[; ;GenericTypeDefs.h: 146: } bits;
[; ;GenericTypeDefs.h: 147: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 151: typedef union
[; ;GenericTypeDefs.h: 152: {
[; ;GenericTypeDefs.h: 153: UINT24 Val;
[; ;GenericTypeDefs.h: 154: UINT8 v[3] ;
[; ;GenericTypeDefs.h: 155: struct 
[; ;GenericTypeDefs.h: 156: {
[; ;GenericTypeDefs.h: 157: UINT8 LB;
[; ;GenericTypeDefs.h: 158: UINT8 HB;
[; ;GenericTypeDefs.h: 159: UINT8 UB;
[; ;GenericTypeDefs.h: 160: } byte;
[; ;GenericTypeDefs.h: 161: struct 
[; ;GenericTypeDefs.h: 162: {
[; ;GenericTypeDefs.h: 163: UINT8 b0:1;
[; ;GenericTypeDefs.h: 164: UINT8 b1:1;
[; ;GenericTypeDefs.h: 165: UINT8 b2:1;
[; ;GenericTypeDefs.h: 166: UINT8 b3:1;
[; ;GenericTypeDefs.h: 167: UINT8 b4:1;
[; ;GenericTypeDefs.h: 168: UINT8 b5:1;
[; ;GenericTypeDefs.h: 169: UINT8 b6:1;
[; ;GenericTypeDefs.h: 170: UINT8 b7:1;
[; ;GenericTypeDefs.h: 171: UINT8 b8:1;
[; ;GenericTypeDefs.h: 172: UINT8 b9:1;
[; ;GenericTypeDefs.h: 173: UINT8 b10:1;
[; ;GenericTypeDefs.h: 174: UINT8 b11:1;
[; ;GenericTypeDefs.h: 175: UINT8 b12:1;
[; ;GenericTypeDefs.h: 176: UINT8 b13:1;
[; ;GenericTypeDefs.h: 177: UINT8 b14:1;
[; ;GenericTypeDefs.h: 178: UINT8 b15:1;
[; ;GenericTypeDefs.h: 179: UINT8 b16:1;
[; ;GenericTypeDefs.h: 180: UINT8 b17:1;
[; ;GenericTypeDefs.h: 181: UINT8 b18:1;
[; ;GenericTypeDefs.h: 182: UINT8 b19:1;
[; ;GenericTypeDefs.h: 183: UINT8 b20:1;
[; ;GenericTypeDefs.h: 184: UINT8 b21:1;
[; ;GenericTypeDefs.h: 185: UINT8 b22:1;
[; ;GenericTypeDefs.h: 186: UINT8 b23:1;
[; ;GenericTypeDefs.h: 187: } bits;
[; ;GenericTypeDefs.h: 188: } UINT24_VAL, UINT24_BITS;
[; ;GenericTypeDefs.h: 191: typedef union
[; ;GenericTypeDefs.h: 192: {
[; ;GenericTypeDefs.h: 193: UINT32 Val;
[; ;GenericTypeDefs.h: 194: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 195: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 196: struct 
[; ;GenericTypeDefs.h: 197: {
[; ;GenericTypeDefs.h: 198: UINT16 LW;
[; ;GenericTypeDefs.h: 199: UINT16 HW;
[; ;GenericTypeDefs.h: 200: } word;
[; ;GenericTypeDefs.h: 201: struct 
[; ;GenericTypeDefs.h: 202: {
[; ;GenericTypeDefs.h: 203: UINT8 LB;
[; ;GenericTypeDefs.h: 204: UINT8 HB;
[; ;GenericTypeDefs.h: 205: UINT8 UB;
[; ;GenericTypeDefs.h: 206: UINT8 MB;
[; ;GenericTypeDefs.h: 207: } byte;
[; ;GenericTypeDefs.h: 208: struct 
[; ;GenericTypeDefs.h: 209: {
[; ;GenericTypeDefs.h: 210: UINT16_VAL low;
[; ;GenericTypeDefs.h: 211: UINT16_VAL high;
[; ;GenericTypeDefs.h: 212: }wordUnion;
[; ;GenericTypeDefs.h: 213: struct 
[; ;GenericTypeDefs.h: 214: {
[; ;GenericTypeDefs.h: 215: UINT8 b0:1;
[; ;GenericTypeDefs.h: 216: UINT8 b1:1;
[; ;GenericTypeDefs.h: 217: UINT8 b2:1;
[; ;GenericTypeDefs.h: 218: UINT8 b3:1;
[; ;GenericTypeDefs.h: 219: UINT8 b4:1;
[; ;GenericTypeDefs.h: 220: UINT8 b5:1;
[; ;GenericTypeDefs.h: 221: UINT8 b6:1;
[; ;GenericTypeDefs.h: 222: UINT8 b7:1;
[; ;GenericTypeDefs.h: 223: UINT8 b8:1;
[; ;GenericTypeDefs.h: 224: UINT8 b9:1;
[; ;GenericTypeDefs.h: 225: UINT8 b10:1;
[; ;GenericTypeDefs.h: 226: UINT8 b11:1;
[; ;GenericTypeDefs.h: 227: UINT8 b12:1;
[; ;GenericTypeDefs.h: 228: UINT8 b13:1;
[; ;GenericTypeDefs.h: 229: UINT8 b14:1;
[; ;GenericTypeDefs.h: 230: UINT8 b15:1;
[; ;GenericTypeDefs.h: 231: UINT8 b16:1;
[; ;GenericTypeDefs.h: 232: UINT8 b17:1;
[; ;GenericTypeDefs.h: 233: UINT8 b18:1;
[; ;GenericTypeDefs.h: 234: UINT8 b19:1;
[; ;GenericTypeDefs.h: 235: UINT8 b20:1;
[; ;GenericTypeDefs.h: 236: UINT8 b21:1;
[; ;GenericTypeDefs.h: 237: UINT8 b22:1;
[; ;GenericTypeDefs.h: 238: UINT8 b23:1;
[; ;GenericTypeDefs.h: 239: UINT8 b24:1;
[; ;GenericTypeDefs.h: 240: UINT8 b25:1;
[; ;GenericTypeDefs.h: 241: UINT8 b26:1;
[; ;GenericTypeDefs.h: 242: UINT8 b27:1;
[; ;GenericTypeDefs.h: 243: UINT8 b28:1;
[; ;GenericTypeDefs.h: 244: UINT8 b29:1;
[; ;GenericTypeDefs.h: 245: UINT8 b30:1;
[; ;GenericTypeDefs.h: 246: UINT8 b31:1;
[; ;GenericTypeDefs.h: 247: } bits;
[; ;GenericTypeDefs.h: 248: } UINT32_VAL;
[; ;GenericTypeDefs.h: 343: typedef void VOID;
[; ;GenericTypeDefs.h: 345: typedef char CHAR8;
[; ;GenericTypeDefs.h: 346: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 348: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 349: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 350: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 353: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 354: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 355: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 356: typedef signed long LONG;
[; ;GenericTypeDefs.h: 359: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 360: typedef union
[; ;GenericTypeDefs.h: 361: {
[; ;GenericTypeDefs.h: 362: BYTE Val;
[; ;GenericTypeDefs.h: 363: struct 
[; ;GenericTypeDefs.h: 364: {
[; ;GenericTypeDefs.h: 365: BYTE b0:1;
[; ;GenericTypeDefs.h: 366: BYTE b1:1;
[; ;GenericTypeDefs.h: 367: BYTE b2:1;
[; ;GenericTypeDefs.h: 368: BYTE b3:1;
[; ;GenericTypeDefs.h: 369: BYTE b4:1;
[; ;GenericTypeDefs.h: 370: BYTE b5:1;
[; ;GenericTypeDefs.h: 371: BYTE b6:1;
[; ;GenericTypeDefs.h: 372: BYTE b7:1;
[; ;GenericTypeDefs.h: 373: } bits;
[; ;GenericTypeDefs.h: 374: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 376: typedef union
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: WORD Val;
[; ;GenericTypeDefs.h: 379: BYTE v[2] ;
[; ;GenericTypeDefs.h: 380: struct 
[; ;GenericTypeDefs.h: 381: {
[; ;GenericTypeDefs.h: 382: BYTE LB;
[; ;GenericTypeDefs.h: 383: BYTE HB;
[; ;GenericTypeDefs.h: 384: } byte;
[; ;GenericTypeDefs.h: 385: struct 
[; ;GenericTypeDefs.h: 386: {
[; ;GenericTypeDefs.h: 387: BYTE b0:1;
[; ;GenericTypeDefs.h: 388: BYTE b1:1;
[; ;GenericTypeDefs.h: 389: BYTE b2:1;
[; ;GenericTypeDefs.h: 390: BYTE b3:1;
[; ;GenericTypeDefs.h: 391: BYTE b4:1;
[; ;GenericTypeDefs.h: 392: BYTE b5:1;
[; ;GenericTypeDefs.h: 393: BYTE b6:1;
[; ;GenericTypeDefs.h: 394: BYTE b7:1;
[; ;GenericTypeDefs.h: 395: BYTE b8:1;
[; ;GenericTypeDefs.h: 396: BYTE b9:1;
[; ;GenericTypeDefs.h: 397: BYTE b10:1;
[; ;GenericTypeDefs.h: 398: BYTE b11:1;
[; ;GenericTypeDefs.h: 399: BYTE b12:1;
[; ;GenericTypeDefs.h: 400: BYTE b13:1;
[; ;GenericTypeDefs.h: 401: BYTE b14:1;
[; ;GenericTypeDefs.h: 402: BYTE b15:1;
[; ;GenericTypeDefs.h: 403: } bits;
[; ;GenericTypeDefs.h: 404: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 406: typedef union
[; ;GenericTypeDefs.h: 407: {
[; ;GenericTypeDefs.h: 408: DWORD Val;
[; ;GenericTypeDefs.h: 409: WORD w[2] ;
[; ;GenericTypeDefs.h: 410: BYTE v[4] ;
[; ;GenericTypeDefs.h: 411: struct 
[; ;GenericTypeDefs.h: 412: {
[; ;GenericTypeDefs.h: 413: WORD LW;
[; ;GenericTypeDefs.h: 414: WORD HW;
[; ;GenericTypeDefs.h: 415: } word;
[; ;GenericTypeDefs.h: 416: struct 
[; ;GenericTypeDefs.h: 417: {
[; ;GenericTypeDefs.h: 418: BYTE LB;
[; ;GenericTypeDefs.h: 419: BYTE HB;
[; ;GenericTypeDefs.h: 420: BYTE UB;
[; ;GenericTypeDefs.h: 421: BYTE MB;
[; ;GenericTypeDefs.h: 422: } byte;
[; ;GenericTypeDefs.h: 423: struct 
[; ;GenericTypeDefs.h: 424: {
[; ;GenericTypeDefs.h: 425: WORD_VAL low;
[; ;GenericTypeDefs.h: 426: WORD_VAL high;
[; ;GenericTypeDefs.h: 427: }wordUnion;
[; ;GenericTypeDefs.h: 428: struct 
[; ;GenericTypeDefs.h: 429: {
[; ;GenericTypeDefs.h: 430: BYTE b0:1;
[; ;GenericTypeDefs.h: 431: BYTE b1:1;
[; ;GenericTypeDefs.h: 432: BYTE b2:1;
[; ;GenericTypeDefs.h: 433: BYTE b3:1;
[; ;GenericTypeDefs.h: 434: BYTE b4:1;
[; ;GenericTypeDefs.h: 435: BYTE b5:1;
[; ;GenericTypeDefs.h: 436: BYTE b6:1;
[; ;GenericTypeDefs.h: 437: BYTE b7:1;
[; ;GenericTypeDefs.h: 438: BYTE b8:1;
[; ;GenericTypeDefs.h: 439: BYTE b9:1;
[; ;GenericTypeDefs.h: 440: BYTE b10:1;
[; ;GenericTypeDefs.h: 441: BYTE b11:1;
[; ;GenericTypeDefs.h: 442: BYTE b12:1;
[; ;GenericTypeDefs.h: 443: BYTE b13:1;
[; ;GenericTypeDefs.h: 444: BYTE b14:1;
[; ;GenericTypeDefs.h: 445: BYTE b15:1;
[; ;GenericTypeDefs.h: 446: BYTE b16:1;
[; ;GenericTypeDefs.h: 447: BYTE b17:1;
[; ;GenericTypeDefs.h: 448: BYTE b18:1;
[; ;GenericTypeDefs.h: 449: BYTE b19:1;
[; ;GenericTypeDefs.h: 450: BYTE b20:1;
[; ;GenericTypeDefs.h: 451: BYTE b21:1;
[; ;GenericTypeDefs.h: 452: BYTE b22:1;
[; ;GenericTypeDefs.h: 453: BYTE b23:1;
[; ;GenericTypeDefs.h: 454: BYTE b24:1;
[; ;GenericTypeDefs.h: 455: BYTE b25:1;
[; ;GenericTypeDefs.h: 456: BYTE b26:1;
[; ;GenericTypeDefs.h: 457: BYTE b27:1;
[; ;GenericTypeDefs.h: 458: BYTE b28:1;
[; ;GenericTypeDefs.h: 459: BYTE b29:1;
[; ;GenericTypeDefs.h: 460: BYTE b30:1;
[; ;GenericTypeDefs.h: 461: BYTE b31:1;
[; ;GenericTypeDefs.h: 462: } bits;
[; ;GenericTypeDefs.h: 463: } DWORD_VAL;
[; ;GenericTypeDefs.h: 466: typedef union
[; ;GenericTypeDefs.h: 467: {
[; ;GenericTypeDefs.h: 468: QWORD Val;
[; ;GenericTypeDefs.h: 469: DWORD d[2] ;
[; ;GenericTypeDefs.h: 470: WORD w[4] ;
[; ;GenericTypeDefs.h: 471: BYTE v[8] ;
[; ;GenericTypeDefs.h: 472: struct 
[; ;GenericTypeDefs.h: 473: {
[; ;GenericTypeDefs.h: 474: DWORD LD;
[; ;GenericTypeDefs.h: 475: DWORD HD;
[; ;GenericTypeDefs.h: 476: } dword;
[; ;GenericTypeDefs.h: 477: struct 
[; ;GenericTypeDefs.h: 478: {
[; ;GenericTypeDefs.h: 479: WORD LW;
[; ;GenericTypeDefs.h: 480: WORD HW;
[; ;GenericTypeDefs.h: 481: WORD UW;
[; ;GenericTypeDefs.h: 482: WORD MW;
[; ;GenericTypeDefs.h: 483: } word;
[; ;GenericTypeDefs.h: 484: struct 
[; ;GenericTypeDefs.h: 485: {
[; ;GenericTypeDefs.h: 486: BYTE b0:1;
[; ;GenericTypeDefs.h: 487: BYTE b1:1;
[; ;GenericTypeDefs.h: 488: BYTE b2:1;
[; ;GenericTypeDefs.h: 489: BYTE b3:1;
[; ;GenericTypeDefs.h: 490: BYTE b4:1;
[; ;GenericTypeDefs.h: 491: BYTE b5:1;
[; ;GenericTypeDefs.h: 492: BYTE b6:1;
[; ;GenericTypeDefs.h: 493: BYTE b7:1;
[; ;GenericTypeDefs.h: 494: BYTE b8:1;
[; ;GenericTypeDefs.h: 495: BYTE b9:1;
[; ;GenericTypeDefs.h: 496: BYTE b10:1;
[; ;GenericTypeDefs.h: 497: BYTE b11:1;
[; ;GenericTypeDefs.h: 498: BYTE b12:1;
[; ;GenericTypeDefs.h: 499: BYTE b13:1;
[; ;GenericTypeDefs.h: 500: BYTE b14:1;
[; ;GenericTypeDefs.h: 501: BYTE b15:1;
[; ;GenericTypeDefs.h: 502: BYTE b16:1;
[; ;GenericTypeDefs.h: 503: BYTE b17:1;
[; ;GenericTypeDefs.h: 504: BYTE b18:1;
[; ;GenericTypeDefs.h: 505: BYTE b19:1;
[; ;GenericTypeDefs.h: 506: BYTE b20:1;
[; ;GenericTypeDefs.h: 507: BYTE b21:1;
[; ;GenericTypeDefs.h: 508: BYTE b22:1;
[; ;GenericTypeDefs.h: 509: BYTE b23:1;
[; ;GenericTypeDefs.h: 510: BYTE b24:1;
[; ;GenericTypeDefs.h: 511: BYTE b25:1;
[; ;GenericTypeDefs.h: 512: BYTE b26:1;
[; ;GenericTypeDefs.h: 513: BYTE b27:1;
[; ;GenericTypeDefs.h: 514: BYTE b28:1;
[; ;GenericTypeDefs.h: 515: BYTE b29:1;
[; ;GenericTypeDefs.h: 516: BYTE b30:1;
[; ;GenericTypeDefs.h: 517: BYTE b31:1;
[; ;GenericTypeDefs.h: 518: BYTE b32:1;
[; ;GenericTypeDefs.h: 519: BYTE b33:1;
[; ;GenericTypeDefs.h: 520: BYTE b34:1;
[; ;GenericTypeDefs.h: 521: BYTE b35:1;
[; ;GenericTypeDefs.h: 522: BYTE b36:1;
[; ;GenericTypeDefs.h: 523: BYTE b37:1;
[; ;GenericTypeDefs.h: 524: BYTE b38:1;
[; ;GenericTypeDefs.h: 525: BYTE b39:1;
[; ;GenericTypeDefs.h: 526: BYTE b40:1;
[; ;GenericTypeDefs.h: 527: BYTE b41:1;
[; ;GenericTypeDefs.h: 528: BYTE b42:1;
[; ;GenericTypeDefs.h: 529: BYTE b43:1;
[; ;GenericTypeDefs.h: 530: BYTE b44:1;
[; ;GenericTypeDefs.h: 531: BYTE b45:1;
[; ;GenericTypeDefs.h: 532: BYTE b46:1;
[; ;GenericTypeDefs.h: 533: BYTE b47:1;
[; ;GenericTypeDefs.h: 534: BYTE b48:1;
[; ;GenericTypeDefs.h: 535: BYTE b49:1;
[; ;GenericTypeDefs.h: 536: BYTE b50:1;
[; ;GenericTypeDefs.h: 537: BYTE b51:1;
[; ;GenericTypeDefs.h: 538: BYTE b52:1;
[; ;GenericTypeDefs.h: 539: BYTE b53:1;
[; ;GenericTypeDefs.h: 540: BYTE b54:1;
[; ;GenericTypeDefs.h: 541: BYTE b55:1;
[; ;GenericTypeDefs.h: 542: BYTE b56:1;
[; ;GenericTypeDefs.h: 543: BYTE b57:1;
[; ;GenericTypeDefs.h: 544: BYTE b58:1;
[; ;GenericTypeDefs.h: 545: BYTE b59:1;
[; ;GenericTypeDefs.h: 546: BYTE b60:1;
[; ;GenericTypeDefs.h: 547: BYTE b61:1;
[; ;GenericTypeDefs.h: 548: BYTE b62:1;
[; ;GenericTypeDefs.h: 549: BYTE b63:1;
[; ;GenericTypeDefs.h: 550: } bits;
[; ;GenericTypeDefs.h: 551: } QWORD_VAL;
[; ;flash.h: 113: extern void ReadFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 120: extern void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;flash.h: 122: extern void WriteBlockFlash(unsigned long startaddr, unsigned char num_blocks, unsigned char *flash_array);
[; ;flash.h: 124: extern void WriteBytesFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;i2c.h: 775: void IdleI2C( void );
[; ;i2c.h: 777: void OpenI2C( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 779: signed char WriteI2C( unsigned char data_out );
[; ;i2c.h: 781: signed char putsI2C( unsigned char *wrptr );
[; ;i2c.h: 783: unsigned char ReadI2C( void );
[; ;i2c.h: 785: void CloseI2C( void );
[; ;i2c.h: 899: signed char WriteI2C( unsigned char data_out );
[; ;i2c.h: 901: signed char getsI2C( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 908: signed char EEAckPolling( unsigned char control );
[; ;i2c.h: 910: signed char EEByteWrite( unsigned char control,
[; ;i2c.h: 911: unsigned char address,
[; ;i2c.h: 912: unsigned char data );
[; ;i2c.h: 914: signed int EECurrentAddRead( unsigned char control );
[; ;i2c.h: 916: signed char EEPageWrite( unsigned char control,
[; ;i2c.h: 917: unsigned char address,
[; ;i2c.h: 918: unsigned char *wrptr );
[; ;i2c.h: 920: signed int EERandomRead( unsigned char control, unsigned char address );
[; ;i2c.h: 922: signed char EESequentialRead( unsigned char control,
[; ;i2c.h: 923: unsigned char address,
[; ;i2c.h: 924: unsigned char *rdptr,
[; ;i2c.h: 925: unsigned char length );
[; ;mwire.h: 325: void OpenMwire( unsigned char sync_mode );
[; ;mwire.h: 327: unsigned char ReadMwire( unsigned char high_byte,
[; ;mwire.h: 328: unsigned char low_byte );
[; ;mwire.h: 341: signed char WriteMwire( unsigned char data_out );
[; ;mwire.h: 354: void getsMwire( unsigned char *rdptr, unsigned char length );
[; ;portb.h: 126: void OpenPORTB( unsigned char config);
[; ;portb.h: 176: void OpenRB0INT( unsigned char config);
[; ;portb.h: 194: void OpenRB1INT( unsigned char config);
[; ;portb.h: 211: void OpenRB2INT( unsigned char config);
[; ;pwm.h: 85: union PWMDC
[; ;pwm.h: 86: {
[; ;pwm.h: 87: unsigned int lpwm;
[; ;pwm.h: 88: char bpwm[2];
[; ;pwm.h: 89: };
[; ;pwm.h: 467: void OpenPWM1 ( char period);
[; ;pwm.h: 468: void SetDCPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 474: void SetOutputPWM1 ( unsigned char output_config,
[; ;pwm.h: 475: unsigned char pwm_mode);
[; ;pwm.h: 477: void ClosePWM1 (void);
[; ;pwm.h: 485: void OpenPWM2 ( char period);
[; ;pwm.h: 486: void SetDCPWM2( unsigned int duty_cycle);
[; ;pwm.h: 492: void ClosePWM2 (void);
[; ;reset.h: 16: char isMCLR(void);
[; ;reset.h: 17: void StatusReset(void);
[; ;reset.h: 18: char isPOR(void);
[; ;reset.h: 19: char isWU(void);
[; ;reset.h: 22: char isBOR(void);
[; ;reset.h: 26: char isWDTTO(void);
[; ;reset.h: 27: char isWDTWU(void);
[; ;reset.h: 31: char isLVD(void);
[; ;rtcc.h: 687: void Open_RTCC(void);
[; ;rtcc.h: 688: void Close_RTCC(void);
[; ;rtcc.h: 689: unsigned char update_RTCC(void);
[; ;sw_i2c.h: 97: void SWStopI2C ( void );
[; ;sw_i2c.h: 98: void SWStartI2C ( void );
[; ;sw_i2c.h: 99: void SWRestartI2C ( void );
[; ;sw_i2c.h: 100: void SWStopI2C ( void );
[; ;sw_i2c.h: 102: signed char SWAckI2C( void );
[; ;sw_i2c.h: 103: signed char Clock_test( void );
[; ;sw_i2c.h: 104: signed int SWReadI2C( void );
[; ;sw_i2c.h: 105: signed char SWWriteI2C(  unsigned char data_out );
[; ;sw_i2c.h: 106: signed char SWGetsI2C(  unsigned char *rdptr,  unsigned char length );
[; ;sw_i2c.h: 107: signed char SWPutsI2C(  unsigned char *wrptr );
[; ;sw_spi.h: 84: void OpenSWSPI(void);
[; ;sw_spi.h: 87: char WriteSWSPI( char output);
[; ;sw_spi.h: 90: void SetCSSWSPI(void);
[; ;sw_spi.h: 93: void ClearCSSWSPI(void);
[; ;sw_uart.h: 47: void OpenUART(void);
[; ;sw_uart.h: 49: unsigned char ReadUART(void);
[; ;sw_uart.h: 51: void WriteUART( unsigned char);
[; ;sw_uart.h: 53: void getsUART( char *, unsigned char);
[; ;sw_uart.h: 55: void putsUART( char *);
[; ;sw_uart.h: 79: extern void DelayRXBitUART (void);
[; ;sw_uart.h: 80: extern void DelayRXHalfBitUART(void);
[; ;sw_uart.h: 81: extern void DelayTXBitUART (void);
[; ;timers.h: 36: union Timers
[; ;timers.h: 37: {
[; ;timers.h: 38: unsigned int lt;
[; ;timers.h: 39: char bt[2];
[; ;timers.h: 40: };
[; ;timers.h: 118: void OpenTimer0 ( unsigned char config);
[; ;timers.h: 119: void CloseTimer0 (void);
[; ;timers.h: 120: unsigned int ReadTimer0 (void);
[; ;timers.h: 121: void WriteTimer0 ( unsigned int timer0);
[; ;timers.h: 236: void OpenTimer1 ( unsigned char config);
[; ;timers.h: 237: void CloseTimer1 (void);
[; ;timers.h: 238: unsigned int ReadTimer1 (void);
[; ;timers.h: 239: void WriteTimer1 ( unsigned int timer1);
[; ;timers.h: 325: void OpenTimer2 ( unsigned char config);
[; ;timers.h: 326: void CloseTimer2 (void);
[; ;timers.h: 391: void OpenTimer3 ( unsigned char config);
[; ;timers.h: 392: void CloseTimer3 (void);
[; ;timers.h: 393: unsigned int ReadTimer3 (void);
[; ;timers.h: 394: void WriteTimer3 ( unsigned int timer3);
[; ;timers.h: 1179: void SetTmrCCPSrc( unsigned char );
[; ;usart.h: 568: union USART
[; ;usart.h: 569: {
[; ;usart.h: 570: unsigned char val;
[; ;usart.h: 571: struct
[; ;usart.h: 572: {
[; ;usart.h: 573: unsigned RX_NINE:1;
[; ;usart.h: 574: unsigned TX_NINE:1;
[; ;usart.h: 575: unsigned FRAME_ERROR:1;
[; ;usart.h: 576: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 577: unsigned fill:4;
[; ;usart.h: 578: };
[; ;usart.h: 579: };
[; ;usart.h: 580: extern union USART USART_Status;
[; ;usart.h: 581: void OpenUSART ( unsigned char config, unsigned spbrg);
[; ;usart.h: 596: char ReadUSART (void);
[; ;usart.h: 597: void WriteUSART ( char data);
[; ;usart.h: 598: void getsUSART ( char *buffer, unsigned char len);
[; ;usart.h: 599: void putsUSART ( char *data);
[; ;usart.h: 600: void putrsUSART ( const  char *data);
[; ;usart.h: 654: void baudUSART ( unsigned char baudconfig);
[; ;xlcd.h: 87: void OpenXLCD( unsigned char);
[; ;xlcd.h: 92: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 97: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 102: unsigned char BusyXLCD(void);
[; ;xlcd.h: 107: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 112: char ReadDataXLCD(void);
[; ;xlcd.h: 117: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 122: void WriteDataXLCD( char);
[; ;xlcd.h: 132: void putsXLCD( char *);
[; ;xlcd.h: 137: void putrsXLCD(const char *);
[; ;xlcd.h: 140: extern void DelayFor18TCY(void);
[; ;xlcd.h: 141: extern void DelayPORXLCD(void);
[; ;xlcd.h: 142: extern void DelayXLCD(void);
[; ;delays.h: 13: void Delay1TCYx(unsigned char);
[; ;delays.h: 19: void Delay10TCYx(unsigned char);
[; ;delays.h: 25: void Delay100TCYx(unsigned char);
[; ;delays.h: 31: void Delay1KTCYx(unsigned char);
[; ;delays.h: 37: void Delay10KTCYx(unsigned char);
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 126: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 127: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 128: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 157: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 159: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 161: extern __nonreentrant void _delay3(unsigned char);
[; ;State_Mchn.h: 27: extern void Update_StateMchn(void);
[; ;api.h: 11: extern void APIxInitialize(void);
[; ;api.h: 12: extern unsigned int GETxAPIxRW(unsigned char index);
[; ;api.h: 13: extern void SETxAPIxVAL(unsigned char index, unsigned int value);
[; ;api.h: 14: extern void INCRxAPIxVAL(unsigned char index);
[; ;api.h: 15: extern void DECRxAPIxVAL(unsigned char index);
[; ;api.h: 16: extern unsigned int GETxAPIxVAL(unsigned char index);
[; ;api.h: 17: extern unsigned int API[];
"52 ../State_Mchn.c
[v _Switch_Junction `uc ~T0 @X0 1 e ]
[i _Switch_Junction
-> -> 0 `i `uc
]
"53
[v _Switch_Train_Move `uc ~T0 @X0 1 e ]
[i _Switch_Train_Move
-> -> 0 `i `uc
]
"54
[v _Switch_Main `uc ~T0 @X0 1 e ]
[i _Switch_Main
-> -> 0 `i `uc
]
"55
[v _Switch_Main_Old `uc ~T0 @X0 1 e ]
[i _Switch_Main_Old
-> -> 0 `i `uc
]
"56
[v _Switch_Program `uc ~T0 @X0 1 e ]
[i _Switch_Program
-> -> 0 `i `uc
]
"57
[v _Switch_Program_Old `uc ~T0 @X0 1 e ]
[i _Switch_Program_Old
-> -> 0 `i `uc
]
"58
[v _Switch_Train_Path `uc ~T0 @X0 1 e ]
[i _Switch_Train_Path
-> -> 0 `i `uc
]
"59
[v _Switch_Adjust_LB `uc ~T0 @X0 1 e ]
[i _Switch_Adjust_LB
-> -> 0 `i `uc
]
"60
[v _Switch_Adjust_LF `uc ~T0 @X0 1 e ]
[i _Switch_Adjust_LF
-> -> 0 `i `uc
]
"61
[v _Switch_Adjust_RB `uc ~T0 @X0 1 e ]
[i _Switch_Adjust_RB
-> -> 0 `i `uc
]
"62
[v _Switch_Adjust_RF `uc ~T0 @X0 1 e ]
[i _Switch_Adjust_RF
-> -> 0 `i `uc
]
"63
[v _Switch_Init `uc ~T0 @X0 1 e ]
[i _Switch_Init
-> -> 0 `i `uc
]
"64
[v _Switch_Activate_Controls `uc ~T0 @X0 1 e ]
[i _Switch_Activate_Controls
-> -> 0 `i `uc
]
"65
[v _Stop_Program `uc ~T0 @X0 1 e ]
[i _Stop_Program
-> -> 0 `i `uc
]
"66
[v _Reed_Contact_LF_Counter `uc ~T0 @X0 1 e ]
[i _Reed_Contact_LF_Counter
-> -> 0 `i `uc
]
"67
[v _Reed_Contact_LB_Counter `uc ~T0 @X0 1 e ]
[i _Reed_Contact_LB_Counter
-> -> 0 `i `uc
]
"68
[v _Reed_Contact_RF_Counter `uc ~T0 @X0 1 e ]
[i _Reed_Contact_RF_Counter
-> -> 0 `i `uc
]
"69
[v _Reed_Contact_RB_Counter `uc ~T0 @X0 1 e ]
[i _Reed_Contact_RB_Counter
-> -> 0 `i `uc
]
"70
[v _Reed_Contact_LMU_Counter `uc ~T0 @X0 1 e ]
[i _Reed_Contact_LMU_Counter
-> -> 0 `i `uc
]
"71
[v _Reed_Contact_LMD_Counter `uc ~T0 @X0 1 e ]
[i _Reed_Contact_LMD_Counter
-> -> 0 `i `uc
]
"72
[v _Reed_Contact_RMU_Counter `uc ~T0 @X0 1 e ]
[i _Reed_Contact_RMU_Counter
-> -> 0 `i `uc
]
"73
[v _Reed_Contact_RMD_Counter `uc ~T0 @X0 1 e ]
[i _Reed_Contact_RMD_Counter
-> -> 0 `i `uc
]
"74
[v _Button_Contact_Counter_Start `uc ~T0 @X0 1 e ]
[i _Button_Contact_Counter_Start
-> -> 0 `i `uc
]
"75
[v _Button_Contact_Counter_Stop `uc ~T0 @X0 1 e ]
[i _Button_Contact_Counter_Stop
-> -> 0 `i `uc
]
"76
[v _Button_Contact_Counter_Middle `uc ~T0 @X0 1 e ]
[i _Button_Contact_Counter_Middle
-> -> 0 `i `uc
]
"77
[v _Button_Contact_Counter_LB `uc ~T0 @X0 1 e ]
[i _Button_Contact_Counter_LB
-> -> 0 `i `uc
]
"78
[v _Button_Contact_Counter_LF `uc ~T0 @X0 1 e ]
[i _Button_Contact_Counter_LF
-> -> 0 `i `uc
]
"79
[v _Button_Contact_Counter_RB `uc ~T0 @X0 1 e ]
[i _Button_Contact_Counter_RB
-> -> 0 `i `uc
]
"80
[v _Button_Contact_Counter_RF `uc ~T0 @X0 1 e ]
[i _Button_Contact_Counter_RF
-> -> 0 `i `uc
]
[; ;State_Mchn.c: 52: unsigned char Switch_Junction = 0,
[; ;State_Mchn.c: 53: Switch_Train_Move = 0,
[; ;State_Mchn.c: 54: Switch_Main = 0,
[; ;State_Mchn.c: 55: Switch_Main_Old = 0,
[; ;State_Mchn.c: 56: Switch_Program = 0,
[; ;State_Mchn.c: 57: Switch_Program_Old = 0,
[; ;State_Mchn.c: 58: Switch_Train_Path = 0,
[; ;State_Mchn.c: 59: Switch_Adjust_LB = 0,
[; ;State_Mchn.c: 60: Switch_Adjust_LF = 0,
[; ;State_Mchn.c: 61: Switch_Adjust_RB = 0,
[; ;State_Mchn.c: 62: Switch_Adjust_RF = 0,
[; ;State_Mchn.c: 63: Switch_Init = 0,
[; ;State_Mchn.c: 64: Switch_Activate_Controls = 0,
[; ;State_Mchn.c: 65: Stop_Program = 0,
[; ;State_Mchn.c: 66: Reed_Contact_LF_Counter = 0,
[; ;State_Mchn.c: 67: Reed_Contact_LB_Counter = 0,
[; ;State_Mchn.c: 68: Reed_Contact_RF_Counter = 0,
[; ;State_Mchn.c: 69: Reed_Contact_RB_Counter = 0,
[; ;State_Mchn.c: 70: Reed_Contact_LMU_Counter = 0,
[; ;State_Mchn.c: 71: Reed_Contact_LMD_Counter = 0,
[; ;State_Mchn.c: 72: Reed_Contact_RMU_Counter = 0,
[; ;State_Mchn.c: 73: Reed_Contact_RMD_Counter = 0,
[; ;State_Mchn.c: 74: Button_Contact_Counter_Start = 0,
[; ;State_Mchn.c: 75: Button_Contact_Counter_Stop = 0,
[; ;State_Mchn.c: 76: Button_Contact_Counter_Middle = 0,
[; ;State_Mchn.c: 77: Button_Contact_Counter_LB = 0,
[; ;State_Mchn.c: 78: Button_Contact_Counter_LF = 0,
[; ;State_Mchn.c: 79: Button_Contact_Counter_RB = 0,
[; ;State_Mchn.c: 80: Button_Contact_Counter_RF = 0;
"83
[v _Train_Move_Pwm_Count `ui ~T0 @X0 1 e ]
[i _Train_Move_Pwm_Count
-> -> 511 `i `ui
]
"84
[v _Train_Move_Pwm_Fast_Count `ui ~T0 @X0 1 e ]
[i _Train_Move_Pwm_Fast_Count
-> -> 0 `i `ui
]
"85
[v _Adjust_Counter `ui ~T0 @X0 1 e ]
[i _Adjust_Counter
-> -> 0 `i `ui
]
"86
[v _Green_Led_Counter `ui ~T0 @X0 1 e ]
[i _Green_Led_Counter
-> -> 0 `i `ui
]
"87
[v _Red_Led_Counter `ui ~T0 @X0 1 e ]
[i _Red_Led_Counter
-> -> 0 `i `ui
]
"88
[v _Activate_Controls_Counter `ui ~T0 @X0 1 e ]
[i _Activate_Controls_Counter
-> -> 0 `i `ui
]
[; ;State_Mchn.c: 83: unsigned int Train_Move_Pwm_Count = 511,
[; ;State_Mchn.c: 84: Train_Move_Pwm_Fast_Count = 0,
[; ;State_Mchn.c: 85: Adjust_Counter = 0,
[; ;State_Mchn.c: 86: Green_Led_Counter = 0,
[; ;State_Mchn.c: 87: Red_Led_Counter = 0,
[; ;State_Mchn.c: 88: Activate_Controls_Counter = 0;
[; ;State_Mchn.c: 91: static char Junction(unsigned char Left_Right, unsigned char Straight_Bend);
[; ;State_Mchn.c: 92: static char Train_Move_Right_Start(void);
[; ;State_Mchn.c: 93: static char Right_Mountain_From_The_Right(unsigned char rc);
[; ;State_Mchn.c: 94: static char Left_Mountain_From_The_Right(unsigned char rc);
[; ;State_Mchn.c: 95: static char Left_Mountain_From_The_Left(unsigned char rc);
[; ;State_Mchn.c: 96: static char Right_Mountain_From_The_Left(unsigned char rc);
[; ;State_Mchn.c: 97: static char Train_Move_Right_Brake(void);
[; ;State_Mchn.c: 98: static char Train_Move_Left_Start(void);
[; ;State_Mchn.c: 99: static char Train_Move_Left_Brake(void);
[; ;State_Mchn.c: 100: static char Train_Path(unsigned char From, unsigned char To);
[; ;State_Mchn.c: 101: static void Debounce_Inputs(void);
[; ;State_Mchn.c: 102: static void Eeprom_Store(void);
[; ;State_Mchn.c: 103: static void Green_Led(unsigned char Operation);
[; ;State_Mchn.c: 104: static void Red_Led(unsigned char Operation);
"120
[v _Update_StateMchn `(v ~T0 @X0 1 ef ]
"121
{
[; ;State_Mchn.c: 120: void Update_StateMchn(void)
[; ;State_Mchn.c: 121: {
[e :U _Update_StateMchn ]
[f ]
[; ;State_Mchn.c: 122: Debounce_Inputs();
"122
[e ( _Debounce_Inputs ..  ]
[; ;State_Mchn.c: 124: switch (Switch_Main)
"124
[e $U 565  ]
[; ;State_Mchn.c: 125: {
"125
{
[; ;State_Mchn.c: 126: case 0 : switch(Switch_Init)
"126
[e :U 566 ]
[e $U 568  ]
[; ;State_Mchn.c: 127: {
"127
{
[; ;State_Mchn.c: 128: case 0 : Green_Led(0);
"128
[e :U 569 ]
[e ( _Green_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 129: Red_Led(0);
"129
[e ( _Red_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 130: Switch_Init = 1;
"130
[e = _Switch_Init -> -> 1 `i `uc ]
[; ;State_Mchn.c: 131: break;
"131
[e $U 567  ]
[; ;State_Mchn.c: 133: case 1 : if(GETxAPIxVAL(19))
"133
[e :U 570 ]
[e $ ! != ( _GETxAPIxVAL (1 -> -> 19 `i `uc -> -> 0 `i `ui 571  ]
[; ;State_Mchn.c: 134: {
"134
{
[; ;State_Mchn.c: 135: SETxAPIxVAL(23, 0);
"135
[e ( _SETxAPIxVAL (2 , -> -> 23 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 136: Switch_Init = 2;
"136
[e = _Switch_Init -> -> 2 `i `uc ]
[; ;State_Mchn.c: 137: break;
"137
[e $U 567  ]
"138
}
[e :U 571 ]
[; ;State_Mchn.c: 138: }
[; ;State_Mchn.c: 139: if(GETxAPIxVAL(20))
"139
[e $ ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui 572  ]
[; ;State_Mchn.c: 140: {
"140
{
[; ;State_Mchn.c: 141: SETxAPIxVAL(23, 1);
"141
[e ( _SETxAPIxVAL (2 , -> -> 23 `i `uc -> -> 1 `i `ui ]
[; ;State_Mchn.c: 142: Switch_Init = 2;
"142
[e = _Switch_Init -> -> 2 `i `uc ]
[; ;State_Mchn.c: 143: break;
"143
[e $U 567  ]
"144
}
[e :U 572 ]
[; ;State_Mchn.c: 144: }
[; ;State_Mchn.c: 145: if(GETxAPIxVAL(21))
"145
[e $ ! != ( _GETxAPIxVAL (1 -> -> 21 `i `uc -> -> 0 `i `ui 573  ]
[; ;State_Mchn.c: 146: {
"146
{
[; ;State_Mchn.c: 147: SETxAPIxVAL(23, 2);
"147
[e ( _SETxAPIxVAL (2 , -> -> 23 `i `uc -> -> 2 `i `ui ]
[; ;State_Mchn.c: 148: Switch_Init = 2;
"148
[e = _Switch_Init -> -> 2 `i `uc ]
[; ;State_Mchn.c: 149: break;
"149
[e $U 567  ]
"150
}
[e :U 573 ]
[; ;State_Mchn.c: 150: }
[; ;State_Mchn.c: 151: if(GETxAPIxVAL(22))
"151
[e $ ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui 574  ]
[; ;State_Mchn.c: 152: {
"152
{
[; ;State_Mchn.c: 153: SETxAPIxVAL(23, 3);
"153
[e ( _SETxAPIxVAL (2 , -> -> 23 `i `uc -> -> 3 `i `ui ]
[; ;State_Mchn.c: 154: Switch_Init = 2;
"154
[e = _Switch_Init -> -> 2 `i `uc ]
[; ;State_Mchn.c: 155: break;
"155
[e $U 567  ]
"156
}
[e :U 574 ]
[; ;State_Mchn.c: 156: }
[; ;State_Mchn.c: 157: if(GETxAPIxVAL(18))
"157
[e $ ! != ( _GETxAPIxVAL (1 -> -> 18 `i `uc -> -> 0 `i `ui 575  ]
[; ;State_Mchn.c: 158: {
"158
{
[; ;State_Mchn.c: 159: SETxAPIxVAL(23, 4);
"159
[e ( _SETxAPIxVAL (2 , -> -> 23 `i `uc -> -> 4 `i `ui ]
[; ;State_Mchn.c: 160: Switch_Init = 2;
"160
[e = _Switch_Init -> -> 2 `i `uc ]
[; ;State_Mchn.c: 161: break;
"161
[e $U 567  ]
"162
}
[e :U 575 ]
[; ;State_Mchn.c: 162: }
[; ;State_Mchn.c: 163: Switch_Init = 1;
"163
[e = _Switch_Init -> -> 1 `i `uc ]
[; ;State_Mchn.c: 164: Green_Led(2);
"164
[e ( _Green_Led (1 -> -> 2 `i `uc ]
[; ;State_Mchn.c: 165: break;
"165
[e $U 567  ]
[; ;State_Mchn.c: 167: case 2 : if(!GETxAPIxVAL(19) && !GETxAPIxVAL(20) && !GETxAPIxVAL(21) && !GETxAPIxVAL(22) && !GETxAPIxVAL(18) && !GETxAPIxVAL(16))
"167
[e :U 576 ]
[e $ ! && && && && && ! != ( _GETxAPIxVAL (1 -> -> 19 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 21 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 18 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 16 `i `uc -> -> 0 `i `ui 577  ]
[; ;State_Mchn.c: 168: {
"168
{
[; ;State_Mchn.c: 169: Switch_Init = 3;
"169
[e = _Switch_Init -> -> 3 `i `uc ]
"170
}
[e :U 577 ]
[; ;State_Mchn.c: 170: }
[; ;State_Mchn.c: 171: Red_Led(0);
"171
[e ( _Red_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 172: Green_Led(2);
"172
[e ( _Green_Led (1 -> -> 2 `i `uc ]
[; ;State_Mchn.c: 173: break;
"173
[e $U 567  ]
[; ;State_Mchn.c: 175: case 3 : if(GETxAPIxVAL(19))
"175
[e :U 578 ]
[e $ ! != ( _GETxAPIxVAL (1 -> -> 19 `i `uc -> -> 0 `i `ui 579  ]
[; ;State_Mchn.c: 176: {
"176
{
[; ;State_Mchn.c: 177: SETxAPIxVAL(24, 0);
"177
[e ( _SETxAPIxVAL (2 , -> -> 24 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 178: Switch_Init = 4;
"178
[e = _Switch_Init -> -> 4 `i `uc ]
[; ;State_Mchn.c: 179: break;
"179
[e $U 567  ]
"180
}
[e :U 579 ]
[; ;State_Mchn.c: 180: }
[; ;State_Mchn.c: 181: if(GETxAPIxVAL(20))
"181
[e $ ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui 580  ]
[; ;State_Mchn.c: 182: {
"182
{
[; ;State_Mchn.c: 183: SETxAPIxVAL(24, 1);
"183
[e ( _SETxAPIxVAL (2 , -> -> 24 `i `uc -> -> 1 `i `ui ]
[; ;State_Mchn.c: 184: Switch_Init = 4;
"184
[e = _Switch_Init -> -> 4 `i `uc ]
[; ;State_Mchn.c: 185: break;
"185
[e $U 567  ]
"186
}
[e :U 580 ]
[; ;State_Mchn.c: 186: }
[; ;State_Mchn.c: 187: if(GETxAPIxVAL(21))
"187
[e $ ! != ( _GETxAPIxVAL (1 -> -> 21 `i `uc -> -> 0 `i `ui 581  ]
[; ;State_Mchn.c: 188: {
"188
{
[; ;State_Mchn.c: 189: SETxAPIxVAL(24, 2);
"189
[e ( _SETxAPIxVAL (2 , -> -> 24 `i `uc -> -> 2 `i `ui ]
[; ;State_Mchn.c: 190: Switch_Init = 4;
"190
[e = _Switch_Init -> -> 4 `i `uc ]
[; ;State_Mchn.c: 191: break;
"191
[e $U 567  ]
"192
}
[e :U 581 ]
[; ;State_Mchn.c: 192: }
[; ;State_Mchn.c: 193: if(GETxAPIxVAL(22))
"193
[e $ ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui 582  ]
[; ;State_Mchn.c: 194: {
"194
{
[; ;State_Mchn.c: 195: SETxAPIxVAL(24, 3);
"195
[e ( _SETxAPIxVAL (2 , -> -> 24 `i `uc -> -> 3 `i `ui ]
[; ;State_Mchn.c: 196: Switch_Init = 4;
"196
[e = _Switch_Init -> -> 4 `i `uc ]
[; ;State_Mchn.c: 197: break;
"197
[e $U 567  ]
"198
}
[e :U 582 ]
[; ;State_Mchn.c: 198: }
[; ;State_Mchn.c: 199: if(GETxAPIxVAL(18))
"199
[e $ ! != ( _GETxAPIxVAL (1 -> -> 18 `i `uc -> -> 0 `i `ui 583  ]
[; ;State_Mchn.c: 200: {
"200
{
[; ;State_Mchn.c: 201: SETxAPIxVAL(24, 4);
"201
[e ( _SETxAPIxVAL (2 , -> -> 24 `i `uc -> -> 4 `i `ui ]
[; ;State_Mchn.c: 202: Switch_Init = 4;
"202
[e = _Switch_Init -> -> 4 `i `uc ]
[; ;State_Mchn.c: 203: break;
"203
[e $U 567  ]
"204
}
[e :U 583 ]
[; ;State_Mchn.c: 204: }
[; ;State_Mchn.c: 205: if(GETxAPIxVAL(16))
"205
[e $ ! != ( _GETxAPIxVAL (1 -> -> 16 `i `uc -> -> 0 `i `ui 584  ]
[; ;State_Mchn.c: 206: {
"206
{
[; ;State_Mchn.c: 207: SETxAPIxVAL(24, 9);
"207
[e ( _SETxAPIxVAL (2 , -> -> 24 `i `uc -> -> 9 `i `ui ]
[; ;State_Mchn.c: 208: Switch_Init = 4;
"208
[e = _Switch_Init -> -> 4 `i `uc ]
[; ;State_Mchn.c: 209: break;
"209
[e $U 567  ]
"210
}
[e :U 584 ]
[; ;State_Mchn.c: 210: }
[; ;State_Mchn.c: 211: Green_Led(2);
"211
[e ( _Green_Led (1 -> -> 2 `i `uc ]
[; ;State_Mchn.c: 212: Switch_Init = 3;
"212
[e = _Switch_Init -> -> 3 `i `uc ]
[; ;State_Mchn.c: 213: break;
"213
[e $U 567  ]
[; ;State_Mchn.c: 215: case 4 : if(!GETxAPIxVAL(19) && !GETxAPIxVAL(20) && !GETxAPIxVAL(21) && !GETxAPIxVAL(22) && !GETxAPIxVAL(18) && !GETxAPIxVAL(16))
"215
[e :U 585 ]
[e $ ! && && && && && ! != ( _GETxAPIxVAL (1 -> -> 19 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 21 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 18 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 16 `i `uc -> -> 0 `i `ui 586  ]
[; ;State_Mchn.c: 216: {
"216
{
[; ;State_Mchn.c: 217: if(GETxAPIxVAL(23) == GETxAPIxVAL(24))
"217
[e $ ! == ( _GETxAPIxVAL (1 -> -> 23 `i `uc ( _GETxAPIxVAL (1 -> -> 24 `i `uc 587  ]
[; ;State_Mchn.c: 218: {
"218
{
[; ;State_Mchn.c: 219: Red_Led(1);
"219
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 220: Switch_Init = 1;
"220
[e = _Switch_Init -> -> 1 `i `uc ]
"221
}
[e :U 587 ]
[; ;State_Mchn.c: 221: }
[; ;State_Mchn.c: 222: if(GETxAPIxVAL(23) != GETxAPIxVAL(24))
"222
[e $ ! != ( _GETxAPIxVAL (1 -> -> 23 `i `uc ( _GETxAPIxVAL (1 -> -> 24 `i `uc 588  ]
[; ;State_Mchn.c: 223: {
"223
{
[; ;State_Mchn.c: 224: Switch_Init = 5;
"224
[e = _Switch_Init -> -> 5 `i `uc ]
"225
}
[e :U 588 ]
"226
}
[e :U 586 ]
[; ;State_Mchn.c: 225: }
[; ;State_Mchn.c: 226: }
[; ;State_Mchn.c: 227: Green_Led(2);
"227
[e ( _Green_Led (1 -> -> 2 `i `uc ]
[; ;State_Mchn.c: 228: break;
"228
[e $U 567  ]
[; ;State_Mchn.c: 230: case 5 : if(GETxAPIxVAL(24) != 9)
"230
[e :U 589 ]
[e $ ! != ( _GETxAPIxVAL (1 -> -> 24 `i `uc -> -> 9 `i `ui 590  ]
[; ;State_Mchn.c: 231: {
"231
{
[; ;State_Mchn.c: 232: Switch_Init = 6;
"232
[e = _Switch_Init -> -> 6 `i `uc ]
"233
}
[e :U 590 ]
[; ;State_Mchn.c: 233: }
[; ;State_Mchn.c: 234: if(GETxAPIxVAL(24) == 9)
"234
[e $ ! == ( _GETxAPIxVAL (1 -> -> 24 `i `uc -> -> 9 `i `ui 591  ]
[; ;State_Mchn.c: 235: {
"235
{
[; ;State_Mchn.c: 236: Switch_Init = 9;
"236
[e = _Switch_Init -> -> 9 `i `uc ]
"237
}
[e :U 591 ]
[; ;State_Mchn.c: 237: }
[; ;State_Mchn.c: 238: break;
"238
[e $U 567  ]
[; ;State_Mchn.c: 240: case 6 : Switch_Init = 8;
"240
[e :U 592 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 241: break;
"241
[e $U 567  ]
[; ;State_Mchn.c: 243: case 7 : if(GETxAPIxVAL(16))
"243
[e :U 593 ]
[e $ ! != ( _GETxAPIxVAL (1 -> -> 16 `i `uc -> -> 0 `i `ui 594  ]
[; ;State_Mchn.c: 244: {
"244
{
[; ;State_Mchn.c: 245: Switch_Main = 1;
"245
[e = _Switch_Main -> -> 1 `i `uc ]
[; ;State_Mchn.c: 246: Switch_Init = 0;
"246
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 247: Stop_Program = 0;
"247
[e = _Stop_Program -> -> 0 `i `uc ]
"248
}
[e :U 594 ]
[; ;State_Mchn.c: 248: }
[; ;State_Mchn.c: 249: Green_Led(3);
"249
[e ( _Green_Led (1 -> -> 3 `i `uc ]
[; ;State_Mchn.c: 250: Red_Led(0);
"250
[e ( _Red_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 251: break;
"251
[e $U 567  ]
[; ;State_Mchn.c: 253: case 8 : if(GETxAPIxVAL(23) == 4)
"253
[e :U 595 ]
[e $ ! == ( _GETxAPIxVAL (1 -> -> 23 `i `uc -> -> 4 `i `ui 596  ]
[; ;State_Mchn.c: 254: {
"254
{
[; ;State_Mchn.c: 255: switch(GETxAPIxVAL(24))
"255
[e $U 598  ]
[; ;State_Mchn.c: 256: {
"256
{
[; ;State_Mchn.c: 257: case 0 : Switch_Program = 1;
"257
[e :U 599 ]
[e = _Switch_Program -> -> 1 `i `uc ]
[; ;State_Mchn.c: 258: Switch_Init = 7;
"258
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 259: break;
"259
[e $U 597  ]
[; ;State_Mchn.c: 260: case 1 : Switch_Program = 5;
"260
[e :U 600 ]
[e = _Switch_Program -> -> 5 `i `uc ]
[; ;State_Mchn.c: 261: Switch_Init = 7;
"261
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 262: break;
"262
[e $U 597  ]
[; ;State_Mchn.c: 263: case 2 : Switch_Program = 2;
"263
[e :U 601 ]
[e = _Switch_Program -> -> 2 `i `uc ]
[; ;State_Mchn.c: 264: Switch_Init = 7;
"264
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 265: break;
"265
[e $U 597  ]
[; ;State_Mchn.c: 266: case 3 : Switch_Program = 3;
"266
[e :U 602 ]
[e = _Switch_Program -> -> 3 `i `uc ]
[; ;State_Mchn.c: 267: Switch_Init = 7;
"267
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 268: break;
"268
[e $U 597  ]
[; ;State_Mchn.c: 269: default : Switch_Init = 8;
"269
[e :U 603 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 270: Red_Led(1);
"270
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 271: break;
"271
[e $U 597  ]
"272
}
[; ;State_Mchn.c: 272: }
[e $U 597  ]
"255
[e :U 598 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 24 `i `uc , $ -> -> 0 `i `ui 599
 , $ -> -> 1 `i `ui 600
 , $ -> -> 2 `i `ui 601
 , $ -> -> 3 `i `ui 602
 603 ]
"272
[e :U 597 ]
"273
}
[e :U 596 ]
[; ;State_Mchn.c: 273: }
[; ;State_Mchn.c: 274: if(GETxAPIxVAL(24) == 4)
"274
[e $ ! == ( _GETxAPIxVAL (1 -> -> 24 `i `uc -> -> 4 `i `ui 604  ]
[; ;State_Mchn.c: 275: {
"275
{
[; ;State_Mchn.c: 276: switch(GETxAPIxVAL(23))
"276
[e $U 606  ]
[; ;State_Mchn.c: 277: {
"277
{
[; ;State_Mchn.c: 278: case 0 : Switch_Program = 1;
"278
[e :U 607 ]
[e = _Switch_Program -> -> 1 `i `uc ]
[; ;State_Mchn.c: 279: Switch_Init = 7;
"279
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 280: break;
"280
[e $U 605  ]
[; ;State_Mchn.c: 281: case 1 : Switch_Program = 5;
"281
[e :U 608 ]
[e = _Switch_Program -> -> 5 `i `uc ]
[; ;State_Mchn.c: 282: Switch_Init = 7;
"282
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 283: break;
"283
[e $U 605  ]
[; ;State_Mchn.c: 284: case 2 : Switch_Program = 2;
"284
[e :U 609 ]
[e = _Switch_Program -> -> 2 `i `uc ]
[; ;State_Mchn.c: 285: Switch_Init = 7;
"285
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 286: break;
"286
[e $U 605  ]
[; ;State_Mchn.c: 287: case 3 : Switch_Program = 3;
"287
[e :U 610 ]
[e = _Switch_Program -> -> 3 `i `uc ]
[; ;State_Mchn.c: 288: Switch_Init = 7;
"288
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 289: break;
"289
[e $U 605  ]
[; ;State_Mchn.c: 290: default : Switch_Init = 8;
"290
[e :U 611 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 291: Red_Led(1);
"291
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 292: break;
"292
[e $U 605  ]
"293
}
[; ;State_Mchn.c: 293: }
[e $U 605  ]
"276
[e :U 606 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 23 `i `uc , $ -> -> 0 `i `ui 607
 , $ -> -> 1 `i `ui 608
 , $ -> -> 2 `i `ui 609
 , $ -> -> 3 `i `ui 610
 611 ]
"293
[e :U 605 ]
"294
}
[e :U 604 ]
[; ;State_Mchn.c: 294: }
[; ;State_Mchn.c: 295: if((GETxAPIxVAL(23) != 4) && (GETxAPIxVAL(24) != 4))
"295
[e $ ! && != ( _GETxAPIxVAL (1 -> -> 23 `i `uc -> -> 4 `i `ui != ( _GETxAPIxVAL (1 -> -> 24 `i `uc -> -> 4 `i `ui 612  ]
[; ;State_Mchn.c: 296: {
"296
{
[; ;State_Mchn.c: 297: switch(GETxAPIxVAL(23))
"297
[e $U 614  ]
[; ;State_Mchn.c: 298: {
"298
{
[; ;State_Mchn.c: 299: case 0 : switch(GETxAPIxVAL(24))
"299
[e :U 615 ]
[e $U 617  ]
[; ;State_Mchn.c: 300: {
"300
{
[; ;State_Mchn.c: 301: case 0 : Switch_Init = 0;
"301
[e :U 618 ]
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 302: break;
"302
[e $U 616  ]
[; ;State_Mchn.c: 303: case 1 : Switch_Program = 1;
"303
[e :U 619 ]
[e = _Switch_Program -> -> 1 `i `uc ]
[; ;State_Mchn.c: 304: Switch_Init = 7;
"304
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 305: break;
"305
[e $U 616  ]
[; ;State_Mchn.c: 306: case 2 : Switch_Program = 2;
"306
[e :U 620 ]
[e = _Switch_Program -> -> 2 `i `uc ]
[; ;State_Mchn.c: 307: Switch_Init = 7;
"307
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 308: break;
"308
[e $U 616  ]
[; ;State_Mchn.c: 309: case 3 : Switch_Program = 4;
"309
[e :U 621 ]
[e = _Switch_Program -> -> 4 `i `uc ]
[; ;State_Mchn.c: 310: Switch_Init = 7;
"310
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 311: break;
"311
[e $U 616  ]
[; ;State_Mchn.c: 312: default : Switch_Init = 8;
"312
[e :U 622 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 313: Red_Led(1);
"313
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 314: break;
"314
[e $U 616  ]
"315
}
[; ;State_Mchn.c: 315: }
[e $U 616  ]
"299
[e :U 617 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 24 `i `uc , $ -> -> 0 `i `ui 618
 , $ -> -> 1 `i `ui 619
 , $ -> -> 2 `i `ui 620
 , $ -> -> 3 `i `ui 621
 622 ]
"315
[e :U 616 ]
[; ;State_Mchn.c: 316: break;
"316
[e $U 613  ]
[; ;State_Mchn.c: 317: case 1 : switch(GETxAPIxVAL(24))
"317
[e :U 623 ]
[e $U 625  ]
[; ;State_Mchn.c: 318: {
"318
{
[; ;State_Mchn.c: 319: case 0 : Switch_Program = 1;
"319
[e :U 626 ]
[e = _Switch_Program -> -> 1 `i `uc ]
[; ;State_Mchn.c: 320: Switch_Init = 7;
"320
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 321: break;
"321
[e $U 624  ]
[; ;State_Mchn.c: 322: case 1 : Switch_Init = 0;
"322
[e :U 627 ]
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 323: break;
"323
[e $U 624  ]
[; ;State_Mchn.c: 324: case 2 : Switch_Program = 0;
"324
[e :U 628 ]
[e = _Switch_Program -> -> 0 `i `uc ]
[; ;State_Mchn.c: 325: Switch_Init = 7;
"325
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 326: break;
"326
[e $U 624  ]
[; ;State_Mchn.c: 327: case 3 : Switch_Program = 6;
"327
[e :U 629 ]
[e = _Switch_Program -> -> 6 `i `uc ]
[; ;State_Mchn.c: 328: Switch_Init = 7;
"328
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 329: break;
"329
[e $U 624  ]
[; ;State_Mchn.c: 330: default : Switch_Init = 8;
"330
[e :U 630 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 331: Red_Led(1);
"331
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 332: break;
"332
[e $U 624  ]
"333
}
[; ;State_Mchn.c: 333: }
[e $U 624  ]
"317
[e :U 625 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 24 `i `uc , $ -> -> 0 `i `ui 626
 , $ -> -> 1 `i `ui 627
 , $ -> -> 2 `i `ui 628
 , $ -> -> 3 `i `ui 629
 630 ]
"333
[e :U 624 ]
[; ;State_Mchn.c: 334: break;
"334
[e $U 613  ]
[; ;State_Mchn.c: 335: case 2 : switch(GETxAPIxVAL(24))
"335
[e :U 631 ]
[e $U 633  ]
[; ;State_Mchn.c: 336: {
"336
{
[; ;State_Mchn.c: 337: case 0 : Switch_Program = 2;
"337
[e :U 634 ]
[e = _Switch_Program -> -> 2 `i `uc ]
[; ;State_Mchn.c: 338: Switch_Init = 7;
"338
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 339: break;
"339
[e $U 632  ]
[; ;State_Mchn.c: 340: case 1 : Switch_Program = 0;
"340
[e :U 635 ]
[e = _Switch_Program -> -> 0 `i `uc ]
[; ;State_Mchn.c: 341: Switch_Init = 7;
"341
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 342: break;
"342
[e $U 632  ]
[; ;State_Mchn.c: 343: case 2 : Switch_Init = 0;
"343
[e :U 636 ]
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 344: break;
"344
[e $U 632  ]
[; ;State_Mchn.c: 345: case 3 : Switch_Program = 3;
"345
[e :U 637 ]
[e = _Switch_Program -> -> 3 `i `uc ]
[; ;State_Mchn.c: 346: Switch_Init = 7;
"346
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 347: break;
"347
[e $U 632  ]
[; ;State_Mchn.c: 348: default : Switch_Init = 8;
"348
[e :U 638 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 349: Red_Led(1);
"349
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 350: break;
"350
[e $U 632  ]
"351
}
[; ;State_Mchn.c: 351: }
[e $U 632  ]
"335
[e :U 633 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 24 `i `uc , $ -> -> 0 `i `ui 634
 , $ -> -> 1 `i `ui 635
 , $ -> -> 2 `i `ui 636
 , $ -> -> 3 `i `ui 637
 638 ]
"351
[e :U 632 ]
[; ;State_Mchn.c: 352: break;
"352
[e $U 613  ]
[; ;State_Mchn.c: 353: case 3 : switch(GETxAPIxVAL(24))
"353
[e :U 639 ]
[e $U 641  ]
[; ;State_Mchn.c: 354: {
"354
{
[; ;State_Mchn.c: 355: case 0 : Switch_Program = 4;
"355
[e :U 642 ]
[e = _Switch_Program -> -> 4 `i `uc ]
[; ;State_Mchn.c: 356: Switch_Init = 7;
"356
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 357: break;
"357
[e $U 640  ]
[; ;State_Mchn.c: 358: case 1 : Switch_Program = 6;
"358
[e :U 643 ]
[e = _Switch_Program -> -> 6 `i `uc ]
[; ;State_Mchn.c: 359: Switch_Init = 7;
"359
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 360: break;
"360
[e $U 640  ]
[; ;State_Mchn.c: 361: case 2 : Switch_Program = 3;
"361
[e :U 644 ]
[e = _Switch_Program -> -> 3 `i `uc ]
[; ;State_Mchn.c: 362: Switch_Init = 7;
"362
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 363: break;
"363
[e $U 640  ]
[; ;State_Mchn.c: 364: case 3 : Switch_Init = 0;
"364
[e :U 645 ]
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 365: break;
"365
[e $U 640  ]
[; ;State_Mchn.c: 366: default : Switch_Init = 8;
"366
[e :U 646 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 367: Red_Led(1);
"367
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 368: break;
"368
[e $U 640  ]
"369
}
[; ;State_Mchn.c: 369: }
[e $U 640  ]
"353
[e :U 641 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 24 `i `uc , $ -> -> 0 `i `ui 642
 , $ -> -> 1 `i `ui 643
 , $ -> -> 2 `i `ui 644
 , $ -> -> 3 `i `ui 645
 646 ]
"369
[e :U 640 ]
[; ;State_Mchn.c: 370: break;
"370
[e $U 613  ]
[; ;State_Mchn.c: 371: default : Switch_Init = 8;
"371
[e :U 647 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 372: Red_Led(1);
"372
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 373: break;
"373
[e $U 613  ]
"374
}
[; ;State_Mchn.c: 374: }
[e $U 613  ]
"297
[e :U 614 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 23 `i `uc , $ -> -> 0 `i `ui 615
 , $ -> -> 1 `i `ui 623
 , $ -> -> 2 `i `ui 631
 , $ -> -> 3 `i `ui 639
 647 ]
"374
[e :U 613 ]
"375
}
[e :U 612 ]
[; ;State_Mchn.c: 375: }
[; ;State_Mchn.c: 376: break;
"376
[e $U 567  ]
[; ;State_Mchn.c: 378: case 9 : Switch_Init = 11;
"378
[e :U 648 ]
[e = _Switch_Init -> -> 11 `i `uc ]
[; ;State_Mchn.c: 379: break;
"379
[e $U 567  ]
[; ;State_Mchn.c: 381: case 10 : if(GETxAPIxVAL(16))
"381
[e :U 649 ]
[e $ ! != ( _GETxAPIxVAL (1 -> -> 16 `i `uc -> -> 0 `i `ui 650  ]
[; ;State_Mchn.c: 382: {
"382
{
[; ;State_Mchn.c: 383: Switch_Main = 2;
"383
[e = _Switch_Main -> -> 2 `i `uc ]
[; ;State_Mchn.c: 384: Switch_Init = 0;
"384
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 385: Stop_Program = 0;
"385
[e = _Stop_Program -> -> 0 `i `uc ]
"386
}
[e :U 650 ]
[; ;State_Mchn.c: 386: }
[; ;State_Mchn.c: 387: Green_Led(3);
"387
[e ( _Green_Led (1 -> -> 3 `i `uc ]
[; ;State_Mchn.c: 388: Red_Led(0);
"388
[e ( _Red_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 389: break;
"389
[e $U 567  ]
[; ;State_Mchn.c: 391: case 11 : if(GETxAPIxVAL(23) == 4)
"391
[e :U 651 ]
[e $ ! == ( _GETxAPIxVAL (1 -> -> 23 `i `uc -> -> 4 `i `ui 652  ]
[; ;State_Mchn.c: 392: {
"392
{
[; ;State_Mchn.c: 393: Switch_Program = 0;
"393
[e = _Switch_Program -> -> 0 `i `uc ]
[; ;State_Mchn.c: 394: Switch_Init = 10;
"394
[e = _Switch_Init -> -> 10 `i `uc ]
"395
}
[; ;State_Mchn.c: 395: }
[e $U 653  ]
"396
[e :U 652 ]
[; ;State_Mchn.c: 396: else switch(GETxAPIxVAL(23))
[e $U 655  ]
[; ;State_Mchn.c: 397: {
"397
{
[; ;State_Mchn.c: 398: case 0 : Switch_Program = 1;Switch_Init = 10; break;
"398
[e :U 656 ]
[e = _Switch_Program -> -> 1 `i `uc ]
[e = _Switch_Init -> -> 10 `i `uc ]
[e $U 654  ]
[; ;State_Mchn.c: 399: case 1 : Switch_Program = 3;Switch_Init = 10; break;
"399
[e :U 657 ]
[e = _Switch_Program -> -> 3 `i `uc ]
[e = _Switch_Init -> -> 10 `i `uc ]
[e $U 654  ]
[; ;State_Mchn.c: 400: case 2 : Switch_Program = 0;Switch_Init = 10; break;
"400
[e :U 658 ]
[e = _Switch_Program -> -> 0 `i `uc ]
[e = _Switch_Init -> -> 10 `i `uc ]
[e $U 654  ]
[; ;State_Mchn.c: 401: case 3 : Switch_Program = 2;Switch_Init = 10; break;
"401
[e :U 659 ]
[e = _Switch_Program -> -> 2 `i `uc ]
[e = _Switch_Init -> -> 10 `i `uc ]
[e $U 654  ]
[; ;State_Mchn.c: 402: default : Switch_Init = 11;
"402
[e :U 660 ]
[e = _Switch_Init -> -> 11 `i `uc ]
[; ;State_Mchn.c: 403: Red_Led(1);
"403
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 404: break;
"404
[e $U 654  ]
"405
}
[; ;State_Mchn.c: 405: }
[e $U 654  ]
"396
[e :U 655 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 23 `i `uc , $ -> -> 0 `i `ui 656
 , $ -> -> 1 `i `ui 657
 , $ -> -> 2 `i `ui 658
 , $ -> -> 3 `i `ui 659
 660 ]
"405
[e :U 654 ]
[e :U 653 ]
[; ;State_Mchn.c: 406: break;
"406
[e $U 567  ]
[; ;State_Mchn.c: 408: default : Switch_Init = 0;
"408
[e :U 661 ]
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 409: Red_Led(1);
"409
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 410: break;
"410
[e $U 567  ]
"411
}
[; ;State_Mchn.c: 411: }
[e $U 567  ]
"126
[e :U 568 ]
[e [\ _Switch_Init , $ -> -> 0 `i `uc 569
 , $ -> -> 1 `i `uc 570
 , $ -> -> 2 `i `uc 576
 , $ -> -> 3 `i `uc 578
 , $ -> -> 4 `i `uc 585
 , $ -> -> 5 `i `uc 589
 , $ -> -> 6 `i `uc 592
 , $ -> -> 7 `i `uc 593
 , $ -> -> 8 `i `uc 595
 , $ -> -> 9 `i `uc 648
 , $ -> -> 10 `i `uc 649
 , $ -> -> 11 `i `uc 651
 661 ]
"411
[e :U 567 ]
[; ;State_Mchn.c: 412: break;
"412
[e $U 564  ]
[; ;State_Mchn.c: 414: case 1 : switch (Switch_Program)
"414
[e :U 662 ]
[e $U 664  ]
[; ;State_Mchn.c: 415: {
"415
{
[; ;State_Mchn.c: 416: case 0 : if (Train_Path(2,0) == (char)0)
"416
[e :U 665 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 2 `i `uc -> -> 0 `i `uc `i -> -> -> 0 `i `uc `i 666  ]
[; ;State_Mchn.c: 417: {
"417
{
[; ;State_Mchn.c: 418: Switch_Program = 1;
"418
[e = _Switch_Program -> -> 1 `i `uc ]
[; ;State_Mchn.c: 419: Eeprom_Store();
"419
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 420: if(Stop_Program == 1)
"420
[e $ ! == -> _Stop_Program `i -> 1 `i 667  ]
[; ;State_Mchn.c: 421: {
"421
{
[; ;State_Mchn.c: 422: Switch_Main = 0;
"422
[e = _Switch_Main -> -> 0 `i `uc ]
"424
}
[e :U 667 ]
"425
}
[e :U 666 ]
[; ;State_Mchn.c: 424: }
[; ;State_Mchn.c: 425: }
[; ;State_Mchn.c: 426: break;
"426
[e $U 663  ]
[; ;State_Mchn.c: 428: case 1 : if (Train_Path(1,2) == (char)0)
"428
[e :U 668 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 1 `i `uc -> -> 2 `i `uc `i -> -> -> 0 `i `uc `i 669  ]
[; ;State_Mchn.c: 429: {
"429
{
[; ;State_Mchn.c: 430: Switch_Program = 2;
"430
[e = _Switch_Program -> -> 2 `i `uc ]
[; ;State_Mchn.c: 431: Eeprom_Store();
"431
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 432: if(Stop_Program == 1)
"432
[e $ ! == -> _Stop_Program `i -> 1 `i 670  ]
[; ;State_Mchn.c: 433: {
"433
{
[; ;State_Mchn.c: 434: Switch_Main = 0;
"434
[e = _Switch_Main -> -> 0 `i `uc ]
"436
}
[e :U 670 ]
"437
}
[e :U 669 ]
[; ;State_Mchn.c: 436: }
[; ;State_Mchn.c: 437: }
[; ;State_Mchn.c: 438: break;
"438
[e $U 663  ]
[; ;State_Mchn.c: 440: case 2 : if (Train_Path(0,3) == (char)0)
"440
[e :U 671 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 0 `i `uc -> -> 3 `i `uc `i -> -> -> 0 `i `uc `i 672  ]
[; ;State_Mchn.c: 441: {
"441
{
[; ;State_Mchn.c: 442: Switch_Program = 3;
"442
[e = _Switch_Program -> -> 3 `i `uc ]
[; ;State_Mchn.c: 443: Eeprom_Store();
"443
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 444: if(Stop_Program == 1)
"444
[e $ ! == -> _Stop_Program `i -> 1 `i 673  ]
[; ;State_Mchn.c: 445: {
"445
{
[; ;State_Mchn.c: 446: Switch_Main = 0;
"446
[e = _Switch_Main -> -> 0 `i `uc ]
"448
}
[e :U 673 ]
"449
}
[e :U 672 ]
[; ;State_Mchn.c: 448: }
[; ;State_Mchn.c: 449: }
[; ;State_Mchn.c: 450: break;
"450
[e $U 663  ]
[; ;State_Mchn.c: 452: case 3 : if (Train_Path(2,0) == (char)0)
"452
[e :U 674 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 2 `i `uc -> -> 0 `i `uc `i -> -> -> 0 `i `uc `i 675  ]
[; ;State_Mchn.c: 453: {
"453
{
[; ;State_Mchn.c: 454: Switch_Program = 4;
"454
[e = _Switch_Program -> -> 4 `i `uc ]
[; ;State_Mchn.c: 455: Eeprom_Store();
"455
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 456: if(Stop_Program == 1)
"456
[e $ ! == -> _Stop_Program `i -> 1 `i 676  ]
[; ;State_Mchn.c: 457: {
"457
{
[; ;State_Mchn.c: 458: Switch_Main = 0;
"458
[e = _Switch_Main -> -> 0 `i `uc ]
"460
}
[e :U 676 ]
"461
}
[e :U 675 ]
[; ;State_Mchn.c: 460: }
[; ;State_Mchn.c: 461: }
[; ;State_Mchn.c: 462: break;
"462
[e $U 663  ]
[; ;State_Mchn.c: 464: case 4 : if (Train_Path(3,1) == (char)0)
"464
[e :U 677 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 3 `i `uc -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 678  ]
[; ;State_Mchn.c: 465: {
"465
{
[; ;State_Mchn.c: 466: Switch_Program = 5;
"466
[e = _Switch_Program -> -> 5 `i `uc ]
[; ;State_Mchn.c: 467: Eeprom_Store();
"467
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 468: if(Stop_Program == 1)
"468
[e $ ! == -> _Stop_Program `i -> 1 `i 679  ]
[; ;State_Mchn.c: 469: {
"469
{
[; ;State_Mchn.c: 470: Switch_Main = 0;
"470
[e = _Switch_Main -> -> 0 `i `uc ]
"472
}
[e :U 679 ]
"473
}
[e :U 678 ]
[; ;State_Mchn.c: 472: }
[; ;State_Mchn.c: 473: }
[; ;State_Mchn.c: 474: break;
"474
[e $U 663  ]
[; ;State_Mchn.c: 476: case 5 : if (Train_Path(0,3) == (char)0)
"476
[e :U 680 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 0 `i `uc -> -> 3 `i `uc `i -> -> -> 0 `i `uc `i 681  ]
[; ;State_Mchn.c: 477: {
"477
{
[; ;State_Mchn.c: 478: Switch_Program = 6;
"478
[e = _Switch_Program -> -> 6 `i `uc ]
[; ;State_Mchn.c: 479: Eeprom_Store();
"479
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 480: if(Stop_Program == 1)
"480
[e $ ! == -> _Stop_Program `i -> 1 `i 682  ]
[; ;State_Mchn.c: 481: {
"481
{
[; ;State_Mchn.c: 482: Switch_Main = 0;
"482
[e = _Switch_Main -> -> 0 `i `uc ]
"484
}
[e :U 682 ]
"485
}
[e :U 681 ]
[; ;State_Mchn.c: 484: }
[; ;State_Mchn.c: 485: }
[; ;State_Mchn.c: 486: break;
"486
[e $U 663  ]
[; ;State_Mchn.c: 488: case 6 : if (Train_Path(1,2) == (char)0)
"488
[e :U 683 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 1 `i `uc -> -> 2 `i `uc `i -> -> -> 0 `i `uc `i 684  ]
[; ;State_Mchn.c: 489: {
"489
{
[; ;State_Mchn.c: 490: Switch_Program = 7;
"490
[e = _Switch_Program -> -> 7 `i `uc ]
[; ;State_Mchn.c: 491: Eeprom_Store();
"491
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 492: if(Stop_Program == 1)
"492
[e $ ! == -> _Stop_Program `i -> 1 `i 685  ]
[; ;State_Mchn.c: 493: {
"493
{
[; ;State_Mchn.c: 494: Switch_Main = 0;
"494
[e = _Switch_Main -> -> 0 `i `uc ]
"496
}
[e :U 685 ]
"497
}
[e :U 684 ]
[; ;State_Mchn.c: 496: }
[; ;State_Mchn.c: 497: }
[; ;State_Mchn.c: 498: break;
"498
[e $U 663  ]
[; ;State_Mchn.c: 500: case 7 : if (Train_Path(3,1) == (char)0)
"500
[e :U 686 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 3 `i `uc -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 687  ]
[; ;State_Mchn.c: 501: {
"501
{
[; ;State_Mchn.c: 502: Switch_Program = 0;
"502
[e = _Switch_Program -> -> 0 `i `uc ]
[; ;State_Mchn.c: 503: Eeprom_Store();
"503
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 504: if(Stop_Program == 1)
"504
[e $ ! == -> _Stop_Program `i -> 1 `i 688  ]
[; ;State_Mchn.c: 505: {
"505
{
[; ;State_Mchn.c: 506: Switch_Main = 0;
"506
[e = _Switch_Main -> -> 0 `i `uc ]
"508
}
[e :U 688 ]
"509
}
[e :U 687 ]
[; ;State_Mchn.c: 508: }
[; ;State_Mchn.c: 509: }
[; ;State_Mchn.c: 510: break;
"510
[e $U 663  ]
[; ;State_Mchn.c: 514: default : break;
"514
[e :U 689 ]
[e $U 663  ]
"515
}
[; ;State_Mchn.c: 515: }
[e $U 663  ]
"414
[e :U 664 ]
[e [\ _Switch_Program , $ -> -> 0 `i `uc 665
 , $ -> -> 1 `i `uc 668
 , $ -> -> 2 `i `uc 671
 , $ -> -> 3 `i `uc 674
 , $ -> -> 4 `i `uc 677
 , $ -> -> 5 `i `uc 680
 , $ -> -> 6 `i `uc 683
 , $ -> -> 7 `i `uc 686
 689 ]
"515
[e :U 663 ]
[; ;State_Mchn.c: 517: switch(Switch_Activate_Controls)
"517
[e $U 691  ]
[; ;State_Mchn.c: 518: {
"518
{
[; ;State_Mchn.c: 519: case 0 : if(GETxAPIxVAL(20) && GETxAPIxVAL(22))
"519
[e :U 692 ]
[e $ ! && != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui 693  ]
[; ;State_Mchn.c: 520: {
"520
{
[; ;State_Mchn.c: 521: Switch_Activate_Controls = 1;
"521
[e = _Switch_Activate_Controls -> -> 1 `i `uc ]
[; ;State_Mchn.c: 522: Red_Led(3);
"522
[e ( _Red_Led (1 -> -> 3 `i `uc ]
"523
}
[; ;State_Mchn.c: 523: }
[e $U 694  ]
"524
[e :U 693 ]
[; ;State_Mchn.c: 524: else
[; ;State_Mchn.c: 525: {
"525
{
[; ;State_Mchn.c: 526: Switch_Activate_Controls = 0;
"526
[e = _Switch_Activate_Controls -> -> 0 `i `uc ]
[; ;State_Mchn.c: 527: Red_Led(0);
"527
[e ( _Red_Led (1 -> -> 0 `i `uc ]
"528
}
[e :U 694 ]
[; ;State_Mchn.c: 528: }
[; ;State_Mchn.c: 529: break;
"529
[e $U 690  ]
[; ;State_Mchn.c: 531: case 1 : if(!GETxAPIxVAL(20) && !GETxAPIxVAL(22))
"531
[e :U 695 ]
[e $ ! && ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui 696  ]
[; ;State_Mchn.c: 532: {
"532
{
[; ;State_Mchn.c: 533: Switch_Activate_Controls = 2;
"533
[e = _Switch_Activate_Controls -> -> 2 `i `uc ]
[; ;State_Mchn.c: 534: Red_Led(3);
"534
[e ( _Red_Led (1 -> -> 3 `i `uc ]
"535
}
[; ;State_Mchn.c: 535: }
[e $U 697  ]
"536
[e :U 696 ]
[; ;State_Mchn.c: 536: else
[; ;State_Mchn.c: 537: {
"537
{
[; ;State_Mchn.c: 538: Switch_Activate_Controls = 1;
"538
[e = _Switch_Activate_Controls -> -> 1 `i `uc ]
[; ;State_Mchn.c: 539: Red_Led(3);
"539
[e ( _Red_Led (1 -> -> 3 `i `uc ]
"540
}
[e :U 697 ]
[; ;State_Mchn.c: 540: }
[; ;State_Mchn.c: 541: Activate_Controls_Counter = 10000;
"541
[e = _Activate_Controls_Counter -> -> 10000 `i `ui ]
[; ;State_Mchn.c: 542: break;
"542
[e $U 690  ]
[; ;State_Mchn.c: 544: case 2 : if(!GETxAPIxVAL(20) && !GETxAPIxVAL(22) && !GETxAPIxVAL(21) && !GETxAPIxVAL(19))
"544
[e :U 698 ]
[e $ ! && && && ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 21 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 19 `i `uc -> -> 0 `i `ui 699  ]
[; ;State_Mchn.c: 545: {
"545
{
[; ;State_Mchn.c: 546: Activate_Controls_Counter--;
"546
[e -- _Activate_Controls_Counter -> -> 1 `i `ui ]
"547
}
[; ;State_Mchn.c: 547: }
[e $U 700  ]
"548
[e :U 699 ]
[; ;State_Mchn.c: 548: else
[; ;State_Mchn.c: 549: {
"549
{
[; ;State_Mchn.c: 550: Activate_Controls_Counter = 10000;
"550
[e = _Activate_Controls_Counter -> -> 10000 `i `ui ]
"551
}
[e :U 700 ]
[; ;State_Mchn.c: 551: }
[; ;State_Mchn.c: 553: Red_Led(3);
"553
[e ( _Red_Led (1 -> -> 3 `i `uc ]
[; ;State_Mchn.c: 555: switch(GETxAPIxVAL(19))
"555
[e $U 702  ]
[; ;State_Mchn.c: 556: {
"556
{
[; ;State_Mchn.c: 557: case 0 : Switch_Adjust_LB = 0;
"557
[e :U 703 ]
[e = _Switch_Adjust_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 558: break;
"558
[e $U 701  ]
[; ;State_Mchn.c: 560: case 1 : switch(Switch_Adjust_LB)
"560
[e :U 704 ]
[e $U 706  ]
[; ;State_Mchn.c: 561: {
"561
{
[; ;State_Mchn.c: 562: case 0 : if(GETxAPIxVAL(7) >= GETxAPIxVAL(6))
"562
[e :U 707 ]
[e $ ! >= ( _GETxAPIxVAL (1 -> -> 7 `i `uc ( _GETxAPIxVAL (1 -> -> 6 `i `uc 708  ]
[; ;State_Mchn.c: 563: {
"563
{
[; ;State_Mchn.c: 564: DECRxAPIxVAL(7);
"564
[e ( _DECRxAPIxVAL (1 -> -> 7 `i `uc ]
"565
}
[e :U 708 ]
[; ;State_Mchn.c: 565: }
[; ;State_Mchn.c: 566: if(GETxAPIxVAL(8) <= GETxAPIxVAL(5))
"566
[e $ ! <= ( _GETxAPIxVAL (1 -> -> 8 `i `uc ( _GETxAPIxVAL (1 -> -> 5 `i `uc 709  ]
[; ;State_Mchn.c: 567: {
"567
{
[; ;State_Mchn.c: 568: INCRxAPIxVAL(8);
"568
[e ( _INCRxAPIxVAL (1 -> -> 8 `i `uc ]
"569
}
[e :U 709 ]
[; ;State_Mchn.c: 569: }
[; ;State_Mchn.c: 570: Switch_Adjust_LB = 1;
"570
[e = _Switch_Adjust_LB -> -> 1 `i `uc ]
[; ;State_Mchn.c: 571: break;
"571
[e $U 705  ]
[; ;State_Mchn.c: 573: case 1 : if(Adjust_Counter >= 20)
"573
[e :U 710 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 711  ]
[; ;State_Mchn.c: 574: {
"574
{
[; ;State_Mchn.c: 575: Adjust_Counter = 0;
"575
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 576: Switch_Adjust_LB = 0;
"576
[e = _Switch_Adjust_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 577: break;
"577
[e $U 705  ]
"578
}
[; ;State_Mchn.c: 578: }
[e $U 712  ]
"579
[e :U 711 ]
[; ;State_Mchn.c: 579: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 712 ]
[; ;State_Mchn.c: 580: break;
"580
[e $U 705  ]
[; ;State_Mchn.c: 582: default : Switch_Adjust_LB = 0;
"582
[e :U 713 ]
[e = _Switch_Adjust_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 583: break;
"583
[e $U 705  ]
"584
}
[; ;State_Mchn.c: 584: }
[e $U 705  ]
"560
[e :U 706 ]
[e [\ _Switch_Adjust_LB , $ -> -> 0 `i `uc 707
 , $ -> -> 1 `i `uc 710
 713 ]
"584
[e :U 705 ]
[; ;State_Mchn.c: 585: break;
"585
[e $U 701  ]
[; ;State_Mchn.c: 587: default : break;
"587
[e :U 714 ]
[e $U 701  ]
"588
}
[; ;State_Mchn.c: 588: }
[e $U 701  ]
"555
[e :U 702 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 19 `i `uc , $ -> -> 0 `i `ui 703
 , $ -> -> 1 `i `ui 704
 714 ]
"588
[e :U 701 ]
[; ;State_Mchn.c: 591: switch(GETxAPIxVAL(20))
"591
[e $U 716  ]
[; ;State_Mchn.c: 592: {
"592
{
[; ;State_Mchn.c: 593: case 0 : Switch_Adjust_LF = 0;
"593
[e :U 717 ]
[e = _Switch_Adjust_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 594: break;
"594
[e $U 715  ]
[; ;State_Mchn.c: 596: case 1 : switch(Switch_Adjust_LF)
"596
[e :U 718 ]
[e $U 720  ]
[; ;State_Mchn.c: 597: {
"597
{
[; ;State_Mchn.c: 598: case 0 : if(GETxAPIxVAL(7) <= 1022)
"598
[e :U 721 ]
[e $ ! <= ( _GETxAPIxVAL (1 -> -> 7 `i `uc -> -> 1022 `i `ui 722  ]
[; ;State_Mchn.c: 599: {
"599
{
[; ;State_Mchn.c: 600: INCRxAPIxVAL(7);
"600
[e ( _INCRxAPIxVAL (1 -> -> 7 `i `uc ]
"601
}
[e :U 722 ]
[; ;State_Mchn.c: 601: }
[; ;State_Mchn.c: 602: if(GETxAPIxVAL(8) >= 1)
"602
[e $ ! >= ( _GETxAPIxVAL (1 -> -> 8 `i `uc -> -> 1 `i `ui 723  ]
[; ;State_Mchn.c: 603: {
"603
{
[; ;State_Mchn.c: 604: DECRxAPIxVAL(8);
"604
[e ( _DECRxAPIxVAL (1 -> -> 8 `i `uc ]
"605
}
[e :U 723 ]
[; ;State_Mchn.c: 605: }
[; ;State_Mchn.c: 606: Switch_Adjust_LF = 1;
"606
[e = _Switch_Adjust_LF -> -> 1 `i `uc ]
[; ;State_Mchn.c: 607: break;
"607
[e $U 719  ]
[; ;State_Mchn.c: 609: case 1 : if(Adjust_Counter >= 20)
"609
[e :U 724 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 725  ]
[; ;State_Mchn.c: 610: {
"610
{
[; ;State_Mchn.c: 611: Adjust_Counter = 0;
"611
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 612: Switch_Adjust_LF = 0;
"612
[e = _Switch_Adjust_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 613: break;
"613
[e $U 719  ]
"614
}
[; ;State_Mchn.c: 614: }
[e $U 726  ]
"615
[e :U 725 ]
[; ;State_Mchn.c: 615: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 726 ]
[; ;State_Mchn.c: 616: break;
"616
[e $U 719  ]
[; ;State_Mchn.c: 618: default : Switch_Adjust_LF = 0;
"618
[e :U 727 ]
[e = _Switch_Adjust_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 619: break;
"619
[e $U 719  ]
"620
}
[; ;State_Mchn.c: 620: }
[e $U 719  ]
"596
[e :U 720 ]
[e [\ _Switch_Adjust_LF , $ -> -> 0 `i `uc 721
 , $ -> -> 1 `i `uc 724
 727 ]
"620
[e :U 719 ]
[; ;State_Mchn.c: 621: break;
"621
[e $U 715  ]
[; ;State_Mchn.c: 623: default : break;
"623
[e :U 728 ]
[e $U 715  ]
"624
}
[; ;State_Mchn.c: 624: }
[e $U 715  ]
"591
[e :U 716 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 20 `i `uc , $ -> -> 0 `i `ui 717
 , $ -> -> 1 `i `ui 718
 728 ]
"624
[e :U 715 ]
[; ;State_Mchn.c: 626: switch(GETxAPIxVAL(21))
"626
[e $U 730  ]
[; ;State_Mchn.c: 627: {
"627
{
[; ;State_Mchn.c: 628: case 0 : Switch_Adjust_RB = 0;
"628
[e :U 731 ]
[e = _Switch_Adjust_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 629: break;
"629
[e $U 729  ]
[; ;State_Mchn.c: 631: case 1 : switch(Switch_Adjust_RB)
"631
[e :U 732 ]
[e $U 734  ]
[; ;State_Mchn.c: 632: {
"632
{
[; ;State_Mchn.c: 633: case 0 : if(GETxAPIxVAL(9) <= 250)
"633
[e :U 735 ]
[e $ ! <= ( _GETxAPIxVAL (1 -> -> 9 `i `uc -> -> 250 `i `ui 736  ]
[; ;State_Mchn.c: 634: {
"634
{
[; ;State_Mchn.c: 635: INCRxAPIxVAL(9);
"635
[e ( _INCRxAPIxVAL (1 -> -> 9 `i `uc ]
"636
}
[e :U 736 ]
[; ;State_Mchn.c: 636: }
[; ;State_Mchn.c: 637: Switch_Adjust_RB = 1;
"637
[e = _Switch_Adjust_RB -> -> 1 `i `uc ]
[; ;State_Mchn.c: 638: break;
"638
[e $U 733  ]
[; ;State_Mchn.c: 640: case 1 : if(Adjust_Counter >= 20)
"640
[e :U 737 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 738  ]
[; ;State_Mchn.c: 641: {
"641
{
[; ;State_Mchn.c: 642: Adjust_Counter = 0;
"642
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 643: Switch_Adjust_RB = 0;
"643
[e = _Switch_Adjust_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 644: break;
"644
[e $U 733  ]
"645
}
[; ;State_Mchn.c: 645: }
[e $U 739  ]
"646
[e :U 738 ]
[; ;State_Mchn.c: 646: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 739 ]
[; ;State_Mchn.c: 647: break;
"647
[e $U 733  ]
[; ;State_Mchn.c: 649: default : Switch_Adjust_RB = 0;
"649
[e :U 740 ]
[e = _Switch_Adjust_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 650: break;
"650
[e $U 733  ]
"651
}
[; ;State_Mchn.c: 651: }
[e $U 733  ]
"631
[e :U 734 ]
[e [\ _Switch_Adjust_RB , $ -> -> 0 `i `uc 735
 , $ -> -> 1 `i `uc 737
 740 ]
"651
[e :U 733 ]
[; ;State_Mchn.c: 652: break;
"652
[e $U 729  ]
[; ;State_Mchn.c: 654: default : break;
"654
[e :U 741 ]
[e $U 729  ]
"655
}
[; ;State_Mchn.c: 655: }
[e $U 729  ]
"626
[e :U 730 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 21 `i `uc , $ -> -> 0 `i `ui 731
 , $ -> -> 1 `i `ui 732
 741 ]
"655
[e :U 729 ]
[; ;State_Mchn.c: 658: switch(GETxAPIxVAL(22))
"658
[e $U 743  ]
[; ;State_Mchn.c: 659: {
"659
{
[; ;State_Mchn.c: 660: case 0 : Switch_Adjust_RF = 0;
"660
[e :U 744 ]
[e = _Switch_Adjust_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 661: break;
"661
[e $U 742  ]
[; ;State_Mchn.c: 663: case 1 : switch(Switch_Adjust_RF)
"663
[e :U 745 ]
[e $U 747  ]
[; ;State_Mchn.c: 664: {
"664
{
[; ;State_Mchn.c: 665: case 0 : if(GETxAPIxVAL(9) >= 1)
"665
[e :U 748 ]
[e $ ! >= ( _GETxAPIxVAL (1 -> -> 9 `i `uc -> -> 1 `i `ui 749  ]
[; ;State_Mchn.c: 666: {
"666
{
[; ;State_Mchn.c: 667: DECRxAPIxVAL(9);
"667
[e ( _DECRxAPIxVAL (1 -> -> 9 `i `uc ]
"668
}
[e :U 749 ]
[; ;State_Mchn.c: 668: } Switch_Adjust_RF = 1;
[e = _Switch_Adjust_RF -> -> 1 `i `uc ]
[; ;State_Mchn.c: 669: break;
"669
[e $U 746  ]
[; ;State_Mchn.c: 671: case 1 : if(Adjust_Counter >= 20)
"671
[e :U 750 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 751  ]
[; ;State_Mchn.c: 672: {
"672
{
[; ;State_Mchn.c: 673: Adjust_Counter = 0;
"673
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 674: Switch_Adjust_RF = 0;
"674
[e = _Switch_Adjust_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 675: break;
"675
[e $U 746  ]
"676
}
[; ;State_Mchn.c: 676: }
[e $U 752  ]
"677
[e :U 751 ]
[; ;State_Mchn.c: 677: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 752 ]
[; ;State_Mchn.c: 678: break;
"678
[e $U 746  ]
[; ;State_Mchn.c: 680: default : Switch_Adjust_RF = 0;
"680
[e :U 753 ]
[e = _Switch_Adjust_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 681: break;
"681
[e $U 746  ]
"682
}
[; ;State_Mchn.c: 682: }
[e $U 746  ]
"663
[e :U 747 ]
[e [\ _Switch_Adjust_RF , $ -> -> 0 `i `uc 748
 , $ -> -> 1 `i `uc 750
 753 ]
"682
[e :U 746 ]
[; ;State_Mchn.c: 683: break;
"683
[e $U 742  ]
[; ;State_Mchn.c: 685: default : break;
"685
[e :U 754 ]
[e $U 742  ]
"686
}
[; ;State_Mchn.c: 686: }
[e $U 742  ]
"658
[e :U 743 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 22 `i `uc , $ -> -> 0 `i `ui 744
 , $ -> -> 1 `i `ui 745
 754 ]
"686
[e :U 742 ]
[; ;State_Mchn.c: 687: if(Activate_Controls_Counter <= 1)
"687
[e $ ! <= _Activate_Controls_Counter -> -> 1 `i `ui 755  ]
[; ;State_Mchn.c: 688: {
"688
{
[; ;State_Mchn.c: 689: Switch_Activate_Controls = 0;
"689
[e = _Switch_Activate_Controls -> -> 0 `i `uc ]
[; ;State_Mchn.c: 690: Red_Led(0);
"690
[e ( _Red_Led (1 -> -> 0 `i `uc ]
"691
}
[e :U 755 ]
[; ;State_Mchn.c: 691: }
[; ;State_Mchn.c: 692: break;
"692
[e $U 690  ]
[; ;State_Mchn.c: 694: default : Switch_Activate_Controls = 0;
"694
[e :U 756 ]
[e = _Switch_Activate_Controls -> -> 0 `i `uc ]
[; ;State_Mchn.c: 695: Red_Led(0);
"695
[e ( _Red_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 696: break;
"696
[e $U 690  ]
"697
}
[; ;State_Mchn.c: 697: }
[e $U 690  ]
"517
[e :U 691 ]
[e [\ _Switch_Activate_Controls , $ -> -> 0 `i `uc 692
 , $ -> -> 1 `i `uc 695
 , $ -> -> 2 `i `uc 698
 756 ]
"697
[e :U 690 ]
[; ;State_Mchn.c: 699: if(GETxAPIxVAL(17))
"699
[e $ ! != ( _GETxAPIxVAL (1 -> -> 17 `i `uc -> -> 0 `i `ui 757  ]
[; ;State_Mchn.c: 700: {
"700
{
[; ;State_Mchn.c: 701: Stop_Program = 1;
"701
[e = _Stop_Program -> -> 1 `i `uc ]
"702
}
[e :U 757 ]
[; ;State_Mchn.c: 702: }
[; ;State_Mchn.c: 704: if(Stop_Program == 1)
"704
[e $ ! == -> _Stop_Program `i -> 1 `i 758  ]
[; ;State_Mchn.c: 705: {
"705
{
[; ;State_Mchn.c: 706: Red_Led(2);
"706
[e ( _Red_Led (1 -> -> 2 `i `uc ]
"707
}
[e :U 758 ]
[; ;State_Mchn.c: 707: }
[; ;State_Mchn.c: 709: Green_Led(1);
"709
[e ( _Green_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 711: break;
"711
[e $U 564  ]
[; ;State_Mchn.c: 714: case 2 : switch (Switch_Program)
"714
[e :U 759 ]
[e $U 761  ]
[; ;State_Mchn.c: 715: {
"715
{
[; ;State_Mchn.c: 716: case 0 : if (Train_Path(2,0) == (char)0)
"716
[e :U 762 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 2 `i `uc -> -> 0 `i `uc `i -> -> -> 0 `i `uc `i 763  ]
[; ;State_Mchn.c: 717: {
"717
{
[; ;State_Mchn.c: 718: Switch_Program = 1;
"718
[e = _Switch_Program -> -> 1 `i `uc ]
[; ;State_Mchn.c: 719: Eeprom_Store();
"719
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 720: if(Stop_Program == 1)
"720
[e $ ! == -> _Stop_Program `i -> 1 `i 764  ]
[; ;State_Mchn.c: 721: {
"721
{
[; ;State_Mchn.c: 722: Switch_Main = 0;
"722
[e = _Switch_Main -> -> 0 `i `uc ]
"724
}
[e :U 764 ]
"725
}
[e :U 763 ]
[; ;State_Mchn.c: 724: }
[; ;State_Mchn.c: 725: }
[; ;State_Mchn.c: 726: break;
"726
[e $U 760  ]
[; ;State_Mchn.c: 728: case 1 : if (Train_Path(0,3) == (char)0)
"728
[e :U 765 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 0 `i `uc -> -> 3 `i `uc `i -> -> -> 0 `i `uc `i 766  ]
[; ;State_Mchn.c: 729: {
"729
{
[; ;State_Mchn.c: 730: Switch_Program = 2;
"730
[e = _Switch_Program -> -> 2 `i `uc ]
[; ;State_Mchn.c: 731: Eeprom_Store();
"731
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 732: if(Stop_Program == 1)
"732
[e $ ! == -> _Stop_Program `i -> 1 `i 767  ]
[; ;State_Mchn.c: 733: {
"733
{
[; ;State_Mchn.c: 734: Switch_Main = 0;
"734
[e = _Switch_Main -> -> 0 `i `uc ]
"736
}
[e :U 767 ]
"737
}
[e :U 766 ]
[; ;State_Mchn.c: 736: }
[; ;State_Mchn.c: 737: }
[; ;State_Mchn.c: 738: break;
"738
[e $U 760  ]
[; ;State_Mchn.c: 740: case 2 : if (Train_Path(3,1) == (char)0)
"740
[e :U 768 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 3 `i `uc -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 769  ]
[; ;State_Mchn.c: 741: {
"741
{
[; ;State_Mchn.c: 742: Switch_Program = 3;
"742
[e = _Switch_Program -> -> 3 `i `uc ]
[; ;State_Mchn.c: 743: Eeprom_Store();
"743
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 744: if(Stop_Program == 1)
"744
[e $ ! == -> _Stop_Program `i -> 1 `i 770  ]
[; ;State_Mchn.c: 745: {
"745
{
[; ;State_Mchn.c: 746: Switch_Main = 0;
"746
[e = _Switch_Main -> -> 0 `i `uc ]
"748
}
[e :U 770 ]
"749
}
[e :U 769 ]
[; ;State_Mchn.c: 748: }
[; ;State_Mchn.c: 749: }
[; ;State_Mchn.c: 750: break;
"750
[e $U 760  ]
[; ;State_Mchn.c: 752: case 3 : if (Train_Path(1,2) == (char)0)
"752
[e :U 771 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 1 `i `uc -> -> 2 `i `uc `i -> -> -> 0 `i `uc `i 772  ]
[; ;State_Mchn.c: 753: {
"753
{
[; ;State_Mchn.c: 754: Switch_Program = 0;
"754
[e = _Switch_Program -> -> 0 `i `uc ]
[; ;State_Mchn.c: 755: Eeprom_Store();
"755
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 756: if(Stop_Program == 1)
"756
[e $ ! == -> _Stop_Program `i -> 1 `i 773  ]
[; ;State_Mchn.c: 757: {
"757
{
[; ;State_Mchn.c: 758: Switch_Main = 0;
"758
[e = _Switch_Main -> -> 0 `i `uc ]
"760
}
[e :U 773 ]
"761
}
[e :U 772 ]
[; ;State_Mchn.c: 760: }
[; ;State_Mchn.c: 761: }
[; ;State_Mchn.c: 762: break;
"762
[e $U 760  ]
[; ;State_Mchn.c: 764: default : break;
"764
[e :U 774 ]
[e $U 760  ]
"765
}
[; ;State_Mchn.c: 765: }
[e $U 760  ]
"714
[e :U 761 ]
[e [\ _Switch_Program , $ -> -> 0 `i `uc 762
 , $ -> -> 1 `i `uc 765
 , $ -> -> 2 `i `uc 768
 , $ -> -> 3 `i `uc 771
 774 ]
"765
[e :U 760 ]
[; ;State_Mchn.c: 767: switch(Switch_Activate_Controls)
"767
[e $U 776  ]
[; ;State_Mchn.c: 768: {
"768
{
[; ;State_Mchn.c: 769: case 0 : if(GETxAPIxVAL(20) && GETxAPIxVAL(22))
"769
[e :U 777 ]
[e $ ! && != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui 778  ]
[; ;State_Mchn.c: 770: {
"770
{
[; ;State_Mchn.c: 771: Switch_Activate_Controls = 1;
"771
[e = _Switch_Activate_Controls -> -> 1 `i `uc ]
[; ;State_Mchn.c: 772: Red_Led(3);
"772
[e ( _Red_Led (1 -> -> 3 `i `uc ]
"773
}
[; ;State_Mchn.c: 773: }
[e $U 779  ]
"774
[e :U 778 ]
[; ;State_Mchn.c: 774: else
[; ;State_Mchn.c: 775: {
"775
{
[; ;State_Mchn.c: 776: Switch_Activate_Controls = 0;
"776
[e = _Switch_Activate_Controls -> -> 0 `i `uc ]
[; ;State_Mchn.c: 777: Red_Led(0);
"777
[e ( _Red_Led (1 -> -> 0 `i `uc ]
"778
}
[e :U 779 ]
[; ;State_Mchn.c: 778: }
[; ;State_Mchn.c: 779: break;
"779
[e $U 775  ]
[; ;State_Mchn.c: 781: case 1 : if(!GETxAPIxVAL(20) && !GETxAPIxVAL(22))
"781
[e :U 780 ]
[e $ ! && ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui 781  ]
[; ;State_Mchn.c: 782: {
"782
{
[; ;State_Mchn.c: 783: Switch_Activate_Controls = 2;
"783
[e = _Switch_Activate_Controls -> -> 2 `i `uc ]
[; ;State_Mchn.c: 784: Red_Led(3);
"784
[e ( _Red_Led (1 -> -> 3 `i `uc ]
"785
}
[; ;State_Mchn.c: 785: }
[e $U 782  ]
"786
[e :U 781 ]
[; ;State_Mchn.c: 786: else
[; ;State_Mchn.c: 787: {
"787
{
[; ;State_Mchn.c: 788: Switch_Activate_Controls = 1;
"788
[e = _Switch_Activate_Controls -> -> 1 `i `uc ]
[; ;State_Mchn.c: 789: Red_Led(3);
"789
[e ( _Red_Led (1 -> -> 3 `i `uc ]
"790
}
[e :U 782 ]
[; ;State_Mchn.c: 790: }
[; ;State_Mchn.c: 791: Activate_Controls_Counter = 10000;
"791
[e = _Activate_Controls_Counter -> -> 10000 `i `ui ]
[; ;State_Mchn.c: 792: break;
"792
[e $U 775  ]
[; ;State_Mchn.c: 794: case 2 : if(!GETxAPIxVAL(20) && !GETxAPIxVAL(22) && !GETxAPIxVAL(21) && !GETxAPIxVAL(19))
"794
[e :U 783 ]
[e $ ! && && && ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 21 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 19 `i `uc -> -> 0 `i `ui 784  ]
[; ;State_Mchn.c: 795: {
"795
{
[; ;State_Mchn.c: 796: Activate_Controls_Counter--;
"796
[e -- _Activate_Controls_Counter -> -> 1 `i `ui ]
"797
}
[; ;State_Mchn.c: 797: }
[e $U 785  ]
"798
[e :U 784 ]
[; ;State_Mchn.c: 798: else
[; ;State_Mchn.c: 799: {
"799
{
[; ;State_Mchn.c: 800: Activate_Controls_Counter = 10000;
"800
[e = _Activate_Controls_Counter -> -> 10000 `i `ui ]
"801
}
[e :U 785 ]
[; ;State_Mchn.c: 801: }
[; ;State_Mchn.c: 803: Red_Led(3);
"803
[e ( _Red_Led (1 -> -> 3 `i `uc ]
[; ;State_Mchn.c: 805: switch(GETxAPIxVAL(19))
"805
[e $U 787  ]
[; ;State_Mchn.c: 806: {
"806
{
[; ;State_Mchn.c: 807: case 0 : Switch_Adjust_LB = 0;
"807
[e :U 788 ]
[e = _Switch_Adjust_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 808: break;
"808
[e $U 786  ]
[; ;State_Mchn.c: 810: case 1 : switch(Switch_Adjust_LB)
"810
[e :U 789 ]
[e $U 791  ]
[; ;State_Mchn.c: 811: {
"811
{
[; ;State_Mchn.c: 812: case 0 : if(GETxAPIxVAL(7) >= GETxAPIxVAL(6))
"812
[e :U 792 ]
[e $ ! >= ( _GETxAPIxVAL (1 -> -> 7 `i `uc ( _GETxAPIxVAL (1 -> -> 6 `i `uc 793  ]
[; ;State_Mchn.c: 813: {
"813
{
[; ;State_Mchn.c: 814: DECRxAPIxVAL(7);
"814
[e ( _DECRxAPIxVAL (1 -> -> 7 `i `uc ]
"815
}
[e :U 793 ]
[; ;State_Mchn.c: 815: }
[; ;State_Mchn.c: 816: if(GETxAPIxVAL(8) <= GETxAPIxVAL(5))
"816
[e $ ! <= ( _GETxAPIxVAL (1 -> -> 8 `i `uc ( _GETxAPIxVAL (1 -> -> 5 `i `uc 794  ]
[; ;State_Mchn.c: 817: {
"817
{
[; ;State_Mchn.c: 818: INCRxAPIxVAL(8);
"818
[e ( _INCRxAPIxVAL (1 -> -> 8 `i `uc ]
"819
}
[e :U 794 ]
[; ;State_Mchn.c: 819: }
[; ;State_Mchn.c: 820: Switch_Adjust_LB = 1;
"820
[e = _Switch_Adjust_LB -> -> 1 `i `uc ]
[; ;State_Mchn.c: 821: break;
"821
[e $U 790  ]
[; ;State_Mchn.c: 823: case 1 : if(Adjust_Counter >= 20)
"823
[e :U 795 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 796  ]
[; ;State_Mchn.c: 824: {
"824
{
[; ;State_Mchn.c: 825: Adjust_Counter = 0;
"825
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 826: Switch_Adjust_LB = 0;
"826
[e = _Switch_Adjust_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 827: break;
"827
[e $U 790  ]
"828
}
[; ;State_Mchn.c: 828: }
[e $U 797  ]
"829
[e :U 796 ]
[; ;State_Mchn.c: 829: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 797 ]
[; ;State_Mchn.c: 830: break;
"830
[e $U 790  ]
[; ;State_Mchn.c: 832: default : Switch_Adjust_LB = 0;
"832
[e :U 798 ]
[e = _Switch_Adjust_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 833: break;
"833
[e $U 790  ]
"834
}
[; ;State_Mchn.c: 834: }
[e $U 790  ]
"810
[e :U 791 ]
[e [\ _Switch_Adjust_LB , $ -> -> 0 `i `uc 792
 , $ -> -> 1 `i `uc 795
 798 ]
"834
[e :U 790 ]
[; ;State_Mchn.c: 835: break;
"835
[e $U 786  ]
[; ;State_Mchn.c: 837: default : break;
"837
[e :U 799 ]
[e $U 786  ]
"838
}
[; ;State_Mchn.c: 838: }
[e $U 786  ]
"805
[e :U 787 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 19 `i `uc , $ -> -> 0 `i `ui 788
 , $ -> -> 1 `i `ui 789
 799 ]
"838
[e :U 786 ]
[; ;State_Mchn.c: 841: switch(GETxAPIxVAL(20))
"841
[e $U 801  ]
[; ;State_Mchn.c: 842: {
"842
{
[; ;State_Mchn.c: 843: case 0 : Switch_Adjust_LF = 0;
"843
[e :U 802 ]
[e = _Switch_Adjust_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 844: break;
"844
[e $U 800  ]
[; ;State_Mchn.c: 846: case 1 : switch(Switch_Adjust_LF)
"846
[e :U 803 ]
[e $U 805  ]
[; ;State_Mchn.c: 847: {
"847
{
[; ;State_Mchn.c: 848: case 0 : if(GETxAPIxVAL(7) <= 1022)
"848
[e :U 806 ]
[e $ ! <= ( _GETxAPIxVAL (1 -> -> 7 `i `uc -> -> 1022 `i `ui 807  ]
[; ;State_Mchn.c: 849: {
"849
{
[; ;State_Mchn.c: 850: INCRxAPIxVAL(7);
"850
[e ( _INCRxAPIxVAL (1 -> -> 7 `i `uc ]
"851
}
[e :U 807 ]
[; ;State_Mchn.c: 851: }
[; ;State_Mchn.c: 852: if(GETxAPIxVAL(8) >= 1)
"852
[e $ ! >= ( _GETxAPIxVAL (1 -> -> 8 `i `uc -> -> 1 `i `ui 808  ]
[; ;State_Mchn.c: 853: {
"853
{
[; ;State_Mchn.c: 854: DECRxAPIxVAL(8);
"854
[e ( _DECRxAPIxVAL (1 -> -> 8 `i `uc ]
"855
}
[e :U 808 ]
[; ;State_Mchn.c: 855: }
[; ;State_Mchn.c: 856: Switch_Adjust_LF = 1;
"856
[e = _Switch_Adjust_LF -> -> 1 `i `uc ]
[; ;State_Mchn.c: 857: break;
"857
[e $U 804  ]
[; ;State_Mchn.c: 859: case 1 : if(Adjust_Counter >= 20)
"859
[e :U 809 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 810  ]
[; ;State_Mchn.c: 860: {
"860
{
[; ;State_Mchn.c: 861: Adjust_Counter = 0;
"861
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 862: Switch_Adjust_LF = 0;
"862
[e = _Switch_Adjust_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 863: break;
"863
[e $U 804  ]
"864
}
[; ;State_Mchn.c: 864: }
[e $U 811  ]
"865
[e :U 810 ]
[; ;State_Mchn.c: 865: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 811 ]
[; ;State_Mchn.c: 866: break;
"866
[e $U 804  ]
[; ;State_Mchn.c: 868: default : Switch_Adjust_LF = 0;
"868
[e :U 812 ]
[e = _Switch_Adjust_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 869: break;
"869
[e $U 804  ]
"870
}
[; ;State_Mchn.c: 870: }
[e $U 804  ]
"846
[e :U 805 ]
[e [\ _Switch_Adjust_LF , $ -> -> 0 `i `uc 806
 , $ -> -> 1 `i `uc 809
 812 ]
"870
[e :U 804 ]
[; ;State_Mchn.c: 871: break;
"871
[e $U 800  ]
[; ;State_Mchn.c: 873: default : break;
"873
[e :U 813 ]
[e $U 800  ]
"874
}
[; ;State_Mchn.c: 874: }
[e $U 800  ]
"841
[e :U 801 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 20 `i `uc , $ -> -> 0 `i `ui 802
 , $ -> -> 1 `i `ui 803
 813 ]
"874
[e :U 800 ]
[; ;State_Mchn.c: 876: switch(GETxAPIxVAL(21))
"876
[e $U 815  ]
[; ;State_Mchn.c: 877: {
"877
{
[; ;State_Mchn.c: 878: case 0 : Switch_Adjust_RB = 0;
"878
[e :U 816 ]
[e = _Switch_Adjust_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 879: break;
"879
[e $U 814  ]
[; ;State_Mchn.c: 881: case 1 : switch(Switch_Adjust_RB)
"881
[e :U 817 ]
[e $U 819  ]
[; ;State_Mchn.c: 882: {
"882
{
[; ;State_Mchn.c: 883: case 0 : if(GETxAPIxVAL(9) <= 250)
"883
[e :U 820 ]
[e $ ! <= ( _GETxAPIxVAL (1 -> -> 9 `i `uc -> -> 250 `i `ui 821  ]
[; ;State_Mchn.c: 884: {
"884
{
[; ;State_Mchn.c: 885: INCRxAPIxVAL(9);
"885
[e ( _INCRxAPIxVAL (1 -> -> 9 `i `uc ]
"886
}
[e :U 821 ]
[; ;State_Mchn.c: 886: }
[; ;State_Mchn.c: 887: Switch_Adjust_RB = 1;
"887
[e = _Switch_Adjust_RB -> -> 1 `i `uc ]
[; ;State_Mchn.c: 888: break;
"888
[e $U 818  ]
[; ;State_Mchn.c: 890: case 1 : if(Adjust_Counter >= 20)
"890
[e :U 822 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 823  ]
[; ;State_Mchn.c: 891: {
"891
{
[; ;State_Mchn.c: 892: Adjust_Counter = 0;
"892
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 893: Switch_Adjust_RB = 0;
"893
[e = _Switch_Adjust_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 894: break;
"894
[e $U 818  ]
"895
}
[; ;State_Mchn.c: 895: }
[e $U 824  ]
"896
[e :U 823 ]
[; ;State_Mchn.c: 896: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 824 ]
[; ;State_Mchn.c: 897: break;
"897
[e $U 818  ]
[; ;State_Mchn.c: 899: default : Switch_Adjust_RB = 0;
"899
[e :U 825 ]
[e = _Switch_Adjust_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 900: break;
"900
[e $U 818  ]
"901
}
[; ;State_Mchn.c: 901: }
[e $U 818  ]
"881
[e :U 819 ]
[e [\ _Switch_Adjust_RB , $ -> -> 0 `i `uc 820
 , $ -> -> 1 `i `uc 822
 825 ]
"901
[e :U 818 ]
[; ;State_Mchn.c: 902: break;
"902
[e $U 814  ]
[; ;State_Mchn.c: 904: default : break;
"904
[e :U 826 ]
[e $U 814  ]
"905
}
[; ;State_Mchn.c: 905: }
[e $U 814  ]
"876
[e :U 815 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 21 `i `uc , $ -> -> 0 `i `ui 816
 , $ -> -> 1 `i `ui 817
 826 ]
"905
[e :U 814 ]
[; ;State_Mchn.c: 908: switch(GETxAPIxVAL(22))
"908
[e $U 828  ]
[; ;State_Mchn.c: 909: {
"909
{
[; ;State_Mchn.c: 910: case 0 : Switch_Adjust_RF = 0;
"910
[e :U 829 ]
[e = _Switch_Adjust_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 911: break;
"911
[e $U 827  ]
[; ;State_Mchn.c: 913: case 1 : switch(Switch_Adjust_RF)
"913
[e :U 830 ]
[e $U 832  ]
[; ;State_Mchn.c: 914: {
"914
{
[; ;State_Mchn.c: 915: case 0 : if(GETxAPIxVAL(9) >= 1)
"915
[e :U 833 ]
[e $ ! >= ( _GETxAPIxVAL (1 -> -> 9 `i `uc -> -> 1 `i `ui 834  ]
[; ;State_Mchn.c: 916: {
"916
{
[; ;State_Mchn.c: 917: DECRxAPIxVAL(9);
"917
[e ( _DECRxAPIxVAL (1 -> -> 9 `i `uc ]
"918
}
[e :U 834 ]
[; ;State_Mchn.c: 918: }
[; ;State_Mchn.c: 919: Switch_Adjust_RF = 1;
"919
[e = _Switch_Adjust_RF -> -> 1 `i `uc ]
[; ;State_Mchn.c: 920: break;
"920
[e $U 831  ]
[; ;State_Mchn.c: 922: case 1 : if(Adjust_Counter >= 20)
"922
[e :U 835 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 836  ]
[; ;State_Mchn.c: 923: {
"923
{
[; ;State_Mchn.c: 924: Adjust_Counter = 0;
"924
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 925: Switch_Adjust_RF = 0;
"925
[e = _Switch_Adjust_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 926: break;
"926
[e $U 831  ]
"927
}
[; ;State_Mchn.c: 927: }
[e $U 837  ]
"928
[e :U 836 ]
[; ;State_Mchn.c: 928: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 837 ]
[; ;State_Mchn.c: 929: break;
"929
[e $U 831  ]
[; ;State_Mchn.c: 931: default : Switch_Adjust_RF = 0;
"931
[e :U 838 ]
[e = _Switch_Adjust_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 932: break;
"932
[e $U 831  ]
"933
}
[; ;State_Mchn.c: 933: }
[e $U 831  ]
"913
[e :U 832 ]
[e [\ _Switch_Adjust_RF , $ -> -> 0 `i `uc 833
 , $ -> -> 1 `i `uc 835
 838 ]
"933
[e :U 831 ]
[; ;State_Mchn.c: 934: break;
"934
[e $U 827  ]
[; ;State_Mchn.c: 936: default : break;
"936
[e :U 839 ]
[e $U 827  ]
"937
}
[; ;State_Mchn.c: 937: }
[e $U 827  ]
"908
[e :U 828 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 22 `i `uc , $ -> -> 0 `i `ui 829
 , $ -> -> 1 `i `ui 830
 839 ]
"937
[e :U 827 ]
[; ;State_Mchn.c: 938: if(Activate_Controls_Counter <= 1)
"938
[e $ ! <= _Activate_Controls_Counter -> -> 1 `i `ui 840  ]
[; ;State_Mchn.c: 939: {
"939
{
[; ;State_Mchn.c: 940: Switch_Activate_Controls = 0;
"940
[e = _Switch_Activate_Controls -> -> 0 `i `uc ]
[; ;State_Mchn.c: 941: Red_Led(0);
"941
[e ( _Red_Led (1 -> -> 0 `i `uc ]
"942
}
[e :U 840 ]
[; ;State_Mchn.c: 942: }
[; ;State_Mchn.c: 943: break;
"943
[e $U 775  ]
[; ;State_Mchn.c: 945: default : Switch_Activate_Controls = 0;
"945
[e :U 841 ]
[e = _Switch_Activate_Controls -> -> 0 `i `uc ]
[; ;State_Mchn.c: 946: Red_Led(0);
"946
[e ( _Red_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 947: break;
"947
[e $U 775  ]
"948
}
[; ;State_Mchn.c: 948: }
[e $U 775  ]
"767
[e :U 776 ]
[e [\ _Switch_Activate_Controls , $ -> -> 0 `i `uc 777
 , $ -> -> 1 `i `uc 780
 , $ -> -> 2 `i `uc 783
 841 ]
"948
[e :U 775 ]
[; ;State_Mchn.c: 950: default : break;
"950
[e :U 842 ]
[e $U 564  ]
"951
}
[; ;State_Mchn.c: 951: }
[e $U 564  ]
"124
[e :U 565 ]
[e [\ _Switch_Main , $ -> -> 0 `i `uc 566
 , $ -> -> 1 `i `uc 662
 , $ -> -> 2 `i `uc 759
 842 ]
"951
[e :U 564 ]
[; ;State_Mchn.c: 952: }
"952
[e :UE 563 ]
}
"968
[v _Green_Led `(v ~T0 @X0 1 sf1`uc ]
"969
{
[; ;State_Mchn.c: 968: static void Green_Led(unsigned char Operation)
[; ;State_Mchn.c: 969: {
[e :U _Green_Led ]
"968
[v _Operation `uc ~T0 @X0 1 r1 ]
"969
[f ]
[; ;State_Mchn.c: 970: switch(Operation)
"970
[e $U 845  ]
[; ;State_Mchn.c: 971: {
"971
{
[; ;State_Mchn.c: 972: case 0 : PORTDbits.RD6 = 0; break;
"972
[e :U 846 ]
[e = . . _PORTDbits 0 6 -> -> 0 `i `uc ]
[e $U 844  ]
[; ;State_Mchn.c: 974: case 1 : PORTDbits.RD6 = 1; break;
"974
[e :U 847 ]
[e = . . _PORTDbits 0 6 -> -> 1 `i `uc ]
[e $U 844  ]
[; ;State_Mchn.c: 976: case 2 : Green_Led_Counter++;
"976
[e :U 848 ]
[e ++ _Green_Led_Counter -> -> 1 `i `ui ]
[; ;State_Mchn.c: 977: if(Green_Led_Counter >= 3000)
"977
[e $ ! >= _Green_Led_Counter -> -> 3000 `i `ui 849  ]
[; ;State_Mchn.c: 978: {
"978
{
[; ;State_Mchn.c: 979: Green_Led_Counter = 0;
"979
[e = _Green_Led_Counter -> -> 0 `i `ui ]
"980
}
[e :U 849 ]
[; ;State_Mchn.c: 980: }
[; ;State_Mchn.c: 981: if(Green_Led_Counter >= 3000/2)
"981
[e $ ! >= _Green_Led_Counter -> / -> 3000 `i -> 2 `i `ui 850  ]
[; ;State_Mchn.c: 982: {
"982
{
[; ;State_Mchn.c: 983: PORTDbits.RD6 = 1;
"983
[e = . . _PORTDbits 0 6 -> -> 1 `i `uc ]
"984
}
[; ;State_Mchn.c: 984: }
[e $U 851  ]
"985
[e :U 850 ]
[; ;State_Mchn.c: 985: else {PORTDbits.RD6 = 0;}
{
[e = . . _PORTDbits 0 6 -> -> 0 `i `uc ]
}
[e :U 851 ]
[; ;State_Mchn.c: 986: break;
"986
[e $U 844  ]
[; ;State_Mchn.c: 988: case 3 : Green_Led_Counter++;
"988
[e :U 852 ]
[e ++ _Green_Led_Counter -> -> 1 `i `ui ]
[; ;State_Mchn.c: 989: if(Green_Led_Counter >= 1000)
"989
[e $ ! >= _Green_Led_Counter -> -> 1000 `i `ui 853  ]
[; ;State_Mchn.c: 990: {
"990
{
[; ;State_Mchn.c: 991: Green_Led_Counter = 0;
"991
[e = _Green_Led_Counter -> -> 0 `i `ui ]
"992
}
[e :U 853 ]
[; ;State_Mchn.c: 992: }
[; ;State_Mchn.c: 993: if(Green_Led_Counter >= 1000/2)
"993
[e $ ! >= _Green_Led_Counter -> / -> 1000 `i -> 2 `i `ui 854  ]
[; ;State_Mchn.c: 994: {
"994
{
[; ;State_Mchn.c: 995: PORTDbits.RD6 = 1;
"995
[e = . . _PORTDbits 0 6 -> -> 1 `i `uc ]
"996
}
[; ;State_Mchn.c: 996: }
[e $U 855  ]
"997
[e :U 854 ]
[; ;State_Mchn.c: 997: else {PORTDbits.RD6 = 0;}
{
[e = . . _PORTDbits 0 6 -> -> 0 `i `uc ]
}
[e :U 855 ]
[; ;State_Mchn.c: 998: break;
"998
[e $U 844  ]
[; ;State_Mchn.c: 1000: default : break;
"1000
[e :U 856 ]
[e $U 844  ]
"1001
}
[; ;State_Mchn.c: 1001: }
[e $U 844  ]
"970
[e :U 845 ]
[e [\ _Operation , $ -> -> 0 `i `uc 846
 , $ -> -> 1 `i `uc 847
 , $ -> -> 2 `i `uc 848
 , $ -> -> 3 `i `uc 852
 856 ]
"1001
[e :U 844 ]
[; ;State_Mchn.c: 1002: }
"1002
[e :UE 843 ]
}
"1018
[v _Red_Led `(v ~T0 @X0 1 sf1`uc ]
"1019
{
[; ;State_Mchn.c: 1018: static void Red_Led(unsigned char Operation)
[; ;State_Mchn.c: 1019: {
[e :U _Red_Led ]
"1018
[v _Operation `uc ~T0 @X0 1 r1 ]
"1019
[f ]
[; ;State_Mchn.c: 1020: switch(Operation)
"1020
[e $U 859  ]
[; ;State_Mchn.c: 1021: {
"1021
{
[; ;State_Mchn.c: 1022: case 0 : PORTDbits.RD5 = 0; break;
"1022
[e :U 860 ]
[e = . . _PORTDbits 0 5 -> -> 0 `i `uc ]
[e $U 858  ]
[; ;State_Mchn.c: 1024: case 1 : PORTDbits.RD5 = 1; break;
"1024
[e :U 861 ]
[e = . . _PORTDbits 0 5 -> -> 1 `i `uc ]
[e $U 858  ]
[; ;State_Mchn.c: 1026: case 2 : Red_Led_Counter++;
"1026
[e :U 862 ]
[e ++ _Red_Led_Counter -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1027: if(Red_Led_Counter >= 3000)
"1027
[e $ ! >= _Red_Led_Counter -> -> 3000 `i `ui 863  ]
[; ;State_Mchn.c: 1028: {
"1028
{
[; ;State_Mchn.c: 1029: Red_Led_Counter = 0;
"1029
[e = _Red_Led_Counter -> -> 0 `i `ui ]
"1030
}
[e :U 863 ]
[; ;State_Mchn.c: 1030: }
[; ;State_Mchn.c: 1031: if(Red_Led_Counter >= 3000/2)
"1031
[e $ ! >= _Red_Led_Counter -> / -> 3000 `i -> 2 `i `ui 864  ]
[; ;State_Mchn.c: 1032: {
"1032
{
[; ;State_Mchn.c: 1033: PORTDbits.RD5 = 1;
"1033
[e = . . _PORTDbits 0 5 -> -> 1 `i `uc ]
"1034
}
[; ;State_Mchn.c: 1034: }
[e $U 865  ]
"1035
[e :U 864 ]
[; ;State_Mchn.c: 1035: else {PORTDbits.RD5 = 0;}
{
[e = . . _PORTDbits 0 5 -> -> 0 `i `uc ]
}
[e :U 865 ]
[; ;State_Mchn.c: 1036: break;
"1036
[e $U 858  ]
[; ;State_Mchn.c: 1038: case 3 : Red_Led_Counter++;
"1038
[e :U 866 ]
[e ++ _Red_Led_Counter -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1039: if(Red_Led_Counter >= 1000)
"1039
[e $ ! >= _Red_Led_Counter -> -> 1000 `i `ui 867  ]
[; ;State_Mchn.c: 1040: {
"1040
{
[; ;State_Mchn.c: 1041: Red_Led_Counter = 0;
"1041
[e = _Red_Led_Counter -> -> 0 `i `ui ]
"1042
}
[e :U 867 ]
[; ;State_Mchn.c: 1042: }
[; ;State_Mchn.c: 1043: if(Red_Led_Counter >= 1000/2)
"1043
[e $ ! >= _Red_Led_Counter -> / -> 1000 `i -> 2 `i `ui 868  ]
[; ;State_Mchn.c: 1044: {
"1044
{
[; ;State_Mchn.c: 1045: PORTDbits.RD5 = 1;
"1045
[e = . . _PORTDbits 0 5 -> -> 1 `i `uc ]
"1046
}
[; ;State_Mchn.c: 1046: }
[e $U 869  ]
"1047
[e :U 868 ]
[; ;State_Mchn.c: 1047: else {PORTDbits.RD5 = 0;}
{
[e = . . _PORTDbits 0 5 -> -> 0 `i `uc ]
}
[e :U 869 ]
[; ;State_Mchn.c: 1048: break;
"1048
[e $U 858  ]
[; ;State_Mchn.c: 1050: default : break;
"1050
[e :U 870 ]
[e $U 858  ]
"1051
}
[; ;State_Mchn.c: 1051: }
[e $U 858  ]
"1020
[e :U 859 ]
[e [\ _Operation , $ -> -> 0 `i `uc 860
 , $ -> -> 1 `i `uc 861
 , $ -> -> 2 `i `uc 862
 , $ -> -> 3 `i `uc 866
 870 ]
"1051
[e :U 858 ]
[; ;State_Mchn.c: 1052: }
"1052
[e :UE 857 ]
}
"1068
[v _Train_Path `(uc ~T0 @X0 1 sf2`uc`uc ]
"1069
{
[; ;State_Mchn.c: 1068: static char Train_Path(unsigned char From, unsigned char To)
[; ;State_Mchn.c: 1069: {
[e :U _Train_Path ]
"1068
[v _From `uc ~T0 @X0 1 r1 ]
[v _To `uc ~T0 @X0 1 r2 ]
"1069
[f ]
"1070
[v F5139 `uc ~T0 @X0 1 s Return_Val ]
[i F5139
-> -U -> 1 `i `uc
]
[; ;State_Mchn.c: 1070: static char Return_Val = (char)-1;
[; ;State_Mchn.c: 1072: switch(Switch_Train_Path)
"1072
[e $U 873  ]
[; ;State_Mchn.c: 1073: {
"1073
{
[; ;State_Mchn.c: 1074: case 0 : switch(From)
"1074
[e :U 874 ]
[e $U 876  ]
[; ;State_Mchn.c: 1075: {
"1075
{
[; ;State_Mchn.c: 1076: case 2 : if(Junction(1, 0) == (char)0)
"1076
[e :U 877 ]
[e $ ! == -> ( _Junction (2 , -> -> 1 `i `uc -> -> 0 `i `uc `i -> -> -> 0 `i `uc `i 878  ]
[; ;State_Mchn.c: 1077: {
"1077
{
[; ;State_Mchn.c: 1078: Switch_Train_Path = 1;
"1078
[e = _Switch_Train_Path -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1079: Return_Val = (char)-1;
"1079
[e = F5139 -> -U -> 1 `i `uc ]
"1080
}
[e :U 878 ]
[; ;State_Mchn.c: 1080: }
[; ;State_Mchn.c: 1081: Return_Val = (char)-1;
"1081
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1082: break;
"1082
[e $U 875  ]
[; ;State_Mchn.c: 1083: case 3 : if(Junction(1, 1) == (char)0)
"1083
[e :U 879 ]
[e $ ! == -> ( _Junction (2 , -> -> 1 `i `uc -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 880  ]
[; ;State_Mchn.c: 1084: {
"1084
{
[; ;State_Mchn.c: 1085: Switch_Train_Path = 1;
"1085
[e = _Switch_Train_Path -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1086: Return_Val = (char)-1;
"1086
[e = F5139 -> -U -> 1 `i `uc ]
"1087
}
[e :U 880 ]
[; ;State_Mchn.c: 1087: }
[; ;State_Mchn.c: 1088: Return_Val = (char)-1;
"1088
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1089: break;
"1089
[e $U 875  ]
[; ;State_Mchn.c: 1090: case 0 : if(Junction(0, 1) == (char)0)
"1090
[e :U 881 ]
[e $ ! == -> ( _Junction (2 , -> -> 0 `i `uc -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 882  ]
[; ;State_Mchn.c: 1091: {
"1091
{
[; ;State_Mchn.c: 1092: Switch_Train_Path = 1;
"1092
[e = _Switch_Train_Path -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1093: Return_Val = (char)-1;
"1093
[e = F5139 -> -U -> 1 `i `uc ]
"1094
}
[e :U 882 ]
[; ;State_Mchn.c: 1094: }
[; ;State_Mchn.c: 1095: Return_Val = (char)-1;
"1095
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1096: break;
"1096
[e $U 875  ]
[; ;State_Mchn.c: 1097: case 1 : if(Junction(0, 0) == (char)0)
"1097
[e :U 883 ]
[e $ ! == -> ( _Junction (2 , -> -> 0 `i `uc -> -> 0 `i `uc `i -> -> -> 0 `i `uc `i 884  ]
[; ;State_Mchn.c: 1098: {
"1098
{
[; ;State_Mchn.c: 1099: Switch_Train_Path = 1;
"1099
[e = _Switch_Train_Path -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1100: Return_Val = (char)-1;
"1100
[e = F5139 -> -U -> 1 `i `uc ]
"1101
}
[e :U 884 ]
[; ;State_Mchn.c: 1101: }
[; ;State_Mchn.c: 1102: Return_Val = (char)-1;
"1102
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1103: break;
"1103
[e $U 875  ]
[; ;State_Mchn.c: 1104: default : break;
"1104
[e :U 885 ]
[e $U 875  ]
"1105
}
[; ;State_Mchn.c: 1105: }
[e $U 875  ]
"1074
[e :U 876 ]
[e [\ _From , $ -> -> 2 `i `uc 877
 , $ -> -> 3 `i `uc 879
 , $ -> -> 0 `i `uc 881
 , $ -> -> 1 `i `uc 883
 885 ]
"1105
[e :U 875 ]
[; ;State_Mchn.c: 1106: break;
"1106
[e $U 872  ]
[; ;State_Mchn.c: 1108: case 1 : switch(To)
"1108
[e :U 886 ]
[e $U 888  ]
[; ;State_Mchn.c: 1109: {
"1109
{
[; ;State_Mchn.c: 1110: case 2 : if(Junction(1, 0) == (char)0)
"1110
[e :U 889 ]
[e $ ! == -> ( _Junction (2 , -> -> 1 `i `uc -> -> 0 `i `uc `i -> -> -> 0 `i `uc `i 890  ]
[; ;State_Mchn.c: 1111: {
"1111
{
[; ;State_Mchn.c: 1112: Switch_Train_Path = 2;
"1112
[e = _Switch_Train_Path -> -> 2 `i `uc ]
[; ;State_Mchn.c: 1113: Return_Val = (char)-1;
"1113
[e = F5139 -> -U -> 1 `i `uc ]
"1114
}
[e :U 890 ]
[; ;State_Mchn.c: 1114: }
[; ;State_Mchn.c: 1115: Return_Val = (char)-1;
"1115
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1116: break;
"1116
[e $U 887  ]
[; ;State_Mchn.c: 1117: case 3 : if(Junction(1, 1) == (char)0)
"1117
[e :U 891 ]
[e $ ! == -> ( _Junction (2 , -> -> 1 `i `uc -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 892  ]
[; ;State_Mchn.c: 1118: {
"1118
{
[; ;State_Mchn.c: 1119: Switch_Train_Path = 2;
"1119
[e = _Switch_Train_Path -> -> 2 `i `uc ]
[; ;State_Mchn.c: 1120: Return_Val = (char)-1;
"1120
[e = F5139 -> -U -> 1 `i `uc ]
"1121
}
[e :U 892 ]
[; ;State_Mchn.c: 1121: }
[; ;State_Mchn.c: 1122: Return_Val = (char)-1;
"1122
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1123: break;
"1123
[e $U 887  ]
[; ;State_Mchn.c: 1124: case 0 : if(Junction(0, 1) == (char)0)
"1124
[e :U 893 ]
[e $ ! == -> ( _Junction (2 , -> -> 0 `i `uc -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 894  ]
[; ;State_Mchn.c: 1125: {
"1125
{
[; ;State_Mchn.c: 1126: Switch_Train_Path = 2;
"1126
[e = _Switch_Train_Path -> -> 2 `i `uc ]
[; ;State_Mchn.c: 1127: Return_Val = (char)-1;
"1127
[e = F5139 -> -U -> 1 `i `uc ]
"1128
}
[e :U 894 ]
[; ;State_Mchn.c: 1128: }
[; ;State_Mchn.c: 1129: Return_Val = (char)-1;
"1129
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1130: break;
"1130
[e $U 887  ]
[; ;State_Mchn.c: 1131: case 1 : if(Junction(0, 0) == (char)0)
"1131
[e :U 895 ]
[e $ ! == -> ( _Junction (2 , -> -> 0 `i `uc -> -> 0 `i `uc `i -> -> -> 0 `i `uc `i 896  ]
[; ;State_Mchn.c: 1132: {
"1132
{
[; ;State_Mchn.c: 1133: Switch_Train_Path = 2;
"1133
[e = _Switch_Train_Path -> -> 2 `i `uc ]
[; ;State_Mchn.c: 1134: Return_Val = (char)-1;
"1134
[e = F5139 -> -U -> 1 `i `uc ]
"1135
}
[e :U 896 ]
[; ;State_Mchn.c: 1135: }
[; ;State_Mchn.c: 1136: Return_Val = (char)-1;
"1136
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1137: break;
"1137
[e $U 887  ]
[; ;State_Mchn.c: 1138: default : break;
"1138
[e :U 897 ]
[e $U 887  ]
"1139
}
[; ;State_Mchn.c: 1139: }
[e $U 887  ]
"1108
[e :U 888 ]
[e [\ _To , $ -> -> 2 `i `uc 889
 , $ -> -> 3 `i `uc 891
 , $ -> -> 0 `i `uc 893
 , $ -> -> 1 `i `uc 895
 897 ]
"1139
[e :U 887 ]
[; ;State_Mchn.c: 1140: break;
"1140
[e $U 872  ]
[; ;State_Mchn.c: 1142: case 2 : switch(To)
"1142
[e :U 898 ]
[e $U 900  ]
[; ;State_Mchn.c: 1143: {
"1143
{
[; ;State_Mchn.c: 1144: case 2 : if(Train_Move_Right_Start() == (char)0)
"1144
[e :U 901 ]
[e $ ! == -> ( _Train_Move_Right_Start ..  `i -> -> -> 0 `i `uc `i 902  ]
[; ;State_Mchn.c: 1145: {
"1145
{
[; ;State_Mchn.c: 1146: Switch_Train_Path = 3;
"1146
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1147: Return_Val = (char)-1;
"1147
[e = F5139 -> -U -> 1 `i `uc ]
"1148
}
[e :U 902 ]
[; ;State_Mchn.c: 1148: }
[; ;State_Mchn.c: 1149: Return_Val = (char)-1;
"1149
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1150: break;
"1150
[e $U 899  ]
[; ;State_Mchn.c: 1151: case 3 : if(Train_Move_Right_Start() == (char)0)
"1151
[e :U 903 ]
[e $ ! == -> ( _Train_Move_Right_Start ..  `i -> -> -> 0 `i `uc `i 904  ]
[; ;State_Mchn.c: 1152: {
"1152
{
[; ;State_Mchn.c: 1153: Switch_Train_Path = 3;
"1153
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1154: Return_Val = (char)-1;
"1154
[e = F5139 -> -U -> 1 `i `uc ]
"1155
}
[e :U 904 ]
[; ;State_Mchn.c: 1155: }
[; ;State_Mchn.c: 1156: Return_Val = (char)-1;
"1156
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1157: break;
"1157
[e $U 899  ]
[; ;State_Mchn.c: 1158: case 0 : if(Train_Move_Left_Start() == (char)0)
"1158
[e :U 905 ]
[e $ ! == -> ( _Train_Move_Left_Start ..  `i -> -> -> 0 `i `uc `i 906  ]
[; ;State_Mchn.c: 1159: {
"1159
{
[; ;State_Mchn.c: 1160: Switch_Train_Path = 3;
"1160
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1161: Return_Val = (char)-1;
"1161
[e = F5139 -> -U -> 1 `i `uc ]
"1162
}
[e :U 906 ]
[; ;State_Mchn.c: 1162: }
[; ;State_Mchn.c: 1163: Return_Val = (char)-1;
"1163
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1164: break;
"1164
[e $U 899  ]
[; ;State_Mchn.c: 1165: case 1 : if(Train_Move_Left_Start() == (char)0)
"1165
[e :U 907 ]
[e $ ! == -> ( _Train_Move_Left_Start ..  `i -> -> -> 0 `i `uc `i 908  ]
[; ;State_Mchn.c: 1166: {
"1166
{
[; ;State_Mchn.c: 1167: Switch_Train_Path = 3;
"1167
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1168: Return_Val = (char)-1;
"1168
[e = F5139 -> -U -> 1 `i `uc ]
"1169
}
[e :U 908 ]
[; ;State_Mchn.c: 1169: }
[; ;State_Mchn.c: 1170: Return_Val = (char)-1;
"1170
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1171: break;
"1171
[e $U 899  ]
[; ;State_Mchn.c: 1172: default : break;
"1172
[e :U 909 ]
[e $U 899  ]
"1173
}
[; ;State_Mchn.c: 1173: }
[e $U 899  ]
"1142
[e :U 900 ]
[e [\ _To , $ -> -> 2 `i `uc 901
 , $ -> -> 3 `i `uc 903
 , $ -> -> 0 `i `uc 905
 , $ -> -> 1 `i `uc 907
 909 ]
"1173
[e :U 899 ]
[; ;State_Mchn.c: 1174: break;
"1174
[e $U 872  ]
[; ;State_Mchn.c: 1176: case 3 : switch(To)
"1176
[e :U 910 ]
[e $U 912  ]
[; ;State_Mchn.c: 1177: {
"1177
{
[; ;State_Mchn.c: 1178: case 2 : if(GETxAPIxVAL(12) == 1){
"1178
[e :U 913 ]
[e $ ! == ( _GETxAPIxVAL (1 -> -> 12 `i `uc -> -> 1 `i `ui 914  ]
{
[; ;State_Mchn.c: 1179: Switch_Train_Path = 4;
"1179
[e = _Switch_Train_Path -> -> 4 `i `uc ]
"1180
}
[; ;State_Mchn.c: 1180: }
[e $U 915  ]
"1181
[e :U 914 ]
[; ;State_Mchn.c: 1181: else if(GETxAPIxVAL(25) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 25 `i `uc -> -> 1 `i `ui 916  ]
{
[; ;State_Mchn.c: 1182: Switch_Train_Path = 5;
"1182
[e = _Switch_Train_Path -> -> 5 `i `uc ]
"1183
}
[; ;State_Mchn.c: 1183: }
[e $U 917  ]
"1184
[e :U 916 ]
[; ;State_Mchn.c: 1184: else if(GETxAPIxVAL(26) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 26 `i `uc -> -> 1 `i `ui 918  ]
{
[; ;State_Mchn.c: 1185: Switch_Train_Path = 6;
"1185
[e = _Switch_Train_Path -> -> 6 `i `uc ]
"1186
}
[; ;State_Mchn.c: 1186: }
[e $U 919  ]
"1187
[e :U 918 ]
[; ;State_Mchn.c: 1187: else if(GETxAPIxVAL(28) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 28 `i `uc -> -> 1 `i `ui 920  ]
{
[; ;State_Mchn.c: 1188: Switch_Train_Path = 7;
"1188
[e = _Switch_Train_Path -> -> 7 `i `uc ]
"1189
}
[; ;State_Mchn.c: 1189: }
[e $U 921  ]
"1190
[e :U 920 ]
[; ;State_Mchn.c: 1190: else if(GETxAPIxVAL(27) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 27 `i `uc -> -> 1 `i `ui 922  ]
{
[; ;State_Mchn.c: 1191: Switch_Train_Path = 8;
"1191
[e = _Switch_Train_Path -> -> 8 `i `uc ]
"1192
}
[; ;State_Mchn.c: 1192: }
[e $U 923  ]
"1193
[e :U 922 ]
[; ;State_Mchn.c: 1193: else{
{
[; ;State_Mchn.c: 1194: SetDCPWM1(GETxAPIxVAL(7));
"1194
[e ( _SetDCPWM1 (1 ( _GETxAPIxVAL (1 -> -> 7 `i `uc ]
[; ;State_Mchn.c: 1195: Train_Move_Pwm_Count = GETxAPIxVAL(7);
"1195
[e = _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 7 `i `uc ]
"1196
}
[e :U 923 ]
[e :U 921 ]
[e :U 919 ]
[e :U 917 ]
[e :U 915 ]
[; ;State_Mchn.c: 1196: }
[; ;State_Mchn.c: 1197: Return_Val = (char)-1;
"1197
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1198: break;
"1198
[e $U 911  ]
[; ;State_Mchn.c: 1199: case 3 : if(GETxAPIxVAL(13) == 1){
"1199
[e :U 924 ]
[e $ ! == ( _GETxAPIxVAL (1 -> -> 13 `i `uc -> -> 1 `i `ui 925  ]
{
[; ;State_Mchn.c: 1200: Switch_Train_Path = 4;
"1200
[e = _Switch_Train_Path -> -> 4 `i `uc ]
"1201
}
[; ;State_Mchn.c: 1201: }
[e $U 926  ]
"1202
[e :U 925 ]
[; ;State_Mchn.c: 1202: else if(GETxAPIxVAL(25) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 25 `i `uc -> -> 1 `i `ui 927  ]
{
[; ;State_Mchn.c: 1203: Switch_Train_Path = 5;
"1203
[e = _Switch_Train_Path -> -> 5 `i `uc ]
"1204
}
[; ;State_Mchn.c: 1204: }
[e $U 928  ]
"1205
[e :U 927 ]
[; ;State_Mchn.c: 1205: else if(GETxAPIxVAL(26) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 26 `i `uc -> -> 1 `i `ui 929  ]
{
[; ;State_Mchn.c: 1206: Switch_Train_Path = 6;
"1206
[e = _Switch_Train_Path -> -> 6 `i `uc ]
"1207
}
[; ;State_Mchn.c: 1207: }
[e $U 930  ]
"1208
[e :U 929 ]
[; ;State_Mchn.c: 1208: else if(GETxAPIxVAL(28) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 28 `i `uc -> -> 1 `i `ui 931  ]
{
[; ;State_Mchn.c: 1209: Switch_Train_Path = 7;
"1209
[e = _Switch_Train_Path -> -> 7 `i `uc ]
"1210
}
[; ;State_Mchn.c: 1210: }
[e $U 932  ]
"1211
[e :U 931 ]
[; ;State_Mchn.c: 1211: else if(GETxAPIxVAL(27) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 27 `i `uc -> -> 1 `i `ui 933  ]
{
[; ;State_Mchn.c: 1212: Switch_Train_Path = 8;
"1212
[e = _Switch_Train_Path -> -> 8 `i `uc ]
"1213
}
[; ;State_Mchn.c: 1213: }
[e $U 934  ]
"1214
[e :U 933 ]
[; ;State_Mchn.c: 1214: else{
{
[; ;State_Mchn.c: 1215: SetDCPWM1(GETxAPIxVAL(7));
"1215
[e ( _SetDCPWM1 (1 ( _GETxAPIxVAL (1 -> -> 7 `i `uc ]
[; ;State_Mchn.c: 1216: Train_Move_Pwm_Count = GETxAPIxVAL(7);
"1216
[e = _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 7 `i `uc ]
"1217
}
[e :U 934 ]
[e :U 932 ]
[e :U 930 ]
[e :U 928 ]
[e :U 926 ]
[; ;State_Mchn.c: 1217: }
[; ;State_Mchn.c: 1218: Return_Val = (char)-1;
"1218
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1219: break;
"1219
[e $U 911  ]
[; ;State_Mchn.c: 1220: case 0 : if(GETxAPIxVAL(14) == 1)
"1220
[e :U 935 ]
[e $ ! == ( _GETxAPIxVAL (1 -> -> 14 `i `uc -> -> 1 `i `ui 936  ]
[; ;State_Mchn.c: 1221: {
"1221
{
[; ;State_Mchn.c: 1222: Switch_Train_Path = 4;
"1222
[e = _Switch_Train_Path -> -> 4 `i `uc ]
"1223
}
[; ;State_Mchn.c: 1223: }
[e $U 937  ]
"1224
[e :U 936 ]
[; ;State_Mchn.c: 1224: else if(GETxAPIxVAL(25) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 25 `i `uc -> -> 1 `i `ui 938  ]
{
[; ;State_Mchn.c: 1225: Switch_Train_Path = 9;
"1225
[e = _Switch_Train_Path -> -> 9 `i `uc ]
"1226
}
[; ;State_Mchn.c: 1226: }
[e $U 939  ]
"1227
[e :U 938 ]
[; ;State_Mchn.c: 1227: else if(GETxAPIxVAL(26) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 26 `i `uc -> -> 1 `i `ui 940  ]
{
[; ;State_Mchn.c: 1228: Switch_Train_Path = 10;
"1228
[e = _Switch_Train_Path -> -> 10 `i `uc ]
"1229
}
[; ;State_Mchn.c: 1229: }
[e $U 941  ]
"1230
[e :U 940 ]
[; ;State_Mchn.c: 1230: else if(GETxAPIxVAL(28) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 28 `i `uc -> -> 1 `i `ui 942  ]
{
[; ;State_Mchn.c: 1231: Switch_Train_Path = 11;
"1231
[e = _Switch_Train_Path -> -> 11 `i `uc ]
"1232
}
[; ;State_Mchn.c: 1232: }
[e $U 943  ]
"1233
[e :U 942 ]
[; ;State_Mchn.c: 1233: else if(GETxAPIxVAL(27) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 27 `i `uc -> -> 1 `i `ui 944  ]
{
[; ;State_Mchn.c: 1234: Switch_Train_Path = 12;
"1234
[e = _Switch_Train_Path -> -> 12 `i `uc ]
"1235
}
[; ;State_Mchn.c: 1235: }
[e $U 945  ]
"1236
[e :U 944 ]
[; ;State_Mchn.c: 1236: else{
{
[; ;State_Mchn.c: 1237: SetDCPWM1(GETxAPIxVAL(8));
"1237
[e ( _SetDCPWM1 (1 ( _GETxAPIxVAL (1 -> -> 8 `i `uc ]
[; ;State_Mchn.c: 1238: Train_Move_Pwm_Count = GETxAPIxVAL(8);
"1238
[e = _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 8 `i `uc ]
"1239
}
[e :U 945 ]
[e :U 943 ]
[e :U 941 ]
[e :U 939 ]
[e :U 937 ]
[; ;State_Mchn.c: 1239: }
[; ;State_Mchn.c: 1240: Return_Val = (char)-1;
"1240
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1241: break;
"1241
[e $U 911  ]
[; ;State_Mchn.c: 1242: case 1 : if(GETxAPIxVAL(15) == 1)
"1242
[e :U 946 ]
[e $ ! == ( _GETxAPIxVAL (1 -> -> 15 `i `uc -> -> 1 `i `ui 947  ]
[; ;State_Mchn.c: 1243: {
"1243
{
[; ;State_Mchn.c: 1244: Switch_Train_Path = 4;
"1244
[e = _Switch_Train_Path -> -> 4 `i `uc ]
"1245
}
[; ;State_Mchn.c: 1245: }
[e $U 948  ]
"1246
[e :U 947 ]
[; ;State_Mchn.c: 1246: else if(GETxAPIxVAL(25) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 25 `i `uc -> -> 1 `i `ui 949  ]
{
[; ;State_Mchn.c: 1247: Switch_Train_Path = 9;
"1247
[e = _Switch_Train_Path -> -> 9 `i `uc ]
"1248
}
[; ;State_Mchn.c: 1248: }
[e $U 950  ]
"1249
[e :U 949 ]
[; ;State_Mchn.c: 1249: else if(GETxAPIxVAL(26) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 26 `i `uc -> -> 1 `i `ui 951  ]
{
[; ;State_Mchn.c: 1250: Switch_Train_Path = 10;
"1250
[e = _Switch_Train_Path -> -> 10 `i `uc ]
"1251
}
[; ;State_Mchn.c: 1251: }
[e $U 952  ]
"1252
[e :U 951 ]
[; ;State_Mchn.c: 1252: else if(GETxAPIxVAL(28) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 28 `i `uc -> -> 1 `i `ui 953  ]
{
[; ;State_Mchn.c: 1253: Switch_Train_Path = 11;
"1253
[e = _Switch_Train_Path -> -> 11 `i `uc ]
"1254
}
[; ;State_Mchn.c: 1254: }
[e $U 954  ]
"1255
[e :U 953 ]
[; ;State_Mchn.c: 1255: else if(GETxAPIxVAL(27) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 27 `i `uc -> -> 1 `i `ui 955  ]
{
[; ;State_Mchn.c: 1256: Switch_Train_Path = 12;
"1256
[e = _Switch_Train_Path -> -> 12 `i `uc ]
"1257
}
[; ;State_Mchn.c: 1257: }
[e $U 956  ]
"1258
[e :U 955 ]
[; ;State_Mchn.c: 1258: else{
{
[; ;State_Mchn.c: 1259: SetDCPWM1(GETxAPIxVAL(8));
"1259
[e ( _SetDCPWM1 (1 ( _GETxAPIxVAL (1 -> -> 8 `i `uc ]
[; ;State_Mchn.c: 1260: Train_Move_Pwm_Count = GETxAPIxVAL(8);
"1260
[e = _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 8 `i `uc ]
"1261
}
[e :U 956 ]
[e :U 954 ]
[e :U 952 ]
[e :U 950 ]
[e :U 948 ]
[; ;State_Mchn.c: 1261: }
[; ;State_Mchn.c: 1262: Return_Val = (char)-1;
"1262
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1263: break;
"1263
[e $U 911  ]
[; ;State_Mchn.c: 1264: default : break;
"1264
[e :U 957 ]
[e $U 911  ]
"1265
}
[; ;State_Mchn.c: 1265: }
[e $U 911  ]
"1176
[e :U 912 ]
[e [\ _To , $ -> -> 2 `i `uc 913
 , $ -> -> 3 `i `uc 924
 , $ -> -> 0 `i `uc 935
 , $ -> -> 1 `i `uc 946
 957 ]
"1265
[e :U 911 ]
[; ;State_Mchn.c: 1266: break;
"1266
[e $U 872  ]
[; ;State_Mchn.c: 1268: case 4 : switch(To)
"1268
[e :U 958 ]
[e $U 960  ]
[; ;State_Mchn.c: 1269: {
"1269
{
[; ;State_Mchn.c: 1270: case 2 : if(Train_Move_Right_Brake() == (char)0)
"1270
[e :U 961 ]
[e $ ! == -> ( _Train_Move_Right_Brake ..  `i -> -> -> 0 `i `uc `i 962  ]
[; ;State_Mchn.c: 1271: {
"1271
{
[; ;State_Mchn.c: 1272: Switch_Train_Path = 0;
"1272
[e = _Switch_Train_Path -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1273: Return_Val = (char)0;
"1273
[e = F5139 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1274: break;
"1274
[e $U 959  ]
"1275
}
[e :U 962 ]
[; ;State_Mchn.c: 1275: }
[; ;State_Mchn.c: 1276: Return_Val = (char)-1;
"1276
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1277: break;
"1277
[e $U 959  ]
[; ;State_Mchn.c: 1278: case 3 : if(Train_Move_Right_Brake() == (char)0)
"1278
[e :U 963 ]
[e $ ! == -> ( _Train_Move_Right_Brake ..  `i -> -> -> 0 `i `uc `i 964  ]
[; ;State_Mchn.c: 1279: {
"1279
{
[; ;State_Mchn.c: 1280: Switch_Train_Path = 0;
"1280
[e = _Switch_Train_Path -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1281: Return_Val = (char)0;
"1281
[e = F5139 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1282: break;
"1282
[e $U 959  ]
"1283
}
[e :U 964 ]
[; ;State_Mchn.c: 1283: }
[; ;State_Mchn.c: 1284: Return_Val = (char)-1;
"1284
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1285: break;
"1285
[e $U 959  ]
[; ;State_Mchn.c: 1286: case 0 : if(Train_Move_Left_Brake() == (char)0)
"1286
[e :U 965 ]
[e $ ! == -> ( _Train_Move_Left_Brake ..  `i -> -> -> 0 `i `uc `i 966  ]
[; ;State_Mchn.c: 1287: {
"1287
{
[; ;State_Mchn.c: 1288: Switch_Train_Path = 0;
"1288
[e = _Switch_Train_Path -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1289: Return_Val = (char)0;
"1289
[e = F5139 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1290: break;
"1290
[e $U 959  ]
"1291
}
[e :U 966 ]
[; ;State_Mchn.c: 1291: }
[; ;State_Mchn.c: 1292: Return_Val = (char)-1;
"1292
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1293: break;
"1293
[e $U 959  ]
[; ;State_Mchn.c: 1294: case 1 : if(Train_Move_Left_Brake() == (char)0)
"1294
[e :U 967 ]
[e $ ! == -> ( _Train_Move_Left_Brake ..  `i -> -> -> 0 `i `uc `i 968  ]
[; ;State_Mchn.c: 1295: {
"1295
{
[; ;State_Mchn.c: 1296: Switch_Train_Path = 0;
"1296
[e = _Switch_Train_Path -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1297: Return_Val = (char)0;
"1297
[e = F5139 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1298: break;
"1298
[e $U 959  ]
"1299
}
[e :U 968 ]
[; ;State_Mchn.c: 1299: }
[; ;State_Mchn.c: 1300: Return_Val = (char)-1;
"1300
[e = F5139 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1301: break;
"1301
[e $U 959  ]
[; ;State_Mchn.c: 1302: default : break;
"1302
[e :U 969 ]
[e $U 959  ]
"1303
}
[; ;State_Mchn.c: 1303: }
[e $U 959  ]
"1268
[e :U 960 ]
[e [\ _To , $ -> -> 2 `i `uc 961
 , $ -> -> 3 `i `uc 963
 , $ -> -> 0 `i `uc 965
 , $ -> -> 1 `i `uc 967
 969 ]
"1303
[e :U 959 ]
[; ;State_Mchn.c: 1304: break;
"1304
[e $U 872  ]
[; ;State_Mchn.c: 1306: case 5 :
"1306
[e :U 970 ]
[; ;State_Mchn.c: 1307: if(Left_Mountain_From_The_Left(1) == (char)0){
"1307
[e $ ! == -> ( _Left_Mountain_From_The_Left (1 -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 971  ]
{
[; ;State_Mchn.c: 1308: Switch_Train_Path = 3;
"1308
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1309: Return_Val = (char)-1;
"1309
[e = F5139 -> -U -> 1 `i `uc ]
"1310
}
[e :U 971 ]
[; ;State_Mchn.c: 1310: }
[; ;State_Mchn.c: 1311: break;
"1311
[e $U 872  ]
[; ;State_Mchn.c: 1313: case 6 :
"1313
[e :U 972 ]
[; ;State_Mchn.c: 1314: if(Left_Mountain_From_The_Left(2) == (char)0){
"1314
[e $ ! == -> ( _Left_Mountain_From_The_Left (1 -> -> 2 `i `uc `i -> -> -> 0 `i `uc `i 973  ]
{
[; ;State_Mchn.c: 1315: Switch_Train_Path = 3;
"1315
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1316: Return_Val = (char)-1;
"1316
[e = F5139 -> -U -> 1 `i `uc ]
"1317
}
[e :U 973 ]
[; ;State_Mchn.c: 1317: }
[; ;State_Mchn.c: 1318: break;
"1318
[e $U 872  ]
[; ;State_Mchn.c: 1320: case 7 :
"1320
[e :U 974 ]
[; ;State_Mchn.c: 1321: if(Right_Mountain_From_The_Left(3) == (char)0){
"1321
[e $ ! == -> ( _Right_Mountain_From_The_Left (1 -> -> 3 `i `uc `i -> -> -> 0 `i `uc `i 975  ]
{
[; ;State_Mchn.c: 1322: Switch_Train_Path = 3;
"1322
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1323: Return_Val = (char)-1;
"1323
[e = F5139 -> -U -> 1 `i `uc ]
"1324
}
[e :U 975 ]
[; ;State_Mchn.c: 1324: }
[; ;State_Mchn.c: 1325: break;
"1325
[e $U 872  ]
[; ;State_Mchn.c: 1327: case 8 :
"1327
[e :U 976 ]
[; ;State_Mchn.c: 1328: if(Right_Mountain_From_The_Left(4) == (char)0){
"1328
[e $ ! == -> ( _Right_Mountain_From_The_Left (1 -> -> 4 `i `uc `i -> -> -> 0 `i `uc `i 977  ]
{
[; ;State_Mchn.c: 1329: Switch_Train_Path = 3;
"1329
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1330: Return_Val = (char)-1;
"1330
[e = F5139 -> -U -> 1 `i `uc ]
"1331
}
[e :U 977 ]
[; ;State_Mchn.c: 1331: }
[; ;State_Mchn.c: 1332: break;
"1332
[e $U 872  ]
[; ;State_Mchn.c: 1334: case 9 :
"1334
[e :U 978 ]
[; ;State_Mchn.c: 1335: if(Right_Mountain_From_The_Right(4) == (char)0){
"1335
[e $ ! == -> ( _Right_Mountain_From_The_Right (1 -> -> 4 `i `uc `i -> -> -> 0 `i `uc `i 979  ]
{
[; ;State_Mchn.c: 1336: Switch_Train_Path = 3;
"1336
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1337: Return_Val = (char)-1;
"1337
[e = F5139 -> -U -> 1 `i `uc ]
"1338
}
[e :U 979 ]
[; ;State_Mchn.c: 1338: }
[; ;State_Mchn.c: 1339: break;
"1339
[e $U 872  ]
[; ;State_Mchn.c: 1341: case 10 :
"1341
[e :U 980 ]
[; ;State_Mchn.c: 1342: if(Right_Mountain_From_The_Right(3) == (char)0){
"1342
[e $ ! == -> ( _Right_Mountain_From_The_Right (1 -> -> 3 `i `uc `i -> -> -> 0 `i `uc `i 981  ]
{
[; ;State_Mchn.c: 1343: Switch_Train_Path = 3;
"1343
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1344: Return_Val = (char)-1;
"1344
[e = F5139 -> -U -> 1 `i `uc ]
"1345
}
[e :U 981 ]
[; ;State_Mchn.c: 1345: }
[; ;State_Mchn.c: 1346: break;
"1346
[e $U 872  ]
[; ;State_Mchn.c: 1348: case 11 :
"1348
[e :U 982 ]
[; ;State_Mchn.c: 1349: if(Left_Mountain_From_The_Right(2) == (char)0){
"1349
[e $ ! == -> ( _Left_Mountain_From_The_Right (1 -> -> 2 `i `uc `i -> -> -> 0 `i `uc `i 983  ]
{
[; ;State_Mchn.c: 1350: Switch_Train_Path = 3;
"1350
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1351: Return_Val = (char)-1;
"1351
[e = F5139 -> -U -> 1 `i `uc ]
"1352
}
[e :U 983 ]
[; ;State_Mchn.c: 1352: }
[; ;State_Mchn.c: 1353: break;
"1353
[e $U 872  ]
[; ;State_Mchn.c: 1355: case 12 :
"1355
[e :U 984 ]
[; ;State_Mchn.c: 1356: if(Left_Mountain_From_The_Right(1) == (char)0){
"1356
[e $ ! == -> ( _Left_Mountain_From_The_Right (1 -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 985  ]
{
[; ;State_Mchn.c: 1357: Switch_Train_Path = 3;
"1357
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1358: Return_Val = (char)-1;
"1358
[e = F5139 -> -U -> 1 `i `uc ]
"1359
}
[e :U 985 ]
[; ;State_Mchn.c: 1359: }
[; ;State_Mchn.c: 1360: break;
"1360
[e $U 872  ]
[; ;State_Mchn.c: 1364: default : Switch_Train_Path = 0; break;
"1364
[e :U 986 ]
[e = _Switch_Train_Path -> -> 0 `i `uc ]
[e $U 872  ]
"1365
}
[; ;State_Mchn.c: 1365: }
[e $U 872  ]
"1072
[e :U 873 ]
[e [\ _Switch_Train_Path , $ -> -> 0 `i `uc 874
 , $ -> -> 1 `i `uc 886
 , $ -> -> 2 `i `uc 898
 , $ -> -> 3 `i `uc 910
 , $ -> -> 4 `i `uc 958
 , $ -> -> 5 `i `uc 970
 , $ -> -> 6 `i `uc 972
 , $ -> -> 7 `i `uc 974
 , $ -> -> 8 `i `uc 976
 , $ -> -> 9 `i `uc 978
 , $ -> -> 10 `i `uc 980
 , $ -> -> 11 `i `uc 982
 , $ -> -> 12 `i `uc 984
 986 ]
"1365
[e :U 872 ]
[; ;State_Mchn.c: 1367: return(Return_Val);
"1367
[e ) F5139 ]
[e $UE 871  ]
[; ;State_Mchn.c: 1368: }
"1368
[e :UE 871 ]
}
"1385
[v _Train_Move_Left_Start `(uc ~T0 @X0 1 sf ]
"1386
{
[; ;State_Mchn.c: 1385: static char Train_Move_Left_Start(void)
[; ;State_Mchn.c: 1386: {
[e :U _Train_Move_Left_Start ]
[f ]
"1387
[v F5210 `uc ~T0 @X0 1 s Return_Val ]
[i F5210
-> -U -> 1 `i `uc
]
"1388
[v F5212 `ui ~T0 @X0 1 s Train_Move_Wait_Time ]
[i F5212
-> -> 0 `i `ui
]
[; ;State_Mchn.c: 1387: static char Return_Val = (char)-1;
[; ;State_Mchn.c: 1388: static unsigned int Train_Move_Wait_Time = 0;
[; ;State_Mchn.c: 1390: switch(Switch_Train_Move)
"1390
[e $U 989  ]
[; ;State_Mchn.c: 1391: {
"1391
{
[; ;State_Mchn.c: 1394: case 0 : if(Train_Move_Wait_Time >= GETxAPIxVAL(4))
"1394
[e :U 990 ]
[e $ ! >= F5212 ( _GETxAPIxVAL (1 -> -> 4 `i `uc 991  ]
[; ;State_Mchn.c: 1395: {
"1395
{
[; ;State_Mchn.c: 1396: Switch_Train_Move = 1;
"1396
[e = _Switch_Train_Move -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1397: Train_Move_Wait_Time = 0;
"1397
[e = F5212 -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1398: Return_Val = (char)-1;
"1398
[e = F5210 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1399: break;
"1399
[e $U 988  ]
"1400
}
[e :U 991 ]
[; ;State_Mchn.c: 1400: }
[; ;State_Mchn.c: 1401: Train_Move_Wait_Time++;
"1401
[e ++ F5212 -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1402: Switch_Train_Move = 0;
"1402
[e = _Switch_Train_Move -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1403: Return_Val = (char)-1;
"1403
[e = F5210 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1404: break;
"1404
[e $U 988  ]
[; ;State_Mchn.c: 1406: case 1 : SetDCPWM1(GETxAPIxVAL(5));
"1406
[e :U 992 ]
[e ( _SetDCPWM1 (1 ( _GETxAPIxVAL (1 -> -> 5 `i `uc ]
[; ;State_Mchn.c: 1407: Train_Move_Pwm_Count = GETxAPIxVAL(5);
"1407
[e = _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 5 `i `uc ]
[; ;State_Mchn.c: 1408: PORTCbits.RC0 = 0;
"1408
[e = . . _PORTCbits 0 0 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1409: Switch_Train_Move = 2;
"1409
[e = _Switch_Train_Move -> -> 2 `i `uc ]
[; ;State_Mchn.c: 1410: Return_Val = (char)-1;
"1410
[e = F5210 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1411: break;
"1411
[e $U 988  ]
[; ;State_Mchn.c: 1413: case 2 : if(Train_Move_Wait_Time >= GETxAPIxVAL(2))
"1413
[e :U 993 ]
[e $ ! >= F5212 ( _GETxAPIxVAL (1 -> -> 2 `i `uc 994  ]
[; ;State_Mchn.c: 1414: {
"1414
{
[; ;State_Mchn.c: 1415: Switch_Train_Move = 3;
"1415
[e = _Switch_Train_Move -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1416: Train_Move_Wait_Time = 0;
"1416
[e = F5212 -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1417: Return_Val = (char)-1;
"1417
[e = F5210 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1418: break;
"1418
[e $U 988  ]
"1419
}
[e :U 994 ]
[; ;State_Mchn.c: 1419: }
[; ;State_Mchn.c: 1420: Train_Move_Wait_Time++;
"1420
[e ++ F5212 -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1421: Switch_Train_Move = 2;
"1421
[e = _Switch_Train_Move -> -> 2 `i `uc ]
[; ;State_Mchn.c: 1422: Return_Val = (char)-1;
"1422
[e = F5210 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1423: break;
"1423
[e $U 988  ]
[; ;State_Mchn.c: 1425: case 3 : SetDCPWM1(Train_Move_Pwm_Count);
"1425
[e :U 995 ]
[e ( _SetDCPWM1 (1 _Train_Move_Pwm_Count ]
[; ;State_Mchn.c: 1426: Return_Val = (char)-1;
"1426
[e = F5210 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1427: if (Train_Move_Pwm_Count <= GETxAPIxVAL(8))
"1427
[e $ ! <= _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 8 `i `uc 996  ]
[; ;State_Mchn.c: 1428: {
"1428
{
[; ;State_Mchn.c: 1429: Switch_Train_Move = 0;
"1429
[e = _Switch_Train_Move -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1430: Return_Val = (char)0;
"1430
[e = F5210 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1431: break;
"1431
[e $U 988  ]
"1432
}
[e :U 996 ]
[; ;State_Mchn.c: 1432: }
[; ;State_Mchn.c: 1433: if (Train_Move_Pwm_Fast_Count >= GETxAPIxVAL(10))
"1433
[e $ ! >= _Train_Move_Pwm_Fast_Count ( _GETxAPIxVAL (1 -> -> 10 `i `uc 997  ]
[; ;State_Mchn.c: 1434: {
"1434
{
[; ;State_Mchn.c: 1435: Train_Move_Pwm_Count--;
"1435
[e -- _Train_Move_Pwm_Count -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1436: Train_Move_Pwm_Fast_Count = 0;
"1436
[e = _Train_Move_Pwm_Fast_Count -> -> 0 `i `ui ]
"1437
}
[e :U 997 ]
[; ;State_Mchn.c: 1437: }
[; ;State_Mchn.c: 1438: Train_Move_Pwm_Fast_Count++;
"1438
[e ++ _Train_Move_Pwm_Fast_Count -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1439: break;
"1439
[e $U 988  ]
[; ;State_Mchn.c: 1440: default : break;
"1440
[e :U 998 ]
[e $U 988  ]
"1441
}
[; ;State_Mchn.c: 1441: }
[e $U 988  ]
"1390
[e :U 989 ]
[e [\ _Switch_Train_Move , $ -> -> 0 `i `uc 990
 , $ -> -> 1 `i `uc 992
 , $ -> -> 2 `i `uc 993
 , $ -> -> 3 `i `uc 995
 998 ]
"1441
[e :U 988 ]
[; ;State_Mchn.c: 1443: return(Return_Val);
"1443
[e ) F5210 ]
[e $UE 987  ]
[; ;State_Mchn.c: 1445: }
"1445
[e :UE 987 ]
}
"1461
[v _Right_Mountain_From_The_Right `(uc ~T0 @X0 1 sf1`uc ]
"1462
{
[; ;State_Mchn.c: 1461: static char Right_Mountain_From_The_Right(unsigned char rc)
[; ;State_Mchn.c: 1462: {
[e :U _Right_Mountain_From_The_Right ]
"1461
[v _rc `uc ~T0 @X0 1 r1 ]
"1462
[f ]
"1463
[v F5221 `uc ~T0 @X0 1 s Return_Val ]
[i F5221
-> -U -> 1 `i `uc
]
[; ;State_Mchn.c: 1463: static char Return_Val = (char)-1;
[; ;State_Mchn.c: 1464: if(rc == 4){
"1464
[e $ ! == -> _rc `i -> 4 `i 1000  ]
{
[; ;State_Mchn.c: 1465: SetDCPWM1(Train_Move_Pwm_Count);
"1465
[e ( _SetDCPWM1 (1 _Train_Move_Pwm_Count ]
[; ;State_Mchn.c: 1466: if (Train_Move_Pwm_Count >= GETxAPIxVAL(30))
"1466
[e $ ! >= _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 30 `i `uc 1001  ]
[; ;State_Mchn.c: 1467: {
"1467
{
[; ;State_Mchn.c: 1468: Switch_Train_Move = 0;
"1468
[e = _Switch_Train_Move -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1469: Return_Val = (char)0;
"1469
[e = F5221 -> -> 0 `i `uc ]
"1470
}
[e :U 1001 ]
[; ;State_Mchn.c: 1470: }
[; ;State_Mchn.c: 1471: if (Train_Move_Pwm_Fast_Count >= GETxAPIxVAL(10))
"1471
[e $ ! >= _Train_Move_Pwm_Fast_Count ( _GETxAPIxVAL (1 -> -> 10 `i `uc 1002  ]
[; ;State_Mchn.c: 1472: {
"1472
{
[; ;State_Mchn.c: 1473: Train_Move_Pwm_Count++;
"1473
[e ++ _Train_Move_Pwm_Count -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1474: Train_Move_Pwm_Fast_Count = 0;
"1474
[e = _Train_Move_Pwm_Fast_Count -> -> 0 `i `ui ]
"1475
}
[e :U 1002 ]
[; ;State_Mchn.c: 1475: }
[; ;State_Mchn.c: 1476: Train_Move_Pwm_Fast_Count++;
"1476
[e ++ _Train_Move_Pwm_Fast_Count -> -> 1 `i `ui ]
"1477
}
[; ;State_Mchn.c: 1477: }
[e $U 1003  ]
"1478
[e :U 1000 ]
[; ;State_Mchn.c: 1478: else if (rc == 3){
[e $ ! == -> _rc `i -> 3 `i 1004  ]
{
[; ;State_Mchn.c: 1479: SetDCPWM1(Train_Move_Pwm_Count);
"1479
[e ( _SetDCPWM1 (1 _Train_Move_Pwm_Count ]
[; ;State_Mchn.c: 1480: if (Train_Move_Pwm_Count <= GETxAPIxVAL(8))
"1480
[e $ ! <= _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 8 `i `uc 1005  ]
[; ;State_Mchn.c: 1481: {
"1481
{
[; ;State_Mchn.c: 1482: Switch_Train_Move = 0;
"1482
[e = _Switch_Train_Move -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1483: Return_Val = (char)0;
"1483
[e = F5221 -> -> 0 `i `uc ]
"1484
}
[e :U 1005 ]
[; ;State_Mchn.c: 1484: }
[; ;State_Mchn.c: 1485: if (Train_Move_Pwm_Fast_Count >= GETxAPIxVAL(10))
"1485
[e $ ! >= _Train_Move_Pwm_Fast_Count ( _GETxAPIxVAL (1 -> -> 10 `i `uc 1006  ]
[; ;State_Mchn.c: 1486: {
"1486
{
[; ;State_Mchn.c: 1487: Train_Move_Pwm_Count--;
"1487
[e -- _Train_Move_Pwm_Count -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1488: Train_Move_Pwm_Fast_Count = 0;
"1488
[e = _Train_Move_Pwm_Fast_Count -> -> 0 `i `ui ]
"1489
}
[e :U 1006 ]
[; ;State_Mchn.c: 1489: }
[; ;State_Mchn.c: 1490: Train_Move_Pwm_Fast_Count++;
"1490
[e ++ _Train_Move_Pwm_Fast_Count -> -> 1 `i `ui ]
"1491
}
[e :U 1004 ]
"1492
[e :U 1003 ]
[; ;State_Mchn.c: 1491: }
[; ;State_Mchn.c: 1492: return(Return_Val);
[e ) F5221 ]
[e $UE 999  ]
[; ;State_Mchn.c: 1493: }
"1493
[e :UE 999 ]
}
"1509
[v _Left_Mountain_From_The_Right `(uc ~T0 @X0 1 sf1`uc ]
"1510
{
[; ;State_Mchn.c: 1509: static char Left_Mountain_From_The_Right(unsigned char rc)
[; ;State_Mchn.c: 1510: {
[e :U _Left_Mountain_From_The_Right ]
"1509
[v _rc `uc ~T0 @X0 1 r1 ]
"1510
[f ]
"1511
[v F5226 `uc ~T0 @X0 1 s Return_Val ]
[i F5226
-> -U -> 1 `i `uc
]
[; ;State_Mchn.c: 1511: static char Return_Val = (char)-1;
[; ;State_Mchn.c: 1512: return(Return_Val);
"1512
[e ) F5226 ]
[e $UE 1007  ]
[; ;State_Mchn.c: 1513: }
"1513
[e :UE 1007 ]
}
"1529
[v _Left_Mountain_From_The_Left `(uc ~T0 @X0 1 sf1`uc ]
"1530
{
[; ;State_Mchn.c: 1529: static char Left_Mountain_From_The_Left(unsigned char rc)
[; ;State_Mchn.c: 1530: {
[e :U _Left_Mountain_From_The_Left ]
"1529
[v _rc `uc ~T0 @X0 1 r1 ]
"1530
[f ]
"1531
[v F5229 `uc ~T0 @X0 1 s Return_Val ]
[i F5229
-> -U -> 1 `i `uc
]
[; ;State_Mchn.c: 1531: static char Return_Val = (char)-1;
[; ;State_Mchn.c: 1532: return(Return_Val);
"1532
[e ) F5229 ]
[e $UE 1008  ]
[; ;State_Mchn.c: 1533: }
"1533
[e :UE 1008 ]
}
"1549
[v _Right_Mountain_From_The_Left `(uc ~T0 @X0 1 sf1`uc ]
"1550
{
[; ;State_Mchn.c: 1549: static char Right_Mountain_From_The_Left(unsigned char rc)
[; ;State_Mchn.c: 1550: {
[e :U _Right_Mountain_From_The_Left ]
"1549
[v _rc `uc ~T0 @X0 1 r1 ]
"1550
[f ]
"1551
[v F5232 `uc ~T0 @X0 1 s Return_Val ]
[i F5232
-> -U -> 1 `i `uc
]
[; ;State_Mchn.c: 1551: static char Return_Val = (char)-1;
[; ;State_Mchn.c: 1552: return(Return_Val);
"1552
[e ) F5232 ]
[e $UE 1009  ]
[; ;State_Mchn.c: 1553: }
"1553
[e :UE 1009 ]
}
"1569
[v _Train_Move_Left_Brake `(uc ~T0 @X0 1 sf ]
"1570
{
[; ;State_Mchn.c: 1569: static char Train_Move_Left_Brake(void)
[; ;State_Mchn.c: 1570: {
[e :U _Train_Move_Left_Brake ]
[f ]
"1571
[v F5235 `uc ~T0 @X0 1 s Return_Val ]
[i F5235
-> -U -> 1 `i `uc
]
"1572
[v F5237 `ui ~T0 @X0 1 s Train_Move_Wait_Time ]
[i F5237
-> -> 0 `i `ui
]
[; ;State_Mchn.c: 1571: static char Return_Val = (char)-1;
[; ;State_Mchn.c: 1572: static unsigned int Train_Move_Wait_Time = 0;
[; ;State_Mchn.c: 1574: switch(Switch_Train_Move)
"1574
[e $U 1012  ]
[; ;State_Mchn.c: 1575: {
"1575
{
[; ;State_Mchn.c: 1576: case 0 : SetDCPWM1(Train_Move_Pwm_Count);
"1576
[e :U 1013 ]
[e ( _SetDCPWM1 (1 _Train_Move_Pwm_Count ]
[; ;State_Mchn.c: 1577: Return_Val = (char)-1;
"1577
[e = F5235 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1578: if (Train_Move_Pwm_Count >= GETxAPIxVAL(5))
"1578
[e $ ! >= _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 5 `i `uc 1014  ]
[; ;State_Mchn.c: 1579: {
"1579
{
[; ;State_Mchn.c: 1580: Switch_Train_Move = 1;
"1580
[e = _Switch_Train_Move -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1581: Return_Val = (char)-1;
"1581
[e = F5235 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1582: break;
"1582
[e $U 1011  ]
"1583
}
[e :U 1014 ]
[; ;State_Mchn.c: 1583: }
[; ;State_Mchn.c: 1584: if (Train_Move_Pwm_Fast_Count >= GETxAPIxVAL(9))
"1584
[e $ ! >= _Train_Move_Pwm_Fast_Count ( _GETxAPIxVAL (1 -> -> 9 `i `uc 1015  ]
[; ;State_Mchn.c: 1585: {
"1585
{
[; ;State_Mchn.c: 1586: Train_Move_Pwm_Count++;
"1586
[e ++ _Train_Move_Pwm_Count -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1587: Train_Move_Pwm_Fast_Count = 0;
"1587
[e = _Train_Move_Pwm_Fast_Count -> -> 0 `i `ui ]
"1588
}
[e :U 1015 ]
[; ;State_Mchn.c: 1588: }
[; ;State_Mchn.c: 1589: Train_Move_Pwm_Fast_Count++;
"1589
[e ++ _Train_Move_Pwm_Fast_Count -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1590: break;
"1590
[e $U 1011  ]
[; ;State_Mchn.c: 1592: case 1 : if(Train_Move_Wait_Time >= GETxAPIxVAL(2))
"1592
[e :U 1016 ]
[e $ ! >= F5237 ( _GETxAPIxVAL (1 -> -> 2 `i `uc 1017  ]
[; ;State_Mchn.c: 1593: {
"1593
{
[; ;State_Mchn.c: 1594: Switch_Train_Move = 2;
"1594
[e = _Switch_Train_Move -> -> 2 `i `uc ]
[; ;State_Mchn.c: 1595: Train_Move_Wait_Time = 0;
"1595
[e = F5237 -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1596: Return_Val = (char)-1;
"1596
[e = F5235 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1597: break;
"1597
[e $U 1011  ]
"1598
}
[e :U 1017 ]
[; ;State_Mchn.c: 1598: }
[; ;State_Mchn.c: 1599: Return_Val = (char)-1;
"1599
[e = F5235 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1600: Train_Move_Wait_Time++;
"1600
[e ++ F5237 -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1601: Switch_Train_Move = 1;
"1601
[e = _Switch_Train_Move -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1602: break;
"1602
[e $U 1011  ]
[; ;State_Mchn.c: 1604: case 2 : SetDCPWM1(GETxAPIxVAL(5));
"1604
[e :U 1018 ]
[e ( _SetDCPWM1 (1 ( _GETxAPIxVAL (1 -> -> 5 `i `uc ]
[; ;State_Mchn.c: 1605: PORTCbits.RC0 = 1;
"1605
[e = . . _PORTCbits 0 0 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1606: Train_Move_Pwm_Count = GETxAPIxVAL(5);
"1606
[e = _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 5 `i `uc ]
[; ;State_Mchn.c: 1607: Switch_Train_Move = 3;
"1607
[e = _Switch_Train_Move -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1608: Return_Val = (char)-1;
"1608
[e = F5235 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1609: break;
"1609
[e $U 1011  ]
[; ;State_Mchn.c: 1611: case 3 : if(Train_Move_Wait_Time >= GETxAPIxVAL(4))
"1611
[e :U 1019 ]
[e $ ! >= F5237 ( _GETxAPIxVAL (1 -> -> 4 `i `uc 1020  ]
[; ;State_Mchn.c: 1612: {
"1612
{
[; ;State_Mchn.c: 1613: Switch_Train_Move = 0;
"1613
[e = _Switch_Train_Move -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1614: Train_Move_Wait_Time = 0;
"1614
[e = F5237 -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1615: Return_Val = (char)0;
"1615
[e = F5235 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1616: break;
"1616
[e $U 1011  ]
"1617
}
[e :U 1020 ]
[; ;State_Mchn.c: 1617: }
[; ;State_Mchn.c: 1618: Train_Move_Wait_Time++;
"1618
[e ++ F5237 -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1619: Switch_Train_Move = 3;
"1619
[e = _Switch_Train_Move -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1620: Return_Val = (char)-1;
"1620
[e = F5235 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1621: break;
"1621
[e $U 1011  ]
[; ;State_Mchn.c: 1623: default : break;
"1623
[e :U 1021 ]
[e $U 1011  ]
"1624
}
[; ;State_Mchn.c: 1624: }
[e $U 1011  ]
"1574
[e :U 1012 ]
[e [\ _Switch_Train_Move , $ -> -> 0 `i `uc 1013
 , $ -> -> 1 `i `uc 1016
 , $ -> -> 2 `i `uc 1018
 , $ -> -> 3 `i `uc 1019
 1021 ]
"1624
[e :U 1011 ]
[; ;State_Mchn.c: 1626: return(Return_Val);
"1626
[e ) F5235 ]
[e $UE 1010  ]
[; ;State_Mchn.c: 1628: }
"1628
[e :UE 1010 ]
}
"1645
[v _Train_Move_Right_Start `(uc ~T0 @X0 1 sf ]
"1646
{
[; ;State_Mchn.c: 1645: static char Train_Move_Right_Start(void)
[; ;State_Mchn.c: 1646: {
[e :U _Train_Move_Right_Start ]
[f ]
"1647
[v F5246 `uc ~T0 @X0 1 s Return_Val ]
[i F5246
-> -U -> 1 `i `uc
]
"1648
[v F5248 `ui ~T0 @X0 1 s Train_Move_Wait_Time ]
[i F5248
-> -> 0 `i `ui
]
[; ;State_Mchn.c: 1647: static char Return_Val = (char)-1;
[; ;State_Mchn.c: 1648: static unsigned int Train_Move_Wait_Time = 0;
[; ;State_Mchn.c: 1650: switch(Switch_Train_Move)
"1650
[e $U 1024  ]
[; ;State_Mchn.c: 1651: {
"1651
{
[; ;State_Mchn.c: 1654: case 0 : if(Train_Move_Wait_Time >= GETxAPIxVAL(4))
"1654
[e :U 1025 ]
[e $ ! >= F5248 ( _GETxAPIxVAL (1 -> -> 4 `i `uc 1026  ]
[; ;State_Mchn.c: 1655: {
"1655
{
[; ;State_Mchn.c: 1656: Switch_Train_Move = 1;
"1656
[e = _Switch_Train_Move -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1657: Train_Move_Wait_Time = 0;
"1657
[e = F5248 -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1658: Return_Val = (char)-1;
"1658
[e = F5246 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1659: break;
"1659
[e $U 1023  ]
"1660
}
[e :U 1026 ]
[; ;State_Mchn.c: 1660: }
[; ;State_Mchn.c: 1661: Train_Move_Wait_Time++;
"1661
[e ++ F5248 -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1662: Switch_Train_Move = 0;
"1662
[e = _Switch_Train_Move -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1663: Return_Val = (char)-1;
"1663
[e = F5246 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1664: break;
"1664
[e $U 1023  ]
[; ;State_Mchn.c: 1666: case 1 : SetDCPWM1(GETxAPIxVAL(6));
"1666
[e :U 1027 ]
[e ( _SetDCPWM1 (1 ( _GETxAPIxVAL (1 -> -> 6 `i `uc ]
[; ;State_Mchn.c: 1667: Train_Move_Pwm_Count = GETxAPIxVAL(6);
"1667
[e = _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 6 `i `uc ]
[; ;State_Mchn.c: 1668: PORTCbits.RC0 = 0;
"1668
[e = . . _PORTCbits 0 0 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1669: Return_Val = (char)-1;
"1669
[e = F5246 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1670: Switch_Train_Move = 2;
"1670
[e = _Switch_Train_Move -> -> 2 `i `uc ]
[; ;State_Mchn.c: 1671: break;
"1671
[e $U 1023  ]
[; ;State_Mchn.c: 1673: case 2 : if(Train_Move_Wait_Time >= GETxAPIxVAL(2))
"1673
[e :U 1028 ]
[e $ ! >= F5248 ( _GETxAPIxVAL (1 -> -> 2 `i `uc 1029  ]
[; ;State_Mchn.c: 1674: {
"1674
{
[; ;State_Mchn.c: 1675: Switch_Train_Move = 3;
"1675
[e = _Switch_Train_Move -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1676: Train_Move_Wait_Time = 0;
"1676
[e = F5248 -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1677: Return_Val = (char)-1;
"1677
[e = F5246 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1678: break;
"1678
[e $U 1023  ]
"1679
}
[e :U 1029 ]
[; ;State_Mchn.c: 1679: }
[; ;State_Mchn.c: 1680: Return_Val = (char)-1;
"1680
[e = F5246 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1681: Train_Move_Wait_Time++;
"1681
[e ++ F5248 -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1682: Switch_Train_Move = 2;
"1682
[e = _Switch_Train_Move -> -> 2 `i `uc ]
[; ;State_Mchn.c: 1683: break;
"1683
[e $U 1023  ]
[; ;State_Mchn.c: 1685: case 3 : SetDCPWM1(Train_Move_Pwm_Count);
"1685
[e :U 1030 ]
[e ( _SetDCPWM1 (1 _Train_Move_Pwm_Count ]
[; ;State_Mchn.c: 1686: if (Train_Move_Pwm_Count >= GETxAPIxVAL(7))
"1686
[e $ ! >= _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 7 `i `uc 1031  ]
[; ;State_Mchn.c: 1687: {
"1687
{
[; ;State_Mchn.c: 1688: Switch_Train_Move = 0;
"1688
[e = _Switch_Train_Move -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1689: Return_Val = (char)0;
"1689
[e = F5246 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1690: break;
"1690
[e $U 1023  ]
"1691
}
[e :U 1031 ]
[; ;State_Mchn.c: 1691: }
[; ;State_Mchn.c: 1692: if (Train_Move_Pwm_Fast_Count >= GETxAPIxVAL(10))
"1692
[e $ ! >= _Train_Move_Pwm_Fast_Count ( _GETxAPIxVAL (1 -> -> 10 `i `uc 1032  ]
[; ;State_Mchn.c: 1693: {
"1693
{
[; ;State_Mchn.c: 1694: Train_Move_Pwm_Count++;
"1694
[e ++ _Train_Move_Pwm_Count -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1695: Train_Move_Pwm_Fast_Count = 0;
"1695
[e = _Train_Move_Pwm_Fast_Count -> -> 0 `i `ui ]
"1696
}
[e :U 1032 ]
[; ;State_Mchn.c: 1696: }
[; ;State_Mchn.c: 1697: Train_Move_Pwm_Fast_Count++;
"1697
[e ++ _Train_Move_Pwm_Fast_Count -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1698: Return_Val = (char)-1;
"1698
[e = F5246 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1699: break;
"1699
[e $U 1023  ]
[; ;State_Mchn.c: 1701: default : break;
"1701
[e :U 1033 ]
[e $U 1023  ]
"1702
}
[; ;State_Mchn.c: 1702: }
[e $U 1023  ]
"1650
[e :U 1024 ]
[e [\ _Switch_Train_Move , $ -> -> 0 `i `uc 1025
 , $ -> -> 1 `i `uc 1027
 , $ -> -> 2 `i `uc 1028
 , $ -> -> 3 `i `uc 1030
 1033 ]
"1702
[e :U 1023 ]
[; ;State_Mchn.c: 1704: return(Return_Val);
"1704
[e ) F5246 ]
[e $UE 1022  ]
[; ;State_Mchn.c: 1706: }
"1706
[e :UE 1022 ]
}
"1722
[v _Train_Move_Right_Brake `(uc ~T0 @X0 1 sf ]
"1723
{
[; ;State_Mchn.c: 1722: static char Train_Move_Right_Brake(void)
[; ;State_Mchn.c: 1723: {
[e :U _Train_Move_Right_Brake ]
[f ]
"1724
[v F5257 `uc ~T0 @X0 1 s Return_Val ]
[i F5257
-> -U -> 1 `i `uc
]
"1725
[v F5259 `ui ~T0 @X0 1 s Train_Move_Wait_Time ]
[i F5259
-> -> 0 `i `ui
]
[; ;State_Mchn.c: 1724: static char Return_Val = (char)-1;
[; ;State_Mchn.c: 1725: static unsigned int Train_Move_Wait_Time = 0;
[; ;State_Mchn.c: 1727: switch(Switch_Train_Move)
"1727
[e $U 1036  ]
[; ;State_Mchn.c: 1728: {
"1728
{
[; ;State_Mchn.c: 1729: case 0 : SetDCPWM1(Train_Move_Pwm_Count);
"1729
[e :U 1037 ]
[e ( _SetDCPWM1 (1 _Train_Move_Pwm_Count ]
[; ;State_Mchn.c: 1730: if (Train_Move_Pwm_Count <= GETxAPIxVAL(6))
"1730
[e $ ! <= _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 6 `i `uc 1038  ]
[; ;State_Mchn.c: 1731: {
"1731
{
[; ;State_Mchn.c: 1732: Switch_Train_Move = 1;
"1732
[e = _Switch_Train_Move -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1733: Return_Val = (char)-1;
"1733
[e = F5257 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1734: break;
"1734
[e $U 1035  ]
"1735
}
[e :U 1038 ]
[; ;State_Mchn.c: 1735: }
[; ;State_Mchn.c: 1736: if (Train_Move_Pwm_Fast_Count >= GETxAPIxVAL(9))
"1736
[e $ ! >= _Train_Move_Pwm_Fast_Count ( _GETxAPIxVAL (1 -> -> 9 `i `uc 1039  ]
[; ;State_Mchn.c: 1737: {
"1737
{
[; ;State_Mchn.c: 1738: Train_Move_Pwm_Count--;
"1738
[e -- _Train_Move_Pwm_Count -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1739: Train_Move_Pwm_Fast_Count = 0;
"1739
[e = _Train_Move_Pwm_Fast_Count -> -> 0 `i `ui ]
"1740
}
[e :U 1039 ]
[; ;State_Mchn.c: 1740: }
[; ;State_Mchn.c: 1741: Train_Move_Pwm_Fast_Count++;
"1741
[e ++ _Train_Move_Pwm_Fast_Count -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1742: Return_Val = (char)-1;
"1742
[e = F5257 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1743: break;
"1743
[e $U 1035  ]
[; ;State_Mchn.c: 1745: case 1 : if(Train_Move_Wait_Time >= GETxAPIxVAL(2))
"1745
[e :U 1040 ]
[e $ ! >= F5259 ( _GETxAPIxVAL (1 -> -> 2 `i `uc 1041  ]
[; ;State_Mchn.c: 1746: {
"1746
{
[; ;State_Mchn.c: 1747: Switch_Train_Move = 2;
"1747
[e = _Switch_Train_Move -> -> 2 `i `uc ]
[; ;State_Mchn.c: 1748: Train_Move_Wait_Time = 0;
"1748
[e = F5259 -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1749: Return_Val = (char)-1;
"1749
[e = F5257 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1750: break;
"1750
[e $U 1035  ]
"1751
}
[e :U 1041 ]
[; ;State_Mchn.c: 1751: }
[; ;State_Mchn.c: 1752: Return_Val = (char)-1;
"1752
[e = F5257 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1753: Train_Move_Wait_Time++;
"1753
[e ++ F5259 -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1754: Switch_Train_Move = 1;
"1754
[e = _Switch_Train_Move -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1755: break;
"1755
[e $U 1035  ]
[; ;State_Mchn.c: 1757: case 2 : SetDCPWM1(GETxAPIxVAL(6));
"1757
[e :U 1042 ]
[e ( _SetDCPWM1 (1 ( _GETxAPIxVAL (1 -> -> 6 `i `uc ]
[; ;State_Mchn.c: 1758: PORTCbits.RC0 = 1;
"1758
[e = . . _PORTCbits 0 0 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1759: Train_Move_Pwm_Count = GETxAPIxVAL(6);
"1759
[e = _Train_Move_Pwm_Count ( _GETxAPIxVAL (1 -> -> 6 `i `uc ]
[; ;State_Mchn.c: 1760: Switch_Train_Move = 3;
"1760
[e = _Switch_Train_Move -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1761: Return_Val = (char)-1;
"1761
[e = F5257 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1762: break;
"1762
[e $U 1035  ]
[; ;State_Mchn.c: 1764: case 3 : if(Train_Move_Wait_Time >= GETxAPIxVAL(4))
"1764
[e :U 1043 ]
[e $ ! >= F5259 ( _GETxAPIxVAL (1 -> -> 4 `i `uc 1044  ]
[; ;State_Mchn.c: 1765: {
"1765
{
[; ;State_Mchn.c: 1766: Switch_Train_Move = 0;
"1766
[e = _Switch_Train_Move -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1767: Train_Move_Wait_Time = 0;
"1767
[e = F5259 -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1768: Return_Val = (char)0;
"1768
[e = F5257 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1769: break;
"1769
[e $U 1035  ]
"1770
}
[e :U 1044 ]
[; ;State_Mchn.c: 1770: }
[; ;State_Mchn.c: 1771: Train_Move_Wait_Time++;
"1771
[e ++ F5259 -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1772: Switch_Train_Move = 3;
"1772
[e = _Switch_Train_Move -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1773: Return_Val = (char)-1;
"1773
[e = F5257 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1774: break;
"1774
[e $U 1035  ]
[; ;State_Mchn.c: 1776: default : break;
"1776
[e :U 1045 ]
[e $U 1035  ]
"1777
}
[; ;State_Mchn.c: 1777: }
[e $U 1035  ]
"1727
[e :U 1036 ]
[e [\ _Switch_Train_Move , $ -> -> 0 `i `uc 1037
 , $ -> -> 1 `i `uc 1040
 , $ -> -> 2 `i `uc 1042
 , $ -> -> 3 `i `uc 1043
 1045 ]
"1777
[e :U 1035 ]
[; ;State_Mchn.c: 1779: return(Return_Val);
"1779
[e ) F5257 ]
[e $UE 1034  ]
[; ;State_Mchn.c: 1781: }
"1781
[e :UE 1034 ]
}
"1798
[v _Junction `(uc ~T0 @X0 1 sf2`uc`uc ]
"1799
{
[; ;State_Mchn.c: 1798: static char Junction(unsigned char Junction_Left_Right, unsigned char Straight_Bend)
[; ;State_Mchn.c: 1799: {
[e :U _Junction ]
"1798
[v _Junction_Left_Right `uc ~T0 @X0 1 r1 ]
[v _Straight_Bend `uc ~T0 @X0 1 r2 ]
"1799
[f ]
"1800
[v F5269 `uc ~T0 @X0 1 s Return_Val ]
[i F5269
-> -U -> 1 `i `uc
]
"1801
[v F5271 `ui ~T0 @X0 1 s Junction_Switch_Time ]
[i F5271
-> -> 0 `i `ui
]
[; ;State_Mchn.c: 1800: static char Return_Val = (char)-1;
[; ;State_Mchn.c: 1801: static unsigned int Junction_Switch_Time = 0;
[; ;State_Mchn.c: 1803: switch (Switch_Junction)
"1803
[e $U 1048  ]
[; ;State_Mchn.c: 1804: {
"1804
{
[; ;State_Mchn.c: 1805: case 0 : Return_Val = (char)-1;
"1805
[e :U 1049 ]
[e = F5269 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1806: switch (Junction_Left_Right)
"1806
[e $U 1051  ]
[; ;State_Mchn.c: 1807: {
"1807
{
[; ;State_Mchn.c: 1808: case 0 : switch (Straight_Bend)
"1808
[e :U 1052 ]
[e $U 1054  ]
[; ;State_Mchn.c: 1809: {
"1809
{
[; ;State_Mchn.c: 1810: case 0 : PORTAbits.RA3 = 1; break;
"1810
[e :U 1055 ]
[e = . . _PORTAbits 0 3 -> -> 1 `i `uc ]
[e $U 1053  ]
[; ;State_Mchn.c: 1811: case 1 : PORTAbits.RA2 = 1; break;
"1811
[e :U 1056 ]
[e = . . _PORTAbits 0 2 -> -> 1 `i `uc ]
[e $U 1053  ]
[; ;State_Mchn.c: 1812: default : break;
"1812
[e :U 1057 ]
[e $U 1053  ]
"1813
}
[; ;State_Mchn.c: 1813: }
[e $U 1053  ]
"1808
[e :U 1054 ]
[e [\ _Straight_Bend , $ -> -> 0 `i `uc 1055
 , $ -> -> 1 `i `uc 1056
 1057 ]
"1813
[e :U 1053 ]
[; ;State_Mchn.c: 1814: break;
"1814
[e $U 1050  ]
[; ;State_Mchn.c: 1816: case 1 : switch (Straight_Bend)
"1816
[e :U 1058 ]
[e $U 1060  ]
[; ;State_Mchn.c: 1817: {
"1817
{
[; ;State_Mchn.c: 1818: case 0 : PORTAbits.RA1 = 1; break;
"1818
[e :U 1061 ]
[e = . . _PORTAbits 0 1 -> -> 1 `i `uc ]
[e $U 1059  ]
[; ;State_Mchn.c: 1819: case 1 : PORTAbits.RA0 = 1; break;
"1819
[e :U 1062 ]
[e = . . _PORTAbits 0 0 -> -> 1 `i `uc ]
[e $U 1059  ]
[; ;State_Mchn.c: 1820: default : break;
"1820
[e :U 1063 ]
[e $U 1059  ]
"1821
}
[; ;State_Mchn.c: 1821: }
[e $U 1059  ]
"1816
[e :U 1060 ]
[e [\ _Straight_Bend , $ -> -> 0 `i `uc 1061
 , $ -> -> 1 `i `uc 1062
 1063 ]
"1821
[e :U 1059 ]
[; ;State_Mchn.c: 1822: break;
"1822
[e $U 1050  ]
[; ;State_Mchn.c: 1824: default : break;
"1824
[e :U 1064 ]
[e $U 1050  ]
"1825
}
[; ;State_Mchn.c: 1825: }
[e $U 1050  ]
"1806
[e :U 1051 ]
[e [\ _Junction_Left_Right , $ -> -> 0 `i `uc 1052
 , $ -> -> 1 `i `uc 1058
 1064 ]
"1825
[e :U 1050 ]
[; ;State_Mchn.c: 1826: Switch_Junction = 1;
"1826
[e = _Switch_Junction -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1827: break;
"1827
[e $U 1047  ]
[; ;State_Mchn.c: 1829: case 1 : if (Junction_Switch_Time >= GETxAPIxVAL(3))
"1829
[e :U 1065 ]
[e $ ! >= F5271 ( _GETxAPIxVAL (1 -> -> 3 `i `uc 1066  ]
[; ;State_Mchn.c: 1830: {
"1830
{
[; ;State_Mchn.c: 1831: Switch_Junction = 2;
"1831
[e = _Switch_Junction -> -> 2 `i `uc ]
[; ;State_Mchn.c: 1832: Junction_Switch_Time = 0;
"1832
[e = F5271 -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1833: Return_Val = (char)-1;
"1833
[e = F5269 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1834: break;
"1834
[e $U 1047  ]
"1835
}
[e :U 1066 ]
[; ;State_Mchn.c: 1835: }
[; ;State_Mchn.c: 1836: Return_Val = (char)-1;
"1836
[e = F5269 -> -U -> 1 `i `uc ]
[; ;State_Mchn.c: 1837: Switch_Junction = 1;
"1837
[e = _Switch_Junction -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1838: Junction_Switch_Time++;
"1838
[e ++ F5271 -> -> 1 `i `ui ]
[; ;State_Mchn.c: 1839: break;
"1839
[e $U 1047  ]
[; ;State_Mchn.c: 1841: case 2 : PORTAbits.RA3 = 0;
"1841
[e :U 1067 ]
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1842: PORTAbits.RA2 = 0;
"1842
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1843: PORTAbits.RA1 = 0;
"1843
[e = . . _PORTAbits 0 1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1844: PORTAbits.RA0 = 0;
"1844
[e = . . _PORTAbits 0 0 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1845: Switch_Junction = 0;
"1845
[e = _Switch_Junction -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1846: Return_Val = (char)0;
"1846
[e = F5269 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1847: break;
"1847
[e $U 1047  ]
[; ;State_Mchn.c: 1849: default : break;
"1849
[e :U 1068 ]
[e $U 1047  ]
"1850
}
[; ;State_Mchn.c: 1850: }
[e $U 1047  ]
"1803
[e :U 1048 ]
[e [\ _Switch_Junction , $ -> -> 0 `i `uc 1049
 , $ -> -> 1 `i `uc 1065
 , $ -> -> 2 `i `uc 1067
 1068 ]
"1850
[e :U 1047 ]
[; ;State_Mchn.c: 1852: return (Return_Val);
"1852
[e ) F5269 ]
[e $UE 1046  ]
[; ;State_Mchn.c: 1853: }
"1853
[e :UE 1046 ]
}
"1870
[v _Debounce_Inputs `(v ~T0 @X0 1 sf ]
"1871
{
[; ;State_Mchn.c: 1870: static void Debounce_Inputs(void)
[; ;State_Mchn.c: 1871: {
[e :U _Debounce_Inputs ]
[f ]
[; ;State_Mchn.c: 1872: switch(PORTDbits.RD2)
"1872
[e $U 1071  ]
[; ;State_Mchn.c: 1873: {
"1873
{
[; ;State_Mchn.c: 1874: case 1 : Reed_Contact_LF_Counter = 0;
"1874
[e :U 1072 ]
[e = _Reed_Contact_LF_Counter -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1875: SETxAPIxVAL(15, 0);
"1875
[e ( _SETxAPIxVAL (2 , -> -> 15 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1876: break;
"1876
[e $U 1070  ]
[; ;State_Mchn.c: 1878: case 0 : if(Reed_Contact_LF_Counter <= GETxAPIxVAL(11))
"1878
[e :U 1073 ]
[e $ ! <= -> _Reed_Contact_LF_Counter `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1074  ]
[; ;State_Mchn.c: 1879: {
"1879
{
[; ;State_Mchn.c: 1880: Reed_Contact_LF_Counter++;
"1880
[e ++ _Reed_Contact_LF_Counter -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1881: break;
"1881
[e $U 1070  ]
"1882
}
[; ;State_Mchn.c: 1882: }
[e $U 1075  ]
"1883
[e :U 1074 ]
[; ;State_Mchn.c: 1883: else {SETxAPIxVAL(15, 1);}
{
[e ( _SETxAPIxVAL (2 , -> -> 15 `i `uc -> -> 1 `i `ui ]
}
[e :U 1075 ]
[; ;State_Mchn.c: 1884: break;
"1884
[e $U 1070  ]
[; ;State_Mchn.c: 1886: default : break;
"1886
[e :U 1076 ]
[e $U 1070  ]
"1887
}
[; ;State_Mchn.c: 1887: }
[e $U 1070  ]
"1872
[e :U 1071 ]
[e [\ . . _PORTDbits 0 2 , $ -> -> 1 `i `uc 1072
 , $ -> -> 0 `i `uc 1073
 1076 ]
"1887
[e :U 1070 ]
[; ;State_Mchn.c: 1890: switch(PORTDbits.RD3)
"1890
[e $U 1078  ]
[; ;State_Mchn.c: 1891: {
"1891
{
[; ;State_Mchn.c: 1892: case 1 : Reed_Contact_LB_Counter = 0;
"1892
[e :U 1079 ]
[e = _Reed_Contact_LB_Counter -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1893: SETxAPIxVAL(14, 0);
"1893
[e ( _SETxAPIxVAL (2 , -> -> 14 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1894: break;
"1894
[e $U 1077  ]
[; ;State_Mchn.c: 1896: case 0 : if(Reed_Contact_LB_Counter <= GETxAPIxVAL(11))
"1896
[e :U 1080 ]
[e $ ! <= -> _Reed_Contact_LB_Counter `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1081  ]
[; ;State_Mchn.c: 1897: {
"1897
{
[; ;State_Mchn.c: 1898: Reed_Contact_LB_Counter++;
"1898
[e ++ _Reed_Contact_LB_Counter -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1899: break;
"1899
[e $U 1077  ]
"1900
}
[; ;State_Mchn.c: 1900: }
[e $U 1082  ]
"1901
[e :U 1081 ]
[; ;State_Mchn.c: 1901: else {SETxAPIxVAL(14, 1);}
{
[e ( _SETxAPIxVAL (2 , -> -> 14 `i `uc -> -> 1 `i `ui ]
}
[e :U 1082 ]
[; ;State_Mchn.c: 1902: break;
"1902
[e $U 1077  ]
[; ;State_Mchn.c: 1904: default : break;
"1904
[e :U 1083 ]
[e $U 1077  ]
"1905
}
[; ;State_Mchn.c: 1905: }
[e $U 1077  ]
"1890
[e :U 1078 ]
[e [\ . . _PORTDbits 0 3 , $ -> -> 1 `i `uc 1079
 , $ -> -> 0 `i `uc 1080
 1083 ]
"1905
[e :U 1077 ]
[; ;State_Mchn.c: 1908: switch(PORTDbits.RD0)
"1908
[e $U 1085  ]
[; ;State_Mchn.c: 1909: {
"1909
{
[; ;State_Mchn.c: 1910: case 1 : Reed_Contact_RF_Counter = 0;
"1910
[e :U 1086 ]
[e = _Reed_Contact_RF_Counter -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1911: SETxAPIxVAL(13, 0);
"1911
[e ( _SETxAPIxVAL (2 , -> -> 13 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1912: break;
"1912
[e $U 1084  ]
[; ;State_Mchn.c: 1914: case 0 : if(Reed_Contact_RF_Counter <= GETxAPIxVAL(11))
"1914
[e :U 1087 ]
[e $ ! <= -> _Reed_Contact_RF_Counter `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1088  ]
[; ;State_Mchn.c: 1915: {
"1915
{
[; ;State_Mchn.c: 1916: Reed_Contact_RF_Counter++;
"1916
[e ++ _Reed_Contact_RF_Counter -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1917: break;
"1917
[e $U 1084  ]
"1918
}
[; ;State_Mchn.c: 1918: }
[e $U 1089  ]
"1919
[e :U 1088 ]
[; ;State_Mchn.c: 1919: else {SETxAPIxVAL(13, 1);}
{
[e ( _SETxAPIxVAL (2 , -> -> 13 `i `uc -> -> 1 `i `ui ]
}
[e :U 1089 ]
[; ;State_Mchn.c: 1920: break;
"1920
[e $U 1084  ]
[; ;State_Mchn.c: 1922: default : break;
"1922
[e :U 1090 ]
[e $U 1084  ]
"1923
}
[; ;State_Mchn.c: 1923: }
[e $U 1084  ]
"1908
[e :U 1085 ]
[e [\ . . _PORTDbits 0 0 , $ -> -> 1 `i `uc 1086
 , $ -> -> 0 `i `uc 1087
 1090 ]
"1923
[e :U 1084 ]
[; ;State_Mchn.c: 1926: switch(PORTDbits.RD1)
"1926
[e $U 1092  ]
[; ;State_Mchn.c: 1927: {
"1927
{
[; ;State_Mchn.c: 1928: case 1 : Reed_Contact_RB_Counter = 0;
"1928
[e :U 1093 ]
[e = _Reed_Contact_RB_Counter -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1929: SETxAPIxVAL(12, 0);
"1929
[e ( _SETxAPIxVAL (2 , -> -> 12 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1930: break;
"1930
[e $U 1091  ]
[; ;State_Mchn.c: 1932: case 0 : if(Reed_Contact_RB_Counter <= GETxAPIxVAL(11))
"1932
[e :U 1094 ]
[e $ ! <= -> _Reed_Contact_RB_Counter `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1095  ]
[; ;State_Mchn.c: 1933: {
"1933
{
[; ;State_Mchn.c: 1934: Reed_Contact_RB_Counter++;
"1934
[e ++ _Reed_Contact_RB_Counter -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1935: break;
"1935
[e $U 1091  ]
"1936
}
[; ;State_Mchn.c: 1936: }
[e $U 1096  ]
"1937
[e :U 1095 ]
[; ;State_Mchn.c: 1937: else {SETxAPIxVAL(12, 1);}
{
[e ( _SETxAPIxVAL (2 , -> -> 12 `i `uc -> -> 1 `i `ui ]
}
[e :U 1096 ]
[; ;State_Mchn.c: 1938: break;
"1938
[e $U 1091  ]
[; ;State_Mchn.c: 1940: default : break;
"1940
[e :U 1097 ]
[e $U 1091  ]
"1941
}
[; ;State_Mchn.c: 1941: }
[e $U 1091  ]
"1926
[e :U 1092 ]
[e [\ . . _PORTDbits 0 1 , $ -> -> 1 `i `uc 1093
 , $ -> -> 0 `i `uc 1094
 1097 ]
"1941
[e :U 1091 ]
[; ;State_Mchn.c: 1944: switch(!PORTBbits.RB0)
"1944
[e $U 1099  ]
[; ;State_Mchn.c: 1945: {
"1945
{
[; ;State_Mchn.c: 1946: case 1 : if(Button_Contact_Counter_Start <= GETxAPIxVAL(11))
"1946
[e :U 1100 ]
[e $ ! <= -> _Button_Contact_Counter_Start `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1101  ]
[; ;State_Mchn.c: 1947: {
"1947
{
[; ;State_Mchn.c: 1948: Button_Contact_Counter_Start++;
"1948
[e ++ _Button_Contact_Counter_Start -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1949: break;
"1949
[e $U 1098  ]
"1950
}
[; ;State_Mchn.c: 1950: }
[e $U 1102  ]
"1951
[e :U 1101 ]
[; ;State_Mchn.c: 1951: else {SETxAPIxVAL(16, 1); }
{
[e ( _SETxAPIxVAL (2 , -> -> 16 `i `uc -> -> 1 `i `ui ]
}
[e :U 1102 ]
[; ;State_Mchn.c: 1952: break;
"1952
[e $U 1098  ]
[; ;State_Mchn.c: 1954: case 0 : Button_Contact_Counter_Start = 0;
"1954
[e :U 1103 ]
[e = _Button_Contact_Counter_Start -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1955: SETxAPIxVAL(16, 0);
"1955
[e ( _SETxAPIxVAL (2 , -> -> 16 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1956: break;
"1956
[e $U 1098  ]
[; ;State_Mchn.c: 1958: default : break;
"1958
[e :U 1104 ]
[e $U 1098  ]
"1959
}
[; ;State_Mchn.c: 1959: }
[e $U 1098  ]
"1944
[e :U 1099 ]
[e [\ -> ! != -> . . _PORTBbits 0 0 `i -> -> -> 0 `i `Vuc `i `i , $ -> 1 `i 1100
 , $ -> 0 `i 1103
 1104 ]
"1959
[e :U 1098 ]
[; ;State_Mchn.c: 1962: switch(!PORTDbits.RD7)
"1962
[e $U 1106  ]
[; ;State_Mchn.c: 1963: {
"1963
{
[; ;State_Mchn.c: 1964: case 1 : if(Button_Contact_Counter_Stop <= GETxAPIxVAL(11))
"1964
[e :U 1107 ]
[e $ ! <= -> _Button_Contact_Counter_Stop `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1108  ]
[; ;State_Mchn.c: 1965: {
"1965
{
[; ;State_Mchn.c: 1966: Button_Contact_Counter_Stop++;
"1966
[e ++ _Button_Contact_Counter_Stop -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1967: break;
"1967
[e $U 1105  ]
"1968
}
[; ;State_Mchn.c: 1968: }
[e $U 1109  ]
"1969
[e :U 1108 ]
[; ;State_Mchn.c: 1969: else {SETxAPIxVAL(17, 1); }
{
[e ( _SETxAPIxVAL (2 , -> -> 17 `i `uc -> -> 1 `i `ui ]
}
[e :U 1109 ]
[; ;State_Mchn.c: 1970: break;
"1970
[e $U 1105  ]
[; ;State_Mchn.c: 1972: case 0 : Button_Contact_Counter_Stop = 0;
"1972
[e :U 1110 ]
[e = _Button_Contact_Counter_Stop -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1973: SETxAPIxVAL(17, 0);
"1973
[e ( _SETxAPIxVAL (2 , -> -> 17 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1974: break;
"1974
[e $U 1105  ]
[; ;State_Mchn.c: 1976: default : break;
"1976
[e :U 1111 ]
[e $U 1105  ]
"1977
}
[; ;State_Mchn.c: 1977: }
[e $U 1105  ]
"1962
[e :U 1106 ]
[e [\ -> ! != -> . . _PORTDbits 0 7 `i -> -> -> 0 `i `Vuc `i `i , $ -> 1 `i 1107
 , $ -> 0 `i 1110
 1111 ]
"1977
[e :U 1105 ]
[; ;State_Mchn.c: 1980: switch(!PORTBbits.RB1)
"1980
[e $U 1113  ]
[; ;State_Mchn.c: 1981: {
"1981
{
[; ;State_Mchn.c: 1982: case 1 : if(Button_Contact_Counter_Middle <= GETxAPIxVAL(11))
"1982
[e :U 1114 ]
[e $ ! <= -> _Button_Contact_Counter_Middle `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1115  ]
[; ;State_Mchn.c: 1983: {
"1983
{
[; ;State_Mchn.c: 1984: Button_Contact_Counter_Middle++;
"1984
[e ++ _Button_Contact_Counter_Middle -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1985: break;
"1985
[e $U 1112  ]
"1986
}
[; ;State_Mchn.c: 1986: }
[e $U 1116  ]
"1987
[e :U 1115 ]
[; ;State_Mchn.c: 1987: else {SETxAPIxVAL(18, 1); }
{
[e ( _SETxAPIxVAL (2 , -> -> 18 `i `uc -> -> 1 `i `ui ]
}
[e :U 1116 ]
[; ;State_Mchn.c: 1988: break;
"1988
[e $U 1112  ]
[; ;State_Mchn.c: 1990: case 0 : Button_Contact_Counter_Middle = 0;
"1990
[e :U 1117 ]
[e = _Button_Contact_Counter_Middle -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1991: SETxAPIxVAL(18, 0);
"1991
[e ( _SETxAPIxVAL (2 , -> -> 18 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 1992: break;
"1992
[e $U 1112  ]
[; ;State_Mchn.c: 1994: default : break;
"1994
[e :U 1118 ]
[e $U 1112  ]
"1995
}
[; ;State_Mchn.c: 1995: }
[e $U 1112  ]
"1980
[e :U 1113 ]
[e [\ -> ! != -> . . _PORTBbits 0 1 `i -> -> -> 0 `i `Vuc `i `i , $ -> 1 `i 1114
 , $ -> 0 `i 1117
 1118 ]
"1995
[e :U 1112 ]
[; ;State_Mchn.c: 1998: switch(!PORTBbits.RB5)
"1998
[e $U 1120  ]
[; ;State_Mchn.c: 1999: {
"1999
{
[; ;State_Mchn.c: 2000: case 1 : if(Button_Contact_Counter_LB <= GETxAPIxVAL(11))
"2000
[e :U 1121 ]
[e $ ! <= -> _Button_Contact_Counter_LB `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1122  ]
[; ;State_Mchn.c: 2001: {
"2001
{
[; ;State_Mchn.c: 2002: Button_Contact_Counter_LB++;
"2002
[e ++ _Button_Contact_Counter_LB -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2003: break;
"2003
[e $U 1119  ]
"2004
}
[; ;State_Mchn.c: 2004: }
[e $U 1123  ]
"2005
[e :U 1122 ]
[; ;State_Mchn.c: 2005: else {SETxAPIxVAL(19, 1); }
{
[e ( _SETxAPIxVAL (2 , -> -> 19 `i `uc -> -> 1 `i `ui ]
}
[e :U 1123 ]
[; ;State_Mchn.c: 2006: break;
"2006
[e $U 1119  ]
[; ;State_Mchn.c: 2008: case 0 : Button_Contact_Counter_LB = 0;
"2008
[e :U 1124 ]
[e = _Button_Contact_Counter_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2009: SETxAPIxVAL(19, 0);
"2009
[e ( _SETxAPIxVAL (2 , -> -> 19 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 2010: break;
"2010
[e $U 1119  ]
[; ;State_Mchn.c: 2012: default : break;
"2012
[e :U 1125 ]
[e $U 1119  ]
"2013
}
[; ;State_Mchn.c: 2013: }
[e $U 1119  ]
"1998
[e :U 1120 ]
[e [\ -> ! != -> . . _PORTBbits 0 5 `i -> -> -> 0 `i `Vuc `i `i , $ -> 1 `i 1121
 , $ -> 0 `i 1124
 1125 ]
"2013
[e :U 1119 ]
[; ;State_Mchn.c: 2016: switch(!PORTBbits.RB4)
"2016
[e $U 1127  ]
[; ;State_Mchn.c: 2017: {
"2017
{
[; ;State_Mchn.c: 2018: case 1 : if(Button_Contact_Counter_LF <= GETxAPIxVAL(11))
"2018
[e :U 1128 ]
[e $ ! <= -> _Button_Contact_Counter_LF `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1129  ]
[; ;State_Mchn.c: 2019: {
"2019
{
[; ;State_Mchn.c: 2020: Button_Contact_Counter_LF++;
"2020
[e ++ _Button_Contact_Counter_LF -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2021: break;
"2021
[e $U 1126  ]
"2022
}
[; ;State_Mchn.c: 2022: }
[e $U 1130  ]
"2023
[e :U 1129 ]
[; ;State_Mchn.c: 2023: else {SETxAPIxVAL(20, 1); }
{
[e ( _SETxAPIxVAL (2 , -> -> 20 `i `uc -> -> 1 `i `ui ]
}
[e :U 1130 ]
[; ;State_Mchn.c: 2024: break;
"2024
[e $U 1126  ]
[; ;State_Mchn.c: 2026: case 0 : Button_Contact_Counter_LF = 0;
"2026
[e :U 1131 ]
[e = _Button_Contact_Counter_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2027: SETxAPIxVAL(20, 0);
"2027
[e ( _SETxAPIxVAL (2 , -> -> 20 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 2028: break;
"2028
[e $U 1126  ]
[; ;State_Mchn.c: 2030: default : break;
"2030
[e :U 1132 ]
[e $U 1126  ]
"2031
}
[; ;State_Mchn.c: 2031: }
[e $U 1126  ]
"2016
[e :U 1127 ]
[e [\ -> ! != -> . . _PORTBbits 0 4 `i -> -> -> 0 `i `Vuc `i `i , $ -> 1 `i 1128
 , $ -> 0 `i 1131
 1132 ]
"2031
[e :U 1126 ]
[; ;State_Mchn.c: 2034: switch(!PORTBbits.RB3)
"2034
[e $U 1134  ]
[; ;State_Mchn.c: 2035: {
"2035
{
[; ;State_Mchn.c: 2036: case 1 : if(Button_Contact_Counter_RB <= GETxAPIxVAL(11))
"2036
[e :U 1135 ]
[e $ ! <= -> _Button_Contact_Counter_RB `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1136  ]
[; ;State_Mchn.c: 2037: {
"2037
{
[; ;State_Mchn.c: 2038: Button_Contact_Counter_RB++;
"2038
[e ++ _Button_Contact_Counter_RB -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2039: break;
"2039
[e $U 1133  ]
"2040
}
[; ;State_Mchn.c: 2040: }
[e $U 1137  ]
"2041
[e :U 1136 ]
[; ;State_Mchn.c: 2041: else {SETxAPIxVAL(21, 1); }
{
[e ( _SETxAPIxVAL (2 , -> -> 21 `i `uc -> -> 1 `i `ui ]
}
[e :U 1137 ]
[; ;State_Mchn.c: 2042: break;
"2042
[e $U 1133  ]
[; ;State_Mchn.c: 2044: case 0 : Button_Contact_Counter_RB = 0;
"2044
[e :U 1138 ]
[e = _Button_Contact_Counter_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2045: SETxAPIxVAL(21, 0);
"2045
[e ( _SETxAPIxVAL (2 , -> -> 21 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 2046: break;
"2046
[e $U 1133  ]
[; ;State_Mchn.c: 2048: default : break;
"2048
[e :U 1139 ]
[e $U 1133  ]
"2049
}
[; ;State_Mchn.c: 2049: }
[e $U 1133  ]
"2034
[e :U 1134 ]
[e [\ -> ! != -> . . _PORTBbits 0 3 `i -> -> -> 0 `i `Vuc `i `i , $ -> 1 `i 1135
 , $ -> 0 `i 1138
 1139 ]
"2049
[e :U 1133 ]
[; ;State_Mchn.c: 2052: switch(!PORTBbits.RB2)
"2052
[e $U 1141  ]
[; ;State_Mchn.c: 2053: {
"2053
{
[; ;State_Mchn.c: 2054: case 1 : if(Button_Contact_Counter_RF <= GETxAPIxVAL(11))
"2054
[e :U 1142 ]
[e $ ! <= -> _Button_Contact_Counter_RF `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1143  ]
[; ;State_Mchn.c: 2055: {
"2055
{
[; ;State_Mchn.c: 2056: Button_Contact_Counter_RF++;
"2056
[e ++ _Button_Contact_Counter_RF -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2057: break;
"2057
[e $U 1140  ]
"2058
}
[; ;State_Mchn.c: 2058: }
[e $U 1144  ]
"2059
[e :U 1143 ]
[; ;State_Mchn.c: 2059: else {SETxAPIxVAL(22, 1); }
{
[e ( _SETxAPIxVAL (2 , -> -> 22 `i `uc -> -> 1 `i `ui ]
}
[e :U 1144 ]
[; ;State_Mchn.c: 2060: break;
"2060
[e $U 1140  ]
[; ;State_Mchn.c: 2062: case 0 : Button_Contact_Counter_RF = 0;
"2062
[e :U 1145 ]
[e = _Button_Contact_Counter_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2063: SETxAPIxVAL(22, 0);
"2063
[e ( _SETxAPIxVAL (2 , -> -> 22 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 2064: break;
"2064
[e $U 1140  ]
[; ;State_Mchn.c: 2066: default : break;
"2066
[e :U 1146 ]
[e $U 1140  ]
"2067
}
[; ;State_Mchn.c: 2067: }
[e $U 1140  ]
"2052
[e :U 1141 ]
[e [\ -> ! != -> . . _PORTBbits 0 2 `i -> -> -> 0 `i `Vuc `i `i , $ -> 1 `i 1142
 , $ -> 0 `i 1145
 1146 ]
"2067
[e :U 1140 ]
[; ;State_Mchn.c: 2070: switch(PORTCbits.RC1)
"2070
[e $U 1148  ]
[; ;State_Mchn.c: 2071: {
"2071
{
[; ;State_Mchn.c: 2072: case 1 : if(Reed_Contact_LMU_Counter <= GETxAPIxVAL(11))
"2072
[e :U 1149 ]
[e $ ! <= -> _Reed_Contact_LMU_Counter `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1150  ]
[; ;State_Mchn.c: 2073: {
"2073
{
[; ;State_Mchn.c: 2074: Reed_Contact_LMU_Counter++;
"2074
[e ++ _Reed_Contact_LMU_Counter -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2075: break;
"2075
[e $U 1147  ]
"2076
}
[; ;State_Mchn.c: 2076: }
[e $U 1151  ]
"2077
[e :U 1150 ]
[; ;State_Mchn.c: 2077: else {SETxAPIxVAL(25, 1); }
{
[e ( _SETxAPIxVAL (2 , -> -> 25 `i `uc -> -> 1 `i `ui ]
}
[e :U 1151 ]
[; ;State_Mchn.c: 2078: break;
"2078
[e $U 1147  ]
[; ;State_Mchn.c: 2080: case 0 : Reed_Contact_LMU_Counter = 0;
"2080
[e :U 1152 ]
[e = _Reed_Contact_LMU_Counter -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2081: SETxAPIxVAL(25, 0);
"2081
[e ( _SETxAPIxVAL (2 , -> -> 25 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 2082: break;
"2082
[e $U 1147  ]
[; ;State_Mchn.c: 2084: default : break;
"2084
[e :U 1153 ]
[e $U 1147  ]
"2085
}
[; ;State_Mchn.c: 2085: }
[e $U 1147  ]
"2070
[e :U 1148 ]
[e [\ . . _PORTCbits 0 1 , $ -> -> 1 `i `uc 1149
 , $ -> -> 0 `i `uc 1152
 1153 ]
"2085
[e :U 1147 ]
[; ;State_Mchn.c: 2088: switch(PORTDbits.RD4)
"2088
[e $U 1155  ]
[; ;State_Mchn.c: 2089: {
"2089
{
[; ;State_Mchn.c: 2090: case 1 : if(Reed_Contact_LMD_Counter <= GETxAPIxVAL(11))
"2090
[e :U 1156 ]
[e $ ! <= -> _Reed_Contact_LMD_Counter `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1157  ]
[; ;State_Mchn.c: 2091: {
"2091
{
[; ;State_Mchn.c: 2092: Reed_Contact_LMD_Counter++;
"2092
[e ++ _Reed_Contact_LMD_Counter -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2093: break;
"2093
[e $U 1154  ]
"2094
}
[; ;State_Mchn.c: 2094: }
[e $U 1158  ]
"2095
[e :U 1157 ]
[; ;State_Mchn.c: 2095: else {SETxAPIxVAL(26, 1); }
{
[e ( _SETxAPIxVAL (2 , -> -> 26 `i `uc -> -> 1 `i `ui ]
}
[e :U 1158 ]
[; ;State_Mchn.c: 2096: break;
"2096
[e $U 1154  ]
[; ;State_Mchn.c: 2098: case 0 : Reed_Contact_LMD_Counter = 0;
"2098
[e :U 1159 ]
[e = _Reed_Contact_LMD_Counter -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2099: SETxAPIxVAL(26, 0);
"2099
[e ( _SETxAPIxVAL (2 , -> -> 26 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 2100: break;
"2100
[e $U 1154  ]
[; ;State_Mchn.c: 2102: default : break;
"2102
[e :U 1160 ]
[e $U 1154  ]
"2103
}
[; ;State_Mchn.c: 2103: }
[e $U 1154  ]
"2088
[e :U 1155 ]
[e [\ . . _PORTDbits 0 4 , $ -> -> 1 `i `uc 1156
 , $ -> -> 0 `i `uc 1159
 1160 ]
"2103
[e :U 1154 ]
[; ;State_Mchn.c: 2106: switch(PORTCbits.RC4)
"2106
[e $U 1162  ]
[; ;State_Mchn.c: 2107: {
"2107
{
[; ;State_Mchn.c: 2108: case 1 : if(Reed_Contact_RMU_Counter <= GETxAPIxVAL(11))
"2108
[e :U 1163 ]
[e $ ! <= -> _Reed_Contact_RMU_Counter `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1164  ]
[; ;State_Mchn.c: 2109: {
"2109
{
[; ;State_Mchn.c: 2110: Reed_Contact_RMU_Counter++;
"2110
[e ++ _Reed_Contact_RMU_Counter -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2111: break;
"2111
[e $U 1161  ]
"2112
}
[; ;State_Mchn.c: 2112: }
[e $U 1165  ]
"2113
[e :U 1164 ]
[; ;State_Mchn.c: 2113: else {SETxAPIxVAL(27, 1); }
{
[e ( _SETxAPIxVAL (2 , -> -> 27 `i `uc -> -> 1 `i `ui ]
}
[e :U 1165 ]
[; ;State_Mchn.c: 2114: break;
"2114
[e $U 1161  ]
[; ;State_Mchn.c: 2116: case 0 : Reed_Contact_RMU_Counter = 0;
"2116
[e :U 1166 ]
[e = _Reed_Contact_RMU_Counter -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2117: SETxAPIxVAL(27, 0);
"2117
[e ( _SETxAPIxVAL (2 , -> -> 27 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 2118: break;
"2118
[e $U 1161  ]
[; ;State_Mchn.c: 2120: default : break;
"2120
[e :U 1167 ]
[e $U 1161  ]
"2121
}
[; ;State_Mchn.c: 2121: }
[e $U 1161  ]
"2106
[e :U 1162 ]
[e [\ . . _PORTCbits 0 4 , $ -> -> 1 `i `uc 1163
 , $ -> -> 0 `i `uc 1166
 1167 ]
"2121
[e :U 1161 ]
[; ;State_Mchn.c: 2124: switch(PORTCbits.RC5)
"2124
[e $U 1169  ]
[; ;State_Mchn.c: 2125: {
"2125
{
[; ;State_Mchn.c: 2126: case 1 : if(Reed_Contact_RMD_Counter <= GETxAPIxVAL(11))
"2126
[e :U 1170 ]
[e $ ! <= -> _Reed_Contact_RMD_Counter `ui ( _GETxAPIxVAL (1 -> -> 11 `i `uc 1171  ]
[; ;State_Mchn.c: 2127: {
"2127
{
[; ;State_Mchn.c: 2128: Reed_Contact_RMD_Counter++;
"2128
[e ++ _Reed_Contact_RMD_Counter -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2129: break;
"2129
[e $U 1168  ]
"2130
}
[; ;State_Mchn.c: 2130: }
[e $U 1172  ]
"2131
[e :U 1171 ]
[; ;State_Mchn.c: 2131: else {SETxAPIxVAL(28, 1); }
{
[e ( _SETxAPIxVAL (2 , -> -> 28 `i `uc -> -> 1 `i `ui ]
}
[e :U 1172 ]
[; ;State_Mchn.c: 2132: break;
"2132
[e $U 1168  ]
[; ;State_Mchn.c: 2134: case 0 : Reed_Contact_RMD_Counter = 0;
"2134
[e :U 1173 ]
[e = _Reed_Contact_RMD_Counter -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2135: SETxAPIxVAL(28, 0);
"2135
[e ( _SETxAPIxVAL (2 , -> -> 28 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 2136: break;
"2136
[e $U 1168  ]
[; ;State_Mchn.c: 2138: default : break;
"2138
[e :U 1174 ]
[e $U 1168  ]
"2139
}
[; ;State_Mchn.c: 2139: }
[e $U 1168  ]
"2124
[e :U 1169 ]
[e [\ . . _PORTCbits 0 5 , $ -> -> 1 `i `uc 1170
 , $ -> -> 0 `i `uc 1173
 1174 ]
"2139
[e :U 1168 ]
[; ;State_Mchn.c: 2140: }
"2140
[e :UE 1069 ]
}
"2156
[v _Eeprom_Store `(v ~T0 @X0 1 sf ]
"2157
{
[; ;State_Mchn.c: 2156: static void Eeprom_Store(void)
[; ;State_Mchn.c: 2157: {
[e :U _Eeprom_Store ]
[f ]
[; ;State_Mchn.c: 2158: INTCON = 0x00;
"2158
[e = _INTCON -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2160: EECON1bits.EEPGD = 0;
"2160
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2161: EECON1bits.WREN = 1;
"2161
[e = . . _EECON1bits 0 2 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2162: EEADR = 0x01;
"2162
[e = _EEADR -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2163: EEDATA = GETxAPIxVAL(7);
"2163
[e = _EEDATA -> ( _GETxAPIxVAL (1 -> -> 7 `i `uc `uc ]
[; ;State_Mchn.c: 2164: EECON2 = 0x55;
"2164
[e = _EECON2 -> -> 85 `i `uc ]
[; ;State_Mchn.c: 2165: EECON2 = 0xaa;
"2165
[e = _EECON2 -> -> 170 `i `uc ]
[; ;State_Mchn.c: 2166: EECON1bits.WR = 1;
"2166
[e = . . _EECON1bits 0 1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2167: while (!PIR2bits.EEIF);
"2167
[e $U 1176  ]
[e :U 1177 ]
[e :U 1176 ]
[e $ ! != -> . . _PIR2bits 0 4 `i -> -> -> 0 `i `Vuc `i 1177  ]
[e :U 1178 ]
[; ;State_Mchn.c: 2168: PIR2bits.EEIF = 0;
"2168
[e = . . _PIR2bits 0 4 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2170: EECON1bits.EEPGD = 0;
"2170
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2171: EECON1bits.WREN = 1;
"2171
[e = . . _EECON1bits 0 2 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2172: EEADR = 0x00;
"2172
[e = _EEADR -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2173: EEDATA = GETxAPIxVAL(7)>>8;
"2173
[e = _EEDATA -> >> ( _GETxAPIxVAL (1 -> -> 7 `i `uc -> 8 `i `uc ]
[; ;State_Mchn.c: 2174: EECON2 = 0x55;
"2174
[e = _EECON2 -> -> 85 `i `uc ]
[; ;State_Mchn.c: 2175: EECON2 = 0xaa;
"2175
[e = _EECON2 -> -> 170 `i `uc ]
[; ;State_Mchn.c: 2176: EECON1bits.WR = 1;
"2176
[e = . . _EECON1bits 0 1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2177: while (!PIR2bits.EEIF);
"2177
[e $U 1179  ]
[e :U 1180 ]
[e :U 1179 ]
[e $ ! != -> . . _PIR2bits 0 4 `i -> -> -> 0 `i `Vuc `i 1180  ]
[e :U 1181 ]
[; ;State_Mchn.c: 2178: PIR2bits.EEIF = 0;
"2178
[e = . . _PIR2bits 0 4 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2180: EECON1bits.EEPGD = 0;
"2180
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2181: EECON1bits.WREN = 1;
"2181
[e = . . _EECON1bits 0 2 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2182: EEADR = 0x03;
"2182
[e = _EEADR -> -> 3 `i `uc ]
[; ;State_Mchn.c: 2183: EEDATA = GETxAPIxVAL(8);
"2183
[e = _EEDATA -> ( _GETxAPIxVAL (1 -> -> 8 `i `uc `uc ]
[; ;State_Mchn.c: 2184: EECON2 = 0x55;
"2184
[e = _EECON2 -> -> 85 `i `uc ]
[; ;State_Mchn.c: 2185: EECON2 = 0xaa;
"2185
[e = _EECON2 -> -> 170 `i `uc ]
[; ;State_Mchn.c: 2186: EECON1bits.WR = 1;
"2186
[e = . . _EECON1bits 0 1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2187: while (!PIR2bits.EEIF);
"2187
[e $U 1182  ]
[e :U 1183 ]
[e :U 1182 ]
[e $ ! != -> . . _PIR2bits 0 4 `i -> -> -> 0 `i `Vuc `i 1183  ]
[e :U 1184 ]
[; ;State_Mchn.c: 2188: PIR2bits.EEIF = 0;
"2188
[e = . . _PIR2bits 0 4 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2190: EECON1bits.EEPGD = 0;
"2190
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2191: EECON1bits.WREN = 1;
"2191
[e = . . _EECON1bits 0 2 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2192: EEADR = 0x02;
"2192
[e = _EEADR -> -> 2 `i `uc ]
[; ;State_Mchn.c: 2193: EEDATA = GETxAPIxVAL(8)>>8;
"2193
[e = _EEDATA -> >> ( _GETxAPIxVAL (1 -> -> 8 `i `uc -> 8 `i `uc ]
[; ;State_Mchn.c: 2194: EECON2 = 0x55;
"2194
[e = _EECON2 -> -> 85 `i `uc ]
[; ;State_Mchn.c: 2195: EECON2 = 0xaa;
"2195
[e = _EECON2 -> -> 170 `i `uc ]
[; ;State_Mchn.c: 2196: EECON1bits.WR = 1;
"2196
[e = . . _EECON1bits 0 1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2197: while (!PIR2bits.EEIF);
"2197
[e $U 1185  ]
[e :U 1186 ]
[e :U 1185 ]
[e $ ! != -> . . _PIR2bits 0 4 `i -> -> -> 0 `i `Vuc `i 1186  ]
[e :U 1187 ]
[; ;State_Mchn.c: 2198: PIR2bits.EEIF = 0;
"2198
[e = . . _PIR2bits 0 4 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2200: EECON1bits.EEPGD = 0;
"2200
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2201: EECON1bits.WREN = 1;
"2201
[e = . . _EECON1bits 0 2 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2202: EEADR = 0x04;
"2202
[e = _EEADR -> -> 4 `i `uc ]
[; ;State_Mchn.c: 2203: EEDATA = GETxAPIxVAL(9);
"2203
[e = _EEDATA -> ( _GETxAPIxVAL (1 -> -> 9 `i `uc `uc ]
[; ;State_Mchn.c: 2204: EECON2 = 0x55;
"2204
[e = _EECON2 -> -> 85 `i `uc ]
[; ;State_Mchn.c: 2205: EECON2 = 0xaa;
"2205
[e = _EECON2 -> -> 170 `i `uc ]
[; ;State_Mchn.c: 2206: EECON1bits.WR = 1;
"2206
[e = . . _EECON1bits 0 1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 2207: while (!PIR2bits.EEIF);
"2207
[e $U 1188  ]
[e :U 1189 ]
[e :U 1188 ]
[e $ ! != -> . . _PIR2bits 0 4 `i -> -> -> 0 `i `Vuc `i 1189  ]
[e :U 1190 ]
[; ;State_Mchn.c: 2208: PIR2bits.EEIF = 0;
"2208
[e = . . _PIR2bits 0 4 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 2211: INTCON = 0xA0;
"2211
[e = _INTCON -> -> 160 `i `uc ]
[; ;State_Mchn.c: 2212: }
"2212
[e :UE 1175 ]
}
