
Debug/flipflop_irq:     file format elf32-littlearm


Disassembly of section .text:

20000000 <startup>:
 * 	startup.c
 *
 */
__attribute__((naked)) __attribute__((section (".start_section")) )
void startup ( void ){
__asm__ volatile(" LDR R0,=0x2001C000\n");		/* set stack */
20000000:	4802      	ldr	r0, [pc, #8]	; (2000000c <startup+0xc>)
__asm__ volatile(" MOV SP,R0\n");
20000002:	4685      	mov	sp, r0
__asm__ volatile(" BL main\n");					/* call main */
20000004:	f000 f858 	bl	200000b8 <main>
__asm__ volatile(".L1: B .L1\n");				/* never return */
20000008:	e7fe      	b.n	20000008 <startup+0x8>
}
2000000a:	46c0      	nop			; (mov r8, r8)
2000000c:	2001c000 	andcs	ip, r1, r0

20000010 <irq_handler>:
#define NVIC_ISER0 ((int *)(0xE000E100))
#define EXTI3_IRQ (0x2001C000 + 0x00000064)

static int count = 0; 

void irq_handler(void){
20000010:	b580      	push	{r7, lr}
20000012:	af00      	add	r7, sp, #0
	++count;
20000014:	4b06      	ldr	r3, [pc, #24]	; (20000030 <irq_handler+0x20>)
20000016:	681b      	ldr	r3, [r3, #0]
20000018:	1c5a      	adds	r2, r3, #1
2000001a:	4b05      	ldr	r3, [pc, #20]	; (20000030 <irq_handler+0x20>)
2000001c:	601a      	str	r2, [r3, #0]
	*EXTI_PR |= (1<<3); //kvitterar avbrott
2000001e:	4b05      	ldr	r3, [pc, #20]	; (20000034 <irq_handler+0x24>)
20000020:	681a      	ldr	r2, [r3, #0]
20000022:	4b04      	ldr	r3, [pc, #16]	; (20000034 <irq_handler+0x24>)
20000024:	2108      	movs	r1, #8
20000026:	430a      	orrs	r2, r1
20000028:	601a      	str	r2, [r3, #0]
}
2000002a:	46c0      	nop			; (mov r8, r8)
2000002c:	46bd      	mov	sp, r7
2000002e:	bd80      	pop	{r7, pc}
20000030:	200000d4 	ldrdcs	r0, [r0], -r4
20000034:	40013c14 	andmi	r3, r1, r4, lsl ip

20000038 <app_init>:

void app_init(){
20000038:	b580      	push	{r7, lr}
2000003a:	af00      	add	r7, sp, #0
	*GPIO_MODER = 0x00005555;	//initierar PD0-7
2000003c:	4b16      	ldr	r3, [pc, #88]	; (20000098 <app_init+0x60>)
2000003e:	4a17      	ldr	r2, [pc, #92]	; (2000009c <app_init+0x64>)
20000040:	601a      	str	r2, [r3, #0]
	
	*SYSCFG_EXTICR1 &= ~0xF000;  //nollställer bitfält för EXTI3 
20000042:	4b17      	ldr	r3, [pc, #92]	; (200000a0 <app_init+0x68>)
20000044:	2200      	movs	r2, #0
20000046:	5e9b      	ldrsh	r3, [r3, r2]
20000048:	4a15      	ldr	r2, [pc, #84]	; (200000a0 <app_init+0x68>)
2000004a:	051b      	lsls	r3, r3, #20
2000004c:	0d1b      	lsrs	r3, r3, #20
2000004e:	b21b      	sxth	r3, r3
20000050:	8013      	strh	r3, [r2, #0]
	*SYSCFG_EXTICR1 |= 0x4000;	//port E till  EXTI3
20000052:	4b13      	ldr	r3, [pc, #76]	; (200000a0 <app_init+0x68>)
20000054:	2200      	movs	r2, #0
20000056:	5e9b      	ldrsh	r3, [r3, r2]
20000058:	4911      	ldr	r1, [pc, #68]	; (200000a0 <app_init+0x68>)
2000005a:	2280      	movs	r2, #128	; 0x80
2000005c:	01d2      	lsls	r2, r2, #7
2000005e:	4313      	orrs	r3, r2
20000060:	b21b      	sxth	r3, r3
20000062:	800b      	strh	r3, [r1, #0]
	
	*EXTI_IRM |= (1<<3);		//aktiverar avbrottslina 3
20000064:	4b0f      	ldr	r3, [pc, #60]	; (200000a4 <app_init+0x6c>)
20000066:	681a      	ldr	r2, [r3, #0]
20000068:	4b0e      	ldr	r3, [pc, #56]	; (200000a4 <app_init+0x6c>)
2000006a:	2108      	movs	r1, #8
2000006c:	430a      	orrs	r2, r1
2000006e:	601a      	str	r2, [r3, #0]
	*EXTI_RTSR |= (1<<3);		//aktivera avbrott på positiv flank på avbrottslina 3
20000070:	4b0d      	ldr	r3, [pc, #52]	; (200000a8 <app_init+0x70>)
20000072:	681a      	ldr	r2, [r3, #0]
20000074:	4b0c      	ldr	r3, [pc, #48]	; (200000a8 <app_init+0x70>)
20000076:	2108      	movs	r1, #8
20000078:	430a      	orrs	r2, r1
2000007a:	601a      	str	r2, [r3, #0]
	
	*NVIC_ISER0 |= (1<<9);		//aktiverar avbrott från 
2000007c:	4b0b      	ldr	r3, [pc, #44]	; (200000ac <app_init+0x74>)
2000007e:	681a      	ldr	r2, [r3, #0]
20000080:	4b0a      	ldr	r3, [pc, #40]	; (200000ac <app_init+0x74>)
20000082:	2180      	movs	r1, #128	; 0x80
20000084:	0089      	lsls	r1, r1, #2
20000086:	430a      	orrs	r2, r1
20000088:	601a      	str	r2, [r3, #0]
	*((void (**)(void)) EXTI3_IRQ) = irq_handler; //kopplar avbrottsrutin till EXTI3
2000008a:	4b09      	ldr	r3, [pc, #36]	; (200000b0 <app_init+0x78>)
2000008c:	4a09      	ldr	r2, [pc, #36]	; (200000b4 <app_init+0x7c>)
2000008e:	601a      	str	r2, [r3, #0]
}
20000090:	46c0      	nop			; (mov r8, r8)
20000092:	46bd      	mov	sp, r7
20000094:	bd80      	pop	{r7, pc}
20000096:	46c0      	nop			; (mov r8, r8)
20000098:	40020c00 	andmi	r0, r2, r0, lsl #24
2000009c:	00005555 	andeq	r5, r0, r5, asr r5
200000a0:	40013808 	andmi	r3, r1, r8, lsl #16
200000a4:	40013c00 	andmi	r3, r1, r0, lsl #24
200000a8:	40013c08 	andmi	r3, r1, r8, lsl #24
200000ac:	e000e100 	and	lr, r0, r0, lsl #2
200000b0:	2001c064 	andcs	ip, r1, r4, rrx
200000b4:	20000011 	andcs	r0, r0, r1, lsl r0

200000b8 <main>:

void main(void){
200000b8:	b580      	push	{r7, lr}
200000ba:	af00      	add	r7, sp, #0
	app_init();
200000bc:	f7ff ffbc 	bl	20000038 <app_init>
	while(1){
		*GPIO_ODR_LOW = count; 
200000c0:	4b02      	ldr	r3, [pc, #8]	; (200000cc <main+0x14>)
200000c2:	681a      	ldr	r2, [r3, #0]
200000c4:	4b02      	ldr	r3, [pc, #8]	; (200000d0 <main+0x18>)
200000c6:	b2d2      	uxtb	r2, r2
200000c8:	701a      	strb	r2, [r3, #0]
200000ca:	e7f9      	b.n	200000c0 <main+0x8>
200000cc:	200000d4 	ldrdcs	r0, [r0], -r4
200000d0:	40020c14 	andmi	r0, r2, r4, lsl ip

200000d4 <count>:
200000d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000083 	andeq	r0, r0, r3, lsl #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000074 	andeq	r0, r0, r4, ror r0
  10:	0000000c 	andeq	r0, r0, ip
  14:	00004500 	andeq	r4, r0, r0, lsl #10
	...
  24:	00f00200 	rscseq	r0, r0, r0, lsl #4
  28:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
  2c:	0000370c 	andeq	r3, r0, ip, lsl #14
  30:	d4030500 	strle	r0, [r3], #-1280	; 0xfffffb00
  34:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
  38:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  3c:	ff040074 			; <UNDEFINED> instruction: 0xff040074
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	00b8063c 	adcseq	r0, r8, ip, lsr r6
  48:	001c2000 	andseq	r2, ip, r0
  4c:	9c010000 	stcls	0, cr0, [r1], {-0}
  50:	0000f605 	andeq	pc, r0, r5, lsl #12
  54:	062f0100 	strteq	r0, [pc], -r0, lsl #2
  58:	20000038 	andcs	r0, r0, r8, lsr r0
  5c:	00000080 	andeq	r0, r0, r0, lsl #1
  60:	39069c01 	stmdbcc	r6, {r0, sl, fp, ip, pc}
  64:	01000000 	mrseq	r0, (UNDEF: 0)
  68:	0010062a 	andseq	r0, r0, sl, lsr #12
  6c:	00282000 	eoreq	r2, r8, r0
  70:	9c010000 	stcls	0, cr0, [r1], {-0}
  74:	00010406 	andeq	r0, r1, r6, lsl #8
  78:	06060100 	streq	r0, [r6], -r0, lsl #2
  7c:	20000000 	andcs	r0, r0, r0
  80:	0000000c 	andeq	r0, r0, ip
  84:	Address 0x00000084 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  18:	0b3b0b3a 	bleq	ec2d08 <startup-0x1f13d2f8>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	00001802 	andeq	r1, r0, r2, lsl #16
  24:	0b002403 	bleq	9038 <startup-0x1fff6fc8>
  28:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  2c:	04000008 	streq	r0, [r0], #-8
  30:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  34:	0b3a0e03 	bleq	e83848 <startup-0x1f17c7b8>
  38:	0b390b3b 	bleq	e42d2c <startup-0x1f1bd2d4>
  3c:	01111927 	tsteq	r1, r7, lsr #18
  40:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  44:	00194296 	mulseq	r9, r6, r2
  48:	002e0500 	eoreq	r0, lr, r0, lsl #10
  4c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  50:	0b3b0b3a 	bleq	ec2d40 <startup-0x1f13d2c0>
  54:	01110b39 	tsteq	r1, r9, lsr fp
  58:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  5c:	00194297 	mulseq	r9, r7, r2
  60:	002e0600 	eoreq	r0, lr, r0, lsl #12
  64:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  68:	0b3b0b3a 	bleq	ec2d58 <startup-0x1f13d2a8>
  6c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  70:	06120111 			; <UNDEFINED> instruction: 0x06120111
  74:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  78:	00000019 	andeq	r0, r0, r9, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	20000010 	andcs	r0, r0, r0, lsl r0
  14:	000000c4 	andeq	r0, r0, r4, asr #1
  18:	20000000 	andcs	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	20000010 	andcs	r0, r0, r0, lsl r0
   4:	200000d4 	ldrdcs	r0, [r0], -r4
   8:	20000000 	andcs	r0, r0, r0
   c:	2000000c 	andcs	r0, r0, ip
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c0 	andeq	r0, r0, r0, asr #1
   4:	004f0003 	subeq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	43010000 	movwmi	r0, #4096	; 0x1000
  1c:	73552f3a 	cmpvc	r5, #58, 30	; 0xe8
  20:	2f737265 	svccs	0x00737265
  24:	6b7a6f72 	blvs	1e9bdf4 <startup-0x1e16420c>
  28:	65442f68 	strbvs	r2, [r4, #-3944]	; 0xfffff098
  2c:	6f746b73 	svcvs	0x00746b73
  30:	4f4d2f70 	svcmi	0x004d2f70
  34:	616c2f50 	cmnvs	ip, r0, asr pc
  38:	2d346262 	lfmcs	f6, 4, [r4, #-392]!	; 0xfffffe78
  3c:	696c662f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r9, sl, sp, lr}^
  40:	6f6c6670 	svcvs	0x006c6670
  44:	72695f70 	rsbvc	r5, r9, #112, 30	; 0x1c0
  48:	73000071 	movwvc	r0, #113	; 0x71
  4c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  50:	632e7075 			; <UNDEFINED> instruction: 0x632e7075
  54:	00000100 	andeq	r0, r0, r0, lsl #2
  58:	00160500 	andseq	r0, r6, r0, lsl #10
  5c:	00000205 	andeq	r0, r0, r5, lsl #4
  60:	05172000 	ldreq	r2, [r7, #-0]
  64:	21211301 			; <UNDEFINED> instruction: 0x21211301
  68:	0302212f 	movweq	r2, #8495	; 0x212f
  6c:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
  70:	02050017 	andeq	r0, r5, #23
  74:	20000010 	andcs	r0, r0, r0, lsl r0
  78:	05012903 	streq	r2, [r1, #-2307]	; 0xfffff6fd
  7c:	0b052f02 	bleq	14bc8c <startup-0x1feb4374>
  80:	67010559 	smlsdvs	r1, r9, r5, r0
  84:	05761005 	ldrbeq	r1, [r6, #-5]!
  88:	0e052f02 	cdpeq	15, 0, cr2, cr5, cr2, {0}
  8c:	30120520 	andscc	r0, r2, r0, lsr #10
  90:	920c0583 	andls	r0, ip, #549453824	; 0x20c00000
  94:	05670d05 	strbeq	r0, [r7, #-3333]!	; 0xfffff2fb
  98:	0205680e 	andeq	r6, r5, #917504	; 0xe0000
  9c:	20210575 	eorcs	r0, r1, r5, ror r5
  a0:	052f0105 	streq	r0, [pc, #-261]!	; ffffffa3 <count+0xdffffecf>
  a4:	053e0810 	ldreq	r0, [lr, #-2064]!	; 0xfffff7f0
  a8:	11052f02 	tstne	r5, r2, lsl #30
  ac:	01040200 	mrseq	r0, R12_usr
  b0:	00030530 	andeq	r0, r3, r0, lsr r5
  b4:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  b8:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
  bc:	02200104 	eoreq	r0, r0, #4, 2
  c0:	01010007 	tsteq	r1, r7

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	552f3a43 	strpl	r3, [pc, #-2627]!	; fffff5c5 <count+0xdffff4f1>
   4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
   8:	7a6f722f 	bvc	1bdc8cc <startup-0x1e423734>
   c:	442f686b 	strtmi	r6, [pc], #-2155	; 14 <startup-0x1fffffec>
  10:	746b7365 	strbtvc	r7, [fp], #-869	; 0xfffffc9b
  14:	4d2f706f 	stcmi	0, cr7, [pc, #-444]!	; fffffe60 <count+0xdffffd8c>
  18:	6c2f504f 	stcvs	0, cr5, [pc], #-316	; fffffee4 <count+0xdffffe10>
  1c:	34626261 	strbtcc	r6, [r2], #-609	; 0xfffffd9f
  20:	6c662f2d 	stclvs	15, cr2, [r6], #-180	; 0xffffff4c
  24:	6c667069 	stclvs	0, cr7, [r6], #-420	; 0xfffffe5c
  28:	695f706f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^	; <UNPREDICTABLE>
  2c:	732f7172 			; <UNDEFINED> instruction: 0x732f7172
  30:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  34:	632e7075 			; <UNDEFINED> instruction: 0x632e7075
  38:	71726900 	cmnvc	r2, r0, lsl #18
  3c:	6e61685f 	mcrvs	8, 3, r6, cr1, cr15, {2}
  40:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  44:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
  48:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  4c:	6f725c73 	svcvs	0x00725c73
  50:	5c686b7a 			; <UNDEFINED> instruction: 0x5c686b7a
  54:	6b736544 	blvs	1cd956c <startup-0x1e326a94>
  58:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
  5c:	5c504f4d 	mrrcpl	15, 4, r4, r0, cr13
  60:	6262616c 	rsbvs	r6, r2, #108, 2
  64:	665c2d34 			; <UNDEFINED> instruction: 0x665c2d34
  68:	6670696c 	ldrbtvs	r6, [r0], -ip, ror #18
  6c:	5f706f6c 	svcpl	0x00706f6c
  70:	00717269 	rsbseq	r7, r1, r9, ror #4
  74:	20554e47 	subscs	r4, r5, r7, asr #28
  78:	20393943 	eorscs	r3, r9, r3, asr #18
  7c:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  80:	30322031 	eorscc	r2, r2, r1, lsr r0
  84:	30313931 	eorscc	r3, r1, r1, lsr r9
  88:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  8c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  90:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  94:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  98:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  9c:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  a0:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  a4:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  a8:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  ac:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  b0:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  b4:	205d3939 	subscs	r3, sp, r9, lsr r9
  b8:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
  bc:	20626d75 	rsbcs	r6, r2, r5, ror sp
  c0:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  c4:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  c8:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  cc:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
  d0:	616d2d20 	cmnvs	sp, r0, lsr #26
  d4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  d8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  dc:	206d2d36 	rsbcs	r2, sp, r6, lsr sp
  e0:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
  e4:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
  e8:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  ec:	00393963 	eorseq	r3, r9, r3, ror #18
  f0:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  f4:	70610074 	rsbvc	r0, r1, r4, ror r0
  f8:	6e695f70 	mcrvs	15, 3, r5, cr9, cr0, {3}
  fc:	6d007469 	cfstrsvs	mvf7, [r0, #-420]	; 0xfffffe5c
 100:	006e6961 	rsbeq	r6, lr, r1, ror #18
 104:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 108:	00707574 	rsbseq	r7, r0, r4, ror r5

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <startup-0x1ef2f2dc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d39 	eorscc	r2, r2, r9, lsr sp
  30:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
  34:	616d2d34 	cmnvs	sp, r4, lsr sp
  38:	29726f6a 	ldmdbcs	r2!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
  3c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  40:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  44:	31393130 	teqcc	r9, r0, lsr r1
  48:	20353230 	eorscs	r3, r5, r0, lsr r2
  4c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  50:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  54:	415b2029 	cmpmi	fp, r9, lsr #32
  58:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  5c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  60:	6172622d 	cmnvs	r2, sp, lsr #4
  64:	2068636e 	rsbcs	r6, r8, lr, ror #6
  68:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  6c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  70:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  74:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4d2d3605 	stcmi	6, cr3, [sp, #-20]!	; 0xffffffec
  14:	070b0600 	streq	r0, [fp, -r0, lsl #12]
  18:	1201094d 	andne	r0, r1, #1261568	; 0x134000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <startup-0x1ffb9bd0>
  28:	Address 0x00000028 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	20000000 	andcs	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
  20:	00000018 	andeq	r0, r0, r8, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	20000010 	andcs	r0, r0, r0, lsl r0
  2c:	00000028 	andeq	r0, r0, r8, lsr #32
  30:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  34:	41018e02 	tstmi	r1, r2, lsl #28
  38:	0000070d 	andeq	r0, r0, sp, lsl #14
  3c:	00000018 	andeq	r0, r0, r8, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	20000038 	andcs	r0, r0, r8, lsr r0
  48:	00000080 	andeq	r0, r0, r0, lsl #1
  4c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  50:	41018e02 	tstmi	r1, r2, lsl #28
  54:	0000070d 	andeq	r0, r0, sp, lsl #14
  58:	00000018 	andeq	r0, r0, r8, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	200000b8 	strhcs	r0, [r0], -r8
  64:	0000001c 	andeq	r0, r0, ip, lsl r0
  68:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  6c:	41018e02 	tstmi	r1, r2, lsl #28
  70:	0000070d 	andeq	r0, r0, sp, lsl #14
