
STM32H756ZG_Nucleo_sandbox_FCDEV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3f4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012e4  0800c5c8  0800c5c8  0000d5c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8ac  0800d8ac  0000f314  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d8ac  0800d8ac  0000e8ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d8b4  0800d8b4  0000f314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d8b4  0800d8b4  0000e8b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d8b8  0800d8b8  0000e8b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800d8bc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001d4  0800da90  0000f1d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000274  0800db30  0000f274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000ba8  20000318  0800dbd0  0000f318  2**3
                  ALLOC
 12 ._user_heap_stack 00000600  20000ec0  0800dbd0  0000fec0  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000f314  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002441f  00000000  00000000  0000f344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000314c  00000000  00000000  00033763  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001e40  00000000  00000000  000368b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001772  00000000  00000000  000386f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000292b9  00000000  00000000  00039e62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001d3f6  00000000  00000000  0006311b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fe122  00000000  00000000  00080511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0017e633  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000097a4  00000000  00000000  0017e678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006f  00000000  00000000  00187e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000318 	.word	0x20000318
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c5ac 	.word	0x0800c5ac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000031c 	.word	0x2000031c
 800020c:	0800c5ac 	.word	0x0800c5ac

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <adxl375_write>:

// Optional: for serial debug display
char x_char[6], y_char[6], z_char[6];

void adxl375_write(uint8_t reg, uint8_t value)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af02      	add	r7, sp, #8
 8000fba:	4603      	mov	r3, r0
 8000fbc:	460a      	mov	r2, r1
 8000fbe:	71fb      	strb	r3, [r7, #7]
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	71bb      	strb	r3, [r7, #6]
    uint8_t data[2];
    data[0] = reg;
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	733b      	strb	r3, [r7, #12]
    data[1] = value;
 8000fc8:	79bb      	ldrb	r3, [r7, #6]
 8000fca:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, ADXL375_ADDRESS, data, 2, HAL_MAX_DELAY);
 8000fcc:	f107 020c 	add.w	r2, r7, #12
 8000fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd4:	9300      	str	r3, [sp, #0]
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	21a6      	movs	r1, #166	@ 0xa6
 8000fda:	4803      	ldr	r0, [pc, #12]	@ (8000fe8 <adxl375_write+0x34>)
 8000fdc:	f004 feba 	bl	8005d54 <HAL_I2C_Master_Transmit>
}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000424 	.word	0x20000424

08000fec <adxl375_read>:

uint8_t adxl375_read(uint8_t reg)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af04      	add	r7, sp, #16
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	71fb      	strb	r3, [r7, #7]
    uint8_t value = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c1, ADXL375_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, HAL_MAX_DELAY);
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	b29a      	uxth	r2, r3
 8000ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8001002:	9302      	str	r3, [sp, #8]
 8001004:	2301      	movs	r3, #1
 8001006:	9301      	str	r3, [sp, #4]
 8001008:	f107 030f 	add.w	r3, r7, #15
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	2301      	movs	r3, #1
 8001010:	21a6      	movs	r1, #166	@ 0xa6
 8001012:	4804      	ldr	r0, [pc, #16]	@ (8001024 <adxl375_read+0x38>)
 8001014:	f005 f8ca 	bl	80061ac <HAL_I2C_Mem_Read>
    return value;
 8001018:	7bfb      	ldrb	r3, [r7, #15]
}
 800101a:	4618      	mov	r0, r3
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20000424 	.word	0x20000424

08001028 <adxl375_read_xyz>:

void adxl375_read_xyz(int16_t *x, int16_t *y, int16_t *z)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b088      	sub	sp, #32
 800102c:	af04      	add	r7, sp, #16
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c1, ADXL375_ADDRESS, ADXL375_REG_DATAX0, I2C_MEMADD_SIZE_8BIT, data_rec, 6, HAL_MAX_DELAY);
 8001034:	f04f 33ff 	mov.w	r3, #4294967295
 8001038:	9302      	str	r3, [sp, #8]
 800103a:	2306      	movs	r3, #6
 800103c:	9301      	str	r3, [sp, #4]
 800103e:	4b18      	ldr	r3, [pc, #96]	@ (80010a0 <adxl375_read_xyz+0x78>)
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2301      	movs	r3, #1
 8001044:	2232      	movs	r2, #50	@ 0x32
 8001046:	21a6      	movs	r1, #166	@ 0xa6
 8001048:	4816      	ldr	r0, [pc, #88]	@ (80010a4 <adxl375_read_xyz+0x7c>)
 800104a:	f005 f8af 	bl	80061ac <HAL_I2C_Mem_Read>

    *x = (int16_t)((data_rec[1] << 8) | data_rec[0]);
 800104e:	4b14      	ldr	r3, [pc, #80]	@ (80010a0 <adxl375_read_xyz+0x78>)
 8001050:	785b      	ldrb	r3, [r3, #1]
 8001052:	b21b      	sxth	r3, r3
 8001054:	021b      	lsls	r3, r3, #8
 8001056:	b21a      	sxth	r2, r3
 8001058:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <adxl375_read_xyz+0x78>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	b21b      	sxth	r3, r3
 800105e:	4313      	orrs	r3, r2
 8001060:	b21a      	sxth	r2, r3
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	801a      	strh	r2, [r3, #0]
    *y = (int16_t)((data_rec[3] << 8) | data_rec[2]);
 8001066:	4b0e      	ldr	r3, [pc, #56]	@ (80010a0 <adxl375_read_xyz+0x78>)
 8001068:	78db      	ldrb	r3, [r3, #3]
 800106a:	b21b      	sxth	r3, r3
 800106c:	021b      	lsls	r3, r3, #8
 800106e:	b21a      	sxth	r2, r3
 8001070:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <adxl375_read_xyz+0x78>)
 8001072:	789b      	ldrb	r3, [r3, #2]
 8001074:	b21b      	sxth	r3, r3
 8001076:	4313      	orrs	r3, r2
 8001078:	b21a      	sxth	r2, r3
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	801a      	strh	r2, [r3, #0]
    *z = (int16_t)((data_rec[5] << 8) | data_rec[4]);
 800107e:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <adxl375_read_xyz+0x78>)
 8001080:	795b      	ldrb	r3, [r3, #5]
 8001082:	b21b      	sxth	r3, r3
 8001084:	021b      	lsls	r3, r3, #8
 8001086:	b21a      	sxth	r2, r3
 8001088:	4b05      	ldr	r3, [pc, #20]	@ (80010a0 <adxl375_read_xyz+0x78>)
 800108a:	791b      	ldrb	r3, [r3, #4]
 800108c:	b21b      	sxth	r3, r3
 800108e:	4313      	orrs	r3, r2
 8001090:	b21a      	sxth	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	801a      	strh	r2, [r3, #0]
}
 8001096:	bf00      	nop
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000334 	.word	0x20000334
 80010a4:	20000424 	.word	0x20000424

080010a8 <adxl375_init>:

void adxl375_init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
    chipid = adxl375_read(ADXL375_REG_DEVID);  // Read device ID (should be 0xE5)
 80010ac:	2000      	movs	r0, #0
 80010ae:	f7ff ff9d 	bl	8000fec <adxl375_read>
 80010b2:	4603      	mov	r3, r0
 80010b4:	461a      	mov	r2, r3
 80010b6:	4b08      	ldr	r3, [pc, #32]	@ (80010d8 <adxl375_init+0x30>)
 80010b8:	701a      	strb	r2, [r3, #0]

    adxl375_write(ADXL375_REG_DATA_FORMAT, 0x0B); // (0x0B = 00001011)
 80010ba:	210b      	movs	r1, #11
 80010bc:	2031      	movs	r0, #49	@ 0x31
 80010be:	f7ff ff79 	bl	8000fb4 <adxl375_write>
    adxl375_write(ADXL375_REG_BW_RATE, 0x0A);     // Set Output Data Rate to 100 Hz (0x0A = 00001010)
 80010c2:	210a      	movs	r1, #10
 80010c4:	202c      	movs	r0, #44	@ 0x2c
 80010c6:	f7ff ff75 	bl	8000fb4 <adxl375_write>
    adxl375_write(ADXL375_REG_POWER_CTL, 0x08);   // Set Measure bit (00001000)
 80010ca:	2108      	movs	r1, #8
 80010cc:	202d      	movs	r0, #45	@ 0x2d
 80010ce:	f7ff ff71 	bl	8000fb4 <adxl375_write>
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	2000033a 	.word	0x2000033a

080010dc <adxl375_write_offsets>:
    }
}

// New functions for offset registers
void adxl375_write_offsets(int8_t ofx, int8_t ofy, int8_t ofz)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
 80010e6:	460b      	mov	r3, r1
 80010e8:	71bb      	strb	r3, [r7, #6]
 80010ea:	4613      	mov	r3, r2
 80010ec:	717b      	strb	r3, [r7, #5]
    adxl375_write(ADXL375_REG_OFSX, (uint8_t)ofx);
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	4619      	mov	r1, r3
 80010f2:	201e      	movs	r0, #30
 80010f4:	f7ff ff5e 	bl	8000fb4 <adxl375_write>
    adxl375_write(ADXL375_REG_OFSY, (uint8_t)ofy);
 80010f8:	79bb      	ldrb	r3, [r7, #6]
 80010fa:	4619      	mov	r1, r3
 80010fc:	201f      	movs	r0, #31
 80010fe:	f7ff ff59 	bl	8000fb4 <adxl375_write>
    adxl375_write(ADXL375_REG_OFSZ, (uint8_t)ofz);
 8001102:	797b      	ldrb	r3, [r7, #5]
 8001104:	4619      	mov	r1, r3
 8001106:	2020      	movs	r0, #32
 8001108:	f7ff ff54 	bl	8000fb4 <adxl375_write>
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <adxl375_read_offsets>:

void adxl375_read_offsets(int8_t *ofx, int8_t *ofy, int8_t *ofz)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
    if (ofx != NULL) {
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d006      	beq.n	8001134 <adxl375_read_offsets+0x20>
        *ofx = (int8_t)adxl375_read(ADXL375_REG_OFSX);
 8001126:	201e      	movs	r0, #30
 8001128:	f7ff ff60 	bl	8000fec <adxl375_read>
 800112c:	4603      	mov	r3, r0
 800112e:	b25a      	sxtb	r2, r3
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	701a      	strb	r2, [r3, #0]
    }
    if (ofy != NULL) {
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d006      	beq.n	8001148 <adxl375_read_offsets+0x34>
        *ofy = (int8_t)adxl375_read(ADXL375_REG_OFSY);
 800113a:	201f      	movs	r0, #31
 800113c:	f7ff ff56 	bl	8000fec <adxl375_read>
 8001140:	4603      	mov	r3, r0
 8001142:	b25a      	sxtb	r2, r3
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	701a      	strb	r2, [r3, #0]
    }
    if (ofz != NULL) {
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d006      	beq.n	800115c <adxl375_read_offsets+0x48>
        *ofz = (int8_t)adxl375_read(ADXL375_REG_OFSZ);
 800114e:	2020      	movs	r0, #32
 8001150:	f7ff ff4c 	bl	8000fec <adxl375_read>
 8001154:	4603      	mov	r3, r0
 8001156:	b25a      	sxtb	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	701a      	strb	r2, [r3, #0]
    }
}
 800115c:	bf00      	nop
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <a_bmp390_iic_spi_read>:
 *             - 0 success
 *             - 1 iic spi read failed
 * @note       none
 */
static uint8_t a_bmp390_iic_spi_read(bmp390_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8001164:	b590      	push	{r4, r7, lr}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	607a      	str	r2, [r7, #4]
 800116e:	461a      	mov	r2, r3
 8001170:	460b      	mov	r3, r1
 8001172:	72fb      	strb	r3, [r7, #11]
 8001174:	4613      	mov	r3, r2
 8001176:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == BMP390_INTERFACE_IIC)                                      /* iic interface */
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	f893 3231 	ldrb.w	r3, [r3, #561]	@ 0x231
 800117e:	2b00      	cmp	r3, #0
 8001180:	d10f      	bne.n	80011a2 <a_bmp390_iic_spi_read+0x3e>
    {
        if (handle->iic_read(handle->iic_addr, reg, buf, len) != 0)                   /* iic read */
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	f8d3 420c 	ldr.w	r4, [r3, #524]	@ 0x20c
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	7818      	ldrb	r0, [r3, #0]
 800118c:	893b      	ldrh	r3, [r7, #8]
 800118e:	7af9      	ldrb	r1, [r7, #11]
 8001190:	687a      	ldr	r2, [r7, #4]
 8001192:	47a0      	blx	r4
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <a_bmp390_iic_spi_read+0x3a>
        {
            return 1;                                                                 /* return error */
 800119a:	2301      	movs	r3, #1
 800119c:	e029      	b.n	80011f2 <a_bmp390_iic_spi_read+0x8e>
        }
        else
        {
            return 0;                                                                 /* success return 0 */
 800119e:	2300      	movs	r3, #0
 80011a0:	e027      	b.n	80011f2 <a_bmp390_iic_spi_read+0x8e>
        }
    }
    else                                                                              /* spi interface */
    {
        reg |= 1 << 7;                                                                /* set read mode */
 80011a2:	7afb      	ldrb	r3, [r7, #11]
 80011a4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011a8:	72fb      	strb	r3, [r7, #11]
        if (handle->spi_read(reg, handle->buf, 
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80011b0:	68fa      	ldr	r2, [r7, #12]
 80011b2:	1c51      	adds	r1, r2, #1
 80011b4:	893a      	ldrh	r2, [r7, #8]
 80011b6:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 80011ba:	bf28      	it	cs
 80011bc:	f44f 7200 	movcs.w	r2, #512	@ 0x200
 80011c0:	b292      	uxth	r2, r2
 80011c2:	3201      	adds	r2, #1
 80011c4:	b292      	uxth	r2, r2
 80011c6:	7af8      	ldrb	r0, [r7, #11]
 80011c8:	4798      	blx	r3
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <a_bmp390_iic_spi_read+0x70>
                             len > 512 ? (512 + 1) : (len + 1)) != 0)                 /* spi read */
        {
            return 1;                                                                 /* return error */
 80011d0:	2301      	movs	r3, #1
 80011d2:	e00e      	b.n	80011f2 <a_bmp390_iic_spi_read+0x8e>
        }
        memcpy(buf, handle->buf+1, (len > 512) ? 512 : len);                          /* copy data */
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	3301      	adds	r3, #1
 80011d8:	1c59      	adds	r1, r3, #1
 80011da:	893b      	ldrh	r3, [r7, #8]
 80011dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80011e0:	bf28      	it	cs
 80011e2:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	461a      	mov	r2, r3
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f008 fdc7 	bl	8009d7e <memcpy>
        
        return 0;                                                                     /* success return 0 */
 80011f0:	2300      	movs	r3, #0
    }
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd90      	pop	{r4, r7, pc}

080011fa <a_bmp390_iic_spi_write>:
 *            - 0 success
 *            - 1 iic spi write failed
 * @note      none
 */
static uint8_t a_bmp390_iic_spi_write(bmp390_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 80011fa:	b590      	push	{r4, r7, lr}
 80011fc:	b087      	sub	sp, #28
 80011fe:	af00      	add	r7, sp, #0
 8001200:	60f8      	str	r0, [r7, #12]
 8001202:	607a      	str	r2, [r7, #4]
 8001204:	461a      	mov	r2, r3
 8001206:	460b      	mov	r3, r1
 8001208:	72fb      	strb	r3, [r7, #11]
 800120a:	4613      	mov	r3, r2
 800120c:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == BMP390_INTERFACE_IIC)                             /* iic interface */
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	f893 3231 	ldrb.w	r3, [r3, #561]	@ 0x231
 8001214:	2b00      	cmp	r3, #0
 8001216:	d11f      	bne.n	8001258 <a_bmp390_iic_spi_write+0x5e>
    {
        uint16_t i;
        
        for (i = 0; i < len; i++)                                            /* write data one byte by one byte */
 8001218:	2300      	movs	r3, #0
 800121a:	82fb      	strh	r3, [r7, #22]
 800121c:	e016      	b.n	800124c <a_bmp390_iic_spi_write+0x52>
        {
            if (handle->iic_write(handle->iic_addr, 
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	f8d3 4210 	ldr.w	r4, [r3, #528]	@ 0x210
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	7818      	ldrb	r0, [r3, #0]
 8001228:	8afb      	ldrh	r3, [r7, #22]
 800122a:	b2da      	uxtb	r2, r3
 800122c:	7afb      	ldrb	r3, [r7, #11]
 800122e:	4413      	add	r3, r2
 8001230:	b2d9      	uxtb	r1, r3
 8001232:	8afb      	ldrh	r3, [r7, #22]
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	441a      	add	r2, r3
 8001238:	2301      	movs	r3, #1
 800123a:	47a0      	blx	r4
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <a_bmp390_iic_spi_write+0x4c>
                                  (uint8_t)(reg + i), buf + i, 1) != 0)      /* iic write */
            {
                return 1;                                                    /* return error */
 8001242:	2301      	movs	r3, #1
 8001244:	e029      	b.n	800129a <a_bmp390_iic_spi_write+0xa0>
        for (i = 0; i < len; i++)                                            /* write data one byte by one byte */
 8001246:	8afb      	ldrh	r3, [r7, #22]
 8001248:	3301      	adds	r3, #1
 800124a:	82fb      	strh	r3, [r7, #22]
 800124c:	8afa      	ldrh	r2, [r7, #22]
 800124e:	893b      	ldrh	r3, [r7, #8]
 8001250:	429a      	cmp	r2, r3
 8001252:	d3e4      	bcc.n	800121e <a_bmp390_iic_spi_write+0x24>
            }
        }
        
        return 0;                                                            /* success return 0 */
 8001254:	2300      	movs	r3, #0
 8001256:	e020      	b.n	800129a <a_bmp390_iic_spi_write+0xa0>
    }
    else
    {
        uint16_t i;
        
        reg &= ~(1 << 7);                                                    /* write mode */
 8001258:	7afb      	ldrb	r3, [r7, #11]
 800125a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800125e:	72fb      	strb	r3, [r7, #11]
        for (i = 0; i < len; i++)                                            /* write data one byte by one byte */
 8001260:	2300      	movs	r3, #0
 8001262:	82bb      	strh	r3, [r7, #20]
 8001264:	e014      	b.n	8001290 <a_bmp390_iic_spi_write+0x96>
        {
            if (handle->spi_write((uint8_t)(reg + i), buf + i, 1) != 0)      /* spi write */
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800126c:	8aba      	ldrh	r2, [r7, #20]
 800126e:	b2d1      	uxtb	r1, r2
 8001270:	7afa      	ldrb	r2, [r7, #11]
 8001272:	440a      	add	r2, r1
 8001274:	b2d0      	uxtb	r0, r2
 8001276:	8aba      	ldrh	r2, [r7, #20]
 8001278:	6879      	ldr	r1, [r7, #4]
 800127a:	4411      	add	r1, r2
 800127c:	2201      	movs	r2, #1
 800127e:	4798      	blx	r3
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <a_bmp390_iic_spi_write+0x90>
            {
                return 1;                                                    /* return error */
 8001286:	2301      	movs	r3, #1
 8001288:	e007      	b.n	800129a <a_bmp390_iic_spi_write+0xa0>
        for (i = 0; i < len; i++)                                            /* write data one byte by one byte */
 800128a:	8abb      	ldrh	r3, [r7, #20]
 800128c:	3301      	adds	r3, #1
 800128e:	82bb      	strh	r3, [r7, #20]
 8001290:	8aba      	ldrh	r2, [r7, #20]
 8001292:	893b      	ldrh	r3, [r7, #8]
 8001294:	429a      	cmp	r2, r3
 8001296:	d3e6      	bcc.n	8001266 <a_bmp390_iic_spi_write+0x6c>
            }
        }
        
        return 0;                                                            /* success return 0 */
 8001298:	2300      	movs	r3, #0
    }
}
 800129a:	4618      	mov	r0, r3
 800129c:	371c      	adds	r7, #28
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd90      	pop	{r4, r7, pc}
	...

080012a4 <a_bmp390_get_calibration_data>:
 *            - 0 success
 *            - 1 get calibration data failed
 * @note      none
 */
static uint8_t a_bmp390_get_calibration_data(bmp390_handle_t *handle)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
    uint8_t buf[2];
    
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_T1_L, (uint8_t *)buf, 2) != 0)  /* read t1 */
 80012ac:	f107 020c 	add.w	r2, r7, #12
 80012b0:	2302      	movs	r3, #2
 80012b2:	2131      	movs	r1, #49	@ 0x31
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f7ff ff55 	bl	8001164 <a_bmp390_iic_spi_read>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d006      	beq.n	80012ce <a_bmp390_get_calibration_data+0x2a>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80012c6:	48a8      	ldr	r0, [pc, #672]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 80012c8:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 80012ca:	2301      	movs	r3, #1
 80012cc:	e154      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->t1 = (uint16_t)buf[1] << 8 | buf[0];                                         /* set t1 */
 80012ce:	7b7b      	ldrb	r3, [r7, #13]
 80012d0:	b21b      	sxth	r3, r3
 80012d2:	021b      	lsls	r3, r3, #8
 80012d4:	b21a      	sxth	r2, r3
 80012d6:	7b3b      	ldrb	r3, [r7, #12]
 80012d8:	b21b      	sxth	r3, r3
 80012da:	4313      	orrs	r3, r2
 80012dc:	b21b      	sxth	r3, r3
 80012de:	b29a      	uxth	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f8a3 2232 	strh.w	r2, [r3, #562]	@ 0x232
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_T2_L, (uint8_t *)buf, 2) != 0)  /* read t2 */
 80012e6:	f107 020c 	add.w	r2, r7, #12
 80012ea:	2302      	movs	r3, #2
 80012ec:	2133      	movs	r1, #51	@ 0x33
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff ff38 	bl	8001164 <a_bmp390_iic_spi_read>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d006      	beq.n	8001308 <a_bmp390_get_calibration_data+0x64>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001300:	4899      	ldr	r0, [pc, #612]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 8001302:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001304:	2301      	movs	r3, #1
 8001306:	e137      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->t2 = (uint16_t)buf[1] << 8 | buf[0];                                         /* set t2 */
 8001308:	7b7b      	ldrb	r3, [r7, #13]
 800130a:	b21b      	sxth	r3, r3
 800130c:	021b      	lsls	r3, r3, #8
 800130e:	b21a      	sxth	r2, r3
 8001310:	7b3b      	ldrb	r3, [r7, #12]
 8001312:	b21b      	sxth	r3, r3
 8001314:	4313      	orrs	r3, r2
 8001316:	b21b      	sxth	r3, r3
 8001318:	b29a      	uxth	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	f8a3 2234 	strh.w	r2, [r3, #564]	@ 0x234
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_T3, (uint8_t *)buf, 1) != 0)    /* read t3 */
 8001320:	f107 020c 	add.w	r2, r7, #12
 8001324:	2301      	movs	r3, #1
 8001326:	2135      	movs	r1, #53	@ 0x35
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff ff1b 	bl	8001164 <a_bmp390_iic_spi_read>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d006      	beq.n	8001342 <a_bmp390_get_calibration_data+0x9e>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800133a:	488b      	ldr	r0, [pc, #556]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 800133c:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 800133e:	2301      	movs	r3, #1
 8001340:	e11a      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->t3 = (int8_t)(buf[0]);                                                       /* set t3 */
 8001342:	7b3b      	ldrb	r3, [r7, #12]
 8001344:	b25a      	sxtb	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	f883 2236 	strb.w	r2, [r3, #566]	@ 0x236
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P1_L, (uint8_t *)buf, 2) != 0)  /* read p1 */
 800134c:	f107 020c 	add.w	r2, r7, #12
 8001350:	2302      	movs	r3, #2
 8001352:	2136      	movs	r1, #54	@ 0x36
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f7ff ff05 	bl	8001164 <a_bmp390_iic_spi_read>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d006      	beq.n	800136e <a_bmp390_get_calibration_data+0xca>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001366:	4880      	ldr	r0, [pc, #512]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 8001368:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 800136a:	2301      	movs	r3, #1
 800136c:	e104      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p1 = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);                              /* set p1 */
 800136e:	7b7b      	ldrb	r3, [r7, #13]
 8001370:	b21b      	sxth	r3, r3
 8001372:	021b      	lsls	r3, r3, #8
 8001374:	b21a      	sxth	r2, r3
 8001376:	7b3b      	ldrb	r3, [r7, #12]
 8001378:	b21b      	sxth	r3, r3
 800137a:	4313      	orrs	r3, r2
 800137c:	b21a      	sxth	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P2_L, (uint8_t *)buf, 2) != 0)  /* read p2 */
 8001384:	f107 020c 	add.w	r2, r7, #12
 8001388:	2302      	movs	r3, #2
 800138a:	2138      	movs	r1, #56	@ 0x38
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f7ff fee9 	bl	8001164 <a_bmp390_iic_spi_read>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d006      	beq.n	80013a6 <a_bmp390_get_calibration_data+0x102>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800139e:	4872      	ldr	r0, [pc, #456]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 80013a0:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 80013a2:	2301      	movs	r3, #1
 80013a4:	e0e8      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p2 = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);                              /* set p2 */
 80013a6:	7b7b      	ldrb	r3, [r7, #13]
 80013a8:	b21b      	sxth	r3, r3
 80013aa:	021b      	lsls	r3, r3, #8
 80013ac:	b21a      	sxth	r2, r3
 80013ae:	7b3b      	ldrb	r3, [r7, #12]
 80013b0:	b21b      	sxth	r3, r3
 80013b2:	4313      	orrs	r3, r2
 80013b4:	b21a      	sxth	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f8a3 223a 	strh.w	r2, [r3, #570]	@ 0x23a
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P3, (uint8_t *)buf, 1) != 0)    /* read p3 */
 80013bc:	f107 020c 	add.w	r2, r7, #12
 80013c0:	2301      	movs	r3, #1
 80013c2:	213a      	movs	r1, #58	@ 0x3a
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff fecd 	bl	8001164 <a_bmp390_iic_spi_read>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d006      	beq.n	80013de <a_bmp390_get_calibration_data+0x13a>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80013d6:	4864      	ldr	r0, [pc, #400]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 80013d8:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 80013da:	2301      	movs	r3, #1
 80013dc:	e0cc      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p3 = (int8_t)(buf[0]);                                                       /* set p3 */
 80013de:	7b3b      	ldrb	r3, [r7, #12]
 80013e0:	b25a      	sxtb	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P4, (uint8_t *)buf, 1) != 0)    /* read p4 */
 80013e8:	f107 020c 	add.w	r2, r7, #12
 80013ec:	2301      	movs	r3, #1
 80013ee:	213b      	movs	r1, #59	@ 0x3b
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff feb7 	bl	8001164 <a_bmp390_iic_spi_read>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d006      	beq.n	800140a <a_bmp390_get_calibration_data+0x166>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001402:	4859      	ldr	r0, [pc, #356]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 8001404:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001406:	2301      	movs	r3, #1
 8001408:	e0b6      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p4 = (int8_t)(buf[0]);                                                       /* set p4 */
 800140a:	7b3b      	ldrb	r3, [r7, #12]
 800140c:	b25a      	sxtb	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f883 223d 	strb.w	r2, [r3, #573]	@ 0x23d
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P5_L, (uint8_t *)buf, 2) != 0)  /* read p5 */
 8001414:	f107 020c 	add.w	r2, r7, #12
 8001418:	2302      	movs	r3, #2
 800141a:	213c      	movs	r1, #60	@ 0x3c
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f7ff fea1 	bl	8001164 <a_bmp390_iic_spi_read>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d006      	beq.n	8001436 <a_bmp390_get_calibration_data+0x192>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800142e:	484e      	ldr	r0, [pc, #312]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 8001430:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001432:	2301      	movs	r3, #1
 8001434:	e0a0      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p5 = (uint16_t)buf[1] << 8 | buf[0];                                         /* set p5 */
 8001436:	7b7b      	ldrb	r3, [r7, #13]
 8001438:	b21b      	sxth	r3, r3
 800143a:	021b      	lsls	r3, r3, #8
 800143c:	b21a      	sxth	r2, r3
 800143e:	7b3b      	ldrb	r3, [r7, #12]
 8001440:	b21b      	sxth	r3, r3
 8001442:	4313      	orrs	r3, r2
 8001444:	b21b      	sxth	r3, r3
 8001446:	b29a      	uxth	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P6_L, (uint8_t *)buf, 2) != 0)  /* read p6l */
 800144e:	f107 020c 	add.w	r2, r7, #12
 8001452:	2302      	movs	r3, #2
 8001454:	213e      	movs	r1, #62	@ 0x3e
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f7ff fe84 	bl	8001164 <a_bmp390_iic_spi_read>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d006      	beq.n	8001470 <a_bmp390_get_calibration_data+0x1cc>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001468:	483f      	ldr	r0, [pc, #252]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 800146a:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 800146c:	2301      	movs	r3, #1
 800146e:	e083      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p6 = (uint16_t)buf[1] << 8 | buf[0];                                         /* set p6 */
 8001470:	7b7b      	ldrb	r3, [r7, #13]
 8001472:	b21b      	sxth	r3, r3
 8001474:	021b      	lsls	r3, r3, #8
 8001476:	b21a      	sxth	r2, r3
 8001478:	7b3b      	ldrb	r3, [r7, #12]
 800147a:	b21b      	sxth	r3, r3
 800147c:	4313      	orrs	r3, r2
 800147e:	b21b      	sxth	r3, r3
 8001480:	b29a      	uxth	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P7, (uint8_t *)buf, 1) != 0)    /* read p7 */
 8001488:	f107 020c 	add.w	r2, r7, #12
 800148c:	2301      	movs	r3, #1
 800148e:	2140      	movs	r1, #64	@ 0x40
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f7ff fe67 	bl	8001164 <a_bmp390_iic_spi_read>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d006      	beq.n	80014aa <a_bmp390_get_calibration_data+0x206>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80014a2:	4831      	ldr	r0, [pc, #196]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 80014a4:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 80014a6:	2301      	movs	r3, #1
 80014a8:	e066      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p7 = (int8_t)(buf[0]);                                                       /* set p7 */
 80014aa:	7b3b      	ldrb	r3, [r7, #12]
 80014ac:	b25a      	sxtb	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f883 2242 	strb.w	r2, [r3, #578]	@ 0x242
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P8, (uint8_t *)buf, 1) != 0)    /* read p8 */
 80014b4:	f107 020c 	add.w	r2, r7, #12
 80014b8:	2301      	movs	r3, #1
 80014ba:	2141      	movs	r1, #65	@ 0x41
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff fe51 	bl	8001164 <a_bmp390_iic_spi_read>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d006      	beq.n	80014d6 <a_bmp390_get_calibration_data+0x232>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80014ce:	4826      	ldr	r0, [pc, #152]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 80014d0:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 80014d2:	2301      	movs	r3, #1
 80014d4:	e050      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p8 = (int8_t)(buf[0]);                                                       /* set p8 */
 80014d6:	7b3b      	ldrb	r3, [r7, #12]
 80014d8:	b25a      	sxtb	r2, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f883 2243 	strb.w	r2, [r3, #579]	@ 0x243
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P9_L, (uint8_t *)buf, 2) != 0)  /* read p9l */
 80014e0:	f107 020c 	add.w	r2, r7, #12
 80014e4:	2302      	movs	r3, #2
 80014e6:	2142      	movs	r1, #66	@ 0x42
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f7ff fe3b 	bl	8001164 <a_bmp390_iic_spi_read>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d006      	beq.n	8001502 <a_bmp390_get_calibration_data+0x25e>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80014fa:	481b      	ldr	r0, [pc, #108]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 80014fc:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 80014fe:	2301      	movs	r3, #1
 8001500:	e03a      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p9 = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);                              /* set p9 */
 8001502:	7b7b      	ldrb	r3, [r7, #13]
 8001504:	b21b      	sxth	r3, r3
 8001506:	021b      	lsls	r3, r3, #8
 8001508:	b21a      	sxth	r2, r3
 800150a:	7b3b      	ldrb	r3, [r7, #12]
 800150c:	b21b      	sxth	r3, r3
 800150e:	4313      	orrs	r3, r2
 8001510:	b21a      	sxth	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P10, (uint8_t *)buf, 1) != 0)   /* read p10 */
 8001518:	f107 020c 	add.w	r2, r7, #12
 800151c:	2301      	movs	r3, #1
 800151e:	2144      	movs	r1, #68	@ 0x44
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff fe1f 	bl	8001164 <a_bmp390_iic_spi_read>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d006      	beq.n	800153a <a_bmp390_get_calibration_data+0x296>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001532:	480d      	ldr	r0, [pc, #52]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 8001534:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001536:	2301      	movs	r3, #1
 8001538:	e01e      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p10 = (int8_t)(buf[0]);                                                      /* set p10 */
 800153a:	7b3b      	ldrb	r3, [r7, #12]
 800153c:	b25a      	sxtb	r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f883 2246 	strb.w	r2, [r3, #582]	@ 0x246
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P11, (uint8_t *)buf, 1) != 0)   /* read p11 */
 8001544:	f107 020c 	add.w	r2, r7, #12
 8001548:	2301      	movs	r3, #1
 800154a:	2145      	movs	r1, #69	@ 0x45
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f7ff fe09 	bl	8001164 <a_bmp390_iic_spi_read>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d009      	beq.n	800156c <a_bmp390_get_calibration_data+0x2c8>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800155e:	4802      	ldr	r0, [pc, #8]	@ (8001568 <a_bmp390_get_calibration_data+0x2c4>)
 8001560:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001562:	2301      	movs	r3, #1
 8001564:	e008      	b.n	8001578 <a_bmp390_get_calibration_data+0x2d4>
 8001566:	bf00      	nop
 8001568:	0800c5c8 	.word	0x0800c5c8
    }
    handle->p11 = (int8_t)(buf[0]);                                                      /* set p11 */
 800156c:	7b3b      	ldrb	r3, [r7, #12]
 800156e:	b25a      	sxtb	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f883 2247 	strb.w	r2, [r3, #583]	@ 0x247

    return 0;                                                                            /* success return 0 */
 8001576:	2300      	movs	r3, #0
}
 8001578:	4618      	mov	r0, r3
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <a_bmp390_compensate_temperature>:
 * @param[in] data raw temperature
 * @return    compensated temperature
 * @note      none
 */
static int64_t a_bmp390_compensate_temperature(bmp390_handle_t *handle, uint32_t data)
{ 
 8001580:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001584:	b0a5      	sub	sp, #148	@ 0x94
 8001586:	af00      	add	r7, sp, #0
 8001588:	6578      	str	r0, [r7, #84]	@ 0x54
 800158a:	6539      	str	r1, [r7, #80]	@ 0x50
    int64_t partial_data5;
    int64_t partial_data6;
    int64_t comp_temp;

    /* calculate compensate temperature */
    partial_data1 = (uint64_t)(data - (256 * (uint64_t)(handle->t1)));
 800158c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800158e:	2200      	movs	r2, #0
 8001590:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001592:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001594:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001596:	f8b3 3232 	ldrh.w	r3, [r3, #562]	@ 0x232
 800159a:	b29b      	uxth	r3, r3
 800159c:	2200      	movs	r2, #0
 800159e:	461c      	mov	r4, r3
 80015a0:	4615      	mov	r5, r2
 80015a2:	f04f 0200 	mov.w	r2, #0
 80015a6:	f04f 0300 	mov.w	r3, #0
 80015aa:	022b      	lsls	r3, r5, #8
 80015ac:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80015b0:	0222      	lsls	r2, r4, #8
 80015b2:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 80015b6:	4621      	mov	r1, r4
 80015b8:	1a89      	subs	r1, r1, r2
 80015ba:	61b9      	str	r1, [r7, #24]
 80015bc:	4629      	mov	r1, r5
 80015be:	eb61 0303 	sbc.w	r3, r1, r3
 80015c2:	61fb      	str	r3, [r7, #28]
 80015c4:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80015c8:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
    partial_data2 = (uint64_t)(handle->t2 * partial_data1);
 80015cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015ce:	f8b3 3234 	ldrh.w	r3, [r3, #564]	@ 0x234
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	2200      	movs	r2, #0
 80015d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80015d8:	637a      	str	r2, [r7, #52]	@ 0x34
 80015da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80015e2:	4622      	mov	r2, r4
 80015e4:	fb02 f203 	mul.w	r2, r2, r3
 80015e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80015ec:	4629      	mov	r1, r5
 80015ee:	fb01 f303 	mul.w	r3, r1, r3
 80015f2:	441a      	add	r2, r3
 80015f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80015f8:	4621      	mov	r1, r4
 80015fa:	fba3 ab01 	umull	sl, fp, r3, r1
 80015fe:	eb02 030b 	add.w	r3, r2, fp
 8001602:	469b      	mov	fp, r3
 8001604:	e9c7 ab20 	strd	sl, fp, [r7, #128]	@ 0x80
 8001608:	e9c7 ab20 	strd	sl, fp, [r7, #128]	@ 0x80
    partial_data3 = (uint64_t)(partial_data1 * partial_data1);
 800160c:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001610:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001614:	fb03 f102 	mul.w	r1, r3, r2
 8001618:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800161c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001620:	fb02 f303 	mul.w	r3, r2, r3
 8001624:	18ca      	adds	r2, r1, r3
 8001626:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800162a:	fba3 1303 	umull	r1, r3, r3, r3
 800162e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001630:	460b      	mov	r3, r1
 8001632:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001634:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001636:	18d3      	adds	r3, r2, r3
 8001638:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800163a:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 800163e:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
 8001642:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
    partial_data4 = (int64_t)(((int64_t)partial_data3) * ((int64_t)handle->t3));
 8001646:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001648:	f993 3236 	ldrsb.w	r3, [r3, #566]	@ 0x236
 800164c:	b25b      	sxtb	r3, r3
 800164e:	17da      	asrs	r2, r3, #31
 8001650:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001652:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001654:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001658:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 800165c:	4629      	mov	r1, r5
 800165e:	fb02 f001 	mul.w	r0, r2, r1
 8001662:	4621      	mov	r1, r4
 8001664:	fb01 f103 	mul.w	r1, r1, r3
 8001668:	4401      	add	r1, r0
 800166a:	4620      	mov	r0, r4
 800166c:	fba0 2302 	umull	r2, r3, r0, r2
 8001670:	647b      	str	r3, [r7, #68]	@ 0x44
 8001672:	4613      	mov	r3, r2
 8001674:	643b      	str	r3, [r7, #64]	@ 0x40
 8001676:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001678:	18cb      	adds	r3, r1, r3
 800167a:	647b      	str	r3, [r7, #68]	@ 0x44
 800167c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001680:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
 8001684:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
    partial_data5 = ((int64_t)(((int64_t)partial_data2) * 262144) + (int64_t)partial_data4);
 8001688:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800168c:	f04f 0200 	mov.w	r2, #0
 8001690:	f04f 0300 	mov.w	r3, #0
 8001694:	048b      	lsls	r3, r1, #18
 8001696:	ea43 3390 	orr.w	r3, r3, r0, lsr #14
 800169a:	0482      	lsls	r2, r0, #18
 800169c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80016a0:	1884      	adds	r4, r0, r2
 80016a2:	613c      	str	r4, [r7, #16]
 80016a4:	eb41 0303 	adc.w	r3, r1, r3
 80016a8:	617b      	str	r3, [r7, #20]
 80016aa:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80016ae:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
    partial_data6 = (int64_t)(((int64_t)partial_data5) / 4294967296U);
 80016b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80016b6:	f04f 0200 	mov.w	r2, #0
 80016ba:	f04f 0300 	mov.w	r3, #0
 80016be:	000a      	movs	r2, r1
 80016c0:	2300      	movs	r3, #0
 80016c2:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
    handle->t_fine = partial_data6;
 80016c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80016c8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80016cc:	e9c1 2392 	strd	r2, r3, [r1, #584]	@ 0x248
    comp_temp = (int64_t)((partial_data6 * 25)  / 16384);
 80016d0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	1894      	adds	r4, r2, r2
 80016da:	60bc      	str	r4, [r7, #8]
 80016dc:	415b      	adcs	r3, r3
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016e4:	eb12 0800 	adds.w	r8, r2, r0
 80016e8:	eb43 0901 	adc.w	r9, r3, r1
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	f04f 0300 	mov.w	r3, #0
 80016f4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80016f8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80016fc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001700:	4690      	mov	r8, r2
 8001702:	4699      	mov	r9, r3
 8001704:	eb18 0300 	adds.w	r3, r8, r0
 8001708:	623b      	str	r3, [r7, #32]
 800170a:	eb49 0301 	adc.w	r3, r9, r1
 800170e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001710:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001714:	2b00      	cmp	r3, #0
 8001716:	da08      	bge.n	800172a <a_bmp390_compensate_temperature+0x1aa>
 8001718:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 800171c:	1851      	adds	r1, r2, r1
 800171e:	6039      	str	r1, [r7, #0]
 8001720:	f143 0300 	adc.w	r3, r3, #0
 8001724:	607b      	str	r3, [r7, #4]
 8001726:	e9d7 2300 	ldrd	r2, r3, [r7]
 800172a:	f04f 0000 	mov.w	r0, #0
 800172e:	f04f 0100 	mov.w	r1, #0
 8001732:	0b90      	lsrs	r0, r2, #14
 8001734:	ea40 4083 	orr.w	r0, r0, r3, lsl #18
 8001738:	1399      	asrs	r1, r3, #14
 800173a:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
    
    return comp_temp;
 800173e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
}
 8001742:	4610      	mov	r0, r2
 8001744:	4619      	mov	r1, r3
 8001746:	3794      	adds	r7, #148	@ 0x94
 8001748:	46bd      	mov	sp, r7
 800174a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800174e:	4770      	bx	lr

08001750 <a_bmp390_compensate_pressure>:
 * @param[in] data raw pressure
 * @return    compensated pressure
 * @note      none
 */
static int64_t a_bmp390_compensate_pressure(bmp390_handle_t *handle, uint32_t data)
{
 8001750:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001754:	f5ad 7d03 	sub.w	sp, sp, #524	@ 0x20c
 8001758:	af00      	add	r7, sp, #0
 800175a:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc
 800175e:	f8c7 11b8 	str.w	r1, [r7, #440]	@ 0x1b8
    int64_t offset;
    int64_t sensitivity;
    uint64_t comp_press;

    /* calculate compensate pressure */
    partial_data1 = handle->t_fine * handle->t_fine;
 8001762:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001766:	e9d3 0192 	ldrd	r0, r1, [r3, #584]	@ 0x248
 800176a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800176e:	e9d3 2392 	ldrd	r2, r3, [r3, #584]	@ 0x248
 8001772:	fb02 f501 	mul.w	r5, r2, r1
 8001776:	fb00 f403 	mul.w	r4, r0, r3
 800177a:	442c      	add	r4, r5
 800177c:	fba0 8902 	umull	r8, r9, r0, r2
 8001780:	eb04 0309 	add.w	r3, r4, r9
 8001784:	4699      	mov	r9, r3
 8001786:	e9c7 8980 	strd	r8, r9, [r7, #512]	@ 0x200
 800178a:	e9c7 8980 	strd	r8, r9, [r7, #512]	@ 0x200
    partial_data2 = partial_data1 / 64;
 800178e:	e9d7 2380 	ldrd	r2, r3, [r7, #512]	@ 0x200
 8001792:	2b00      	cmp	r3, #0
 8001794:	da07      	bge.n	80017a6 <a_bmp390_compensate_pressure+0x56>
 8001796:	f112 013f 	adds.w	r1, r2, #63	@ 0x3f
 800179a:	67b9      	str	r1, [r7, #120]	@ 0x78
 800179c:	f143 0300 	adc.w	r3, r3, #0
 80017a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80017a2:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80017a6:	f04f 0000 	mov.w	r0, #0
 80017aa:	f04f 0100 	mov.w	r1, #0
 80017ae:	0990      	lsrs	r0, r2, #6
 80017b0:	ea40 6083 	orr.w	r0, r0, r3, lsl #26
 80017b4:	1199      	asrs	r1, r3, #6
 80017b6:	e9c7 017e 	strd	r0, r1, [r7, #504]	@ 0x1f8
    partial_data3 = (partial_data2 * handle->t_fine) / 256;
 80017ba:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80017be:	e9d3 2392 	ldrd	r2, r3, [r3, #584]	@ 0x248
 80017c2:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 80017c6:	fb03 f001 	mul.w	r0, r3, r1
 80017ca:	f8d7 11fc 	ldr.w	r1, [r7, #508]	@ 0x1fc
 80017ce:	fb02 f101 	mul.w	r1, r2, r1
 80017d2:	4408      	add	r0, r1
 80017d4:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 80017d8:	fba1 ab02 	umull	sl, fp, r1, r2
 80017dc:	eb00 030b 	add.w	r3, r0, fp
 80017e0:	469b      	mov	fp, r3
 80017e2:	4652      	mov	r2, sl
 80017e4:	465b      	mov	r3, fp
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	da07      	bge.n	80017fa <a_bmp390_compensate_pressure+0xaa>
 80017ea:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 80017ee:	6739      	str	r1, [r7, #112]	@ 0x70
 80017f0:	f143 0300 	adc.w	r3, r3, #0
 80017f4:	677b      	str	r3, [r7, #116]	@ 0x74
 80017f6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80017fa:	f04f 0000 	mov.w	r0, #0
 80017fe:	f04f 0100 	mov.w	r1, #0
 8001802:	0a10      	lsrs	r0, r2, #8
 8001804:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001808:	1219      	asrs	r1, r3, #8
 800180a:	e9c7 017c 	strd	r0, r1, [r7, #496]	@ 0x1f0
    partial_data4 = (handle->p8 * partial_data3) / 32;
 800180e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001812:	f993 3243 	ldrsb.w	r3, [r3, #579]	@ 0x243
 8001816:	b25b      	sxtb	r3, r3
 8001818:	17da      	asrs	r2, r3, #31
 800181a:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 800181e:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001822:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001826:	e9d7 4552 	ldrd	r4, r5, [r7, #328]	@ 0x148
 800182a:	462a      	mov	r2, r5
 800182c:	fb02 f203 	mul.w	r2, r2, r3
 8001830:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001834:	4621      	mov	r1, r4
 8001836:	fb01 f303 	mul.w	r3, r1, r3
 800183a:	441a      	add	r2, r3
 800183c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001840:	4621      	mov	r1, r4
 8001842:	fba3 1301 	umull	r1, r3, r3, r1
 8001846:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 800184a:	460b      	mov	r3, r1
 800184c:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8001850:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001854:	18d3      	adds	r3, r2, r3
 8001856:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 800185a:	e9d7 236c 	ldrd	r2, r3, [r7, #432]	@ 0x1b0
 800185e:	2b00      	cmp	r3, #0
 8001860:	da07      	bge.n	8001872 <a_bmp390_compensate_pressure+0x122>
 8001862:	f112 011f 	adds.w	r1, r2, #31
 8001866:	66b9      	str	r1, [r7, #104]	@ 0x68
 8001868:	f143 0300 	adc.w	r3, r3, #0
 800186c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800186e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001872:	f04f 0000 	mov.w	r0, #0
 8001876:	f04f 0100 	mov.w	r1, #0
 800187a:	0950      	lsrs	r0, r2, #5
 800187c:	ea40 60c3 	orr.w	r0, r0, r3, lsl #27
 8001880:	1159      	asrs	r1, r3, #5
 8001882:	e9c7 017a 	strd	r0, r1, [r7, #488]	@ 0x1e8
    partial_data5 = (handle->p7 * partial_data1) * 16;
 8001886:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800188a:	f993 3242 	ldrsb.w	r3, [r3, #578]	@ 0x242
 800188e:	b25b      	sxtb	r3, r3
 8001890:	17da      	asrs	r2, r3, #31
 8001892:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8001896:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
 800189a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800189e:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 80018a2:	462a      	mov	r2, r5
 80018a4:	fb02 f203 	mul.w	r2, r2, r3
 80018a8:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 80018ac:	4621      	mov	r1, r4
 80018ae:	fb01 f303 	mul.w	r3, r1, r3
 80018b2:	441a      	add	r2, r3
 80018b4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80018b8:	4621      	mov	r1, r4
 80018ba:	fba3 1301 	umull	r1, r3, r3, r1
 80018be:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 80018c2:	460b      	mov	r3, r1
 80018c4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80018c8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80018cc:	18d3      	adds	r3, r2, r3
 80018ce:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 80018d2:	f04f 0200 	mov.w	r2, #0
 80018d6:	f04f 0300 	mov.w	r3, #0
 80018da:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	@ 0x1a8
 80018de:	4629      	mov	r1, r5
 80018e0:	010b      	lsls	r3, r1, #4
 80018e2:	4621      	mov	r1, r4
 80018e4:	ea43 7311 	orr.w	r3, r3, r1, lsr #28
 80018e8:	4621      	mov	r1, r4
 80018ea:	010a      	lsls	r2, r1, #4
 80018ec:	e9c7 2378 	strd	r2, r3, [r7, #480]	@ 0x1e0
    partial_data6 = (handle->p6 * handle->t_fine) * 4194304;
 80018f0:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80018f4:	f8b3 3240 	ldrh.w	r3, [r3, #576]	@ 0x240
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	2200      	movs	r2, #0
 80018fc:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001900:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 8001904:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001908:	e9d3 2392 	ldrd	r2, r3, [r3, #584]	@ 0x248
 800190c:	e9d7 454e 	ldrd	r4, r5, [r7, #312]	@ 0x138
 8001910:	4629      	mov	r1, r5
 8001912:	fb02 f001 	mul.w	r0, r2, r1
 8001916:	4621      	mov	r1, r4
 8001918:	fb01 f103 	mul.w	r1, r1, r3
 800191c:	4401      	add	r1, r0
 800191e:	4620      	mov	r0, r4
 8001920:	fba0 2302 	umull	r2, r3, r0, r2
 8001924:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001928:	4613      	mov	r3, r2
 800192a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800192e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001932:	18cb      	adds	r3, r1, r3
 8001934:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001938:	f04f 0200 	mov.w	r2, #0
 800193c:	f04f 0300 	mov.w	r3, #0
 8001940:	e9d7 4568 	ldrd	r4, r5, [r7, #416]	@ 0x1a0
 8001944:	4629      	mov	r1, r5
 8001946:	058b      	lsls	r3, r1, #22
 8001948:	4621      	mov	r1, r4
 800194a:	ea43 2391 	orr.w	r3, r3, r1, lsr #10
 800194e:	4621      	mov	r1, r4
 8001950:	058a      	lsls	r2, r1, #22
 8001952:	e9c7 2376 	strd	r2, r3, [r7, #472]	@ 0x1d8
    offset = (int64_t)((int64_t)(handle->p5) * (int64_t)140737488355328U) + partial_data4 + partial_data5 + partial_data6;
 8001956:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800195a:	f8b3 323e 	ldrh.w	r3, [r3, #574]	@ 0x23e
 800195e:	b29b      	uxth	r3, r3
 8001960:	2200      	movs	r2, #0
 8001962:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001966:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 800196a:	f04f 0000 	mov.w	r0, #0
 800196e:	f04f 0100 	mov.w	r1, #0
 8001972:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001976:	03d9      	lsls	r1, r3, #15
 8001978:	2000      	movs	r0, #0
 800197a:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	@ 0x1e8
 800197e:	1884      	adds	r4, r0, r2
 8001980:	f8c7 4128 	str.w	r4, [r7, #296]	@ 0x128
 8001984:	eb41 0303 	adc.w	r3, r1, r3
 8001988:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800198c:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 8001990:	e9d7 454a 	ldrd	r4, r5, [r7, #296]	@ 0x128
 8001994:	4621      	mov	r1, r4
 8001996:	1889      	adds	r1, r1, r2
 8001998:	f8c7 1120 	str.w	r1, [r7, #288]	@ 0x120
 800199c:	4629      	mov	r1, r5
 800199e:	eb43 0101 	adc.w	r1, r3, r1
 80019a2:	f8c7 1124 	str.w	r1, [r7, #292]	@ 0x124
 80019a6:	e9d7 2376 	ldrd	r2, r3, [r7, #472]	@ 0x1d8
 80019aa:	e9d7 4548 	ldrd	r4, r5, [r7, #288]	@ 0x120
 80019ae:	4621      	mov	r1, r4
 80019b0:	1851      	adds	r1, r2, r1
 80019b2:	6639      	str	r1, [r7, #96]	@ 0x60
 80019b4:	4629      	mov	r1, r5
 80019b6:	eb43 0101 	adc.w	r1, r3, r1
 80019ba:	6679      	str	r1, [r7, #100]	@ 0x64
 80019bc:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	@ 0x60
 80019c0:	e9c7 3474 	strd	r3, r4, [r7, #464]	@ 0x1d0
    partial_data2 = (((int64_t)handle->p4) * partial_data3) / 32;
 80019c4:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80019c8:	f993 323d 	ldrsb.w	r3, [r3, #573]	@ 0x23d
 80019cc:	b25b      	sxtb	r3, r3
 80019ce:	17da      	asrs	r2, r3, #31
 80019d0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80019d4:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80019d8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80019dc:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 80019e0:	462a      	mov	r2, r5
 80019e2:	fb02 f203 	mul.w	r2, r2, r3
 80019e6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80019ea:	4621      	mov	r1, r4
 80019ec:	fb01 f303 	mul.w	r3, r1, r3
 80019f0:	441a      	add	r2, r3
 80019f2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80019f6:	4621      	mov	r1, r4
 80019f8:	fba3 1301 	umull	r1, r3, r3, r1
 80019fc:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001a00:	460b      	mov	r3, r1
 8001a02:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001a06:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001a0a:	18d3      	adds	r3, r2, r3
 8001a0c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001a10:	e9d7 2366 	ldrd	r2, r3, [r7, #408]	@ 0x198
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	da07      	bge.n	8001a28 <a_bmp390_compensate_pressure+0x2d8>
 8001a18:	f112 011f 	adds.w	r1, r2, #31
 8001a1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001a1e:	f143 0300 	adc.w	r3, r3, #0
 8001a22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001a24:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001a28:	f04f 0000 	mov.w	r0, #0
 8001a2c:	f04f 0100 	mov.w	r1, #0
 8001a30:	0950      	lsrs	r0, r2, #5
 8001a32:	ea40 60c3 	orr.w	r0, r0, r3, lsl #27
 8001a36:	1159      	asrs	r1, r3, #5
 8001a38:	e9c7 017e 	strd	r0, r1, [r7, #504]	@ 0x1f8
    partial_data4 = (handle->p3 * partial_data1) * 4;
 8001a3c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001a40:	f993 323c 	ldrsb.w	r3, [r3, #572]	@ 0x23c
 8001a44:	b25b      	sxtb	r3, r3
 8001a46:	17da      	asrs	r2, r3, #31
 8001a48:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001a4c:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8001a50:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001a54:	e9d7 4544 	ldrd	r4, r5, [r7, #272]	@ 0x110
 8001a58:	462a      	mov	r2, r5
 8001a5a:	fb02 f203 	mul.w	r2, r2, r3
 8001a5e:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8001a62:	4621      	mov	r1, r4
 8001a64:	fb01 f303 	mul.w	r3, r1, r3
 8001a68:	441a      	add	r2, r3
 8001a6a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001a6e:	4621      	mov	r1, r4
 8001a70:	fba3 1301 	umull	r1, r3, r3, r1
 8001a74:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8001a78:	460b      	mov	r3, r1
 8001a7a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001a7e:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001a82:	18d3      	adds	r3, r2, r3
 8001a84:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8001a88:	f04f 0200 	mov.w	r2, #0
 8001a8c:	f04f 0300 	mov.w	r3, #0
 8001a90:	e9d7 4564 	ldrd	r4, r5, [r7, #400]	@ 0x190
 8001a94:	4629      	mov	r1, r5
 8001a96:	008b      	lsls	r3, r1, #2
 8001a98:	4621      	mov	r1, r4
 8001a9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001a9e:	4621      	mov	r1, r4
 8001aa0:	008a      	lsls	r2, r1, #2
 8001aa2:	e9c7 237a 	strd	r2, r3, [r7, #488]	@ 0x1e8
    partial_data5 = ((int64_t)(handle->p2) - 16384) * ((int64_t)handle->t_fine) * 2097152;
 8001aa6:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001aaa:	f9b3 323a 	ldrsh.w	r3, [r3, #570]	@ 0x23a
 8001aae:	b21b      	sxth	r3, r3
 8001ab0:	17da      	asrs	r2, r3, #31
 8001ab2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001ab6:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8001aba:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8001abe:	460b      	mov	r3, r1
 8001ac0:	f5b3 4380 	subs.w	r3, r3, #16384	@ 0x4000
 8001ac4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001ac8:	4613      	mov	r3, r2
 8001aca:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001ace:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001ad2:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001ad6:	e9d3 2392 	ldrd	r2, r3, [r3, #584]	@ 0x248
 8001ada:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001ade:	4629      	mov	r1, r5
 8001ae0:	fb02 f001 	mul.w	r0, r2, r1
 8001ae4:	4621      	mov	r1, r4
 8001ae6:	fb01 f103 	mul.w	r1, r1, r3
 8001aea:	4401      	add	r1, r0
 8001aec:	4620      	mov	r0, r4
 8001aee:	fba0 2302 	umull	r2, r3, r0, r2
 8001af2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8001af6:	4613      	mov	r3, r2
 8001af8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001afc:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001b00:	18cb      	adds	r3, r1, r3
 8001b02:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8001b06:	f04f 0200 	mov.w	r2, #0
 8001b0a:	f04f 0300 	mov.w	r3, #0
 8001b0e:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	@ 0x188
 8001b12:	4629      	mov	r1, r5
 8001b14:	054b      	lsls	r3, r1, #21
 8001b16:	4621      	mov	r1, r4
 8001b18:	ea43 23d1 	orr.w	r3, r3, r1, lsr #11
 8001b1c:	4621      	mov	r1, r4
 8001b1e:	054a      	lsls	r2, r1, #21
 8001b20:	e9c7 2378 	strd	r2, r3, [r7, #480]	@ 0x1e0
    sensitivity = (((int64_t)(handle->p1) - 16384) * (int64_t)70368744177664U) + partial_data2 + partial_data4 + partial_data5;
 8001b24:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001b28:	f9b3 3238 	ldrsh.w	r3, [r3, #568]	@ 0x238
 8001b2c:	b21b      	sxth	r3, r3
 8001b2e:	17da      	asrs	r2, r3, #31
 8001b30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001b34:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8001b38:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	f5b3 4380 	subs.w	r3, r3, #16384	@ 0x4000
 8001b42:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001b46:	4613      	mov	r3, r2
 8001b48:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001b4c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001b50:	f04f 0000 	mov.w	r0, #0
 8001b54:	f04f 0100 	mov.w	r1, #0
 8001b58:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001b5c:	0399      	lsls	r1, r3, #14
 8001b5e:	2000      	movs	r0, #0
 8001b60:	e9d7 237e 	ldrd	r2, r3, [r7, #504]	@ 0x1f8
 8001b64:	1884      	adds	r4, r0, r2
 8001b66:	f8c7 40e8 	str.w	r4, [r7, #232]	@ 0xe8
 8001b6a:	eb41 0303 	adc.w	r3, r1, r3
 8001b6e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001b72:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	@ 0x1e8
 8001b76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001b7a:	4621      	mov	r1, r4
 8001b7c:	1889      	adds	r1, r1, r2
 8001b7e:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
 8001b82:	4629      	mov	r1, r5
 8001b84:	eb43 0101 	adc.w	r1, r3, r1
 8001b88:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8001b8c:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 8001b90:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001b94:	4621      	mov	r1, r4
 8001b96:	1851      	adds	r1, r2, r1
 8001b98:	6539      	str	r1, [r7, #80]	@ 0x50
 8001b9a:	4629      	mov	r1, r5
 8001b9c:	eb43 0101 	adc.w	r1, r3, r1
 8001ba0:	6579      	str	r1, [r7, #84]	@ 0x54
 8001ba2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 8001ba6:	e9c7 3472 	strd	r3, r4, [r7, #456]	@ 0x1c8
    partial_data1 = (sensitivity / 16777216) * data;
 8001baa:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	@ 0x1c8
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	da08      	bge.n	8001bc4 <a_bmp390_compensate_pressure+0x474>
 8001bb2:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8001bb6:	1851      	adds	r1, r2, r1
 8001bb8:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001bba:	f143 0300 	adc.w	r3, r3, #0
 8001bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001bc0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001bc4:	f04f 0000 	mov.w	r0, #0
 8001bc8:	f04f 0100 	mov.w	r1, #0
 8001bcc:	0e10      	lsrs	r0, r2, #24
 8001bce:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001bd2:	1619      	asrs	r1, r3, #24
 8001bd4:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001bde:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001be2:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001be6:	4623      	mov	r3, r4
 8001be8:	fb03 f201 	mul.w	r2, r3, r1
 8001bec:	462b      	mov	r3, r5
 8001bee:	fb00 f303 	mul.w	r3, r0, r3
 8001bf2:	4413      	add	r3, r2
 8001bf4:	4622      	mov	r2, r4
 8001bf6:	fba0 1202 	umull	r1, r2, r0, r2
 8001bfa:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8001bfe:	460a      	mov	r2, r1
 8001c00:	f8c7 2158 	str.w	r2, [r7, #344]	@ 0x158
 8001c04:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8001c08:	4413      	add	r3, r2
 8001c0a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001c0e:	e9d7 3456 	ldrd	r3, r4, [r7, #344]	@ 0x158
 8001c12:	e9c7 3480 	strd	r3, r4, [r7, #512]	@ 0x200
 8001c16:	e9c7 3480 	strd	r3, r4, [r7, #512]	@ 0x200
    partial_data2 = (int64_t)(handle->p10) * (int64_t)(handle->t_fine);
 8001c1a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001c1e:	f993 3246 	ldrsb.w	r3, [r3, #582]	@ 0x246
 8001c22:	b25b      	sxtb	r3, r3
 8001c24:	17da      	asrs	r2, r3, #31
 8001c26:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001c2a:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001c2e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001c32:	e9d3 2392 	ldrd	r2, r3, [r3, #584]	@ 0x248
 8001c36:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001c3a:	4629      	mov	r1, r5
 8001c3c:	fb02 f001 	mul.w	r0, r2, r1
 8001c40:	4621      	mov	r1, r4
 8001c42:	fb01 f103 	mul.w	r1, r1, r3
 8001c46:	4401      	add	r1, r0
 8001c48:	4620      	mov	r0, r4
 8001c4a:	fba0 2302 	umull	r2, r3, r0, r2
 8001c4e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001c52:	4613      	mov	r3, r2
 8001c54:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001c58:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001c5c:	18cb      	adds	r3, r1, r3
 8001c5e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001c62:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	@ 0x150
 8001c66:	e9c7 347e 	strd	r3, r4, [r7, #504]	@ 0x1f8
 8001c6a:	e9c7 347e 	strd	r3, r4, [r7, #504]	@ 0x1f8
    partial_data3 = partial_data2 + (65536 * (int64_t)(handle->p9));
 8001c6e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001c72:	f9b3 3244 	ldrsh.w	r3, [r3, #580]	@ 0x244
 8001c76:	b21b      	sxth	r3, r3
 8001c78:	17da      	asrs	r2, r3, #31
 8001c7a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001c7e:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001c82:	f04f 0000 	mov.w	r0, #0
 8001c86:	f04f 0100 	mov.w	r1, #0
 8001c8a:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001c8e:	462b      	mov	r3, r5
 8001c90:	0419      	lsls	r1, r3, #16
 8001c92:	4623      	mov	r3, r4
 8001c94:	ea41 4113 	orr.w	r1, r1, r3, lsr #16
 8001c98:	4623      	mov	r3, r4
 8001c9a:	0418      	lsls	r0, r3, #16
 8001c9c:	e9d7 237e 	ldrd	r2, r3, [r7, #504]	@ 0x1f8
 8001ca0:	1814      	adds	r4, r2, r0
 8001ca2:	643c      	str	r4, [r7, #64]	@ 0x40
 8001ca4:	414b      	adcs	r3, r1
 8001ca6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ca8:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001cac:	e9c7 347c 	strd	r3, r4, [r7, #496]	@ 0x1f0
    partial_data4 = (partial_data3 * data) / 8192;
 8001cb0:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001cba:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001cbe:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001cc2:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 8001cc6:	462a      	mov	r2, r5
 8001cc8:	fb02 f203 	mul.w	r2, r2, r3
 8001ccc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001cd0:	4621      	mov	r1, r4
 8001cd2:	fb01 f303 	mul.w	r3, r1, r3
 8001cd6:	441a      	add	r2, r3
 8001cd8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001cdc:	4621      	mov	r1, r4
 8001cde:	fba3 1301 	umull	r1, r3, r3, r1
 8001ce2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001cec:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001cf0:	18d3      	adds	r3, r2, r3
 8001cf2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001cf6:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	da08      	bge.n	8001d10 <a_bmp390_compensate_pressure+0x5c0>
 8001cfe:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001d02:	1851      	adds	r1, r2, r1
 8001d04:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001d06:	f143 0300 	adc.w	r3, r3, #0
 8001d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d0c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001d10:	f04f 0000 	mov.w	r0, #0
 8001d14:	f04f 0100 	mov.w	r1, #0
 8001d18:	0b50      	lsrs	r0, r2, #13
 8001d1a:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001d1e:	1359      	asrs	r1, r3, #13
 8001d20:	e9c7 017a 	strd	r0, r1, [r7, #488]	@ 0x1e8
    partial_data5 = (partial_data4 * data) / 512;
 8001d24:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001d2e:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001d32:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001d36:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8001d3a:	462a      	mov	r2, r5
 8001d3c:	fb02 f203 	mul.w	r2, r2, r3
 8001d40:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001d44:	4621      	mov	r1, r4
 8001d46:	fb01 f303 	mul.w	r3, r1, r3
 8001d4a:	441a      	add	r2, r3
 8001d4c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001d50:	4621      	mov	r1, r4
 8001d52:	fba3 1301 	umull	r1, r3, r3, r1
 8001d56:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001d60:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001d64:	18d3      	adds	r3, r2, r3
 8001d66:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001d6a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	da08      	bge.n	8001d84 <a_bmp390_compensate_pressure+0x634>
 8001d72:	f240 11ff 	movw	r1, #511	@ 0x1ff
 8001d76:	1851      	adds	r1, r2, r1
 8001d78:	6339      	str	r1, [r7, #48]	@ 0x30
 8001d7a:	f143 0300 	adc.w	r3, r3, #0
 8001d7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d80:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001d84:	f04f 0000 	mov.w	r0, #0
 8001d88:	f04f 0100 	mov.w	r1, #0
 8001d8c:	0a50      	lsrs	r0, r2, #9
 8001d8e:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 8001d92:	1259      	asrs	r1, r3, #9
 8001d94:	e9c7 0178 	strd	r0, r1, [r7, #480]	@ 0x1e0
    partial_data6 = (int64_t)((uint64_t)data * (uint64_t)data);
 8001d98:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001da2:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001da6:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001daa:	2200      	movs	r2, #0
 8001dac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001db0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001db4:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001db8:	462b      	mov	r3, r5
 8001dba:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8001dbe:	4642      	mov	r2, r8
 8001dc0:	fb02 f203 	mul.w	r2, r2, r3
 8001dc4:	464b      	mov	r3, r9
 8001dc6:	4621      	mov	r1, r4
 8001dc8:	fb01 f303 	mul.w	r3, r1, r3
 8001dcc:	4413      	add	r3, r2
 8001dce:	4622      	mov	r2, r4
 8001dd0:	4641      	mov	r1, r8
 8001dd2:	fba2 1201 	umull	r1, r2, r2, r1
 8001dd6:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
 8001dda:	460a      	mov	r2, r1
 8001ddc:	f8c7 2170 	str.w	r2, [r7, #368]	@ 0x170
 8001de0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001de4:	4413      	add	r3, r2
 8001de6:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001dea:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	@ 0x170
 8001dee:	e9c7 3476 	strd	r3, r4, [r7, #472]	@ 0x1d8
    partial_data2 = ((int64_t)(handle->p11) * (int64_t)(partial_data6)) / 65536;
 8001df2:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001df6:	f993 3247 	ldrsb.w	r3, [r3, #583]	@ 0x247
 8001dfa:	b25b      	sxtb	r3, r3
 8001dfc:	17da      	asrs	r2, r3, #31
 8001dfe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001e02:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001e06:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8001e0a:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 8001e0e:	462a      	mov	r2, r5
 8001e10:	fb02 f203 	mul.w	r2, r2, r3
 8001e14:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8001e18:	4621      	mov	r1, r4
 8001e1a:	fb01 f303 	mul.w	r3, r1, r3
 8001e1e:	441a      	add	r2, r3
 8001e20:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8001e24:	4621      	mov	r1, r4
 8001e26:	fba3 1301 	umull	r1, r3, r3, r1
 8001e2a:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001e2e:	460b      	mov	r3, r1
 8001e30:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001e34:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001e38:	18d3      	adds	r3, r2, r3
 8001e3a:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001e3e:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	@ 0x168
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	da08      	bge.n	8001e58 <a_bmp390_compensate_pressure+0x708>
 8001e46:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001e4a:	1851      	adds	r1, r2, r1
 8001e4c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001e4e:	f143 0300 	adc.w	r3, r3, #0
 8001e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e54:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001e58:	f04f 0000 	mov.w	r0, #0
 8001e5c:	f04f 0100 	mov.w	r1, #0
 8001e60:	0c10      	lsrs	r0, r2, #16
 8001e62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001e66:	1419      	asrs	r1, r3, #16
 8001e68:	e9c7 017e 	strd	r0, r1, [r7, #504]	@ 0x1f8
    partial_data3 = (partial_data2 * data) / 128;
 8001e6c:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001e70:	2200      	movs	r2, #0
 8001e72:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001e76:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001e7a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e7e:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001e82:	462a      	mov	r2, r5
 8001e84:	fb02 f203 	mul.w	r2, r2, r3
 8001e88:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001e8c:	4621      	mov	r1, r4
 8001e8e:	fb01 f303 	mul.w	r3, r1, r3
 8001e92:	441a      	add	r2, r3
 8001e94:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e98:	4621      	mov	r1, r4
 8001e9a:	fba3 1301 	umull	r1, r3, r3, r1
 8001e9e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001ea8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001eac:	18d3      	adds	r3, r2, r3
 8001eae:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001eb2:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	da07      	bge.n	8001eca <a_bmp390_compensate_pressure+0x77a>
 8001eba:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 8001ebe:	6239      	str	r1, [r7, #32]
 8001ec0:	f143 0300 	adc.w	r3, r3, #0
 8001ec4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ec6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001eca:	f04f 0000 	mov.w	r0, #0
 8001ece:	f04f 0100 	mov.w	r1, #0
 8001ed2:	09d0      	lsrs	r0, r2, #7
 8001ed4:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 8001ed8:	11d9      	asrs	r1, r3, #7
 8001eda:	e9c7 017c 	strd	r0, r1, [r7, #496]	@ 0x1f0
    partial_data4 = (offset / 4) + partial_data1 + partial_data5 + partial_data3;
 8001ede:	e9d7 2374 	ldrd	r2, r3, [r7, #464]	@ 0x1d0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	da06      	bge.n	8001ef4 <a_bmp390_compensate_pressure+0x7a4>
 8001ee6:	1cd1      	adds	r1, r2, #3
 8001ee8:	61b9      	str	r1, [r7, #24]
 8001eea:	f143 0300 	adc.w	r3, r3, #0
 8001eee:	61fb      	str	r3, [r7, #28]
 8001ef0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ef4:	f04f 0000 	mov.w	r0, #0
 8001ef8:	f04f 0100 	mov.w	r1, #0
 8001efc:	0890      	lsrs	r0, r2, #2
 8001efe:	ea40 7083 	orr.w	r0, r0, r3, lsl #30
 8001f02:	1099      	asrs	r1, r3, #2
 8001f04:	e9d7 2380 	ldrd	r2, r3, [r7, #512]	@ 0x200
 8001f08:	1884      	adds	r4, r0, r2
 8001f0a:	f8c7 4090 	str.w	r4, [r7, #144]	@ 0x90
 8001f0e:	eb41 0303 	adc.w	r3, r1, r3
 8001f12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001f16:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 8001f1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001f1e:	4621      	mov	r1, r4
 8001f20:	1889      	adds	r1, r1, r2
 8001f22:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001f26:	4629      	mov	r1, r5
 8001f28:	eb43 0101 	adc.w	r1, r3, r1
 8001f2c:	f8c7 108c 	str.w	r1, [r7, #140]	@ 0x8c
 8001f30:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	@ 0x1f0
 8001f34:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8001f38:	4621      	mov	r1, r4
 8001f3a:	1851      	adds	r1, r2, r1
 8001f3c:	6139      	str	r1, [r7, #16]
 8001f3e:	4629      	mov	r1, r5
 8001f40:	eb43 0101 	adc.w	r1, r3, r1
 8001f44:	6179      	str	r1, [r7, #20]
 8001f46:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001f4a:	e9c7 347a 	strd	r3, r4, [r7, #488]	@ 0x1e8
    comp_press = (((uint64_t)partial_data4 * 25) / (uint64_t)1099511627776U);
 8001f4e:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 8001f52:	4602      	mov	r2, r0
 8001f54:	460b      	mov	r3, r1
 8001f56:	1894      	adds	r4, r2, r2
 8001f58:	60bc      	str	r4, [r7, #8]
 8001f5a:	415b      	adcs	r3, r3
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f62:	1814      	adds	r4, r2, r0
 8001f64:	603c      	str	r4, [r7, #0]
 8001f66:	414b      	adcs	r3, r1
 8001f68:	607b      	str	r3, [r7, #4]
 8001f6a:	f04f 0200 	mov.w	r2, #0
 8001f6e:	f04f 0300 	mov.w	r3, #0
 8001f72:	e9d7 8900 	ldrd	r8, r9, [r7]
 8001f76:	464c      	mov	r4, r9
 8001f78:	00e3      	lsls	r3, r4, #3
 8001f7a:	4644      	mov	r4, r8
 8001f7c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f80:	4644      	mov	r4, r8
 8001f82:	00e2      	lsls	r2, r4, #3
 8001f84:	4614      	mov	r4, r2
 8001f86:	461d      	mov	r5, r3
 8001f88:	4623      	mov	r3, r4
 8001f8a:	181b      	adds	r3, r3, r0
 8001f8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001f90:	462b      	mov	r3, r5
 8001f92:	eb41 0303 	adc.w	r3, r1, r3
 8001f96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001f9a:	f04f 0200 	mov.w	r2, #0
 8001f9e:	f04f 0300 	mov.w	r3, #0
 8001fa2:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8001fa6:	0a0a      	lsrs	r2, r1, #8
 8001fa8:	2300      	movs	r3, #0
 8001faa:	e9c7 2370 	strd	r2, r3, [r7, #448]	@ 0x1c0
    
    return comp_press;
 8001fae:	e9d7 2370 	ldrd	r2, r3, [r7, #448]	@ 0x1c0
}
 8001fb2:	4610      	mov	r0, r2
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f507 7703 	add.w	r7, r7, #524	@ 0x20c
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001fc0:	4770      	bx	lr
	...

08001fc4 <bmp390_set_pressure>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp390_set_pressure(bmp390_handle_t *handle, bmp390_bool_t enable)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <bmp390_set_pressure+0x16>
    {
        return 2;                                                                         /* return error */
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	e037      	b.n	800204a <bmp390_set_pressure+0x86>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d001      	beq.n	8001fe8 <bmp390_set_pressure+0x24>
    {
        return 3;                                                                         /* return error */
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e030      	b.n	800204a <bmp390_set_pressure+0x86>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);        /* read config */
 8001fe8:	f107 020e 	add.w	r2, r7, #14
 8001fec:	2301      	movs	r3, #1
 8001fee:	211b      	movs	r1, #27
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f7ff f8b7 	bl	8001164 <a_bmp390_iic_spi_read>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8001ffa:	7bfb      	ldrb	r3, [r7, #15]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d006      	beq.n	800200e <bmp390_set_pressure+0x4a>
    {
        handle->debug_print("bmp390: get pwr ctrl register failed.\n");                   /* get pwr ctrl register failed */
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002006:	4813      	ldr	r0, [pc, #76]	@ (8002054 <bmp390_set_pressure+0x90>)
 8002008:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 800200a:	2301      	movs	r3, #1
 800200c:	e01d      	b.n	800204a <bmp390_set_pressure+0x86>
    }
    prev &= ~(1 << 0);                                                                    /* clear config */
 800200e:	7bbb      	ldrb	r3, [r7, #14]
 8002010:	f023 0301 	bic.w	r3, r3, #1
 8002014:	b2db      	uxtb	r3, r3
 8002016:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 0;                                                                  /* set config */
 8002018:	7bba      	ldrb	r2, [r7, #14]
 800201a:	78fb      	ldrb	r3, [r7, #3]
 800201c:	4313      	orrs	r3, r2
 800201e:	b2db      	uxtb	r3, r3
 8002020:	73bb      	strb	r3, [r7, #14]
    res = a_bmp390_iic_spi_write(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8002022:	f107 020e 	add.w	r2, r7, #14
 8002026:	2301      	movs	r3, #1
 8002028:	211b      	movs	r1, #27
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff f8e5 	bl	80011fa <a_bmp390_iic_spi_write>
 8002030:	4603      	mov	r3, r0
 8002032:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002034:	7bfb      	ldrb	r3, [r7, #15]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d006      	beq.n	8002048 <bmp390_set_pressure+0x84>
    {
        handle->debug_print("bmp390: set pwr ctrl register failed.\n");                   /* set pwr ctrl register failed */
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002040:	4805      	ldr	r0, [pc, #20]	@ (8002058 <bmp390_set_pressure+0x94>)
 8002042:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002044:	2301      	movs	r3, #1
 8002046:	e000      	b.n	800204a <bmp390_set_pressure+0x86>
    }
    
    return 0;                                                                             /* success return 0 */
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	0800c90c 	.word	0x0800c90c
 8002058:	0800c934 	.word	0x0800c934

0800205c <bmp390_set_temperature>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp390_set_temperature(bmp390_handle_t *handle, bmp390_bool_t enable)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	460b      	mov	r3, r1
 8002066:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d101      	bne.n	8002072 <bmp390_set_temperature+0x16>
    {
        return 2;                                                                         /* return error */
 800206e:	2302      	movs	r3, #2
 8002070:	e03c      	b.n	80020ec <bmp390_set_temperature+0x90>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 8002078:	2b01      	cmp	r3, #1
 800207a:	d001      	beq.n	8002080 <bmp390_set_temperature+0x24>
    {
        return 3;                                                                         /* return error */
 800207c:	2303      	movs	r3, #3
 800207e:	e035      	b.n	80020ec <bmp390_set_temperature+0x90>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);        /* read config */
 8002080:	f107 020e 	add.w	r2, r7, #14
 8002084:	2301      	movs	r3, #1
 8002086:	211b      	movs	r1, #27
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f7ff f86b 	bl	8001164 <a_bmp390_iic_spi_read>
 800208e:	4603      	mov	r3, r0
 8002090:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002092:	7bfb      	ldrb	r3, [r7, #15]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d006      	beq.n	80020a6 <bmp390_set_temperature+0x4a>
    {
        handle->debug_print("bmp390: get pwr ctrl register failed.\n");                   /* get pwr ctrl register failed */
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800209e:	4815      	ldr	r0, [pc, #84]	@ (80020f4 <bmp390_set_temperature+0x98>)
 80020a0:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 80020a2:	2301      	movs	r3, #1
 80020a4:	e022      	b.n	80020ec <bmp390_set_temperature+0x90>
    }
    prev &= ~(1 << 1);                                                                    /* clear config */
 80020a6:	7bbb      	ldrb	r3, [r7, #14]
 80020a8:	f023 0302 	bic.w	r3, r3, #2
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 1;                                                                  /* set config */
 80020b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	b25a      	sxtb	r2, r3
 80020b8:	7bbb      	ldrb	r3, [r7, #14]
 80020ba:	b25b      	sxtb	r3, r3
 80020bc:	4313      	orrs	r3, r2
 80020be:	b25b      	sxtb	r3, r3
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	73bb      	strb	r3, [r7, #14]
    res = a_bmp390_iic_spi_write(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);       /* write config */
 80020c4:	f107 020e 	add.w	r2, r7, #14
 80020c8:	2301      	movs	r3, #1
 80020ca:	211b      	movs	r1, #27
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7ff f894 	bl	80011fa <a_bmp390_iic_spi_write>
 80020d2:	4603      	mov	r3, r0
 80020d4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 80020d6:	7bfb      	ldrb	r3, [r7, #15]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d006      	beq.n	80020ea <bmp390_set_temperature+0x8e>
    {
        handle->debug_print("bmp390: set pwr ctrl register failed.\n");                   /* set pwr ctrl register failed */
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80020e2:	4805      	ldr	r0, [pc, #20]	@ (80020f8 <bmp390_set_temperature+0x9c>)
 80020e4:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <bmp390_set_temperature+0x90>
    }
    
    return 0;                                                                             /* success return 0 */
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	0800c90c 	.word	0x0800c90c
 80020f8:	0800c934 	.word	0x0800c934

080020fc <bmp390_set_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp390_set_mode(bmp390_handle_t *handle, bmp390_mode_t mode)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	460b      	mov	r3, r1
 8002106:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <bmp390_set_mode+0x16>
    {
        return 2;                                                                         /* return error */
 800210e:	2302      	movs	r3, #2
 8002110:	e03c      	b.n	800218c <bmp390_set_mode+0x90>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 8002118:	2b01      	cmp	r3, #1
 800211a:	d001      	beq.n	8002120 <bmp390_set_mode+0x24>
    {
        return 3;                                                                         /* return error */
 800211c:	2303      	movs	r3, #3
 800211e:	e035      	b.n	800218c <bmp390_set_mode+0x90>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);        /* read config */
 8002120:	f107 020e 	add.w	r2, r7, #14
 8002124:	2301      	movs	r3, #1
 8002126:	211b      	movs	r1, #27
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7ff f81b 	bl	8001164 <a_bmp390_iic_spi_read>
 800212e:	4603      	mov	r3, r0
 8002130:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002132:	7bfb      	ldrb	r3, [r7, #15]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d006      	beq.n	8002146 <bmp390_set_mode+0x4a>
    {
        handle->debug_print("bmp390: get pwr ctrl register failed.\n");                   /* get pwr ctrl register failed */
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800213e:	4815      	ldr	r0, [pc, #84]	@ (8002194 <bmp390_set_mode+0x98>)
 8002140:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002142:	2301      	movs	r3, #1
 8002144:	e022      	b.n	800218c <bmp390_set_mode+0x90>
    }
    prev &= ~(3 << 4);                                                                    /* clear config */
 8002146:	7bbb      	ldrb	r3, [r7, #14]
 8002148:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800214c:	b2db      	uxtb	r3, r3
 800214e:	73bb      	strb	r3, [r7, #14]
    prev |= mode << 4;                                                                    /* set config */
 8002150:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	b25a      	sxtb	r2, r3
 8002158:	7bbb      	ldrb	r3, [r7, #14]
 800215a:	b25b      	sxtb	r3, r3
 800215c:	4313      	orrs	r3, r2
 800215e:	b25b      	sxtb	r3, r3
 8002160:	b2db      	uxtb	r3, r3
 8002162:	73bb      	strb	r3, [r7, #14]
    res = a_bmp390_iic_spi_write(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8002164:	f107 020e 	add.w	r2, r7, #14
 8002168:	2301      	movs	r3, #1
 800216a:	211b      	movs	r1, #27
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f7ff f844 	bl	80011fa <a_bmp390_iic_spi_write>
 8002172:	4603      	mov	r3, r0
 8002174:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002176:	7bfb      	ldrb	r3, [r7, #15]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d006      	beq.n	800218a <bmp390_set_mode+0x8e>
    {
        handle->debug_print("bmp390: set pwr ctrl register failed.\n");                   /* set pwr ctrl register failed */
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002182:	4805      	ldr	r0, [pc, #20]	@ (8002198 <bmp390_set_mode+0x9c>)
 8002184:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <bmp390_set_mode+0x90>
    }
    
    return 0;                                                                             /* success return 0 */
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	0800c90c 	.word	0x0800c90c
 8002198:	0800c934 	.word	0x0800c934

0800219c <bmp390_set_pressure_oversampling>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp390_set_pressure_oversampling(bmp390_handle_t *handle, bmp390_oversampling_t oversampling)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	460b      	mov	r3, r1
 80021a6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <bmp390_set_pressure_oversampling+0x16>
    {
        return 2;                                                                    /* return error */
 80021ae:	2302      	movs	r3, #2
 80021b0:	e037      	b.n	8002222 <bmp390_set_pressure_oversampling+0x86>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d001      	beq.n	80021c0 <bmp390_set_pressure_oversampling+0x24>
    {
        return 3;                                                                    /* return error */
 80021bc:	2303      	movs	r3, #3
 80021be:	e030      	b.n	8002222 <bmp390_set_pressure_oversampling+0x86>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_OSR, (uint8_t *)&prev, 1);        /* read config */
 80021c0:	f107 020e 	add.w	r2, r7, #14
 80021c4:	2301      	movs	r3, #1
 80021c6:	211c      	movs	r1, #28
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f7fe ffcb 	bl	8001164 <a_bmp390_iic_spi_read>
 80021ce:	4603      	mov	r3, r0
 80021d0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80021d2:	7bfb      	ldrb	r3, [r7, #15]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d006      	beq.n	80021e6 <bmp390_set_pressure_oversampling+0x4a>
    {
        handle->debug_print("bmp390: get osr register failed.\n");                   /* get osr register failed */
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80021de:	4813      	ldr	r0, [pc, #76]	@ (800222c <bmp390_set_pressure_oversampling+0x90>)
 80021e0:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80021e2:	2301      	movs	r3, #1
 80021e4:	e01d      	b.n	8002222 <bmp390_set_pressure_oversampling+0x86>
    }
    prev &= ~(7 << 0);                                                               /* clear config */
 80021e6:	7bbb      	ldrb	r3, [r7, #14]
 80021e8:	f023 0307 	bic.w	r3, r3, #7
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	73bb      	strb	r3, [r7, #14]
    prev |= oversampling << 0;                                                       /* set config */
 80021f0:	7bba      	ldrb	r2, [r7, #14]
 80021f2:	78fb      	ldrb	r3, [r7, #3]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	73bb      	strb	r3, [r7, #14]
    res = a_bmp390_iic_spi_write(handle, BMP390_REG_OSR, (uint8_t *)&prev, 1);       /* write config */
 80021fa:	f107 020e 	add.w	r2, r7, #14
 80021fe:	2301      	movs	r3, #1
 8002200:	211c      	movs	r1, #28
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7fe fff9 	bl	80011fa <a_bmp390_iic_spi_write>
 8002208:	4603      	mov	r3, r0
 800220a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d006      	beq.n	8002220 <bmp390_set_pressure_oversampling+0x84>
    {
        handle->debug_print("bmp390: set osr register failed.\n");                   /* set osr register failed */
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002218:	4805      	ldr	r0, [pc, #20]	@ (8002230 <bmp390_set_pressure_oversampling+0x94>)
 800221a:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800221c:	2301      	movs	r3, #1
 800221e:	e000      	b.n	8002222 <bmp390_set_pressure_oversampling+0x86>
    }
    
    return 0;                                                                        /* success return 0 */
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	0800c95c 	.word	0x0800c95c
 8002230:	0800c980 	.word	0x0800c980

08002234 <bmp390_set_temperature_oversampling>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp390_set_temperature_oversampling(bmp390_handle_t *handle, bmp390_oversampling_t oversampling)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	460b      	mov	r3, r1
 800223e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <bmp390_set_temperature_oversampling+0x16>
    {
        return 2;                                                                    /* return error */
 8002246:	2302      	movs	r3, #2
 8002248:	e03c      	b.n	80022c4 <bmp390_set_temperature_oversampling+0x90>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 8002250:	2b01      	cmp	r3, #1
 8002252:	d001      	beq.n	8002258 <bmp390_set_temperature_oversampling+0x24>
    {
        return 3;                                                                    /* return error */
 8002254:	2303      	movs	r3, #3
 8002256:	e035      	b.n	80022c4 <bmp390_set_temperature_oversampling+0x90>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_OSR, (uint8_t *)&prev, 1);        /* read config */
 8002258:	f107 020e 	add.w	r2, r7, #14
 800225c:	2301      	movs	r3, #1
 800225e:	211c      	movs	r1, #28
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f7fe ff7f 	bl	8001164 <a_bmp390_iic_spi_read>
 8002266:	4603      	mov	r3, r0
 8002268:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800226a:	7bfb      	ldrb	r3, [r7, #15]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d006      	beq.n	800227e <bmp390_set_temperature_oversampling+0x4a>
    {
        handle->debug_print("bmp390: get osr register failed.\n");                   /* get osr register failed */
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002276:	4815      	ldr	r0, [pc, #84]	@ (80022cc <bmp390_set_temperature_oversampling+0x98>)
 8002278:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800227a:	2301      	movs	r3, #1
 800227c:	e022      	b.n	80022c4 <bmp390_set_temperature_oversampling+0x90>
    }
    prev &= ~(7 << 3);                                                               /* clear config */
 800227e:	7bbb      	ldrb	r3, [r7, #14]
 8002280:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8002284:	b2db      	uxtb	r3, r3
 8002286:	73bb      	strb	r3, [r7, #14]
    prev |= oversampling << 3;                                                       /* set config */
 8002288:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	b25a      	sxtb	r2, r3
 8002290:	7bbb      	ldrb	r3, [r7, #14]
 8002292:	b25b      	sxtb	r3, r3
 8002294:	4313      	orrs	r3, r2
 8002296:	b25b      	sxtb	r3, r3
 8002298:	b2db      	uxtb	r3, r3
 800229a:	73bb      	strb	r3, [r7, #14]
    res = a_bmp390_iic_spi_write(handle, BMP390_REG_OSR, (uint8_t *)&prev, 1);       /* write config */
 800229c:	f107 020e 	add.w	r2, r7, #14
 80022a0:	2301      	movs	r3, #1
 80022a2:	211c      	movs	r1, #28
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f7fe ffa8 	bl	80011fa <a_bmp390_iic_spi_write>
 80022aa:	4603      	mov	r3, r0
 80022ac:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d006      	beq.n	80022c2 <bmp390_set_temperature_oversampling+0x8e>
    {
        handle->debug_print("bmp390: set osr register failed.\n");                   /* set osr register failed */
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80022ba:	4805      	ldr	r0, [pc, #20]	@ (80022d0 <bmp390_set_temperature_oversampling+0x9c>)
 80022bc:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80022be:	2301      	movs	r3, #1
 80022c0:	e000      	b.n	80022c4 <bmp390_set_temperature_oversampling+0x90>
    }
    
    return 0;                                                                        /* success return 0 */
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3710      	adds	r7, #16
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	0800c95c 	.word	0x0800c95c
 80022d0:	0800c980 	.word	0x0800c980

080022d4 <bmp390_set_odr>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp390_set_odr(bmp390_handle_t *handle, bmp390_odr_t odr)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	460b      	mov	r3, r1
 80022de:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <bmp390_set_odr+0x16>
    {
        return 2;                                                                    /* return error */
 80022e6:	2302      	movs	r3, #2
 80022e8:	e037      	b.n	800235a <bmp390_set_odr+0x86>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d001      	beq.n	80022f8 <bmp390_set_odr+0x24>
    {
        return 3;                                                                    /* return error */
 80022f4:	2303      	movs	r3, #3
 80022f6:	e030      	b.n	800235a <bmp390_set_odr+0x86>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_ODR, (uint8_t *)&prev, 1);        /* read config */
 80022f8:	f107 020e 	add.w	r2, r7, #14
 80022fc:	2301      	movs	r3, #1
 80022fe:	211d      	movs	r1, #29
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f7fe ff2f 	bl	8001164 <a_bmp390_iic_spi_read>
 8002306:	4603      	mov	r3, r0
 8002308:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800230a:	7bfb      	ldrb	r3, [r7, #15]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d006      	beq.n	800231e <bmp390_set_odr+0x4a>
    {
        handle->debug_print("bmp390: get odr register failed.\n");                   /* get odr register failed */
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002316:	4813      	ldr	r0, [pc, #76]	@ (8002364 <bmp390_set_odr+0x90>)
 8002318:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800231a:	2301      	movs	r3, #1
 800231c:	e01d      	b.n	800235a <bmp390_set_odr+0x86>
    }
    
    prev &= ~(31 << 0);                                                              /* clear config */
 800231e:	7bbb      	ldrb	r3, [r7, #14]
 8002320:	f023 031f 	bic.w	r3, r3, #31
 8002324:	b2db      	uxtb	r3, r3
 8002326:	73bb      	strb	r3, [r7, #14]
    prev |= odr << 0;                                                                /* set config */
 8002328:	7bba      	ldrb	r2, [r7, #14]
 800232a:	78fb      	ldrb	r3, [r7, #3]
 800232c:	4313      	orrs	r3, r2
 800232e:	b2db      	uxtb	r3, r3
 8002330:	73bb      	strb	r3, [r7, #14]
    res = a_bmp390_iic_spi_write(handle, BMP390_REG_ODR, (uint8_t *)&prev, 1);       /* write config */
 8002332:	f107 020e 	add.w	r2, r7, #14
 8002336:	2301      	movs	r3, #1
 8002338:	211d      	movs	r1, #29
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f7fe ff5d 	bl	80011fa <a_bmp390_iic_spi_write>
 8002340:	4603      	mov	r3, r0
 8002342:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002344:	7bfb      	ldrb	r3, [r7, #15]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d006      	beq.n	8002358 <bmp390_set_odr+0x84>
    {
        handle->debug_print("bmp390: set odr register failed.\n");                   /* set odr register failed */
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002350:	4805      	ldr	r0, [pc, #20]	@ (8002368 <bmp390_set_odr+0x94>)
 8002352:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002354:	2301      	movs	r3, #1
 8002356:	e000      	b.n	800235a <bmp390_set_odr+0x86>
    }
    
    return 0;                                                                        /* success return 0 */
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3710      	adds	r7, #16
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	0800c9a4 	.word	0x0800c9a4
 8002368:	0800c9c8 	.word	0x0800c9c8

0800236c <a_bmp390_close>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
static uint8_t a_bmp390_close(bmp390_handle_t *handle)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
    if (handle->iic_spi == BMP390_INTERFACE_IIC)                        /* if iic interface */
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f893 3231 	ldrb.w	r3, [r3, #561]	@ 0x231
 800237a:	2b00      	cmp	r3, #0
 800237c:	d10f      	bne.n	800239e <a_bmp390_close+0x32>
    {
        if (handle->iic_deinit() != 0)                                  /* close iic */
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8002384:	4798      	blx	r3
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d006      	beq.n	800239a <a_bmp390_close+0x2e>
        {
            handle->debug_print("bmp390: iic deinit failed.\n");        /* iic deinit failed */
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002392:	480c      	ldr	r0, [pc, #48]	@ (80023c4 <a_bmp390_close+0x58>)
 8002394:	4798      	blx	r3
       
            return 1;                                                   /* return error */
 8002396:	2301      	movs	r3, #1
 8002398:	e010      	b.n	80023bc <a_bmp390_close+0x50>
        }
        else
        {
            return 0;                                                   /* success return 0 */
 800239a:	2300      	movs	r3, #0
 800239c:	e00e      	b.n	80023bc <a_bmp390_close+0x50>
        }
    }
    else
    {
        if (handle->spi_deinit() != 0)                                  /* close spi */
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80023a4:	4798      	blx	r3
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d006      	beq.n	80023ba <a_bmp390_close+0x4e>
        {
            handle->debug_print("bmp390: spi deinit failed.\n");        /* spi deinit failed */
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80023b2:	4805      	ldr	r0, [pc, #20]	@ (80023c8 <a_bmp390_close+0x5c>)
 80023b4:	4798      	blx	r3
       
            return 1;                                                   /* return error */
 80023b6:	2301      	movs	r3, #1
 80023b8:	e000      	b.n	80023bc <a_bmp390_close+0x50>
        }
        else
        {
            return 0;                                                   /* success return 0 */
 80023ba:	2300      	movs	r3, #0
        }
    }
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	0800ca60 	.word	0x0800ca60
 80023c8:	0800ca7c 	.word	0x0800ca7c

080023cc <bmp390_init>:
 *            - 5 reset failed
 *            - 6 get calibration failed
 * @note      none
 */
uint8_t bmp390_init(bmp390_handle_t *handle)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
    uint8_t id;
    uint8_t reg;
  
    if (handle == NULL)                                                              /* check handle */
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d101      	bne.n	80023de <bmp390_init+0x12>
    {
        return 2;                                                                    /* return error */
 80023da:	2302      	movs	r3, #2
 80023dc:	e107      	b.n	80025ee <bmp390_init+0x222>
    }
    if (handle->debug_print == NULL)                                                 /* check debug_print */
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <bmp390_init+0x20>
    {
        return 3;                                                                    /* return error */
 80023e8:	2303      	movs	r3, #3
 80023ea:	e100      	b.n	80025ee <bmp390_init+0x222>
    }
    if (handle->iic_init == NULL)                                                    /* check iic_init */
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d106      	bne.n	8002404 <bmp390_init+0x38>
    {
        handle->debug_print("bmp390: iic_init is null.\n");                          /* iic_init is null */
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80023fc:	487e      	ldr	r0, [pc, #504]	@ (80025f8 <bmp390_init+0x22c>)
 80023fe:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002400:	2303      	movs	r3, #3
 8002402:	e0f4      	b.n	80025ee <bmp390_init+0x222>
    }
    if (handle->iic_deinit == NULL)                                                  /* check iic_init */
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 800240a:	2b00      	cmp	r3, #0
 800240c:	d106      	bne.n	800241c <bmp390_init+0x50>
    {
        handle->debug_print("bmp390: iic_deinit is null.\n");                        /* iic_deinit is null */
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002414:	4879      	ldr	r0, [pc, #484]	@ (80025fc <bmp390_init+0x230>)
 8002416:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002418:	2303      	movs	r3, #3
 800241a:	e0e8      	b.n	80025ee <bmp390_init+0x222>
    }
    if (handle->iic_read == NULL)                                                    /* check iic_read */
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8002422:	2b00      	cmp	r3, #0
 8002424:	d106      	bne.n	8002434 <bmp390_init+0x68>
    {
        handle->debug_print("bmp390: iic_read is null.\n");                          /* iic_read is null */
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800242c:	4874      	ldr	r0, [pc, #464]	@ (8002600 <bmp390_init+0x234>)
 800242e:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002430:	2303      	movs	r3, #3
 8002432:	e0dc      	b.n	80025ee <bmp390_init+0x222>
    }
    if (handle->iic_write == NULL)                                                   /* check iic_write */
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800243a:	2b00      	cmp	r3, #0
 800243c:	d106      	bne.n	800244c <bmp390_init+0x80>
    {
        handle->debug_print("bmp390: iic_write is null.\n");                         /* iic_write is null */
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002444:	486f      	ldr	r0, [pc, #444]	@ (8002604 <bmp390_init+0x238>)
 8002446:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002448:	2303      	movs	r3, #3
 800244a:	e0d0      	b.n	80025ee <bmp390_init+0x222>
    }
    if (handle->spi_init == NULL)                                                    /* check spi_init */
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8002452:	2b00      	cmp	r3, #0
 8002454:	d106      	bne.n	8002464 <bmp390_init+0x98>
    {
        handle->debug_print("bmp390: spi_init is null.\n");                          /* spi_init is null */
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800245c:	486a      	ldr	r0, [pc, #424]	@ (8002608 <bmp390_init+0x23c>)
 800245e:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002460:	2303      	movs	r3, #3
 8002462:	e0c4      	b.n	80025ee <bmp390_init+0x222>
    }
    if (handle->spi_deinit == NULL)                                                  /* check spi_deinit */
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800246a:	2b00      	cmp	r3, #0
 800246c:	d106      	bne.n	800247c <bmp390_init+0xb0>
    {
        handle->debug_print("bmp390: spi_deinit is null.\n");                        /* spi_deinit is null */
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002474:	4865      	ldr	r0, [pc, #404]	@ (800260c <bmp390_init+0x240>)
 8002476:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002478:	2303      	movs	r3, #3
 800247a:	e0b8      	b.n	80025ee <bmp390_init+0x222>
    }
    if (handle->spi_read == NULL)                                                    /* check spi_read */
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8002482:	2b00      	cmp	r3, #0
 8002484:	d106      	bne.n	8002494 <bmp390_init+0xc8>
    {
        handle->debug_print("bmp390: spi_read is null.\n");                          /* spi_read is null */
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800248c:	4860      	ldr	r0, [pc, #384]	@ (8002610 <bmp390_init+0x244>)
 800248e:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002490:	2303      	movs	r3, #3
 8002492:	e0ac      	b.n	80025ee <bmp390_init+0x222>
    }
    if (handle->spi_write == NULL)                                                   /* check spi_write */
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800249a:	2b00      	cmp	r3, #0
 800249c:	d106      	bne.n	80024ac <bmp390_init+0xe0>
    {
        handle->debug_print("bmp390: spi_write is null.\n");                         /* spi_write is null */
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80024a4:	485b      	ldr	r0, [pc, #364]	@ (8002614 <bmp390_init+0x248>)
 80024a6:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 80024a8:	2303      	movs	r3, #3
 80024aa:	e0a0      	b.n	80025ee <bmp390_init+0x222>
    }
    if (handle->delay_ms == NULL)                                                    /* check delay_ms */
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d106      	bne.n	80024c4 <bmp390_init+0xf8>
    {
        handle->debug_print("bmp390: delay_ms is null.\n");                          /* delay_ms is null */
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80024bc:	4856      	ldr	r0, [pc, #344]	@ (8002618 <bmp390_init+0x24c>)
 80024be:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 80024c0:	2303      	movs	r3, #3
 80024c2:	e094      	b.n	80025ee <bmp390_init+0x222>
    }
    
    if (handle->iic_spi == BMP390_INTERFACE_IIC)                                     /* if iic interface */
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f893 3231 	ldrb.w	r3, [r3, #561]	@ 0x231
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10d      	bne.n	80024ea <bmp390_init+0x11e>
    {
        if (handle->iic_init() != 0)                                                 /* initialize iic bus */
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80024d4:	4798      	blx	r3
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d014      	beq.n	8002506 <bmp390_init+0x13a>
        {
            handle->debug_print("bmp390: iic init failed.\n");                       /* iic init failed */
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80024e2:	484e      	ldr	r0, [pc, #312]	@ (800261c <bmp390_init+0x250>)
 80024e4:	4798      	blx	r3
            
            return 1;                                                                /* return error */
 80024e6:	2301      	movs	r3, #1
 80024e8:	e081      	b.n	80025ee <bmp390_init+0x222>
        }
    }
    else
    {
        if (handle->spi_init() != 0)                                                 /* initialize spi bus */
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80024f0:	4798      	blx	r3
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d006      	beq.n	8002506 <bmp390_init+0x13a>
        {
            handle->debug_print("bmp390: spi init failed.\n");                       /* spi init failed */
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80024fe:	4848      	ldr	r0, [pc, #288]	@ (8002620 <bmp390_init+0x254>)
 8002500:	4798      	blx	r3
           
            return 1;                                                                /* return error */
 8002502:	2301      	movs	r3, #1
 8002504:	e073      	b.n	80025ee <bmp390_init+0x222>
        }
    }
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_CHIP_ID, (uint8_t *)&id, 1) != 0)   /* read chip id */
 8002506:	f107 020f 	add.w	r2, r7, #15
 800250a:	2301      	movs	r3, #1
 800250c:	2100      	movs	r1, #0
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7fe fe28 	bl	8001164 <a_bmp390_iic_spi_read>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d009      	beq.n	800252e <bmp390_init+0x162>
    {
        handle->debug_print("bmp390: read chip id failed.\n");                       /* read chip id failed */
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002520:	4840      	ldr	r0, [pc, #256]	@ (8002624 <bmp390_init+0x258>)
 8002522:	4798      	blx	r3
        (void)a_bmp390_close(handle);                                                /* close bmp390 */
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f7ff ff21 	bl	800236c <a_bmp390_close>
        
        return 4;                                                                    /* return error */
 800252a:	2304      	movs	r3, #4
 800252c:	e05f      	b.n	80025ee <bmp390_init+0x222>
    }
    if (id != 0x60)                                                                  /* check chip id */
 800252e:	7bfb      	ldrb	r3, [r7, #15]
 8002530:	2b60      	cmp	r3, #96	@ 0x60
 8002532:	d009      	beq.n	8002548 <bmp390_init+0x17c>
    {
        handle->debug_print("bmp390: id is invalid.\n");                             /* id is invalid */
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800253a:	483b      	ldr	r0, [pc, #236]	@ (8002628 <bmp390_init+0x25c>)
 800253c:	4798      	blx	r3
        (void)a_bmp390_close(handle);                                                /* close bmp390 */
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f7ff ff14 	bl	800236c <a_bmp390_close>
        
        return 4;         
 8002544:	2304      	movs	r3, #4
 8002546:	e052      	b.n	80025ee <bmp390_init+0x222>
    }                                                                                /* return error */
    reg = 0xB6;                                                                      /* set command */
 8002548:	23b6      	movs	r3, #182	@ 0xb6
 800254a:	73bb      	strb	r3, [r7, #14]
    if (a_bmp390_iic_spi_write(handle, BMP390_REG_CMD, (uint8_t *)&reg, 1) != 0)     /* write command */
 800254c:	f107 020e 	add.w	r2, r7, #14
 8002550:	2301      	movs	r3, #1
 8002552:	217e      	movs	r1, #126	@ 0x7e
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f7fe fe50 	bl	80011fa <a_bmp390_iic_spi_write>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d009      	beq.n	8002574 <bmp390_init+0x1a8>
    {
        handle->debug_print("bmp390: soft rest failed.\n");                          /* soft rest failed */
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002566:	4831      	ldr	r0, [pc, #196]	@ (800262c <bmp390_init+0x260>)
 8002568:	4798      	blx	r3
        (void)a_bmp390_close(handle);                                                /* close bmp390 */
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f7ff fefe 	bl	800236c <a_bmp390_close>
        
        return 5;                                                                    /* return error */
 8002570:	2305      	movs	r3, #5
 8002572:	e03c      	b.n	80025ee <bmp390_init+0x222>
    }
    handle->delay_ms(10);                                                            /* delay 10 ms */
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 800257a:	200a      	movs	r0, #10
 800257c:	4798      	blx	r3
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_ERR_REG, (uint8_t *)&reg, 1) != 0)  /* read reg */
 800257e:	f107 020e 	add.w	r2, r7, #14
 8002582:	2301      	movs	r3, #1
 8002584:	2102      	movs	r1, #2
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f7fe fdec 	bl	8001164 <a_bmp390_iic_spi_read>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d009      	beq.n	80025a6 <bmp390_init+0x1da>
    {
        handle->debug_print("bmp390: get err reg failed.\n");                        /* return error */
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002598:	4825      	ldr	r0, [pc, #148]	@ (8002630 <bmp390_init+0x264>)
 800259a:	4798      	blx	r3
        (void)a_bmp390_close(handle);                                                /* close bmp390 */
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7ff fee5 	bl	800236c <a_bmp390_close>
        
        return 5;                                                                    /* return error */
 80025a2:	2305      	movs	r3, #5
 80025a4:	e023      	b.n	80025ee <bmp390_init+0x222>
    }
    if ((reg & 0x07) != 0)                                                           /* check running status */
 80025a6:	7bbb      	ldrb	r3, [r7, #14]
 80025a8:	f003 0307 	and.w	r3, r3, #7
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d009      	beq.n	80025c4 <bmp390_init+0x1f8>
    {
        handle->debug_print("bmp390: find running error.\n");                        /* find running error */
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80025b6:	481f      	ldr	r0, [pc, #124]	@ (8002634 <bmp390_init+0x268>)
 80025b8:	4798      	blx	r3
        (void)a_bmp390_close(handle);                                                /* close bmp390 */
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7ff fed6 	bl	800236c <a_bmp390_close>
        
        return 5;                                                                    /* return error */
 80025c0:	2305      	movs	r3, #5
 80025c2:	e014      	b.n	80025ee <bmp390_init+0x222>
    }
    if (a_bmp390_get_calibration_data(handle) != 0)                                  /* get calibration data */
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f7fe fe6d 	bl	80012a4 <a_bmp390_get_calibration_data>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d009      	beq.n	80025e4 <bmp390_init+0x218>
    {
        handle->debug_print("bmp390: get calibration data error.\n");                /* get calibration data error */
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80025d6:	4818      	ldr	r0, [pc, #96]	@ (8002638 <bmp390_init+0x26c>)
 80025d8:	4798      	blx	r3
        (void)a_bmp390_close(handle);                                                /* close bmp390 */
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f7ff fec6 	bl	800236c <a_bmp390_close>
        
        return 6;                                                                    /* return error */
 80025e0:	2306      	movs	r3, #6
 80025e2:	e004      	b.n	80025ee <bmp390_init+0x222>
    }
    handle->inited = 1;                                                              /* flag finish initialization */
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 2230 	strb.w	r2, [r3, #560]	@ 0x230
     
    return 0;                                                                        /* success return 0 */
 80025ec:	2300      	movs	r3, #0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	0800ca98 	.word	0x0800ca98
 80025fc:	0800cab4 	.word	0x0800cab4
 8002600:	0800cad4 	.word	0x0800cad4
 8002604:	0800caf0 	.word	0x0800caf0
 8002608:	0800cb0c 	.word	0x0800cb0c
 800260c:	0800cb28 	.word	0x0800cb28
 8002610:	0800cb48 	.word	0x0800cb48
 8002614:	0800cb64 	.word	0x0800cb64
 8002618:	0800cb80 	.word	0x0800cb80
 800261c:	0800cb9c 	.word	0x0800cb9c
 8002620:	0800cbb8 	.word	0x0800cbb8
 8002624:	0800cbd4 	.word	0x0800cbd4
 8002628:	0800cbf4 	.word	0x0800cbf4
 800262c:	0800cc0c 	.word	0x0800cc0c
 8002630:	0800cc28 	.word	0x0800cc28
 8002634:	0800cc48 	.word	0x0800cc48
 8002638:	0800cc68 	.word	0x0800cc68

0800263c <bmp390_read_temperature_pressure>:
 *             - 3 handle is not initialized
 * @note       none
 */
uint8_t bmp390_read_temperature_pressure(bmp390_handle_t *handle, uint32_t *temperature_raw, float *temperature_c, 
                                         uint32_t *pressure_raw, float *pressure_pa)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b090      	sub	sp, #64	@ 0x40
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
 8002648:	603b      	str	r3, [r7, #0]
    uint8_t res;
    uint8_t prev;
    uint8_t buf[3];
    
    if (handle == NULL)                                                                       /* check handle */
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d101      	bne.n	8002654 <bmp390_read_temperature_pressure+0x18>
    {
        return 2;                                                                             /* return error */
 8002650:	2302      	movs	r3, #2
 8002652:	e1fa      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
    }
    if (handle->inited != 1)                                                                  /* check handle initialization */
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 800265a:	2b01      	cmp	r3, #1
 800265c:	d001      	beq.n	8002662 <bmp390_read_temperature_pressure+0x26>
    {
        return 3;                                                                             /* return error */
 800265e:	2303      	movs	r3, #3
 8002660:	e1f3      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);       /* read config */
 8002662:	f107 0217 	add.w	r2, r7, #23
 8002666:	2301      	movs	r3, #1
 8002668:	2117      	movs	r1, #23
 800266a:	68f8      	ldr	r0, [r7, #12]
 800266c:	f7fe fd7a 	bl	8001164 <a_bmp390_iic_spi_read>
 8002670:	4603      	mov	r3, r0
 8002672:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (res != 0)                                                                             /* check result */
 8002676:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800267a:	2b00      	cmp	r3, #0
 800267c:	d006      	beq.n	800268c <bmp390_read_temperature_pressure+0x50>
    {
        handle->debug_print("bmp390: get fifo config 1 register failed.\n");                  /* get fifo config 1 register failed */
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002684:	48b1      	ldr	r0, [pc, #708]	@ (800294c <bmp390_read_temperature_pressure+0x310>)
 8002686:	4798      	blx	r3
       
        return 1;                                                                             /* return error */
 8002688:	2301      	movs	r3, #1
 800268a:	e1de      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
    }
    if ((prev & 0x01) != 0)                                                                   /* check fifo mode */
 800268c:	7dfb      	ldrb	r3, [r7, #23]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d006      	beq.n	80026a4 <bmp390_read_temperature_pressure+0x68>
    {
        handle->debug_print("bmp390: fifo mode can't use this function.\n");                  /* fifo mode can't use this function */
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800269c:	48ac      	ldr	r0, [pc, #688]	@ (8002950 <bmp390_read_temperature_pressure+0x314>)
 800269e:	4798      	blx	r3
       
        return 1;                                                                             /* return error */
 80026a0:	2301      	movs	r3, #1
 80026a2:	e1d2      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
    }
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);            /* read config */
 80026a4:	f107 0217 	add.w	r2, r7, #23
 80026a8:	2301      	movs	r3, #1
 80026aa:	211b      	movs	r1, #27
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f7fe fd59 	bl	8001164 <a_bmp390_iic_spi_read>
 80026b2:	4603      	mov	r3, r0
 80026b4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (res != 0)                                                                             /* check result */
 80026b8:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d006      	beq.n	80026ce <bmp390_read_temperature_pressure+0x92>
    {
        handle->debug_print("bmp390: get pwr ctrl register failed.\n");                       /* get pwr ctrl register failed */
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80026c6:	48a3      	ldr	r0, [pc, #652]	@ (8002954 <bmp390_read_temperature_pressure+0x318>)
 80026c8:	4798      	blx	r3
       
        return 1;                                                                             /* return error */
 80026ca:	2301      	movs	r3, #1
 80026cc:	e1bd      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
    }
    if (((prev >> 4) & 0x03) == 0x03)                                                         /* normal mode */
 80026ce:	7dfb      	ldrb	r3, [r7, #23]
 80026d0:	091b      	lsrs	r3, r3, #4
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	f003 0303 	and.w	r3, r3, #3
 80026d8:	2b03      	cmp	r3, #3
 80026da:	f040 80a0 	bne.w	800281e <bmp390_read_temperature_pressure+0x1e2>
    {
        res = a_bmp390_iic_spi_read(handle, BMP390_REG_STATUS, (uint8_t *)&prev, 1);          /* read config */
 80026de:	f107 0217 	add.w	r2, r7, #23
 80026e2:	2301      	movs	r3, #1
 80026e4:	2103      	movs	r1, #3
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f7fe fd3c 	bl	8001164 <a_bmp390_iic_spi_read>
 80026ec:	4603      	mov	r3, r0
 80026ee:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        if (res != 0)                                                                         /* check result */
 80026f2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d006      	beq.n	8002708 <bmp390_read_temperature_pressure+0xcc>
        {
            handle->debug_print("bmp390: get status register failed.\n");                     /* get status register failed */
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002700:	4895      	ldr	r0, [pc, #596]	@ (8002958 <bmp390_read_temperature_pressure+0x31c>)
 8002702:	4798      	blx	r3
           
            return 1;                                                                         /* return error */
 8002704:	2301      	movs	r3, #1
 8002706:	e1a0      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
        }
        if ((prev & (1 << 6)) != 0)                                                           /* data is ready */
 8002708:	7dfb      	ldrb	r3, [r7, #23]
 800270a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800270e:	2b00      	cmp	r3, #0
 8002710:	d03d      	beq.n	800278e <bmp390_read_temperature_pressure+0x152>
        {
            int64_t output;
            
            res = a_bmp390_iic_spi_read(handle, BMP390_REG_DATA_3, (uint8_t *)buf, 3);        /* read raw data */
 8002712:	f107 0214 	add.w	r2, r7, #20
 8002716:	2303      	movs	r3, #3
 8002718:	2107      	movs	r1, #7
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f7fe fd22 	bl	8001164 <a_bmp390_iic_spi_read>
 8002720:	4603      	mov	r3, r0
 8002722:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
            if (res != 0)                                                                     /* check result */
 8002726:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800272a:	2b00      	cmp	r3, #0
 800272c:	d006      	beq.n	800273c <bmp390_read_temperature_pressure+0x100>
            {
                handle->debug_print("bmp390: get data register failed.\n");                   /* get data register failed */
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002734:	4889      	ldr	r0, [pc, #548]	@ (800295c <bmp390_read_temperature_pressure+0x320>)
 8002736:	4798      	blx	r3
               
                return 1;                                                                     /* return error */
 8002738:	2301      	movs	r3, #1
 800273a:	e186      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
            }
            *temperature_raw = (uint32_t)buf[2] << 16 | (uint32_t)buf[1] << 8 | buf[0];       /* get data */
 800273c:	7dbb      	ldrb	r3, [r7, #22]
 800273e:	041a      	lsls	r2, r3, #16
 8002740:	7d7b      	ldrb	r3, [r7, #21]
 8002742:	021b      	lsls	r3, r3, #8
 8002744:	4313      	orrs	r3, r2
 8002746:	7d3a      	ldrb	r2, [r7, #20]
 8002748:	431a      	orrs	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	601a      	str	r2, [r3, #0]
            output = a_bmp390_compensate_temperature(handle, *temperature_raw);               /* compensate temperature */
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4619      	mov	r1, r3
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f7fe ff13 	bl	8001580 <a_bmp390_compensate_temperature>
 800275a:	e9c7 0108 	strd	r0, r1, [r7, #32]
            *temperature_c = (float)((double)output / 100.0);                                 /* get converted temperature */
 800275e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002762:	f7fd ff3b 	bl	80005dc <__aeabi_l2d>
 8002766:	f04f 0200 	mov.w	r2, #0
 800276a:	4b7d      	ldr	r3, [pc, #500]	@ (8002960 <bmp390_read_temperature_pressure+0x324>)
 800276c:	f7fe f88e 	bl	800088c <__aeabi_ddiv>
 8002770:	4602      	mov	r2, r0
 8002772:	460b      	mov	r3, r1
 8002774:	4610      	mov	r0, r2
 8002776:	4619      	mov	r1, r3
 8002778:	f7fe fa36 	bl	8000be8 <__aeabi_d2f>
 800277c:	4602      	mov	r2, r0
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	601a      	str	r2, [r3, #0]
        {
            handle->debug_print("bmp390: temperature data is not ready.\n");                  /* temperature data is not ready */
           
            return 1;                                                                         /* return error */
        }
        if ((prev & (1 << 5)) != 0)                                                           /* data is ready */
 8002782:	7dfb      	ldrb	r3, [r7, #23]
 8002784:	f003 0320 	and.w	r3, r3, #32
 8002788:	2b00      	cmp	r3, #0
 800278a:	d041      	beq.n	8002810 <bmp390_read_temperature_pressure+0x1d4>
 800278c:	e006      	b.n	800279c <bmp390_read_temperature_pressure+0x160>
            handle->debug_print("bmp390: temperature data is not ready.\n");                  /* temperature data is not ready */
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002794:	4873      	ldr	r0, [pc, #460]	@ (8002964 <bmp390_read_temperature_pressure+0x328>)
 8002796:	4798      	blx	r3
            return 1;                                                                         /* return error */
 8002798:	2301      	movs	r3, #1
 800279a:	e156      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
        {
            int64_t output;
            
            res = a_bmp390_iic_spi_read(handle, BMP390_REG_DATA_0, (uint8_t *)buf, 3);        /* read data */
 800279c:	f107 0214 	add.w	r2, r7, #20
 80027a0:	2303      	movs	r3, #3
 80027a2:	2104      	movs	r1, #4
 80027a4:	68f8      	ldr	r0, [r7, #12]
 80027a6:	f7fe fcdd 	bl	8001164 <a_bmp390_iic_spi_read>
 80027aa:	4603      	mov	r3, r0
 80027ac:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
            if (res != 0)                                                                     /* check result */
 80027b0:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d006      	beq.n	80027c6 <bmp390_read_temperature_pressure+0x18a>
            {
                handle->debug_print("bmp390: get data register failed.\n");                   /* get data register failed */
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80027be:	4867      	ldr	r0, [pc, #412]	@ (800295c <bmp390_read_temperature_pressure+0x320>)
 80027c0:	4798      	blx	r3
               
                return 1;                                                                     /* return error */
 80027c2:	2301      	movs	r3, #1
 80027c4:	e141      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
            }
            *pressure_raw = (uint32_t)buf[2] << 16 | (uint32_t)buf[1] << 8 | buf[0];          /* get data */
 80027c6:	7dbb      	ldrb	r3, [r7, #22]
 80027c8:	041a      	lsls	r2, r3, #16
 80027ca:	7d7b      	ldrb	r3, [r7, #21]
 80027cc:	021b      	lsls	r3, r3, #8
 80027ce:	4313      	orrs	r3, r2
 80027d0:	7d3a      	ldrb	r2, [r7, #20]
 80027d2:	431a      	orrs	r2, r3
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	601a      	str	r2, [r3, #0]
            output = a_bmp390_compensate_pressure(handle, *pressure_raw);                     /* compensate pressure */
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4619      	mov	r1, r3
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f7fe ffb6 	bl	8001750 <a_bmp390_compensate_pressure>
 80027e4:	e9c7 0106 	strd	r0, r1, [r7, #24]
            *pressure_pa = (float)((double)output / 100.0);                                   /* get converted pressure */
 80027e8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80027ec:	f7fd fef6 	bl	80005dc <__aeabi_l2d>
 80027f0:	f04f 0200 	mov.w	r2, #0
 80027f4:	4b5a      	ldr	r3, [pc, #360]	@ (8002960 <bmp390_read_temperature_pressure+0x324>)
 80027f6:	f7fe f849 	bl	800088c <__aeabi_ddiv>
 80027fa:	4602      	mov	r2, r0
 80027fc:	460b      	mov	r3, r1
 80027fe:	4610      	mov	r0, r2
 8002800:	4619      	mov	r1, r3
 8002802:	f7fe f9f1 	bl	8000be8 <__aeabi_d2f>
 8002806:	4602      	mov	r2, r0
 8002808:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800280a:	601a      	str	r2, [r3, #0]
            
            return 0;                                                                         /* success return 0 */
 800280c:	2300      	movs	r3, #0
 800280e:	e11c      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
        }
        else
        {
            handle->debug_print("bmp390: pressure data is not ready.\n");                     /* pressure data is not ready */
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002816:	4854      	ldr	r0, [pc, #336]	@ (8002968 <bmp390_read_temperature_pressure+0x32c>)
 8002818:	4798      	blx	r3
           
            return 1;                                                                         /* return error */
 800281a:	2301      	movs	r3, #1
 800281c:	e115      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
        }
    }
    else if (((prev >> 4) & 0x03) == 0x00)                                                    /* force mode */
 800281e:	7dfb      	ldrb	r3, [r7, #23]
 8002820:	091b      	lsrs	r3, r3, #4
 8002822:	b2db      	uxtb	r3, r3
 8002824:	f003 0303 	and.w	r3, r3, #3
 8002828:	2b00      	cmp	r3, #0
 800282a:	f040 8108 	bne.w	8002a3e <bmp390_read_temperature_pressure+0x402>
    {
        uint16_t cnt = 5000;
 800282e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002832:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        
        res = a_bmp390_iic_spi_read(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);        /* read config */
 8002834:	f107 0217 	add.w	r2, r7, #23
 8002838:	2301      	movs	r3, #1
 800283a:	211b      	movs	r1, #27
 800283c:	68f8      	ldr	r0, [r7, #12]
 800283e:	f7fe fc91 	bl	8001164 <a_bmp390_iic_spi_read>
 8002842:	4603      	mov	r3, r0
 8002844:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        if (res != 0)                                                                         /* check result */
 8002848:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800284c:	2b00      	cmp	r3, #0
 800284e:	d006      	beq.n	800285e <bmp390_read_temperature_pressure+0x222>
        {
            handle->debug_print("bmp390: get pwr ctrl register failed.\n");                   /* get pwr ctrl register failed */
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002856:	483f      	ldr	r0, [pc, #252]	@ (8002954 <bmp390_read_temperature_pressure+0x318>)
 8002858:	4798      	blx	r3
           
            return 1;                                                                         /* return error */
 800285a:	2301      	movs	r3, #1
 800285c:	e0f5      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
        }
        prev &= ~(0x03 << 4);                                                                 /* clear 4-5 bits */
 800285e:	7dfb      	ldrb	r3, [r7, #23]
 8002860:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002864:	b2db      	uxtb	r3, r3
 8002866:	75fb      	strb	r3, [r7, #23]
        prev |= 0x01 << 4;                                                                    /* set bit 4 */
 8002868:	7dfb      	ldrb	r3, [r7, #23]
 800286a:	f043 0310 	orr.w	r3, r3, #16
 800286e:	b2db      	uxtb	r3, r3
 8002870:	75fb      	strb	r3, [r7, #23]
        res = a_bmp390_iic_spi_write(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8002872:	f107 0217 	add.w	r2, r7, #23
 8002876:	2301      	movs	r3, #1
 8002878:	211b      	movs	r1, #27
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f7fe fcbd 	bl	80011fa <a_bmp390_iic_spi_write>
 8002880:	4603      	mov	r3, r0
 8002882:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        if (res != 0)                                                                         /* check result */
 8002886:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800288a:	2b00      	cmp	r3, #0
 800288c:	d006      	beq.n	800289c <bmp390_read_temperature_pressure+0x260>
        {
            handle->debug_print("bmp390: set pwr ctrl register failed.\n");                   /* set pwr ctrl register failed */
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002894:	4835      	ldr	r0, [pc, #212]	@ (800296c <bmp390_read_temperature_pressure+0x330>)
 8002896:	4798      	blx	r3
           
            return 1;                                                                         /* return error */
 8002898:	2301      	movs	r3, #1
 800289a:	e0d6      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
        }
        
        while (1)                                                                             /* loop */
        {
            res = a_bmp390_iic_spi_read(handle, BMP390_REG_STATUS, (uint8_t *)&prev, 1);      /* read config */
 800289c:	f107 0217 	add.w	r2, r7, #23
 80028a0:	2301      	movs	r3, #1
 80028a2:	2103      	movs	r1, #3
 80028a4:	68f8      	ldr	r0, [r7, #12]
 80028a6:	f7fe fc5d 	bl	8001164 <a_bmp390_iic_spi_read>
 80028aa:	4603      	mov	r3, r0
 80028ac:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
            if (res != 0)                                                                     /* check result */
 80028b0:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d006      	beq.n	80028c6 <bmp390_read_temperature_pressure+0x28a>
            {
                handle->debug_print("bmp390: get status register failed.\n");                 /* get status register failed */
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80028be:	4826      	ldr	r0, [pc, #152]	@ (8002958 <bmp390_read_temperature_pressure+0x31c>)
 80028c0:	4798      	blx	r3
               
                return 1;                                                                     /* return error */
 80028c2:	2301      	movs	r3, #1
 80028c4:	e0c1      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
            }
            if ((prev & (1 << 6)) != 0)                                                       /* data is ready */
 80028c6:	7dfb      	ldrb	r3, [r7, #23]
 80028c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d04f      	beq.n	8002970 <bmp390_read_temperature_pressure+0x334>
            {
                int64_t output;
                
                res = a_bmp390_iic_spi_read(handle, BMP390_REG_DATA_3, (uint8_t *)buf, 3);    /* read raw data */
 80028d0:	f107 0214 	add.w	r2, r7, #20
 80028d4:	2303      	movs	r3, #3
 80028d6:	2107      	movs	r1, #7
 80028d8:	68f8      	ldr	r0, [r7, #12]
 80028da:	f7fe fc43 	bl	8001164 <a_bmp390_iic_spi_read>
 80028de:	4603      	mov	r3, r0
 80028e0:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
                if (res != 0)                                                                 /* check result */
 80028e4:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d006      	beq.n	80028fa <bmp390_read_temperature_pressure+0x2be>
                {
                    handle->debug_print("bmp390: get data register failed.\n");               /* get data register failed */
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80028f2:	481a      	ldr	r0, [pc, #104]	@ (800295c <bmp390_read_temperature_pressure+0x320>)
 80028f4:	4798      	blx	r3
                   
                    return 1;                                                                 /* return error */
 80028f6:	2301      	movs	r3, #1
 80028f8:	e0a7      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
                }
                *temperature_raw = (uint32_t)buf[2] << 16 | (uint32_t)buf[1] << 8 | buf[0];   /* get data */
 80028fa:	7dbb      	ldrb	r3, [r7, #22]
 80028fc:	041a      	lsls	r2, r3, #16
 80028fe:	7d7b      	ldrb	r3, [r7, #21]
 8002900:	021b      	lsls	r3, r3, #8
 8002902:	4313      	orrs	r3, r2
 8002904:	7d3a      	ldrb	r2, [r7, #20]
 8002906:	431a      	orrs	r2, r3
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	601a      	str	r2, [r3, #0]
                output = a_bmp390_compensate_temperature(handle, *temperature_raw);           /* compensate temperature */
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4619      	mov	r1, r3
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	f7fe fe34 	bl	8001580 <a_bmp390_compensate_temperature>
 8002918:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
                *temperature_c = (float)((double)output / 100.0);                             /* get converted temperature */
 800291c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002920:	f7fd fe5c 	bl	80005dc <__aeabi_l2d>
 8002924:	f04f 0200 	mov.w	r2, #0
 8002928:	4b0d      	ldr	r3, [pc, #52]	@ (8002960 <bmp390_read_temperature_pressure+0x324>)
 800292a:	f7fd ffaf 	bl	800088c <__aeabi_ddiv>
 800292e:	4602      	mov	r2, r0
 8002930:	460b      	mov	r3, r1
 8002932:	4610      	mov	r0, r2
 8002934:	4619      	mov	r1, r3
 8002936:	f7fe f957 	bl	8000be8 <__aeabi_d2f>
 800293a:	4602      	mov	r2, r0
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	601a      	str	r2, [r3, #0]
                
                break;                                                                        /* break */
 8002940:	bf00      	nop
                handle->debug_print("bmp390: temperature data is not ready.\n");              /* temperature data is not ready */
               
                return 1;                                                                     /* return error */
            }
        }
        cnt = 5000;                                                                           /* set cnt */
 8002942:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002946:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8002948:	e026      	b.n	8002998 <bmp390_read_temperature_pressure+0x35c>
 800294a:	bf00      	nop
 800294c:	0800c79c 	.word	0x0800c79c
 8002950:	0800cc90 	.word	0x0800cc90
 8002954:	0800c90c 	.word	0x0800c90c
 8002958:	0800c640 	.word	0x0800c640
 800295c:	0800ccbc 	.word	0x0800ccbc
 8002960:	40590000 	.word	0x40590000
 8002964:	0800cce0 	.word	0x0800cce0
 8002968:	0800cd24 	.word	0x0800cd24
 800296c:	0800c934 	.word	0x0800c934
                if (cnt != 0)                                                                 /* check cnt */
 8002970:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002972:	2b00      	cmp	r3, #0
 8002974:	d008      	beq.n	8002988 <bmp390_read_temperature_pressure+0x34c>
                    cnt--;                                                                    /* cnt-- */
 8002976:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002978:	3b01      	subs	r3, #1
 800297a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                    handle->delay_ms(1);                                                      /* delay 1 ms */
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8002982:	2001      	movs	r0, #1
 8002984:	4798      	blx	r3
                    continue;                                                                 /* continue */
 8002986:	e006      	b.n	8002996 <bmp390_read_temperature_pressure+0x35a>
                handle->debug_print("bmp390: temperature data is not ready.\n");              /* temperature data is not ready */
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800298e:	4831      	ldr	r0, [pc, #196]	@ (8002a54 <bmp390_read_temperature_pressure+0x418>)
 8002990:	4798      	blx	r3
                return 1;                                                                     /* return error */
 8002992:	2301      	movs	r3, #1
 8002994:	e059      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
            res = a_bmp390_iic_spi_read(handle, BMP390_REG_STATUS, (uint8_t *)&prev, 1);      /* read config */
 8002996:	e781      	b.n	800289c <bmp390_read_temperature_pressure+0x260>
        
        while (1)                                                                             /* loop */
        {
            if ((prev & (1 << 5)) != 0)                                                       /* data is ready */
 8002998:	7dfb      	ldrb	r3, [r7, #23]
 800299a:	f003 0320 	and.w	r3, r3, #32
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d039      	beq.n	8002a16 <bmp390_read_temperature_pressure+0x3da>
            {
                int64_t output;
                
                res = a_bmp390_iic_spi_read(handle, BMP390_REG_DATA_0, (uint8_t *)buf, 3);    /* read raw data */
 80029a2:	f107 0214 	add.w	r2, r7, #20
 80029a6:	2303      	movs	r3, #3
 80029a8:	2104      	movs	r1, #4
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	f7fe fbda 	bl	8001164 <a_bmp390_iic_spi_read>
 80029b0:	4603      	mov	r3, r0
 80029b2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
                if (res != 0)                                                                 /* check result */
 80029b6:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d006      	beq.n	80029cc <bmp390_read_temperature_pressure+0x390>
                {
                    handle->debug_print("bmp390: get data register failed.\n");               /* get data register failed */
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80029c4:	4824      	ldr	r0, [pc, #144]	@ (8002a58 <bmp390_read_temperature_pressure+0x41c>)
 80029c6:	4798      	blx	r3
                   
                    return 1;                                                                 /* return error */
 80029c8:	2301      	movs	r3, #1
 80029ca:	e03e      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
                }
                *pressure_raw = (uint32_t)buf[2] << 16 | (uint32_t)buf[1] << 8 | buf[0];      /* get data */
 80029cc:	7dbb      	ldrb	r3, [r7, #22]
 80029ce:	041a      	lsls	r2, r3, #16
 80029d0:	7d7b      	ldrb	r3, [r7, #21]
 80029d2:	021b      	lsls	r3, r3, #8
 80029d4:	4313      	orrs	r3, r2
 80029d6:	7d3a      	ldrb	r2, [r7, #20]
 80029d8:	431a      	orrs	r2, r3
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	601a      	str	r2, [r3, #0]
                output = a_bmp390_compensate_pressure(handle, *pressure_raw);                 /* compensate pressure */
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4619      	mov	r1, r3
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	f7fe feb3 	bl	8001750 <a_bmp390_compensate_pressure>
 80029ea:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
                *pressure_pa = (float)((double)output / 100.0);                               /* get converted pressure */
 80029ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80029f2:	f7fd fdf3 	bl	80005dc <__aeabi_l2d>
 80029f6:	f04f 0200 	mov.w	r2, #0
 80029fa:	4b18      	ldr	r3, [pc, #96]	@ (8002a5c <bmp390_read_temperature_pressure+0x420>)
 80029fc:	f7fd ff46 	bl	800088c <__aeabi_ddiv>
 8002a00:	4602      	mov	r2, r0
 8002a02:	460b      	mov	r3, r1
 8002a04:	4610      	mov	r0, r2
 8002a06:	4619      	mov	r1, r3
 8002a08:	f7fe f8ee 	bl	8000be8 <__aeabi_d2f>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a10:	601a      	str	r2, [r3, #0]
                
                return 0;                                                                     /* success return 0 */
 8002a12:	2300      	movs	r3, #0
 8002a14:	e019      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
            }
            else
            {
                if (cnt != 0)                                                                 /* check cnt */
 8002a16:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d008      	beq.n	8002a2e <bmp390_read_temperature_pressure+0x3f2>
                {
                    cnt--;                                                                    /* cnt-- */
 8002a1c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                    handle->delay_ms(1);                                                      /* delay 1 ms */
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8002a28:	2001      	movs	r0, #1
 8002a2a:	4798      	blx	r3
                    
                    continue;                                                                 /* continue */
 8002a2c:	e006      	b.n	8002a3c <bmp390_read_temperature_pressure+0x400>
                }
                handle->debug_print("bmp390: temperature data is not ready.\n");              /* temperature data is not ready */
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002a34:	4807      	ldr	r0, [pc, #28]	@ (8002a54 <bmp390_read_temperature_pressure+0x418>)
 8002a36:	4798      	blx	r3
               
                return 1;                                                                     /* return error */
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e006      	b.n	8002a4a <bmp390_read_temperature_pressure+0x40e>
            if ((prev & (1 << 5)) != 0)                                                       /* data is ready */
 8002a3c:	e7ac      	b.n	8002998 <bmp390_read_temperature_pressure+0x35c>
            }
        }
    }
    else
    {
        handle->debug_print("bmp390: mode is invalid.\n");                                    /* mode is invalid */
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002a44:	4806      	ldr	r0, [pc, #24]	@ (8002a60 <bmp390_read_temperature_pressure+0x424>)
 8002a46:	4798      	blx	r3
           
        return 1;                                                                             /* return error */
 8002a48:	2301      	movs	r3, #1
    }
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3740      	adds	r7, #64	@ 0x40
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	0800cce0 	.word	0x0800cce0
 8002a58:	0800ccbc 	.word	0x0800ccbc
 8002a5c:	40590000 	.word	0x40590000
 8002a60:	0800cd08 	.word	0x0800cd08

08002a64 <bmp390_set_addr_pin>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t bmp390_set_addr_pin(bmp390_handle_t *handle, bmp390_address_t addr_pin)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <bmp390_set_addr_pin+0x16>
    {
        return 2;                                /* return error */
 8002a76:	2302      	movs	r3, #2
 8002a78:	e003      	b.n	8002a82 <bmp390_set_addr_pin+0x1e>
    }
    
    handle->iic_addr = (uint8_t)addr_pin;        /* set iic address */
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	78fa      	ldrb	r2, [r7, #3]
 8002a7e:	701a      	strb	r2, [r3, #0]
    
    return 0;                                    /* success return 0 */
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr

08002a8e <bmp390_set_interface>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t bmp390_set_interface(bmp390_handle_t *handle, bmp390_interface_t interface) 
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b083      	sub	sp, #12
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
 8002a96:	460b      	mov	r3, r1
 8002a98:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                        /* check handle */
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <bmp390_set_interface+0x16>
    {
        return 2;                              /* return error */
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	e004      	b.n	8002aae <bmp390_set_interface+0x20>
    }
    
    handle->iic_spi = (uint8_t)interface;      /* set interface */
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	78fa      	ldrb	r2, [r7, #3]
 8002aa8:	f883 2231 	strb.w	r2, [r3, #561]	@ 0x231
    
    return 0;                                  /* success return 0 */
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <lsm6dso_read_reg>:
  *
  */
int32_t __weak lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8002aba:	b590      	push	{r4, r7, lr}
 8002abc:	b087      	sub	sp, #28
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	60f8      	str	r0, [r7, #12]
 8002ac2:	607a      	str	r2, [r7, #4]
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	72fb      	strb	r3, [r7, #11]
 8002aca:	4613      	mov	r3, r2
 8002acc:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	685c      	ldr	r4, [r3, #4]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	68d8      	ldr	r0, [r3, #12]
 8002ad6:	893b      	ldrh	r3, [r7, #8]
 8002ad8:	7af9      	ldrb	r1, [r7, #11]
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	47a0      	blx	r4
 8002ade:	6178      	str	r0, [r7, #20]

  return ret;
 8002ae0:	697b      	ldr	r3, [r7, #20]
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	371c      	adds	r7, #28
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd90      	pop	{r4, r7, pc}

08002aea <lsm6dso_write_reg>:
  *
  */
int32_t __weak lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8002aea:	b590      	push	{r4, r7, lr}
 8002aec:	b087      	sub	sp, #28
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	60f8      	str	r0, [r7, #12]
 8002af2:	607a      	str	r2, [r7, #4]
 8002af4:	461a      	mov	r2, r3
 8002af6:	460b      	mov	r3, r1
 8002af8:	72fb      	strb	r3, [r7, #11]
 8002afa:	4613      	mov	r3, r2
 8002afc:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681c      	ldr	r4, [r3, #0]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	68d8      	ldr	r0, [r3, #12]
 8002b06:	893b      	ldrh	r3, [r7, #8]
 8002b08:	7af9      	ldrb	r1, [r7, #11]
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	47a0      	blx	r4
 8002b0e:	6178      	str	r0, [r7, #20]

  return ret;
 8002b10:	697b      	ldr	r3, [r7, #20]
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	371c      	adds	r7, #28
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd90      	pop	{r4, r7, pc}

08002b1a <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b084      	sub	sp, #16
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
 8002b22:	460b      	mov	r3, r1
 8002b24:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8002b26:	f107 0208 	add.w	r2, r7, #8
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	2110      	movs	r1, #16
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f7ff ffc3 	bl	8002aba <lsm6dso_read_reg>
 8002b34:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d10f      	bne.n	8002b5c <lsm6dso_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 8002b3c:	78fb      	ldrb	r3, [r7, #3]
 8002b3e:	f003 0303 	and.w	r3, r3, #3
 8002b42:	b2da      	uxtb	r2, r3
 8002b44:	7a3b      	ldrb	r3, [r7, #8]
 8002b46:	f362 0383 	bfi	r3, r2, #2, #2
 8002b4a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8002b4c:	f107 0208 	add.w	r2, r7, #8
 8002b50:	2301      	movs	r3, #1
 8002b52:	2110      	movs	r1, #16
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f7ff ffc8 	bl	8002aea <lsm6dso_write_reg>
 8002b5a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
	...

08002b68 <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	460b      	mov	r3, r1
 8002b72:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_xl_t odr_xl =  val;
 8002b74:	78fb      	ldrb	r3, [r7, #3]
 8002b76:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8002b78:	f107 030c 	add.w	r3, r7, #12
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 fb49 	bl	8003216 <lsm6dso_fsm_enable_get>
 8002b84:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	f040 80c4 	bne.w	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002b8e:	7b3b      	ldrb	r3, [r7, #12]
 8002b90:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002b94:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8002b96:	7b3b      	ldrb	r3, [r7, #12]
 8002b98:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002b9c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8002ba2:	7b3b      	ldrb	r3, [r7, #12]
 8002ba4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002ba8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8002baa:	4313      	orrs	r3, r2
 8002bac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8002bae:	7b3b      	ldrb	r3, [r7, #12]
 8002bb0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002bb4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8002bba:	7b3b      	ldrb	r3, [r7, #12]
 8002bbc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002bc0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8002bc6:	7b3b      	ldrb	r3, [r7, #12]
 8002bc8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002bcc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8002bd2:	7b3b      	ldrb	r3, [r7, #12]
 8002bd4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002bd8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8002bde:	7b3b      	ldrb	r3, [r7, #12]
 8002be0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002be4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8002be6:	4313      	orrs	r3, r2
 8002be8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8002bea:	7b7b      	ldrb	r3, [r7, #13]
 8002bec:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002bf0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8002bf6:	7b7b      	ldrb	r3, [r7, #13]
 8002bf8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002bfc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8002c02:	7b7b      	ldrb	r3, [r7, #13]
 8002c04:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002c08:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8002c0e:	7b7b      	ldrb	r3, [r7, #13]
 8002c10:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002c14:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8002c16:	4313      	orrs	r3, r2
 8002c18:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8002c1a:	7b7b      	ldrb	r3, [r7, #13]
 8002c1c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002c20:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8002c22:	4313      	orrs	r3, r2
 8002c24:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8002c26:	7b7b      	ldrb	r3, [r7, #13]
 8002c28:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002c2c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8002c32:	7b7b      	ldrb	r3, [r7, #13]
 8002c34:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002c38:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8002c3e:	7b7b      	ldrb	r3, [r7, #13]
 8002c40:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002c44:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8002c46:	4313      	orrs	r3, r2
 8002c48:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d163      	bne.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8002c4e:	f107 030b 	add.w	r3, r7, #11
 8002c52:	4619      	mov	r1, r3
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f000 faff 	bl	8003258 <lsm6dso_fsm_data_rate_get>
 8002c5a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d159      	bne.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8002c62:	7afb      	ldrb	r3, [r7, #11]
 8002c64:	2b03      	cmp	r3, #3
 8002c66:	d853      	bhi.n	8002d10 <lsm6dso_xl_data_rate_set+0x1a8>
 8002c68:	a201      	add	r2, pc, #4	@ (adr r2, 8002c70 <lsm6dso_xl_data_rate_set+0x108>)
 8002c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c6e:	bf00      	nop
 8002c70:	08002c81 	.word	0x08002c81
 8002c74:	08002c93 	.word	0x08002c93
 8002c78:	08002cb1 	.word	0x08002cb1
 8002c7c:	08002cdb 	.word	0x08002cdb
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_XL_ODR_OFF)
 8002c80:	78fb      	ldrb	r3, [r7, #3]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d102      	bne.n	8002c8c <lsm6dso_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSO_XL_ODR_12Hz5;
 8002c86:	2301      	movs	r3, #1
 8002c88:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8002c8a:	e044      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8002c8c:	78fb      	ldrb	r3, [r7, #3]
 8002c8e:	75fb      	strb	r3, [r7, #23]
            break;
 8002c90:	e041      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8002c92:	78fb      	ldrb	r3, [r7, #3]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d102      	bne.n	8002c9e <lsm6dso_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8002c98:	2302      	movs	r3, #2
 8002c9a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8002c9c:	e03b      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8002c9e:	78fb      	ldrb	r3, [r7, #3]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d102      	bne.n	8002caa <lsm6dso_xl_data_rate_set+0x142>
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	75fb      	strb	r3, [r7, #23]
            break;
 8002ca8:	e035      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8002caa:	78fb      	ldrb	r3, [r7, #3]
 8002cac:	75fb      	strb	r3, [r7, #23]
            break;
 8002cae:	e032      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8002cb0:	78fb      	ldrb	r3, [r7, #3]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d102      	bne.n	8002cbc <lsm6dso_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8002cba:	e02c      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8002cbc:	78fb      	ldrb	r3, [r7, #3]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d102      	bne.n	8002cc8 <lsm6dso_xl_data_rate_set+0x160>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	75fb      	strb	r3, [r7, #23]
            break;
 8002cc6:	e026      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 8002cc8:	78fb      	ldrb	r3, [r7, #3]
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d102      	bne.n	8002cd4 <lsm6dso_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	75fb      	strb	r3, [r7, #23]
            break;
 8002cd2:	e020      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8002cd4:	78fb      	ldrb	r3, [r7, #3]
 8002cd6:	75fb      	strb	r3, [r7, #23]
            break;
 8002cd8:	e01d      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8002cda:	78fb      	ldrb	r3, [r7, #3]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d102      	bne.n	8002ce6 <lsm6dso_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8002ce0:	2304      	movs	r3, #4
 8002ce2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8002ce4:	e017      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8002ce6:	78fb      	ldrb	r3, [r7, #3]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d102      	bne.n	8002cf2 <lsm6dso_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8002cec:	2304      	movs	r3, #4
 8002cee:	75fb      	strb	r3, [r7, #23]
            break;
 8002cf0:	e011      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 8002cf2:	78fb      	ldrb	r3, [r7, #3]
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d102      	bne.n	8002cfe <lsm6dso_xl_data_rate_set+0x196>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8002cf8:	2304      	movs	r3, #4
 8002cfa:	75fb      	strb	r3, [r7, #23]
            break;
 8002cfc:	e00b      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSO_XL_ODR_52Hz)
 8002cfe:	78fb      	ldrb	r3, [r7, #3]
 8002d00:	2b03      	cmp	r3, #3
 8002d02:	d102      	bne.n	8002d0a <lsm6dso_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8002d04:	2304      	movs	r3, #4
 8002d06:	75fb      	strb	r3, [r7, #23]
            break;
 8002d08:	e005      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8002d0a:	78fb      	ldrb	r3, [r7, #3]
 8002d0c:	75fb      	strb	r3, [r7, #23]
            break;
 8002d0e:	e002      	b.n	8002d16 <lsm6dso_xl_data_rate_set+0x1ae>

          default:
            odr_xl = val;
 8002d10:	78fb      	ldrb	r3, [r7, #3]
 8002d12:	75fb      	strb	r3, [r7, #23]
            break;
 8002d14:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d107      	bne.n	8002d2c <lsm6dso_xl_data_rate_set+0x1c4>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8002d1c:	f107 0208 	add.w	r2, r7, #8
 8002d20:	2301      	movs	r3, #1
 8002d22:	2110      	movs	r1, #16
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff fec8 	bl	8002aba <lsm6dso_read_reg>
 8002d2a:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10f      	bne.n	8002d52 <lsm6dso_xl_data_rate_set+0x1ea>
  {
    reg.odr_xl = (uint8_t) odr_xl;
 8002d32:	7dfb      	ldrb	r3, [r7, #23]
 8002d34:	f003 030f 	and.w	r3, r3, #15
 8002d38:	b2da      	uxtb	r2, r3
 8002d3a:	7a3b      	ldrb	r3, [r7, #8]
 8002d3c:	f362 1307 	bfi	r3, r2, #4, #4
 8002d40:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8002d42:	f107 0208 	add.w	r2, r7, #8
 8002d46:	2301      	movs	r3, #1
 8002d48:	2110      	movs	r1, #16
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f7ff fecd 	bl	8002aea <lsm6dso_write_reg>
 8002d50:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8002d52:	693b      	ldr	r3, [r7, #16]
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3718      	adds	r7, #24
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	460b      	mov	r3, r1
 8002d66:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8002d68:	f107 0208 	add.w	r2, r7, #8
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	2111      	movs	r1, #17
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f7ff fea2 	bl	8002aba <lsm6dso_read_reg>
 8002d76:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10f      	bne.n	8002d9e <lsm6dso_gy_full_scale_set+0x42>
  {
    reg.fs_g = (uint8_t) val;
 8002d7e:	78fb      	ldrb	r3, [r7, #3]
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	7a3b      	ldrb	r3, [r7, #8]
 8002d88:	f362 0343 	bfi	r3, r2, #1, #3
 8002d8c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8002d8e:	f107 0208 	add.w	r2, r7, #8
 8002d92:	2301      	movs	r3, #1
 8002d94:	2111      	movs	r1, #17
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7ff fea7 	bl	8002aea <lsm6dso_write_reg>
 8002d9c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <lsm6dso_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t val)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	460b      	mov	r3, r1
 8002db2:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_g_t odr_gy =  val;
 8002db4:	78fb      	ldrb	r3, [r7, #3]
 8002db6:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8002db8:	f107 030c 	add.w	r3, r7, #12
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f000 fa29 	bl	8003216 <lsm6dso_fsm_enable_get>
 8002dc4:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f040 80c4 	bne.w	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002dce:	7b3b      	ldrb	r3, [r7, #12]
 8002dd0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002dd4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8002dd6:	7b3b      	ldrb	r3, [r7, #12]
 8002dd8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002ddc:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002dde:	4313      	orrs	r3, r2
 8002de0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8002de2:	7b3b      	ldrb	r3, [r7, #12]
 8002de4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002de8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8002dea:	4313      	orrs	r3, r2
 8002dec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8002dee:	7b3b      	ldrb	r3, [r7, #12]
 8002df0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002df4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8002df6:	4313      	orrs	r3, r2
 8002df8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8002dfa:	7b3b      	ldrb	r3, [r7, #12]
 8002dfc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002e00:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8002e02:	4313      	orrs	r3, r2
 8002e04:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8002e06:	7b3b      	ldrb	r3, [r7, #12]
 8002e08:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002e0c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8002e12:	7b3b      	ldrb	r3, [r7, #12]
 8002e14:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002e18:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8002e1e:	7b3b      	ldrb	r3, [r7, #12]
 8002e20:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002e24:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8002e26:	4313      	orrs	r3, r2
 8002e28:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8002e2a:	7b7b      	ldrb	r3, [r7, #13]
 8002e2c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002e30:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8002e32:	4313      	orrs	r3, r2
 8002e34:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8002e36:	7b7b      	ldrb	r3, [r7, #13]
 8002e38:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002e3c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8002e42:	7b7b      	ldrb	r3, [r7, #13]
 8002e44:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002e48:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8002e4e:	7b7b      	ldrb	r3, [r7, #13]
 8002e50:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002e54:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8002e56:	4313      	orrs	r3, r2
 8002e58:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8002e5a:	7b7b      	ldrb	r3, [r7, #13]
 8002e5c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002e60:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8002e62:	4313      	orrs	r3, r2
 8002e64:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8002e66:	7b7b      	ldrb	r3, [r7, #13]
 8002e68:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002e6c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8002e72:	7b7b      	ldrb	r3, [r7, #13]
 8002e74:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002e78:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8002e7e:	7b7b      	ldrb	r3, [r7, #13]
 8002e80:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002e84:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8002e86:	4313      	orrs	r3, r2
 8002e88:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d163      	bne.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8002e8e:	f107 030b 	add.w	r3, r7, #11
 8002e92:	4619      	mov	r1, r3
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f000 f9df 	bl	8003258 <lsm6dso_fsm_data_rate_get>
 8002e9a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d159      	bne.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8002ea2:	7afb      	ldrb	r3, [r7, #11]
 8002ea4:	2b03      	cmp	r3, #3
 8002ea6:	d853      	bhi.n	8002f50 <lsm6dso_gy_data_rate_set+0x1a8>
 8002ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8002eb0 <lsm6dso_gy_data_rate_set+0x108>)
 8002eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eae:	bf00      	nop
 8002eb0:	08002ec1 	.word	0x08002ec1
 8002eb4:	08002ed3 	.word	0x08002ed3
 8002eb8:	08002ef1 	.word	0x08002ef1
 8002ebc:	08002f1b 	.word	0x08002f1b
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_GY_ODR_OFF)
 8002ec0:	78fb      	ldrb	r3, [r7, #3]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d102      	bne.n	8002ecc <lsm6dso_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSO_GY_ODR_12Hz5;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8002eca:	e044      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8002ecc:	78fb      	ldrb	r3, [r7, #3]
 8002ece:	75fb      	strb	r3, [r7, #23]
            break;
 8002ed0:	e041      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8002ed2:	78fb      	ldrb	r3, [r7, #3]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d102      	bne.n	8002ede <lsm6dso_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8002ed8:	2302      	movs	r3, #2
 8002eda:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8002edc:	e03b      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8002ede:	78fb      	ldrb	r3, [r7, #3]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d102      	bne.n	8002eea <lsm6dso_gy_data_rate_set+0x142>
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	75fb      	strb	r3, [r7, #23]
            break;
 8002ee8:	e035      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8002eea:	78fb      	ldrb	r3, [r7, #3]
 8002eec:	75fb      	strb	r3, [r7, #23]
            break;
 8002eee:	e032      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8002ef0:	78fb      	ldrb	r3, [r7, #3]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d102      	bne.n	8002efc <lsm6dso_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8002efa:	e02c      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8002efc:	78fb      	ldrb	r3, [r7, #3]
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d102      	bne.n	8002f08 <lsm6dso_gy_data_rate_set+0x160>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8002f02:	2303      	movs	r3, #3
 8002f04:	75fb      	strb	r3, [r7, #23]
            break;
 8002f06:	e026      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8002f08:	78fb      	ldrb	r3, [r7, #3]
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d102      	bne.n	8002f14 <lsm6dso_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	75fb      	strb	r3, [r7, #23]
            break;
 8002f12:	e020      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8002f14:	78fb      	ldrb	r3, [r7, #3]
 8002f16:	75fb      	strb	r3, [r7, #23]
            break;
 8002f18:	e01d      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8002f1a:	78fb      	ldrb	r3, [r7, #3]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d102      	bne.n	8002f26 <lsm6dso_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8002f20:	2304      	movs	r3, #4
 8002f22:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8002f24:	e017      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8002f26:	78fb      	ldrb	r3, [r7, #3]
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d102      	bne.n	8002f32 <lsm6dso_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8002f2c:	2304      	movs	r3, #4
 8002f2e:	75fb      	strb	r3, [r7, #23]
            break;
 8002f30:	e011      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8002f32:	78fb      	ldrb	r3, [r7, #3]
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d102      	bne.n	8002f3e <lsm6dso_gy_data_rate_set+0x196>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8002f38:	2304      	movs	r3, #4
 8002f3a:	75fb      	strb	r3, [r7, #23]
            break;
 8002f3c:	e00b      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSO_GY_ODR_52Hz)
 8002f3e:	78fb      	ldrb	r3, [r7, #3]
 8002f40:	2b03      	cmp	r3, #3
 8002f42:	d102      	bne.n	8002f4a <lsm6dso_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8002f44:	2304      	movs	r3, #4
 8002f46:	75fb      	strb	r3, [r7, #23]
            break;
 8002f48:	e005      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8002f4a:	78fb      	ldrb	r3, [r7, #3]
 8002f4c:	75fb      	strb	r3, [r7, #23]
            break;
 8002f4e:	e002      	b.n	8002f56 <lsm6dso_gy_data_rate_set+0x1ae>

          default:
            odr_gy = val;
 8002f50:	78fb      	ldrb	r3, [r7, #3]
 8002f52:	75fb      	strb	r3, [r7, #23]
            break;
 8002f54:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d107      	bne.n	8002f6c <lsm6dso_gy_data_rate_set+0x1c4>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8002f5c:	f107 0208 	add.w	r2, r7, #8
 8002f60:	2301      	movs	r3, #1
 8002f62:	2111      	movs	r1, #17
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f7ff fda8 	bl	8002aba <lsm6dso_read_reg>
 8002f6a:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d10f      	bne.n	8002f92 <lsm6dso_gy_data_rate_set+0x1ea>
  {
    reg.odr_g = (uint8_t) odr_gy;
 8002f72:	7dfb      	ldrb	r3, [r7, #23]
 8002f74:	f003 030f 	and.w	r3, r3, #15
 8002f78:	b2da      	uxtb	r2, r3
 8002f7a:	7a3b      	ldrb	r3, [r7, #8]
 8002f7c:	f362 1307 	bfi	r3, r2, #4, #4
 8002f80:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8002f82:	f107 0208 	add.w	r2, r7, #8
 8002f86:	2301      	movs	r3, #1
 8002f88:	2111      	movs	r1, #17
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7ff fdad 	bl	8002aea <lsm6dso_write_reg>
 8002f90:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8002f92:	693b      	ldr	r3, [r7, #16]
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3718      	adds	r7, #24
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8002fa8:	f107 0208 	add.w	r2, r7, #8
 8002fac:	2301      	movs	r3, #1
 8002fae:	2112      	movs	r1, #18
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7ff fd82 	bl	8002aba <lsm6dso_read_reg>
 8002fb6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d10f      	bne.n	8002fde <lsm6dso_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8002fbe:	78fb      	ldrb	r3, [r7, #3]
 8002fc0:	f003 0301 	and.w	r3, r3, #1
 8002fc4:	b2da      	uxtb	r2, r3
 8002fc6:	7a3b      	ldrb	r3, [r7, #8]
 8002fc8:	f362 1386 	bfi	r3, r2, #6, #1
 8002fcc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8002fce:	f107 0208 	add.w	r2, r7, #8
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	2112      	movs	r1, #18
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7ff fd87 	bl	8002aea <lsm6dso_write_reg>
 8002fdc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002fde:	68fb      	ldr	r3, [r7, #12]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <lsm6dso_status_reg_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_status_reg_get(stmdev_ctx_t *ctx,
                               lsm6dso_status_reg_t *val)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_STATUS_REG, (uint8_t *) val, 1);
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	683a      	ldr	r2, [r7, #0]
 8002ff6:	211e      	movs	r1, #30
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f7ff fd5e 	bl	8002aba <lsm6dso_read_reg>
 8002ffe:	60f8      	str	r0, [r7, #12]

  return ret;
 8003000:	68fb      	ldr	r3, [r7, #12]
}
 8003002:	4618      	mov	r0, r3
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <lsm6dso_angular_rate_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b086      	sub	sp, #24
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
 8003012:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_G, buff, 6);
 8003014:	f107 020c 	add.w	r2, r7, #12
 8003018:	2306      	movs	r3, #6
 800301a:	2122      	movs	r1, #34	@ 0x22
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f7ff fd4c 	bl	8002aba <lsm6dso_read_reg>
 8003022:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8003024:	7b7b      	ldrb	r3, [r7, #13]
 8003026:	b21a      	sxth	r2, r3
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003032:	b29b      	uxth	r3, r3
 8003034:	021b      	lsls	r3, r3, #8
 8003036:	b29b      	uxth	r3, r3
 8003038:	7b3a      	ldrb	r2, [r7, #12]
 800303a:	4413      	add	r3, r2
 800303c:	b29b      	uxth	r3, r3
 800303e:	b21a      	sxth	r2, r3
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8003044:	7bfa      	ldrb	r2, [r7, #15]
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	3302      	adds	r3, #2
 800304a:	b212      	sxth	r2, r2
 800304c:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	3302      	adds	r3, #2
 8003052:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003056:	b29b      	uxth	r3, r3
 8003058:	021b      	lsls	r3, r3, #8
 800305a:	b29b      	uxth	r3, r3
 800305c:	7bba      	ldrb	r2, [r7, #14]
 800305e:	4413      	add	r3, r2
 8003060:	b29a      	uxth	r2, r3
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	3302      	adds	r3, #2
 8003066:	b212      	sxth	r2, r2
 8003068:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800306a:	7c7a      	ldrb	r2, [r7, #17]
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	3304      	adds	r3, #4
 8003070:	b212      	sxth	r2, r2
 8003072:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	3304      	adds	r3, #4
 8003078:	f9b3 3000 	ldrsh.w	r3, [r3]
 800307c:	b29b      	uxth	r3, r3
 800307e:	021b      	lsls	r3, r3, #8
 8003080:	b29b      	uxth	r3, r3
 8003082:	7c3a      	ldrb	r2, [r7, #16]
 8003084:	4413      	add	r3, r2
 8003086:	b29a      	uxth	r2, r3
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	3304      	adds	r3, #4
 800308c:	b212      	sxth	r2, r2
 800308e:	801a      	strh	r2, [r3, #0]

  return ret;
 8003090:	697b      	ldr	r3, [r7, #20]
}
 8003092:	4618      	mov	r0, r3
 8003094:	3718      	adds	r7, #24
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}

0800309a <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b086      	sub	sp, #24
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
 80030a2:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 80030a4:	f107 020c 	add.w	r2, r7, #12
 80030a8:	2306      	movs	r3, #6
 80030aa:	2128      	movs	r1, #40	@ 0x28
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f7ff fd04 	bl	8002aba <lsm6dso_read_reg>
 80030b2:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80030b4:	7b7b      	ldrb	r3, [r7, #13]
 80030b6:	b21a      	sxth	r2, r3
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	021b      	lsls	r3, r3, #8
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	7b3a      	ldrb	r2, [r7, #12]
 80030ca:	4413      	add	r3, r2
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	b21a      	sxth	r2, r3
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80030d4:	7bfa      	ldrb	r2, [r7, #15]
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	3302      	adds	r3, #2
 80030da:	b212      	sxth	r2, r2
 80030dc:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	3302      	adds	r3, #2
 80030e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	021b      	lsls	r3, r3, #8
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	7bba      	ldrb	r2, [r7, #14]
 80030ee:	4413      	add	r3, r2
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	3302      	adds	r3, #2
 80030f6:	b212      	sxth	r2, r2
 80030f8:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80030fa:	7c7a      	ldrb	r2, [r7, #17]
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	3304      	adds	r3, #4
 8003100:	b212      	sxth	r2, r2
 8003102:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	3304      	adds	r3, #4
 8003108:	f9b3 3000 	ldrsh.w	r3, [r3]
 800310c:	b29b      	uxth	r3, r3
 800310e:	021b      	lsls	r3, r3, #8
 8003110:	b29b      	uxth	r3, r3
 8003112:	7c3a      	ldrb	r2, [r7, #16]
 8003114:	4413      	add	r3, r2
 8003116:	b29a      	uxth	r2, r3
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	3304      	adds	r3, #4
 800311c:	b212      	sxth	r2, r2
 800311e:	801a      	strh	r2, [r3, #0]

  return ret;
 8003120:	697b      	ldr	r3, [r7, #20]
}
 8003122:	4618      	mov	r0, r3
 8003124:	3718      	adds	r7, #24
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <lsm6dso_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b084      	sub	sp, #16
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
 8003132:	460b      	mov	r3, r1
 8003134:	70fb      	strb	r3, [r7, #3]
  lsm6dso_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8003136:	f107 0208 	add.w	r2, r7, #8
 800313a:	2301      	movs	r3, #1
 800313c:	2101      	movs	r1, #1
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7ff fcbb 	bl	8002aba <lsm6dso_read_reg>
 8003144:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d10f      	bne.n	800316c <lsm6dso_mem_bank_set+0x42>
  {
    reg.reg_access = (uint8_t)val;
 800314c:	78fb      	ldrb	r3, [r7, #3]
 800314e:	f003 0303 	and.w	r3, r3, #3
 8003152:	b2da      	uxtb	r2, r3
 8003154:	7a3b      	ldrb	r3, [r7, #8]
 8003156:	f362 1387 	bfi	r3, r2, #6, #2
 800315a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 800315c:	f107 0208 	add.w	r2, r7, #8
 8003160:	2301      	movs	r3, #1
 8003162:	2101      	movs	r1, #1
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f7ff fcc0 	bl	8002aea <lsm6dso_write_reg>
 800316a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800316c:	68fb      	ldr	r3, [r7, #12]
}
 800316e:	4618      	mov	r0, r3
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <lsm6dso_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b084      	sub	sp, #16
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
 800317e:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_WHO_AM_I, buff, 1);
 8003180:	2301      	movs	r3, #1
 8003182:	683a      	ldr	r2, [r7, #0]
 8003184:	210f      	movs	r1, #15
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7ff fc97 	bl	8002aba <lsm6dso_read_reg>
 800318c:	60f8      	str	r0, [r7, #12]

  return ret;
 800318e:	68fb      	ldr	r3, [r7, #12]
}
 8003190:	4618      	mov	r0, r3
 8003192:	3710      	adds	r7, #16
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <lsm6dso_reset_set>:
  * @param  val      change the values of sw_reset in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	460b      	mov	r3, r1
 80031a2:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80031a4:	f107 0208 	add.w	r2, r7, #8
 80031a8:	2301      	movs	r3, #1
 80031aa:	2112      	movs	r1, #18
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7ff fc84 	bl	8002aba <lsm6dso_read_reg>
 80031b2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10f      	bne.n	80031da <lsm6dso_reset_set+0x42>
  {
    reg.sw_reset = val;
 80031ba:	78fb      	ldrb	r3, [r7, #3]
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	b2da      	uxtb	r2, r3
 80031c2:	7a3b      	ldrb	r3, [r7, #8]
 80031c4:	f362 0300 	bfi	r3, r2, #0, #1
 80031c8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80031ca:	f107 0208 	add.w	r2, r7, #8
 80031ce:	2301      	movs	r3, #1
 80031d0:	2112      	movs	r1, #18
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f7ff fc89 	bl	8002aea <lsm6dso_write_reg>
 80031d8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80031da:	68fb      	ldr	r3, [r7, #12]
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3710      	adds	r7, #16
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <lsm6dso_reset_get>:
  * @param  val      change the values of sw_reset in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80031ee:	f107 0208 	add.w	r2, r7, #8
 80031f2:	2301      	movs	r3, #1
 80031f4:	2112      	movs	r1, #18
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7ff fc5f 	bl	8002aba <lsm6dso_read_reg>
 80031fc:	60f8      	str	r0, [r7, #12]
  *val = reg.sw_reset;
 80031fe:	7a3b      	ldrb	r3, [r7, #8]
 8003200:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003204:	b2db      	uxtb	r3, r3
 8003206:	461a      	mov	r2, r3
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	701a      	strb	r2, [r3, #0]

  return ret;
 800320c:	68fb      	ldr	r3, [r7, #12]
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b084      	sub	sp, #16
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
 800321e:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8003220:	2102      	movs	r1, #2
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f7ff ff81 	bl	800312a <lsm6dso_mem_bank_set>
 8003228:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d106      	bne.n	800323e <lsm6dso_fsm_enable_get+0x28>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 8003230:	2302      	movs	r3, #2
 8003232:	683a      	ldr	r2, [r7, #0]
 8003234:	2146      	movs	r1, #70	@ 0x46
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f7ff fc3f 	bl	8002aba <lsm6dso_read_reg>
 800323c:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d104      	bne.n	800324e <lsm6dso_fsm_enable_get+0x38>
  {
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8003244:	2100      	movs	r1, #0
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7ff ff6f 	bl	800312a <lsm6dso_mem_bank_set>
 800324c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800324e:	68fb      	ldr	r3, [r7, #12]
}
 8003250:	4618      	mov	r0, r3
 8003252:	3710      	adds	r7, #16
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8003262:	2102      	movs	r1, #2
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f7ff ff60 	bl	800312a <lsm6dso_mem_bank_set>
 800326a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d107      	bne.n	8003282 <lsm6dso_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B,
 8003272:	f107 0208 	add.w	r2, r7, #8
 8003276:	2301      	movs	r3, #1
 8003278:	215f      	movs	r1, #95	@ 0x5f
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f7ff fc1d 	bl	8002aba <lsm6dso_read_reg>
 8003280:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d12a      	bne.n	80032de <lsm6dso_fsm_data_rate_get+0x86>
  {
    switch (reg.fsm_odr)
 8003288:	7a3b      	ldrb	r3, [r7, #8]
 800328a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800328e:	b2db      	uxtb	r3, r3
 8003290:	2b03      	cmp	r3, #3
 8003292:	d81b      	bhi.n	80032cc <lsm6dso_fsm_data_rate_get+0x74>
 8003294:	a201      	add	r2, pc, #4	@ (adr r2, 800329c <lsm6dso_fsm_data_rate_get+0x44>)
 8003296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800329a:	bf00      	nop
 800329c:	080032ad 	.word	0x080032ad
 80032a0:	080032b5 	.word	0x080032b5
 80032a4:	080032bd 	.word	0x080032bd
 80032a8:	080032c5 	.word	0x080032c5
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	2200      	movs	r2, #0
 80032b0:	701a      	strb	r2, [r3, #0]
        break;
 80032b2:	e00f      	b.n	80032d4 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_26Hz:
        *val = LSM6DSO_ODR_FSM_26Hz;
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	2201      	movs	r2, #1
 80032b8:	701a      	strb	r2, [r3, #0]
        break;
 80032ba:	e00b      	b.n	80032d4 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_52Hz:
        *val = LSM6DSO_ODR_FSM_52Hz;
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	2202      	movs	r2, #2
 80032c0:	701a      	strb	r2, [r3, #0]
        break;
 80032c2:	e007      	b.n	80032d4 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_104Hz:
        *val = LSM6DSO_ODR_FSM_104Hz;
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	2203      	movs	r2, #3
 80032c8:	701a      	strb	r2, [r3, #0]
        break;
 80032ca:	e003      	b.n	80032d4 <lsm6dso_fsm_data_rate_get+0x7c>

      default:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	2200      	movs	r2, #0
 80032d0:	701a      	strb	r2, [r3, #0]
        break;
 80032d2:	bf00      	nop
    }

    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 80032d4:	2100      	movs	r1, #0
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f7ff ff27 	bl	800312a <lsm6dso_mem_bank_set>
 80032dc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80032de:	68fb      	ldr	r3, [r7, #12]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <platform_write>:
static float persistent_bmp_pres_pa = 0.0f;
static float persistent_bmp_alt_m = 0.0f;

// LSM6DSO functions re-enabled and corrected
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b088      	sub	sp, #32
 80032ec:	af04      	add	r7, sp, #16
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	607a      	str	r2, [r7, #4]
 80032f2:	461a      	mov	r2, r3
 80032f4:	460b      	mov	r3, r1
 80032f6:	72fb      	strb	r3, [r7, #11]
 80032f8:	4613      	mov	r3, r2
 80032fa:	813b      	strh	r3, [r7, #8]
  // Note: LSM6DSO_I2C_ADD_L is the 7-bit address. HAL functions expect the 8-bit address (7-bit shifted left).
  if (HAL_I2C_Mem_Write((I2C_HandleTypeDef*)handle, (LSM6DSO_I2C_ADD_L << 1), reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000) == HAL_OK) {
 80032fc:	7afb      	ldrb	r3, [r7, #11]
 80032fe:	b29a      	uxth	r2, r3
 8003300:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003304:	9302      	str	r3, [sp, #8]
 8003306:	893b      	ldrh	r3, [r7, #8]
 8003308:	9301      	str	r3, [sp, #4]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	9300      	str	r3, [sp, #0]
 800330e:	2301      	movs	r3, #1
 8003310:	21d4      	movs	r1, #212	@ 0xd4
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f002 fe36 	bl	8005f84 <HAL_I2C_Mem_Write>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d101      	bne.n	8003322 <platform_write+0x3a>
    return 0;
 800331e:	2300      	movs	r3, #0
 8003320:	e001      	b.n	8003326 <platform_write+0x3e>
  }
  return -1; // Return non-zero for error
 8003322:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <platform_read>:

static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b088      	sub	sp, #32
 8003332:	af04      	add	r7, sp, #16
 8003334:	60f8      	str	r0, [r7, #12]
 8003336:	607a      	str	r2, [r7, #4]
 8003338:	461a      	mov	r2, r3
 800333a:	460b      	mov	r3, r1
 800333c:	72fb      	strb	r3, [r7, #11]
 800333e:	4613      	mov	r3, r2
 8003340:	813b      	strh	r3, [r7, #8]
  // Note: LSM6DSO_I2C_ADD_L is the 7-bit address. HAL functions expect the 8-bit address (7-bit shifted left).
  if (HAL_I2C_Mem_Read((I2C_HandleTypeDef*)handle, (LSM6DSO_I2C_ADD_L << 1), reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000) == HAL_OK) {
 8003342:	7afb      	ldrb	r3, [r7, #11]
 8003344:	b29a      	uxth	r2, r3
 8003346:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800334a:	9302      	str	r3, [sp, #8]
 800334c:	893b      	ldrh	r3, [r7, #8]
 800334e:	9301      	str	r3, [sp, #4]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	9300      	str	r3, [sp, #0]
 8003354:	2301      	movs	r3, #1
 8003356:	21d4      	movs	r1, #212	@ 0xd4
 8003358:	68f8      	ldr	r0, [r7, #12]
 800335a:	f002 ff27 	bl	80061ac <HAL_I2C_Mem_Read>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d101      	bne.n	8003368 <platform_read+0x3a>
    return 0;
 8003364:	2300      	movs	r3, #0
 8003366:	e001      	b.n	800336c <platform_read+0x3e>
  }
  return -1; // Return non-zero for error
 8003368:	f04f 33ff 	mov.w	r3, #4294967295
}
 800336c:	4618      	mov	r0, r3
 800336e:	3710      	adds	r7, #16
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <bmp390_i2c_interface_init>:
static void MX_USART3_UART_Init(void);
static void MX_USB_OTG_FS_PCD_Init(void);
/* USER CODE BEGIN PFP */

// Wrapper functions for BMP390 driver
uint8_t bmp390_i2c_interface_init(void) {
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  // MX_I2C1_Init() is called before this, so I2C hardware is already initialized.
  // This function can be a no-op or ensure I2C1 is ready.
  return 0; // Success
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <bmp390_i2c_interface_deinit>:

uint8_t bmp390_i2c_interface_deinit(void) {
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  // Optional: HAL_I2C_DeInit(&hi2c1); if necessary for power down
  return 0; // Success
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <bmp390_i2c_read>:

uint8_t bmp390_i2c_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len) {
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af04      	add	r7, sp, #16
 800339a:	603a      	str	r2, [r7, #0]
 800339c:	461a      	mov	r2, r3
 800339e:	4603      	mov	r3, r0
 80033a0:	71fb      	strb	r3, [r7, #7]
 80033a2:	460b      	mov	r3, r1
 80033a4:	71bb      	strb	r3, [r7, #6]
 80033a6:	4613      	mov	r3, r2
 80033a8:	80bb      	strh	r3, [r7, #4]
    // The driver's a_bmp390_iic_spi_read calls this with addr = handle->iic_addr
    if (HAL_I2C_Mem_Read(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 80033aa:	79fb      	ldrb	r3, [r7, #7]
 80033ac:	b299      	uxth	r1, r3
 80033ae:	79bb      	ldrb	r3, [r7, #6]
 80033b0:	b29a      	uxth	r2, r3
 80033b2:	f04f 33ff 	mov.w	r3, #4294967295
 80033b6:	9302      	str	r3, [sp, #8]
 80033b8:	88bb      	ldrh	r3, [r7, #4]
 80033ba:	9301      	str	r3, [sp, #4]
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	9300      	str	r3, [sp, #0]
 80033c0:	2301      	movs	r3, #1
 80033c2:	4806      	ldr	r0, [pc, #24]	@ (80033dc <bmp390_i2c_read+0x48>)
 80033c4:	f002 fef2 	bl	80061ac <HAL_I2C_Mem_Read>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <bmp390_i2c_read+0x3e>
        return 0; // Success
 80033ce:	2300      	movs	r3, #0
 80033d0:	e000      	b.n	80033d4 <bmp390_i2c_read+0x40>
    }
    return 1; // Failure
 80033d2:	2301      	movs	r3, #1
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3708      	adds	r7, #8
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000424 	.word	0x20000424

080033e0 <bmp390_i2c_write>:

uint8_t bmp390_i2c_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len) {
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af04      	add	r7, sp, #16
 80033e6:	603a      	str	r2, [r7, #0]
 80033e8:	461a      	mov	r2, r3
 80033ea:	4603      	mov	r3, r0
 80033ec:	71fb      	strb	r3, [r7, #7]
 80033ee:	460b      	mov	r3, r1
 80033f0:	71bb      	strb	r3, [r7, #6]
 80033f2:	4613      	mov	r3, r2
 80033f4:	80bb      	strh	r3, [r7, #4]
    // The driver's a_bmp390_iic_spi_write calls this in a loop with len=1 for multi-byte writes.
    // So, this function will effectively be called to write one byte at a time.
    if (HAL_I2C_Mem_Write(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 80033f6:	79fb      	ldrb	r3, [r7, #7]
 80033f8:	b299      	uxth	r1, r3
 80033fa:	79bb      	ldrb	r3, [r7, #6]
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	f04f 33ff 	mov.w	r3, #4294967295
 8003402:	9302      	str	r3, [sp, #8]
 8003404:	88bb      	ldrh	r3, [r7, #4]
 8003406:	9301      	str	r3, [sp, #4]
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	9300      	str	r3, [sp, #0]
 800340c:	2301      	movs	r3, #1
 800340e:	4806      	ldr	r0, [pc, #24]	@ (8003428 <bmp390_i2c_write+0x48>)
 8003410:	f002 fdb8 	bl	8005f84 <HAL_I2C_Mem_Write>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <bmp390_i2c_write+0x3e>
        return 0; // Success
 800341a:	2300      	movs	r3, #0
 800341c:	e000      	b.n	8003420 <bmp390_i2c_write+0x40>
    }
    return 1; // Failure
 800341e:	2301      	movs	r3, #1
}
 8003420:	4618      	mov	r0, r3
 8003422:	3708      	adds	r7, #8
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	20000424 	.word	0x20000424

0800342c <bmp390_delay_ms>:

void bmp390_delay_ms(uint32_t ms) {
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f001 fdb9 	bl	8004fac <HAL_Delay>
}
 800343a:	bf00      	nop
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <bmp390_spi_interface_init>:

// Dummy SPI functions to satisfy driver checks when using I2C
uint8_t bmp390_spi_interface_init(void) {
 8003442:	b480      	push	{r7}
 8003444:	af00      	add	r7, sp, #0
  // This won't be called if I2C interface is selected
  return 0; // Success
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr

08003452 <bmp390_spi_interface_deinit>:

uint8_t bmp390_spi_interface_deinit(void) {
 8003452:	b480      	push	{r7}
 8003454:	af00      	add	r7, sp, #0
  // This won't be called if I2C interface is selected
  return 0; // Success
 8003456:	2300      	movs	r3, #0
}
 8003458:	4618      	mov	r0, r3
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr

08003462 <bmp390_spi_read>:

uint8_t bmp390_spi_read(uint8_t reg, uint8_t *buf, uint16_t len) {
 8003462:	b480      	push	{r7}
 8003464:	b083      	sub	sp, #12
 8003466:	af00      	add	r7, sp, #0
 8003468:	4603      	mov	r3, r0
 800346a:	6039      	str	r1, [r7, #0]
 800346c:	71fb      	strb	r3, [r7, #7]
 800346e:	4613      	mov	r3, r2
 8003470:	80bb      	strh	r3, [r7, #4]
  // This won't be called if I2C interface is selected
  (void)reg; // Suppress unused parameter warning
  (void)buf; // Suppress unused parameter warning
  (void)len; // Suppress unused parameter warning
  return 1; // Simulate failure if somehow called
 8003472:	2301      	movs	r3, #1
}
 8003474:	4618      	mov	r0, r3
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <bmp390_spi_write>:

uint8_t bmp390_spi_write(uint8_t reg, uint8_t *buf, uint16_t len) {
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	4603      	mov	r3, r0
 8003488:	6039      	str	r1, [r7, #0]
 800348a:	71fb      	strb	r3, [r7, #7]
 800348c:	4613      	mov	r3, r2
 800348e:	80bb      	strh	r3, [r7, #4]
  // This won't be called if I2C interface is selected
  (void)reg; // Suppress unused parameter warning
  (void)buf; // Suppress unused parameter warning
  (void)len; // Suppress unused parameter warning
  return 1; // Simulate failure if somehow called
 8003490:	2301      	movs	r3, #1
}
 8003492:	4618      	mov	r0, r3
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr

0800349e <bmp390_debug_print>:

void bmp390_debug_print(const char *const fmt, ...) {
 800349e:	b40f      	push	{r0, r1, r2, r3}
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b0a2      	sub	sp, #136	@ 0x88
 80034a4:	af00      	add	r7, sp, #0
    char dbg_buffer[128]; // Buffer for debug messages
    va_list args;
    va_start(args, fmt);
 80034a6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80034aa:	607b      	str	r3, [r7, #4]
    vsnprintf(dbg_buffer, sizeof(dbg_buffer), fmt, args);
 80034ac:	f107 0008 	add.w	r0, r7, #8
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80034b6:	2180      	movs	r1, #128	@ 0x80
 80034b8:	f006 fbd4 	bl	8009c64 <vsniprintf>
    va_end(args);
    // Direct transmit is simpler if buffer is managed carefully
    // HAL_UART_Transmit(&huart3, (uint8_t*)"BMP390_DBG: ", 12, HAL_MAX_DELAY);
    // HAL_UART_Transmit(&huart3, (uint8_t*)dbg_buffer, strlen(dbg_buffer), HAL_MAX_DELAY);
    (void)dbg_buffer; // Suppress unused variable warning if UART lines are commented
}
 80034bc:	bf00      	nop
 80034be:	3788      	adds	r7, #136	@ 0x88
 80034c0:	46bd      	mov	sp, r7
 80034c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80034c6:	b004      	add	sp, #16
 80034c8:	4770      	bx	lr
	...

080034cc <calibrate_sea_level_pressure_hpa>:


// Altitude calculation functions
// pressure_hpa: current measured pressure in hPa
// known_altitude_meters: current known altitude in meters
void calibrate_sea_level_pressure_hpa(float current_pressure_hpa, float known_altitude_meters) {
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	ed87 0a01 	vstr	s0, [r7, #4]
 80034d6:	edc7 0a00 	vstr	s1, [r7]
  sea_level_pressure_hpa = current_pressure_hpa / powf((1.0f - (known_altitude_meters * 0.0000225577f)), 5.255877f);
 80034da:	edd7 7a00 	vldr	s15, [r7]
 80034de:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8003514 <calibrate_sea_level_pressure_hpa+0x48>
 80034e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80034ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034ee:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 8003518 <calibrate_sea_level_pressure_hpa+0x4c>
 80034f2:	eeb0 0a67 	vmov.f32	s0, s15
 80034f6:	f008 fc91 	bl	800be1c <powf>
 80034fa:	eef0 6a40 	vmov.f32	s13, s0
 80034fe:	ed97 7a01 	vldr	s14, [r7, #4]
 8003502:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003506:	4b05      	ldr	r3, [pc, #20]	@ (800351c <calibrate_sea_level_pressure_hpa+0x50>)
 8003508:	edc3 7a00 	vstr	s15, [r3]
}
 800350c:	bf00      	nop
 800350e:	3708      	adds	r7, #8
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	37bd3a4b 	.word	0x37bd3a4b
 8003518:	40a83025 	.word	0x40a83025
 800351c:	20000d40 	.word	0x20000d40

08003520 <calculate_altitude_hpa>:

// pressure_hpa: current measured pressure in hPa
// returns altitude in meters
float calculate_altitude_hpa(float pressure_hpa) {
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	ed87 0a01 	vstr	s0, [r7, #4]
  if (sea_level_pressure_hpa <= 0) return 0.0f; // Avoid division by zero or log of non-positive
 800352a:	4b13      	ldr	r3, [pc, #76]	@ (8003578 <calculate_altitude_hpa+0x58>)
 800352c:	edd3 7a00 	vldr	s15, [r3]
 8003530:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003538:	d802      	bhi.n	8003540 <calculate_altitude_hpa+0x20>
 800353a:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800357c <calculate_altitude_hpa+0x5c>
 800353e:	e016      	b.n	800356e <calculate_altitude_hpa+0x4e>
  return 44330.0f * (1.0f - powf(pressure_hpa / sea_level_pressure_hpa, 0.1903f));
 8003540:	4b0d      	ldr	r3, [pc, #52]	@ (8003578 <calculate_altitude_hpa+0x58>)
 8003542:	edd3 7a00 	vldr	s15, [r3]
 8003546:	ed97 7a01 	vldr	s14, [r7, #4]
 800354a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800354e:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 8003580 <calculate_altitude_hpa+0x60>
 8003552:	eeb0 0a66 	vmov.f32	s0, s13
 8003556:	f008 fc61 	bl	800be1c <powf>
 800355a:	eef0 7a40 	vmov.f32	s15, s0
 800355e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003562:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003566:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8003584 <calculate_altitude_hpa+0x64>
 800356a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800356e:	eeb0 0a67 	vmov.f32	s0, s15
 8003572:	3708      	adds	r7, #8
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	20000d40 	.word	0x20000d40
 800357c:	00000000 	.word	0x00000000
 8003580:	3e42de01 	.word	0x3e42de01
 8003584:	472d2a00 	.word	0x472d2a00

08003588 <lsm6dso_from_fs16g_to_mg>:
  * @brief  Converts raw accelerometer data from LSM6DSO to mg.
  * @param  lsb Raw data from the sensor.
  * @retval Acceleration in mg.
  */
static float lsm6dso_from_fs16g_to_mg(int16_t lsb)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	4603      	mov	r3, r0
 8003590:	80fb      	strh	r3, [r7, #6]
  // Apply a 2x correction factor - the sensor is reporting ~half the expected values
  return (float)lsb * 0.488f * 2.0f; // Sensitivity for +/-16g full scale with 2x correction
 8003592:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003596:	ee07 3a90 	vmov	s15, r3
 800359a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800359e:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80035b8 <lsm6dso_from_fs16g_to_mg+0x30>
 80035a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035a6:	ee77 7aa7 	vadd.f32	s15, s15, s15
}
 80035aa:	eeb0 0a67 	vmov.f32	s0, s15
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr
 80035b8:	3ef9db23 	.word	0x3ef9db23

080035bc <lsm6dso_from_fs2000dps_to_mdps>:
  * @brief  Converts raw gyroscope data from LSM6DSO to mdps.
  * @param  lsb Raw data from the sensor.
  * @retval Angular rate in mdps.
  */
static float lsm6dso_from_fs2000dps_to_mdps(int16_t lsb)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	4603      	mov	r3, r0
 80035c4:	80fb      	strh	r3, [r7, #6]
  return (float)lsb * 70.0f; // Sensitivity for +/-2000dps full scale (70 mdps/LSB)
 80035c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035ca:	ee07 3a90 	vmov	s15, r3
 80035ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035d2:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80035e8 <lsm6dso_from_fs2000dps_to_mdps+0x2c>
 80035d6:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80035da:	eeb0 0a67 	vmov.f32	s0, s15
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr
 80035e8:	428c0000 	.word	0x428c0000

080035ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80035ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80035f0:	b0c1      	sub	sp, #260	@ 0x104
 80035f2:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80035f4:	f001 fc7d 	bl	8004ef2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80035f8:	f000 ff38 	bl	800446c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80035fc:	f001 f88a 	bl	8004714 <MX_GPIO_Init>
  MX_ETH_Init();
 8003600:	f000 ff9c 	bl	800453c <MX_ETH_Init>
  MX_I2C1_Init();
 8003604:	f000 ffe8 	bl	80045d8 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8003608:	f001 f826 	bl	8004658 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800360c:	f001 f854 	bl	80046b8 <MX_USB_OTG_FS_PCD_Init>
  // Initialize I2C (already called by HAL_Init system, but good to ensure)
  // MX_I2C1_Init(); // Called above in peripheral init sequence

  // char uart_buffer[100]; // Moved global and resized
  
  sprintf(uart_buffer, "System Initialized. UART OK.\r\n");
 8003610:	4997      	ldr	r1, [pc, #604]	@ (8003870 <main+0x284>)
 8003612:	4898      	ldr	r0, [pc, #608]	@ (8003874 <main+0x288>)
 8003614:	f006 fa92 	bl	8009b3c <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003618:	4896      	ldr	r0, [pc, #600]	@ (8003874 <main+0x288>)
 800361a:	f7fc fe49 	bl	80002b0 <strlen>
 800361e:	4603      	mov	r3, r0
 8003620:	b29a      	uxth	r2, r3
 8003622:	f04f 33ff 	mov.w	r3, #4294967295
 8003626:	4993      	ldr	r1, [pc, #588]	@ (8003874 <main+0x288>)
 8003628:	4893      	ldr	r0, [pc, #588]	@ (8003878 <main+0x28c>)
 800362a:	f004 fd8b 	bl	8008144 <HAL_UART_Transmit>
  
  // Scan the I2C bus first to see what devices are present
  sprintf(uart_buffer, "Scanning I2C bus for devices...\r\n");
 800362e:	4993      	ldr	r1, [pc, #588]	@ (800387c <main+0x290>)
 8003630:	4890      	ldr	r0, [pc, #576]	@ (8003874 <main+0x288>)
 8003632:	f006 fa83 	bl	8009b3c <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003636:	488f      	ldr	r0, [pc, #572]	@ (8003874 <main+0x288>)
 8003638:	f7fc fe3a 	bl	80002b0 <strlen>
 800363c:	4603      	mov	r3, r0
 800363e:	b29a      	uxth	r2, r3
 8003640:	f04f 33ff 	mov.w	r3, #4294967295
 8003644:	498b      	ldr	r1, [pc, #556]	@ (8003874 <main+0x288>)
 8003646:	488c      	ldr	r0, [pc, #560]	@ (8003878 <main+0x28c>)
 8003648:	f004 fd7c 	bl	8008144 <HAL_UART_Transmit>
  
  uint8_t i2c_devices_found = 0;
 800364c:	2300      	movs	r3, #0
 800364e:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
  for (uint8_t i = 1; i < 128; i++) {
 8003652:	2301      	movs	r3, #1
 8003654:	f887 30ee 	strb.w	r3, [r7, #238]	@ 0xee
 8003658:	e04d      	b.n	80036f6 <main+0x10a>
    if (i < 0x08 || i > 0x77) continue;
 800365a:	f897 30ee 	ldrb.w	r3, [r7, #238]	@ 0xee
 800365e:	2b07      	cmp	r3, #7
 8003660:	d943      	bls.n	80036ea <main+0xfe>
 8003662:	f897 30ee 	ldrb.w	r3, [r7, #238]	@ 0xee
 8003666:	2b77      	cmp	r3, #119	@ 0x77
 8003668:	d83f      	bhi.n	80036ea <main+0xfe>

    HAL_StatusTypeDef i2c_result = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i << 1), 2, 10); // Use 2 trials, 10ms timeout
 800366a:	f897 30ee 	ldrb.w	r3, [r7, #238]	@ 0xee
 800366e:	b29b      	uxth	r3, r3
 8003670:	005b      	lsls	r3, r3, #1
 8003672:	b299      	uxth	r1, r3
 8003674:	230a      	movs	r3, #10
 8003676:	2202      	movs	r2, #2
 8003678:	4881      	ldr	r0, [pc, #516]	@ (8003880 <main+0x294>)
 800367a:	f002 feb1 	bl	80063e0 <HAL_I2C_IsDeviceReady>
 800367e:	4603      	mov	r3, r0
 8003680:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    
    if (i2c_result == HAL_OK) {
 8003684:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003688:	2b00      	cmp	r3, #0
 800368a:	d12f      	bne.n	80036ec <main+0x100>
      i2c_devices_found++;
 800368c:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 8003690:	3301      	adds	r3, #1
 8003692:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
      sprintf(uart_buffer, "Found I2C device at address: 0x%02X\r\n", i);
 8003696:	f897 30ee 	ldrb.w	r3, [r7, #238]	@ 0xee
 800369a:	461a      	mov	r2, r3
 800369c:	4979      	ldr	r1, [pc, #484]	@ (8003884 <main+0x298>)
 800369e:	4875      	ldr	r0, [pc, #468]	@ (8003874 <main+0x288>)
 80036a0:	f006 fa4c 	bl	8009b3c <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80036a4:	4873      	ldr	r0, [pc, #460]	@ (8003874 <main+0x288>)
 80036a6:	f7fc fe03 	bl	80002b0 <strlen>
 80036aa:	4603      	mov	r3, r0
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	f04f 33ff 	mov.w	r3, #4294967295
 80036b2:	4970      	ldr	r1, [pc, #448]	@ (8003874 <main+0x288>)
 80036b4:	4870      	ldr	r0, [pc, #448]	@ (8003878 <main+0x28c>)
 80036b6:	f004 fd45 	bl	8008144 <HAL_UART_Transmit>
      
      if (i == (BMP390_I2C_ADDRESS_LOW >> 1) || i == (BMP390_I2C_ADDRESS_HIGH >> 1)) {
 80036ba:	f897 30ee 	ldrb.w	r3, [r7, #238]	@ 0xee
 80036be:	2b76      	cmp	r3, #118	@ 0x76
 80036c0:	d003      	beq.n	80036ca <main+0xde>
 80036c2:	f897 30ee 	ldrb.w	r3, [r7, #238]	@ 0xee
 80036c6:	2b77      	cmp	r3, #119	@ 0x77
 80036c8:	d110      	bne.n	80036ec <main+0x100>
        sprintf(uart_buffer, "  --> This could be a BMP390 sensor!\r\n");
 80036ca:	496f      	ldr	r1, [pc, #444]	@ (8003888 <main+0x29c>)
 80036cc:	4869      	ldr	r0, [pc, #420]	@ (8003874 <main+0x288>)
 80036ce:	f006 fa35 	bl	8009b3c <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80036d2:	4868      	ldr	r0, [pc, #416]	@ (8003874 <main+0x288>)
 80036d4:	f7fc fdec 	bl	80002b0 <strlen>
 80036d8:	4603      	mov	r3, r0
 80036da:	b29a      	uxth	r2, r3
 80036dc:	f04f 33ff 	mov.w	r3, #4294967295
 80036e0:	4964      	ldr	r1, [pc, #400]	@ (8003874 <main+0x288>)
 80036e2:	4865      	ldr	r0, [pc, #404]	@ (8003878 <main+0x28c>)
 80036e4:	f004 fd2e 	bl	8008144 <HAL_UART_Transmit>
 80036e8:	e000      	b.n	80036ec <main+0x100>
    if (i < 0x08 || i > 0x77) continue;
 80036ea:	bf00      	nop
  for (uint8_t i = 1; i < 128; i++) {
 80036ec:	f897 30ee 	ldrb.w	r3, [r7, #238]	@ 0xee
 80036f0:	3301      	adds	r3, #1
 80036f2:	f887 30ee 	strb.w	r3, [r7, #238]	@ 0xee
 80036f6:	f997 30ee 	ldrsb.w	r3, [r7, #238]	@ 0xee
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	daad      	bge.n	800365a <main+0x6e>
      }
    }
  }
  
  if (i2c_devices_found == 0) {
 80036fe:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 8003702:	2b00      	cmp	r3, #0
 8003704:	d10f      	bne.n	8003726 <main+0x13a>
    sprintf(uart_buffer, "No I2C devices found! Check wiring/pull-ups.\r\n");
 8003706:	4961      	ldr	r1, [pc, #388]	@ (800388c <main+0x2a0>)
 8003708:	485a      	ldr	r0, [pc, #360]	@ (8003874 <main+0x288>)
 800370a:	f006 fa17 	bl	8009b3c <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 800370e:	4859      	ldr	r0, [pc, #356]	@ (8003874 <main+0x288>)
 8003710:	f7fc fdce 	bl	80002b0 <strlen>
 8003714:	4603      	mov	r3, r0
 8003716:	b29a      	uxth	r2, r3
 8003718:	f04f 33ff 	mov.w	r3, #4294967295
 800371c:	4955      	ldr	r1, [pc, #340]	@ (8003874 <main+0x288>)
 800371e:	4856      	ldr	r0, [pc, #344]	@ (8003878 <main+0x28c>)
 8003720:	f004 fd10 	bl	8008144 <HAL_UART_Transmit>
 8003724:	e011      	b.n	800374a <main+0x15e>
  } else {
    sprintf(uart_buffer, "Found %d I2C devices in total.\r\n", i2c_devices_found);
 8003726:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800372a:	461a      	mov	r2, r3
 800372c:	4958      	ldr	r1, [pc, #352]	@ (8003890 <main+0x2a4>)
 800372e:	4851      	ldr	r0, [pc, #324]	@ (8003874 <main+0x288>)
 8003730:	f006 fa04 	bl	8009b3c <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003734:	484f      	ldr	r0, [pc, #316]	@ (8003874 <main+0x288>)
 8003736:	f7fc fdbb 	bl	80002b0 <strlen>
 800373a:	4603      	mov	r3, r0
 800373c:	b29a      	uxth	r2, r3
 800373e:	f04f 33ff 	mov.w	r3, #4294967295
 8003742:	494c      	ldr	r1, [pc, #304]	@ (8003874 <main+0x288>)
 8003744:	484c      	ldr	r0, [pc, #304]	@ (8003878 <main+0x28c>)
 8003746:	f004 fcfd 	bl	8008144 <HAL_UART_Transmit>
  }

  // Initialize LSM6DSO
  sprintf(uart_buffer, "Initializing LSM6DSO...\r\n");
 800374a:	4952      	ldr	r1, [pc, #328]	@ (8003894 <main+0x2a8>)
 800374c:	4849      	ldr	r0, [pc, #292]	@ (8003874 <main+0x288>)
 800374e:	f006 f9f5 	bl	8009b3c <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003752:	4848      	ldr	r0, [pc, #288]	@ (8003874 <main+0x288>)
 8003754:	f7fc fdac 	bl	80002b0 <strlen>
 8003758:	4603      	mov	r3, r0
 800375a:	b29a      	uxth	r2, r3
 800375c:	f04f 33ff 	mov.w	r3, #4294967295
 8003760:	4944      	ldr	r1, [pc, #272]	@ (8003874 <main+0x288>)
 8003762:	4845      	ldr	r0, [pc, #276]	@ (8003878 <main+0x28c>)
 8003764:	f004 fcee 	bl	8008144 <HAL_UART_Transmit>

  dev_ctx.write_reg = platform_write;
 8003768:	4b4b      	ldr	r3, [pc, #300]	@ (8003898 <main+0x2ac>)
 800376a:	4a4c      	ldr	r2, [pc, #304]	@ (800389c <main+0x2b0>)
 800376c:	601a      	str	r2, [r3, #0]
  dev_ctx.read_reg = platform_read;
 800376e:	4b4a      	ldr	r3, [pc, #296]	@ (8003898 <main+0x2ac>)
 8003770:	4a4b      	ldr	r2, [pc, #300]	@ (80038a0 <main+0x2b4>)
 8003772:	605a      	str	r2, [r3, #4]
  dev_ctx.handle = &hi2c1;
 8003774:	4b48      	ldr	r3, [pc, #288]	@ (8003898 <main+0x2ac>)
 8003776:	4a42      	ldr	r2, [pc, #264]	@ (8003880 <main+0x294>)
 8003778:	60da      	str	r2, [r3, #12]

  // Check device ID
  lsm6dso_device_id_get(&dev_ctx, &whoamI_lsm);
 800377a:	494a      	ldr	r1, [pc, #296]	@ (80038a4 <main+0x2b8>)
 800377c:	4846      	ldr	r0, [pc, #280]	@ (8003898 <main+0x2ac>)
 800377e:	f7ff fcfa 	bl	8003176 <lsm6dso_device_id_get>
  if (whoamI_lsm == LSM6DSO_WHO_AM_I) {
 8003782:	4b48      	ldr	r3, [pc, #288]	@ (80038a4 <main+0x2b8>)
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	2b0f      	cmp	r3, #15
 8003788:	d112      	bne.n	80037b0 <main+0x1c4>
    sprintf(uart_buffer, "LSM6DSO WHO_AM_I is OK: 0x%02X\r\n", whoamI_lsm);
 800378a:	4b46      	ldr	r3, [pc, #280]	@ (80038a4 <main+0x2b8>)
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	461a      	mov	r2, r3
 8003790:	4945      	ldr	r1, [pc, #276]	@ (80038a8 <main+0x2bc>)
 8003792:	4838      	ldr	r0, [pc, #224]	@ (8003874 <main+0x288>)
 8003794:	f006 f9d2 	bl	8009b3c <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003798:	4836      	ldr	r0, [pc, #216]	@ (8003874 <main+0x288>)
 800379a:	f7fc fd89 	bl	80002b0 <strlen>
 800379e:	4603      	mov	r3, r0
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	f04f 33ff 	mov.w	r3, #4294967295
 80037a6:	4933      	ldr	r1, [pc, #204]	@ (8003874 <main+0x288>)
 80037a8:	4833      	ldr	r0, [pc, #204]	@ (8003878 <main+0x28c>)
 80037aa:	f004 fccb 	bl	8008144 <HAL_UART_Transmit>
 80037ae:	e011      	b.n	80037d4 <main+0x1e8>
  } else {
    sprintf(uart_buffer, "LSM6DSO WHO_AM_I FAILED! Expected 0x%02X, got 0x%02X\r\n", LSM6DSO_WHO_AM_I, whoamI_lsm);
 80037b0:	4b3c      	ldr	r3, [pc, #240]	@ (80038a4 <main+0x2b8>)
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	220f      	movs	r2, #15
 80037b6:	493d      	ldr	r1, [pc, #244]	@ (80038ac <main+0x2c0>)
 80037b8:	482e      	ldr	r0, [pc, #184]	@ (8003874 <main+0x288>)
 80037ba:	f006 f9bf 	bl	8009b3c <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80037be:	482d      	ldr	r0, [pc, #180]	@ (8003874 <main+0x288>)
 80037c0:	f7fc fd76 	bl	80002b0 <strlen>
 80037c4:	4603      	mov	r3, r0
 80037c6:	b29a      	uxth	r2, r3
 80037c8:	f04f 33ff 	mov.w	r3, #4294967295
 80037cc:	4929      	ldr	r1, [pc, #164]	@ (8003874 <main+0x288>)
 80037ce:	482a      	ldr	r0, [pc, #168]	@ (8003878 <main+0x28c>)
 80037d0:	f004 fcb8 	bl	8008144 <HAL_UART_Transmit>
    // Error_Handler(); // Decide if this is fatal
  }

  // Restore default configuration
  lsm6dso_reset_set(&dev_ctx, PROPERTY_ENABLE);
 80037d4:	2101      	movs	r1, #1
 80037d6:	4830      	ldr	r0, [pc, #192]	@ (8003898 <main+0x2ac>)
 80037d8:	f7ff fcde 	bl	8003198 <lsm6dso_reset_set>
  do {
    lsm6dso_reset_get(&dev_ctx, &rst_lsm);
 80037dc:	4934      	ldr	r1, [pc, #208]	@ (80038b0 <main+0x2c4>)
 80037de:	482e      	ldr	r0, [pc, #184]	@ (8003898 <main+0x2ac>)
 80037e0:	f7ff fd00 	bl	80031e4 <lsm6dso_reset_get>
  } while (rst_lsm);
 80037e4:	4b32      	ldr	r3, [pc, #200]	@ (80038b0 <main+0x2c4>)
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1f7      	bne.n	80037dc <main+0x1f0>

  // Enable Block Data Update
  lsm6dso_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 80037ec:	2101      	movs	r1, #1
 80037ee:	482a      	ldr	r0, [pc, #168]	@ (8003898 <main+0x2ac>)
 80037f0:	f7ff fbd4 	bl	8002f9c <lsm6dso_block_data_update_set>

  // Set Output Data Rate for Accelerometer and Gyroscope
  lsm6dso_xl_data_rate_set(&dev_ctx, LSM6DSO_XL_ODR_104Hz); // 104 Hz ODR for Accelerometer
 80037f4:	2104      	movs	r1, #4
 80037f6:	4828      	ldr	r0, [pc, #160]	@ (8003898 <main+0x2ac>)
 80037f8:	f7ff f9b6 	bl	8002b68 <lsm6dso_xl_data_rate_set>
  lsm6dso_gy_data_rate_set(&dev_ctx, LSM6DSO_GY_ODR_104Hz); // 104 Hz ODR for Gyroscope
 80037fc:	2104      	movs	r1, #4
 80037fe:	4826      	ldr	r0, [pc, #152]	@ (8003898 <main+0x2ac>)
 8003800:	f7ff fad2 	bl	8002da8 <lsm6dso_gy_data_rate_set>

  // Set Full Scale for Accelerometer and Gyroscope
  lsm6dso_xl_full_scale_set(&dev_ctx, LSM6DSO_16g);    // +/- 16g Full Scale for Accelerometer
 8003804:	2101      	movs	r1, #1
 8003806:	4824      	ldr	r0, [pc, #144]	@ (8003898 <main+0x2ac>)
 8003808:	f7ff f987 	bl	8002b1a <lsm6dso_xl_full_scale_set>
  lsm6dso_gy_full_scale_set(&dev_ctx, LSM6DSO_2000dps); // +/- 2000 dps Full Scale for Gyroscope
 800380c:	2106      	movs	r1, #6
 800380e:	4822      	ldr	r0, [pc, #136]	@ (8003898 <main+0x2ac>)
 8003810:	f7ff faa4 	bl	8002d5c <lsm6dso_gy_full_scale_set>

  // Make sure xl_fs_mode is set to 0 to ensure 16g works correctly
  uint8_t ctrl8_xl_val = 0;
 8003814:	2300      	movs	r3, #0
 8003816:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  lsm6dso_read_reg(&dev_ctx, LSM6DSO_CTRL8_XL, &ctrl8_xl_val, 1);
 800381a:	f107 0256 	add.w	r2, r7, #86	@ 0x56
 800381e:	2301      	movs	r3, #1
 8003820:	2117      	movs	r1, #23
 8003822:	481d      	ldr	r0, [pc, #116]	@ (8003898 <main+0x2ac>)
 8003824:	f7ff f949 	bl	8002aba <lsm6dso_read_reg>
  // Clear the xl_fs_mode bit (bit 1) to ensure proper 16g operation
  ctrl8_xl_val &= ~(1 << 1);
 8003828:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800382c:	f023 0302 	bic.w	r3, r3, #2
 8003830:	b2db      	uxtb	r3, r3
 8003832:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  lsm6dso_write_reg(&dev_ctx, LSM6DSO_CTRL8_XL, &ctrl8_xl_val, 1);
 8003836:	f107 0256 	add.w	r2, r7, #86	@ 0x56
 800383a:	2301      	movs	r3, #1
 800383c:	2117      	movs	r1, #23
 800383e:	4816      	ldr	r0, [pc, #88]	@ (8003898 <main+0x2ac>)
 8003840:	f7ff f953 	bl	8002aea <lsm6dso_write_reg>
  
  // ---- START DEBUG: Read back CTRL1_XL and CTRL8_XL ----
  uint8_t ctrl1_xl_val = 0;
 8003844:	2300      	movs	r3, #0
 8003846:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  if (lsm6dso_read_reg(&dev_ctx, LSM6DSO_CTRL1_XL, &ctrl1_xl_val, 1) == 0) {
 800384a:	f107 0255 	add.w	r2, r7, #85	@ 0x55
 800384e:	2301      	movs	r3, #1
 8003850:	2110      	movs	r1, #16
 8003852:	4811      	ldr	r0, [pc, #68]	@ (8003898 <main+0x2ac>)
 8003854:	f7ff f931 	bl	8002aba <lsm6dso_read_reg>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d12c      	bne.n	80038b8 <main+0x2cc>
    sprintf(uart_buffer, "LSM6DSO CTRL1_XL after set: 0x%02X\r\n", ctrl1_xl_val);
 800385e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8003862:	461a      	mov	r2, r3
 8003864:	4913      	ldr	r1, [pc, #76]	@ (80038b4 <main+0x2c8>)
 8003866:	4803      	ldr	r0, [pc, #12]	@ (8003874 <main+0x288>)
 8003868:	f006 f968 	bl	8009b3c <siprintf>
 800386c:	e028      	b.n	80038c0 <main+0x2d4>
 800386e:	bf00      	nop
 8003870:	0800ce0c 	.word	0x0800ce0c
 8003874:	20000c40 	.word	0x20000c40
 8003878:	20000478 	.word	0x20000478
 800387c:	0800ce2c 	.word	0x0800ce2c
 8003880:	20000424 	.word	0x20000424
 8003884:	0800ce50 	.word	0x0800ce50
 8003888:	0800ce78 	.word	0x0800ce78
 800388c:	0800cea0 	.word	0x0800cea0
 8003890:	0800ced0 	.word	0x0800ced0
 8003894:	0800cef4 	.word	0x0800cef4
 8003898:	200009e0 	.word	0x200009e0
 800389c:	080032e9 	.word	0x080032e9
 80038a0:	0800332f 	.word	0x0800332f
 80038a4:	20000d52 	.word	0x20000d52
 80038a8:	0800cf10 	.word	0x0800cf10
 80038ac:	0800cf34 	.word	0x0800cf34
 80038b0:	20000d53 	.word	0x20000d53
 80038b4:	0800cf6c 	.word	0x0800cf6c
  } else {
    sprintf(uart_buffer, "LSM6DSO Failed to read CTRL1_XL\r\n");
 80038b8:	49a1      	ldr	r1, [pc, #644]	@ (8003b40 <main+0x554>)
 80038ba:	48a2      	ldr	r0, [pc, #648]	@ (8003b44 <main+0x558>)
 80038bc:	f006 f93e 	bl	8009b3c <siprintf>
  }
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80038c0:	48a0      	ldr	r0, [pc, #640]	@ (8003b44 <main+0x558>)
 80038c2:	f7fc fcf5 	bl	80002b0 <strlen>
 80038c6:	4603      	mov	r3, r0
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	f04f 33ff 	mov.w	r3, #4294967295
 80038ce:	499d      	ldr	r1, [pc, #628]	@ (8003b44 <main+0x558>)
 80038d0:	489d      	ldr	r0, [pc, #628]	@ (8003b48 <main+0x55c>)
 80038d2:	f004 fc37 	bl	8008144 <HAL_UART_Transmit>
  
  lsm6dso_read_reg(&dev_ctx, LSM6DSO_CTRL8_XL, &ctrl8_xl_val, 1);
 80038d6:	f107 0256 	add.w	r2, r7, #86	@ 0x56
 80038da:	2301      	movs	r3, #1
 80038dc:	2117      	movs	r1, #23
 80038de:	489b      	ldr	r0, [pc, #620]	@ (8003b4c <main+0x560>)
 80038e0:	f7ff f8eb 	bl	8002aba <lsm6dso_read_reg>
  sprintf(uart_buffer, "LSM6DSO CTRL8_XL after set: 0x%02X\r\n", ctrl8_xl_val);
 80038e4:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 80038e8:	461a      	mov	r2, r3
 80038ea:	4999      	ldr	r1, [pc, #612]	@ (8003b50 <main+0x564>)
 80038ec:	4895      	ldr	r0, [pc, #596]	@ (8003b44 <main+0x558>)
 80038ee:	f006 f925 	bl	8009b3c <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80038f2:	4894      	ldr	r0, [pc, #592]	@ (8003b44 <main+0x558>)
 80038f4:	f7fc fcdc 	bl	80002b0 <strlen>
 80038f8:	4603      	mov	r3, r0
 80038fa:	b29a      	uxth	r2, r3
 80038fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003900:	4990      	ldr	r1, [pc, #576]	@ (8003b44 <main+0x558>)
 8003902:	4891      	ldr	r0, [pc, #580]	@ (8003b48 <main+0x55c>)
 8003904:	f004 fc1e 	bl	8008144 <HAL_UART_Transmit>
  // ---- END DEBUG ----

  sprintf(uart_buffer, "LSM6DSO Initialized and Configured (XL:104Hz/16g, GY:104Hz/2000dps).\r\n");
 8003908:	4992      	ldr	r1, [pc, #584]	@ (8003b54 <main+0x568>)
 800390a:	488e      	ldr	r0, [pc, #568]	@ (8003b44 <main+0x558>)
 800390c:	f006 f916 	bl	8009b3c <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003910:	488c      	ldr	r0, [pc, #560]	@ (8003b44 <main+0x558>)
 8003912:	f7fc fccd 	bl	80002b0 <strlen>
 8003916:	4603      	mov	r3, r0
 8003918:	b29a      	uxth	r2, r3
 800391a:	f04f 33ff 	mov.w	r3, #4294967295
 800391e:	4989      	ldr	r1, [pc, #548]	@ (8003b44 <main+0x558>)
 8003920:	4889      	ldr	r0, [pc, #548]	@ (8003b48 <main+0x55c>)
 8003922:	f004 fc0f 	bl	8008144 <HAL_UART_Transmit>


  // Initialize BMP390 using the new driver
  DRIVER_BMP390_LINK_INIT(&bmp390_handle, bmp390_handle_t);
 8003926:	f44f 7214 	mov.w	r2, #592	@ 0x250
 800392a:	2100      	movs	r1, #0
 800392c:	488a      	ldr	r0, [pc, #552]	@ (8003b58 <main+0x56c>)
 800392e:	f006 f9a7 	bl	8009c80 <memset>
  DRIVER_BMP390_LINK_IIC_INIT(&bmp390_handle, bmp390_i2c_interface_init);
 8003932:	4b89      	ldr	r3, [pc, #548]	@ (8003b58 <main+0x56c>)
 8003934:	4a89      	ldr	r2, [pc, #548]	@ (8003b5c <main+0x570>)
 8003936:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
  DRIVER_BMP390_LINK_IIC_DEINIT(&bmp390_handle, bmp390_i2c_interface_deinit);
 800393a:	4b87      	ldr	r3, [pc, #540]	@ (8003b58 <main+0x56c>)
 800393c:	4a88      	ldr	r2, [pc, #544]	@ (8003b60 <main+0x574>)
 800393e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  DRIVER_BMP390_LINK_IIC_READ(&bmp390_handle, bmp390_i2c_read);
 8003942:	4b85      	ldr	r3, [pc, #532]	@ (8003b58 <main+0x56c>)
 8003944:	4a87      	ldr	r2, [pc, #540]	@ (8003b64 <main+0x578>)
 8003946:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
  DRIVER_BMP390_LINK_IIC_WRITE(&bmp390_handle, bmp390_i2c_write);
 800394a:	4b83      	ldr	r3, [pc, #524]	@ (8003b58 <main+0x56c>)
 800394c:	4a86      	ldr	r2, [pc, #536]	@ (8003b68 <main+0x57c>)
 800394e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
  DRIVER_BMP390_LINK_DELAY_MS(&bmp390_handle, bmp390_delay_ms);
 8003952:	4b81      	ldr	r3, [pc, #516]	@ (8003b58 <main+0x56c>)
 8003954:	4a85      	ldr	r2, [pc, #532]	@ (8003b6c <main+0x580>)
 8003956:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228
  DRIVER_BMP390_LINK_DEBUG_PRINT(&bmp390_handle, bmp390_debug_print);
 800395a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b58 <main+0x56c>)
 800395c:	4a84      	ldr	r2, [pc, #528]	@ (8003b70 <main+0x584>)
 800395e:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c

  // Link dummy SPI functions as well, even if not used, to satisfy driver checks
  DRIVER_BMP390_LINK_SPI_INIT(&bmp390_handle, bmp390_spi_interface_init);
 8003962:	4b7d      	ldr	r3, [pc, #500]	@ (8003b58 <main+0x56c>)
 8003964:	4a83      	ldr	r2, [pc, #524]	@ (8003b74 <main+0x588>)
 8003966:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  DRIVER_BMP390_LINK_SPI_DEINIT(&bmp390_handle, bmp390_spi_interface_deinit);
 800396a:	4b7b      	ldr	r3, [pc, #492]	@ (8003b58 <main+0x56c>)
 800396c:	4a82      	ldr	r2, [pc, #520]	@ (8003b78 <main+0x58c>)
 800396e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
  DRIVER_BMP390_LINK_SPI_READ(&bmp390_handle, bmp390_spi_read);
 8003972:	4b79      	ldr	r3, [pc, #484]	@ (8003b58 <main+0x56c>)
 8003974:	4a81      	ldr	r2, [pc, #516]	@ (8003b7c <main+0x590>)
 8003976:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
  DRIVER_BMP390_LINK_SPI_WRITE(&bmp390_handle, bmp390_spi_write);
 800397a:	4b77      	ldr	r3, [pc, #476]	@ (8003b58 <main+0x56c>)
 800397c:	4a80      	ldr	r2, [pc, #512]	@ (8003b80 <main+0x594>)
 800397e:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220

  bmp390_set_interface(&bmp390_handle, BMP390_INTERFACE_IIC);
 8003982:	2100      	movs	r1, #0
 8003984:	4874      	ldr	r0, [pc, #464]	@ (8003b58 <main+0x56c>)
 8003986:	f7ff f882 	bl	8002a8e <bmp390_set_interface>
  // IMPORTANT: Set the correct I2C address based on your SDO/AD0 pin connection
  bmp390_set_addr_pin(&bmp390_handle, BMP390_ADDRESS_ADO_HIGH); // Corrected: Use 0x77 as detected by scan
 800398a:	21ee      	movs	r1, #238	@ 0xee
 800398c:	4872      	ldr	r0, [pc, #456]	@ (8003b58 <main+0x56c>)
 800398e:	f7ff f869 	bl	8002a64 <bmp390_set_addr_pin>

  sprintf(uart_buffer, "Initializing BMP390 (new driver)...\r\n");
 8003992:	497c      	ldr	r1, [pc, #496]	@ (8003b84 <main+0x598>)
 8003994:	486b      	ldr	r0, [pc, #428]	@ (8003b44 <main+0x558>)
 8003996:	f006 f8d1 	bl	8009b3c <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 800399a:	486a      	ldr	r0, [pc, #424]	@ (8003b44 <main+0x558>)
 800399c:	f7fc fc88 	bl	80002b0 <strlen>
 80039a0:	4603      	mov	r3, r0
 80039a2:	b29a      	uxth	r2, r3
 80039a4:	f04f 33ff 	mov.w	r3, #4294967295
 80039a8:	4966      	ldr	r1, [pc, #408]	@ (8003b44 <main+0x558>)
 80039aa:	4867      	ldr	r0, [pc, #412]	@ (8003b48 <main+0x55c>)
 80039ac:	f004 fbca 	bl	8008144 <HAL_UART_Transmit>

  if (bmp390_init(&bmp390_handle) != 0) {
 80039b0:	4869      	ldr	r0, [pc, #420]	@ (8003b58 <main+0x56c>)
 80039b2:	f7fe fd0b 	bl	80023cc <bmp390_init>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d011      	beq.n	80039e0 <main+0x3f4>
      sprintf(uart_buffer, "BMP390 new driver initialization FAILED!\r\n");
 80039bc:	4972      	ldr	r1, [pc, #456]	@ (8003b88 <main+0x59c>)
 80039be:	4861      	ldr	r0, [pc, #388]	@ (8003b44 <main+0x558>)
 80039c0:	f006 f8bc 	bl	8009b3c <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80039c4:	485f      	ldr	r0, [pc, #380]	@ (8003b44 <main+0x558>)
 80039c6:	f7fc fc73 	bl	80002b0 <strlen>
 80039ca:	4603      	mov	r3, r0
 80039cc:	b29a      	uxth	r2, r3
 80039ce:	f04f 33ff 	mov.w	r3, #4294967295
 80039d2:	495c      	ldr	r1, [pc, #368]	@ (8003b44 <main+0x558>)
 80039d4:	485c      	ldr	r0, [pc, #368]	@ (8003b48 <main+0x55c>)
 80039d6:	f004 fbb5 	bl	8008144 <HAL_UART_Transmit>
      Error_Handler();
 80039da:	f000 ff3d 	bl	8004858 <Error_Handler>
 80039de:	e0f4      	b.n	8003bca <main+0x5de>
  } else {
      sprintf(uart_buffer, "BMP390 new driver initialized successfully!\r\n");
 80039e0:	496a      	ldr	r1, [pc, #424]	@ (8003b8c <main+0x5a0>)
 80039e2:	4858      	ldr	r0, [pc, #352]	@ (8003b44 <main+0x558>)
 80039e4:	f006 f8aa 	bl	8009b3c <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80039e8:	4856      	ldr	r0, [pc, #344]	@ (8003b44 <main+0x558>)
 80039ea:	f7fc fc61 	bl	80002b0 <strlen>
 80039ee:	4603      	mov	r3, r0
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	f04f 33ff 	mov.w	r3, #4294967295
 80039f6:	4953      	ldr	r1, [pc, #332]	@ (8003b44 <main+0x558>)
 80039f8:	4853      	ldr	r0, [pc, #332]	@ (8003b48 <main+0x55c>)
 80039fa:	f004 fba3 	bl	8008144 <HAL_UART_Transmit>

      // Configure sensor settings
      sprintf(uart_buffer, "Configuring BMP390...\r\n");
 80039fe:	4964      	ldr	r1, [pc, #400]	@ (8003b90 <main+0x5a4>)
 8003a00:	4850      	ldr	r0, [pc, #320]	@ (8003b44 <main+0x558>)
 8003a02:	f006 f89b 	bl	8009b3c <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003a06:	484f      	ldr	r0, [pc, #316]	@ (8003b44 <main+0x558>)
 8003a08:	f7fc fc52 	bl	80002b0 <strlen>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	b29a      	uxth	r2, r3
 8003a10:	f04f 33ff 	mov.w	r3, #4294967295
 8003a14:	494b      	ldr	r1, [pc, #300]	@ (8003b44 <main+0x558>)
 8003a16:	484c      	ldr	r0, [pc, #304]	@ (8003b48 <main+0x55c>)
 8003a18:	f004 fb94 	bl	8008144 <HAL_UART_Transmit>

      if (bmp390_set_pressure_oversampling(&bmp390_handle, BMP390_OVERSAMPLING_x8) != 0) {
 8003a1c:	2103      	movs	r1, #3
 8003a1e:	484e      	ldr	r0, [pc, #312]	@ (8003b58 <main+0x56c>)
 8003a20:	f7fe fbbc 	bl	800219c <bmp390_set_pressure_oversampling>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d010      	beq.n	8003a4c <main+0x460>
          sprintf(uart_buffer, "BMP390: Failed to set pressure oversampling\r\n");
 8003a2a:	495a      	ldr	r1, [pc, #360]	@ (8003b94 <main+0x5a8>)
 8003a2c:	4845      	ldr	r0, [pc, #276]	@ (8003b44 <main+0x558>)
 8003a2e:	f006 f885 	bl	8009b3c <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY); Error_Handler();
 8003a32:	4844      	ldr	r0, [pc, #272]	@ (8003b44 <main+0x558>)
 8003a34:	f7fc fc3c 	bl	80002b0 <strlen>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a40:	4940      	ldr	r1, [pc, #256]	@ (8003b44 <main+0x558>)
 8003a42:	4841      	ldr	r0, [pc, #260]	@ (8003b48 <main+0x55c>)
 8003a44:	f004 fb7e 	bl	8008144 <HAL_UART_Transmit>
 8003a48:	f000 ff06 	bl	8004858 <Error_Handler>
      }
      if (bmp390_set_temperature_oversampling(&bmp390_handle, BMP390_OVERSAMPLING_x1) != 0) {
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	4842      	ldr	r0, [pc, #264]	@ (8003b58 <main+0x56c>)
 8003a50:	f7fe fbf0 	bl	8002234 <bmp390_set_temperature_oversampling>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d010      	beq.n	8003a7c <main+0x490>
          sprintf(uart_buffer, "BMP390: Failed to set temperature oversampling\r\n");
 8003a5a:	494f      	ldr	r1, [pc, #316]	@ (8003b98 <main+0x5ac>)
 8003a5c:	4839      	ldr	r0, [pc, #228]	@ (8003b44 <main+0x558>)
 8003a5e:	f006 f86d 	bl	8009b3c <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY); Error_Handler();
 8003a62:	4838      	ldr	r0, [pc, #224]	@ (8003b44 <main+0x558>)
 8003a64:	f7fc fc24 	bl	80002b0 <strlen>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	b29a      	uxth	r2, r3
 8003a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a70:	4934      	ldr	r1, [pc, #208]	@ (8003b44 <main+0x558>)
 8003a72:	4835      	ldr	r0, [pc, #212]	@ (8003b48 <main+0x55c>)
 8003a74:	f004 fb66 	bl	8008144 <HAL_UART_Transmit>
 8003a78:	f000 feee 	bl	8004858 <Error_Handler>
      }
      if (bmp390_set_odr(&bmp390_handle, BMP390_ODR_25_HZ) != 0) { // Revert to 25 Hz ODR
 8003a7c:	2103      	movs	r1, #3
 8003a7e:	4836      	ldr	r0, [pc, #216]	@ (8003b58 <main+0x56c>)
 8003a80:	f7fe fc28 	bl	80022d4 <bmp390_set_odr>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d010      	beq.n	8003aac <main+0x4c0>
          sprintf(uart_buffer, "BMP390: Failed to set ODR to 25Hz\r\n");
 8003a8a:	4944      	ldr	r1, [pc, #272]	@ (8003b9c <main+0x5b0>)
 8003a8c:	482d      	ldr	r0, [pc, #180]	@ (8003b44 <main+0x558>)
 8003a8e:	f006 f855 	bl	8009b3c <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY); Error_Handler();
 8003a92:	482c      	ldr	r0, [pc, #176]	@ (8003b44 <main+0x558>)
 8003a94:	f7fc fc0c 	bl	80002b0 <strlen>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	b29a      	uxth	r2, r3
 8003a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8003aa0:	4928      	ldr	r1, [pc, #160]	@ (8003b44 <main+0x558>)
 8003aa2:	4829      	ldr	r0, [pc, #164]	@ (8003b48 <main+0x55c>)
 8003aa4:	f004 fb4e 	bl	8008144 <HAL_UART_Transmit>
 8003aa8:	f000 fed6 	bl	8004858 <Error_Handler>
      }
      if (bmp390_set_pressure(&bmp390_handle, BMP390_BOOL_TRUE) != 0) { // Enable pressure
 8003aac:	2101      	movs	r1, #1
 8003aae:	482a      	ldr	r0, [pc, #168]	@ (8003b58 <main+0x56c>)
 8003ab0:	f7fe fa88 	bl	8001fc4 <bmp390_set_pressure>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d010      	beq.n	8003adc <main+0x4f0>
          sprintf(uart_buffer, "BMP390: Failed to enable pressure measurement\r\n");
 8003aba:	4939      	ldr	r1, [pc, #228]	@ (8003ba0 <main+0x5b4>)
 8003abc:	4821      	ldr	r0, [pc, #132]	@ (8003b44 <main+0x558>)
 8003abe:	f006 f83d 	bl	8009b3c <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY); Error_Handler();
 8003ac2:	4820      	ldr	r0, [pc, #128]	@ (8003b44 <main+0x558>)
 8003ac4:	f7fc fbf4 	bl	80002b0 <strlen>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	f04f 33ff 	mov.w	r3, #4294967295
 8003ad0:	491c      	ldr	r1, [pc, #112]	@ (8003b44 <main+0x558>)
 8003ad2:	481d      	ldr	r0, [pc, #116]	@ (8003b48 <main+0x55c>)
 8003ad4:	f004 fb36 	bl	8008144 <HAL_UART_Transmit>
 8003ad8:	f000 febe 	bl	8004858 <Error_Handler>
      }
      if (bmp390_set_temperature(&bmp390_handle, BMP390_BOOL_TRUE) != 0) { // Enable temperature
 8003adc:	2101      	movs	r1, #1
 8003ade:	481e      	ldr	r0, [pc, #120]	@ (8003b58 <main+0x56c>)
 8003ae0:	f7fe fabc 	bl	800205c <bmp390_set_temperature>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d010      	beq.n	8003b0c <main+0x520>
          sprintf(uart_buffer, "BMP390: Failed to enable temperature measurement\r\n");
 8003aea:	492e      	ldr	r1, [pc, #184]	@ (8003ba4 <main+0x5b8>)
 8003aec:	4815      	ldr	r0, [pc, #84]	@ (8003b44 <main+0x558>)
 8003aee:	f006 f825 	bl	8009b3c <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY); Error_Handler();
 8003af2:	4814      	ldr	r0, [pc, #80]	@ (8003b44 <main+0x558>)
 8003af4:	f7fc fbdc 	bl	80002b0 <strlen>
 8003af8:	4603      	mov	r3, r0
 8003afa:	b29a      	uxth	r2, r3
 8003afc:	f04f 33ff 	mov.w	r3, #4294967295
 8003b00:	4910      	ldr	r1, [pc, #64]	@ (8003b44 <main+0x558>)
 8003b02:	4811      	ldr	r0, [pc, #68]	@ (8003b48 <main+0x55c>)
 8003b04:	f004 fb1e 	bl	8008144 <HAL_UART_Transmit>
 8003b08:	f000 fea6 	bl	8004858 <Error_Handler>
      }
      if (bmp390_set_mode(&bmp390_handle, BMP390_MODE_NORMAL_MODE) != 0) {
 8003b0c:	2103      	movs	r1, #3
 8003b0e:	4812      	ldr	r0, [pc, #72]	@ (8003b58 <main+0x56c>)
 8003b10:	f7fe faf4 	bl	80020fc <bmp390_set_mode>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d048      	beq.n	8003bac <main+0x5c0>
          sprintf(uart_buffer, "BMP390: Failed to set normal mode!\r\n");
 8003b1a:	4923      	ldr	r1, [pc, #140]	@ (8003ba8 <main+0x5bc>)
 8003b1c:	4809      	ldr	r0, [pc, #36]	@ (8003b44 <main+0x558>)
 8003b1e:	f006 f80d 	bl	8009b3c <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY); Error_Handler();
 8003b22:	4808      	ldr	r0, [pc, #32]	@ (8003b44 <main+0x558>)
 8003b24:	f7fc fbc4 	bl	80002b0 <strlen>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b30:	4904      	ldr	r1, [pc, #16]	@ (8003b44 <main+0x558>)
 8003b32:	4805      	ldr	r0, [pc, #20]	@ (8003b48 <main+0x55c>)
 8003b34:	f004 fb06 	bl	8008144 <HAL_UART_Transmit>
 8003b38:	f000 fe8e 	bl	8004858 <Error_Handler>
 8003b3c:	e045      	b.n	8003bca <main+0x5de>
 8003b3e:	bf00      	nop
 8003b40:	0800cf94 	.word	0x0800cf94
 8003b44:	20000c40 	.word	0x20000c40
 8003b48:	20000478 	.word	0x20000478
 8003b4c:	200009e0 	.word	0x200009e0
 8003b50:	0800cfb8 	.word	0x0800cfb8
 8003b54:	0800cfe0 	.word	0x0800cfe0
 8003b58:	200009f0 	.word	0x200009f0
 8003b5c:	08003375 	.word	0x08003375
 8003b60:	08003385 	.word	0x08003385
 8003b64:	08003395 	.word	0x08003395
 8003b68:	080033e1 	.word	0x080033e1
 8003b6c:	0800342d 	.word	0x0800342d
 8003b70:	0800349f 	.word	0x0800349f
 8003b74:	08003443 	.word	0x08003443
 8003b78:	08003453 	.word	0x08003453
 8003b7c:	08003463 	.word	0x08003463
 8003b80:	08003481 	.word	0x08003481
 8003b84:	0800d028 	.word	0x0800d028
 8003b88:	0800d050 	.word	0x0800d050
 8003b8c:	0800d07c 	.word	0x0800d07c
 8003b90:	0800d0ac 	.word	0x0800d0ac
 8003b94:	0800d0c4 	.word	0x0800d0c4
 8003b98:	0800d0f4 	.word	0x0800d0f4
 8003b9c:	0800d128 	.word	0x0800d128
 8003ba0:	0800d14c 	.word	0x0800d14c
 8003ba4:	0800d17c 	.word	0x0800d17c
 8003ba8:	0800d1b0 	.word	0x0800d1b0
      } else {
          sprintf(uart_buffer, "BMP390 configured for Normal Mode (P_OSR_x8, T_OSR_x1, ODR_25Hz).\r\n");
 8003bac:	49a5      	ldr	r1, [pc, #660]	@ (8003e44 <main+0x858>)
 8003bae:	48a6      	ldr	r0, [pc, #664]	@ (8003e48 <main+0x85c>)
 8003bb0:	f005 ffc4 	bl	8009b3c <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003bb4:	48a4      	ldr	r0, [pc, #656]	@ (8003e48 <main+0x85c>)
 8003bb6:	f7fc fb7b 	bl	80002b0 <strlen>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc2:	49a1      	ldr	r1, [pc, #644]	@ (8003e48 <main+0x85c>)
 8003bc4:	48a1      	ldr	r0, [pc, #644]	@ (8003e4c <main+0x860>)
 8003bc6:	f004 fabd 	bl	8008144 <HAL_UART_Transmit>
      }
  }

  HAL_Delay(200); // Wait for sensor to stabilize and take first readings after mode set
 8003bca:	20c8      	movs	r0, #200	@ 0xc8
 8003bcc:	f001 f9ee 	bl	8004fac <HAL_Delay>

  float initial_pressure_pa_sum = 0;
 8003bd0:	f04f 0300 	mov.w	r3, #0
 8003bd4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  float initial_temperature_c_sum = 0;
 8003bd8:	f04f 0300 	mov.w	r3, #0
 8003bdc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  int valid_calibration_readings = 0;
 8003be0:	2300      	movs	r3, #0
 8003be2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cal_raw_p, cal_raw_t;
  float cal_p_pa, cal_t_c; // Pressure in Pa, Temp in Celsius

  sprintf(uart_buffer, "Calibrating BMP390 for altitude (takes a few readings)...\r\n");
 8003be6:	499a      	ldr	r1, [pc, #616]	@ (8003e50 <main+0x864>)
 8003be8:	4897      	ldr	r0, [pc, #604]	@ (8003e48 <main+0x85c>)
 8003bea:	f005 ffa7 	bl	8009b3c <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003bee:	4896      	ldr	r0, [pc, #600]	@ (8003e48 <main+0x85c>)
 8003bf0:	f7fc fb5e 	bl	80002b0 <strlen>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	b29a      	uxth	r2, r3
 8003bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8003bfc:	4992      	ldr	r1, [pc, #584]	@ (8003e48 <main+0x85c>)
 8003bfe:	4893      	ldr	r0, [pc, #588]	@ (8003e4c <main+0x860>)
 8003c00:	f004 faa0 	bl	8008144 <HAL_UART_Transmit>

  for (int i = 0; i < 5; i++) { // Take 5 readings for averaging
 8003c04:	2300      	movs	r3, #0
 8003c06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003c0a:	e063      	b.n	8003cd4 <main+0x6e8>
      if (bmp390_read_temperature_pressure(&bmp390_handle, &cal_raw_t, &cal_t_c, &cal_raw_p, &cal_p_pa) == 0) {
 8003c0c:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8003c10:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8003c14:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8003c18:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	4603      	mov	r3, r0
 8003c20:	488c      	ldr	r0, [pc, #560]	@ (8003e54 <main+0x868>)
 8003c22:	f7fe fd0b 	bl	800263c <bmp390_read_temperature_pressure>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d138      	bne.n	8003c9e <main+0x6b2>
          initial_pressure_pa_sum += cal_p_pa;
 8003c2c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003c30:	ed97 7a3a 	vldr	s14, [r7, #232]	@ 0xe8
 8003c34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c38:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8
          initial_temperature_c_sum += cal_t_c;
 8003c3c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003c40:	ed97 7a39 	vldr	s14, [r7, #228]	@ 0xe4
 8003c44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c48:	edc7 7a39 	vstr	s15, [r7, #228]	@ 0xe4
          valid_calibration_readings++;
 8003c4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c50:	3301      	adds	r3, #1
 8003c52:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
          sprintf(uart_buffer, "Calib reading %d: P=%.2f Pa, T=%.2f C\r\n", i + 1, cal_p_pa, cal_t_c);
 8003c56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c5a:	1c5e      	adds	r6, r3, #1
 8003c5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f7fc fc92 	bl	8000588 <__aeabi_f2d>
 8003c64:	4604      	mov	r4, r0
 8003c66:	460d      	mov	r5, r1
 8003c68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7fc fc8c 	bl	8000588 <__aeabi_f2d>
 8003c70:	4602      	mov	r2, r0
 8003c72:	460b      	mov	r3, r1
 8003c74:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c78:	e9cd 4500 	strd	r4, r5, [sp]
 8003c7c:	4632      	mov	r2, r6
 8003c7e:	4976      	ldr	r1, [pc, #472]	@ (8003e58 <main+0x86c>)
 8003c80:	4871      	ldr	r0, [pc, #452]	@ (8003e48 <main+0x85c>)
 8003c82:	f005 ff5b 	bl	8009b3c <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003c86:	4870      	ldr	r0, [pc, #448]	@ (8003e48 <main+0x85c>)
 8003c88:	f7fc fb12 	bl	80002b0 <strlen>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	f04f 33ff 	mov.w	r3, #4294967295
 8003c94:	496c      	ldr	r1, [pc, #432]	@ (8003e48 <main+0x85c>)
 8003c96:	486d      	ldr	r0, [pc, #436]	@ (8003e4c <main+0x860>)
 8003c98:	f004 fa54 	bl	8008144 <HAL_UART_Transmit>
 8003c9c:	e012      	b.n	8003cc4 <main+0x6d8>
      } else {
          sprintf(uart_buffer, "Calibration reading %d failed.\r\n", i + 1);
 8003c9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	496d      	ldr	r1, [pc, #436]	@ (8003e5c <main+0x870>)
 8003ca8:	4867      	ldr	r0, [pc, #412]	@ (8003e48 <main+0x85c>)
 8003caa:	f005 ff47 	bl	8009b3c <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003cae:	4866      	ldr	r0, [pc, #408]	@ (8003e48 <main+0x85c>)
 8003cb0:	f7fc fafe 	bl	80002b0 <strlen>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	f04f 33ff 	mov.w	r3, #4294967295
 8003cbc:	4962      	ldr	r1, [pc, #392]	@ (8003e48 <main+0x85c>)
 8003cbe:	4863      	ldr	r0, [pc, #396]	@ (8003e4c <main+0x860>)
 8003cc0:	f004 fa40 	bl	8008144 <HAL_UART_Transmit>
      }
      HAL_Delay(100); // Delay between readings (adjust based on ODR if necessary)
 8003cc4:	2064      	movs	r0, #100	@ 0x64
 8003cc6:	f001 f971 	bl	8004fac <HAL_Delay>
  for (int i = 0; i < 5; i++) { // Take 5 readings for averaging
 8003cca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003cce:	3301      	adds	r3, #1
 8003cd0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003cd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	dd97      	ble.n	8003c0c <main+0x620>
  }

  if (valid_calibration_readings > 0) {
 8003cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	dd50      	ble.n	8003d86 <main+0x79a>
      float avg_initial_pressure_pa = initial_pressure_pa_sum / valid_calibration_readings;
 8003ce4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ce8:	ee07 3a90 	vmov	s15, r3
 8003cec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cf0:	edd7 6a3a 	vldr	s13, [r7, #232]	@ 0xe8
 8003cf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cf8:	edc7 7a32 	vstr	s15, [r7, #200]	@ 0xc8
      float avg_initial_temperature_c = initial_temperature_c_sum / valid_calibration_readings;
 8003cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d00:	ee07 3a90 	vmov	s15, r3
 8003d04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d08:	edd7 6a39 	vldr	s13, [r7, #228]	@ 0xe4
 8003d0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d10:	edc7 7a31 	vstr	s15, [r7, #196]	@ 0xc4
      float known_initial_altitude_m = 0.0f; // Assume starting at 0m altitude for calibration
 8003d14:	f04f 0300 	mov.w	r3, #0
 8003d18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0

      calibrate_sea_level_pressure_hpa(avg_initial_pressure_pa / 100.0f, known_initial_altitude_m); // Convert Pa to hPa
 8003d1c:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 8003d20:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003e60 <main+0x874>
 8003d24:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003d28:	edd7 0a30 	vldr	s1, [r7, #192]	@ 0xc0
 8003d2c:	eeb0 0a47 	vmov.f32	s0, s14
 8003d30:	f7ff fbcc 	bl	80034cc <calibrate_sea_level_pressure_hpa>

      sprintf(uart_buffer, "BMP390 Calibrated. Avg P: %.2f Pa, Avg T: %.2f C. Sea Level P: %.2f hPa\r\n",
 8003d34:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8003d38:	f7fc fc26 	bl	8000588 <__aeabi_f2d>
 8003d3c:	4680      	mov	r8, r0
 8003d3e:	4689      	mov	r9, r1
 8003d40:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 8003d44:	f7fc fc20 	bl	8000588 <__aeabi_f2d>
 8003d48:	4604      	mov	r4, r0
 8003d4a:	460d      	mov	r5, r1
 8003d4c:	4b45      	ldr	r3, [pc, #276]	@ (8003e64 <main+0x878>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7fc fc19 	bl	8000588 <__aeabi_f2d>
 8003d56:	4602      	mov	r2, r0
 8003d58:	460b      	mov	r3, r1
 8003d5a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d5e:	e9cd 4500 	strd	r4, r5, [sp]
 8003d62:	4642      	mov	r2, r8
 8003d64:	464b      	mov	r3, r9
 8003d66:	4940      	ldr	r1, [pc, #256]	@ (8003e68 <main+0x87c>)
 8003d68:	4837      	ldr	r0, [pc, #220]	@ (8003e48 <main+0x85c>)
 8003d6a:	f005 fee7 	bl	8009b3c <siprintf>
              avg_initial_pressure_pa, avg_initial_temperature_c, sea_level_pressure_hpa);
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003d6e:	4836      	ldr	r0, [pc, #216]	@ (8003e48 <main+0x85c>)
 8003d70:	f7fc fa9e 	bl	80002b0 <strlen>
 8003d74:	4603      	mov	r3, r0
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	f04f 33ff 	mov.w	r3, #4294967295
 8003d7c:	4932      	ldr	r1, [pc, #200]	@ (8003e48 <main+0x85c>)
 8003d7e:	4833      	ldr	r0, [pc, #204]	@ (8003e4c <main+0x860>)
 8003d80:	f004 f9e0 	bl	8008144 <HAL_UART_Transmit>
 8003d84:	e011      	b.n	8003daa <main+0x7be>
  } else {
      sprintf(uart_buffer, "BMP390 Calibration failed. Using default sea level pressure (1013.25 hPa).\r\n");
 8003d86:	4939      	ldr	r1, [pc, #228]	@ (8003e6c <main+0x880>)
 8003d88:	482f      	ldr	r0, [pc, #188]	@ (8003e48 <main+0x85c>)
 8003d8a:	f005 fed7 	bl	8009b3c <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003d8e:	482e      	ldr	r0, [pc, #184]	@ (8003e48 <main+0x85c>)
 8003d90:	f7fc fa8e 	bl	80002b0 <strlen>
 8003d94:	4603      	mov	r3, r0
 8003d96:	b29a      	uxth	r2, r3
 8003d98:	f04f 33ff 	mov.w	r3, #4294967295
 8003d9c:	492a      	ldr	r1, [pc, #168]	@ (8003e48 <main+0x85c>)
 8003d9e:	482b      	ldr	r0, [pc, #172]	@ (8003e4c <main+0x860>)
 8003da0:	f004 f9d0 	bl	8008144 <HAL_UART_Transmit>
      sea_level_pressure_hpa = 1013.25f; // Default
 8003da4:	4b2f      	ldr	r3, [pc, #188]	@ (8003e64 <main+0x878>)
 8003da6:	4a32      	ldr	r2, [pc, #200]	@ (8003e70 <main+0x884>)
 8003da8:	601a      	str	r2, [r3, #0]
  }
  
  // Initialize ADXL375 high-g accelerometer
  sprintf(uart_buffer, "Initializing ADXL375 high-g accelerometer...\r\n");
 8003daa:	4932      	ldr	r1, [pc, #200]	@ (8003e74 <main+0x888>)
 8003dac:	4826      	ldr	r0, [pc, #152]	@ (8003e48 <main+0x85c>)
 8003dae:	f005 fec5 	bl	8009b3c <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003db2:	4825      	ldr	r0, [pc, #148]	@ (8003e48 <main+0x85c>)
 8003db4:	f7fc fa7c 	bl	80002b0 <strlen>
 8003db8:	4603      	mov	r3, r0
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8003dc0:	4921      	ldr	r1, [pc, #132]	@ (8003e48 <main+0x85c>)
 8003dc2:	4822      	ldr	r0, [pc, #136]	@ (8003e4c <main+0x860>)
 8003dc4:	f004 f9be 	bl	8008144 <HAL_UART_Transmit>
  
  adxl375_init();
 8003dc8:	f7fd f96e 	bl	80010a8 <adxl375_init>
  
  uint8_t adxl_id = adxl375_read(ADXL375_REG_DEVID);
 8003dcc:	2000      	movs	r0, #0
 8003dce:	f7fd f90d 	bl	8000fec <adxl375_read>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
  if (adxl_id == 0xE5) {
 8003dd8:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8003ddc:	2be5      	cmp	r3, #229	@ 0xe5
 8003dde:	f040 819b 	bne.w	8004118 <main+0xb2c>
      sprintf(uart_buffer, "ADXL375 initialized successfully. DEVID: 0x%02X (expected 0xE5)\r\n", adxl_id);
 8003de2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8003de6:	461a      	mov	r2, r3
 8003de8:	4923      	ldr	r1, [pc, #140]	@ (8003e78 <main+0x88c>)
 8003dea:	4817      	ldr	r0, [pc, #92]	@ (8003e48 <main+0x85c>)
 8003dec:	f005 fea6 	bl	8009b3c <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003df0:	4815      	ldr	r0, [pc, #84]	@ (8003e48 <main+0x85c>)
 8003df2:	f7fc fa5d 	bl	80002b0 <strlen>
 8003df6:	4603      	mov	r3, r0
 8003df8:	b29a      	uxth	r2, r3
 8003dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8003dfe:	4912      	ldr	r1, [pc, #72]	@ (8003e48 <main+0x85c>)
 8003e00:	4812      	ldr	r0, [pc, #72]	@ (8003e4c <main+0x860>)
 8003e02:	f004 f99f 	bl	8008144 <HAL_UART_Transmit>
      
      // Calibrate ADXL375 - assume device is positioned so Z reads 1G, X/Y read 0G
      sprintf(uart_buffer, "Calibrating ADXL375... Please keep device still with Z-axis up.\r\n");
 8003e06:	491d      	ldr	r1, [pc, #116]	@ (8003e7c <main+0x890>)
 8003e08:	480f      	ldr	r0, [pc, #60]	@ (8003e48 <main+0x85c>)
 8003e0a:	f005 fe97 	bl	8009b3c <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8003e0e:	480e      	ldr	r0, [pc, #56]	@ (8003e48 <main+0x85c>)
 8003e10:	f7fc fa4e 	bl	80002b0 <strlen>
 8003e14:	4603      	mov	r3, r0
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	f04f 33ff 	mov.w	r3, #4294967295
 8003e1c:	490a      	ldr	r1, [pc, #40]	@ (8003e48 <main+0x85c>)
 8003e1e:	480b      	ldr	r0, [pc, #44]	@ (8003e4c <main+0x860>)
 8003e20:	f004 f990 	bl	8008144 <HAL_UART_Transmit>
      
      // Take 50 samples and average them
      int32_t sum_x = 0, sum_y = 0, sum_z = 0;
 8003e24:	2300      	movs	r3, #0
 8003e26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003e30:	2300      	movs	r3, #0
 8003e32:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      int16_t raw_x, raw_y, raw_z;
      const int cal_samples = 50;
 8003e36:	2332      	movs	r3, #50	@ 0x32
 8003e38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
      
      for (int i = 0; i < cal_samples; i++) {
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e42:	e059      	b.n	8003ef8 <main+0x90c>
 8003e44:	0800d1d8 	.word	0x0800d1d8
 8003e48:	20000c40 	.word	0x20000c40
 8003e4c:	20000478 	.word	0x20000478
 8003e50:	0800d21c 	.word	0x0800d21c
 8003e54:	200009f0 	.word	0x200009f0
 8003e58:	0800d258 	.word	0x0800d258
 8003e5c:	0800d280 	.word	0x0800d280
 8003e60:	42c80000 	.word	0x42c80000
 8003e64:	20000d40 	.word	0x20000d40
 8003e68:	0800d2a4 	.word	0x0800d2a4
 8003e6c:	0800d2f0 	.word	0x0800d2f0
 8003e70:	447d5000 	.word	0x447d5000
 8003e74:	0800d340 	.word	0x0800d340
 8003e78:	0800d370 	.word	0x0800d370
 8003e7c:	0800d3b4 	.word	0x0800d3b4
          adxl375_read_xyz(&raw_x, &raw_y, &raw_z);
 8003e80:	f107 023e 	add.w	r2, r7, #62	@ 0x3e
 8003e84:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8003e88:	f107 0342 	add.w	r3, r7, #66	@ 0x42
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7fd f8cb 	bl	8001028 <adxl375_read_xyz>
          sum_x += raw_x;
 8003e92:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8003e96:	461a      	mov	r2, r3
 8003e98:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e9c:	4413      	add	r3, r2
 8003e9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
          sum_y += raw_y;
 8003ea2:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003eac:	4413      	add	r3, r2
 8003eae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
          sum_z += raw_z;
 8003eb2:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003ebc:	4413      	add	r3, r2
 8003ebe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          
          // Flash LED to show calibration in progress
          if (i % 10 == 0) {
 8003ec2:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 8003ec6:	4b8a      	ldr	r3, [pc, #552]	@ (80040f0 <main+0xb04>)
 8003ec8:	fb83 2301 	smull	r2, r3, r3, r1
 8003ecc:	109a      	asrs	r2, r3, #2
 8003ece:	17cb      	asrs	r3, r1, #31
 8003ed0:	1ad2      	subs	r2, r2, r3
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	4413      	add	r3, r2
 8003ed8:	005b      	lsls	r3, r3, #1
 8003eda:	1aca      	subs	r2, r1, r3
 8003edc:	2a00      	cmp	r2, #0
 8003ede:	d103      	bne.n	8003ee8 <main+0x8fc>
              HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8003ee0:	2101      	movs	r1, #1
 8003ee2:	4884      	ldr	r0, [pc, #528]	@ (80040f4 <main+0xb08>)
 8003ee4:	f001 fe7f 	bl	8005be6 <HAL_GPIO_TogglePin>
          }
          HAL_Delay(10);
 8003ee8:	200a      	movs	r0, #10
 8003eea:	f001 f85f 	bl	8004fac <HAL_Delay>
      for (int i = 0; i < cal_samples; i++) {
 8003eee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003ef8:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8003efc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003f00:	429a      	cmp	r2, r3
 8003f02:	dbbd      	blt.n	8003e80 <main+0x894>
      }
      
      // Calculate average readings
      float avg_x = (float)sum_x / cal_samples;
 8003f04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003f08:	ee07 3a90 	vmov	s15, r3
 8003f0c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003f10:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003f14:	ee07 3a90 	vmov	s15, r3
 8003f18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f20:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
      float avg_y = (float)sum_y / cal_samples;
 8003f24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f28:	ee07 3a90 	vmov	s15, r3
 8003f2c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003f30:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003f34:	ee07 3a90 	vmov	s15, r3
 8003f38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f40:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
      float avg_z = (float)sum_z / cal_samples;
 8003f44:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003f48:	ee07 3a90 	vmov	s15, r3
 8003f4c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003f50:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003f54:	ee07 3a90 	vmov	s15, r3
 8003f58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f60:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
      
      // Calculate offsets needed to make Z read 1G and X/Y read 0G
      // First, determine the expected 1G raw reading based on sensitivity
      float expected_1g_raw = 1000.0f / ADXL375_SENSITIVITY_MG_PER_LSB; // 1g = 1000mg
 8003f64:	4b64      	ldr	r3, [pc, #400]	@ (80040f8 <main+0xb0c>)
 8003f66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
      
      // Calculate the offset values (signed 8-bit, so max 127)
      // Offset registers act in the opposite direction of the measurement
      int8_t offset_x = -(int8_t)(avg_x / 4.0f); // ADXL375 datasheet specifies 15.6mg per LSB for offset registers
 8003f6a:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8003f6e:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003f72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f7a:	edc7 7a01 	vstr	s15, [r7, #4]
 8003f7e:	793b      	ldrb	r3, [r7, #4]
 8003f80:	b25b      	sxtb	r3, r3
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	425b      	negs	r3, r3
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      int8_t offset_y = -(int8_t)(avg_y / 4.0f);
 8003f8c:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8003f90:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003f94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f9c:	edc7 7a01 	vstr	s15, [r7, #4]
 8003fa0:	793b      	ldrb	r3, [r7, #4]
 8003fa2:	b25b      	sxtb	r3, r3
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	425b      	negs	r3, r3
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
      int8_t offset_z = -(int8_t)((avg_z - expected_1g_raw) / 4.0f);
 8003fae:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8003fb2:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8003fb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003fba:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003fbe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003fc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fc6:	edc7 7a01 	vstr	s15, [r7, #4]
 8003fca:	793b      	ldrb	r3, [r7, #4]
 8003fcc:	b25b      	sxtb	r3, r3
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	425b      	negs	r3, r3
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
      offset_x = (offset_x > 127) ? 127 : ((offset_x < -128) ? -128 : offset_x);
      offset_y = (offset_y > 127) ? 127 : ((offset_y < -128) ? -128 : offset_y);
      offset_z = (offset_z > 127) ? 127 : ((offset_z < -128) ? -128 : offset_z);
      
      // Write the offsets to the ADXL375
      adxl375_write_offsets(offset_x, offset_y, offset_z);
 8003fd8:	f997 20a5 	ldrsb.w	r2, [r7, #165]	@ 0xa5
 8003fdc:	f997 10a6 	ldrsb.w	r1, [r7, #166]	@ 0xa6
 8003fe0:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7fd f879 	bl	80010dc <adxl375_write_offsets>
      
      // Read back and verify the offsets
      int8_t read_offset_x, read_offset_y, read_offset_z;
      adxl375_read_offsets(&read_offset_x, &read_offset_y, &read_offset_z);
 8003fea:	f107 023b 	add.w	r2, r7, #59	@ 0x3b
 8003fee:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8003ff2:	f107 033d 	add.w	r3, r7, #61	@ 0x3d
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fd f88c 	bl	8001114 <adxl375_read_offsets>
      
      sprintf(uart_buffer, "ADXL375 Calibration Complete.\r\n");
 8003ffc:	493f      	ldr	r1, [pc, #252]	@ (80040fc <main+0xb10>)
 8003ffe:	4840      	ldr	r0, [pc, #256]	@ (8004100 <main+0xb14>)
 8004000:	f005 fd9c 	bl	8009b3c <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004004:	483e      	ldr	r0, [pc, #248]	@ (8004100 <main+0xb14>)
 8004006:	f7fc f953 	bl	80002b0 <strlen>
 800400a:	4603      	mov	r3, r0
 800400c:	b29a      	uxth	r2, r3
 800400e:	f04f 33ff 	mov.w	r3, #4294967295
 8004012:	493b      	ldr	r1, [pc, #236]	@ (8004100 <main+0xb14>)
 8004014:	483b      	ldr	r0, [pc, #236]	@ (8004104 <main+0xb18>)
 8004016:	f004 f895 	bl	8008144 <HAL_UART_Transmit>
      
      sprintf(uart_buffer, "  Avg Readings: X=%.2f, Y=%.2f, Z=%.2f\r\n", 
              avg_x * (ADXL375_SENSITIVITY_MG_PER_LSB / 1000.0f),
 800401a:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 800401e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8004108 <main+0xb1c>
 8004022:	ee67 7a87 	vmul.f32	s15, s15, s14
      sprintf(uart_buffer, "  Avg Readings: X=%.2f, Y=%.2f, Z=%.2f\r\n", 
 8004026:	ee17 0a90 	vmov	r0, s15
 800402a:	f7fc faad 	bl	8000588 <__aeabi_f2d>
 800402e:	4680      	mov	r8, r0
 8004030:	4689      	mov	r9, r1
              avg_y * (ADXL375_SENSITIVITY_MG_PER_LSB / 1000.0f),
 8004032:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8004036:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8004108 <main+0xb1c>
 800403a:	ee67 7a87 	vmul.f32	s15, s15, s14
      sprintf(uart_buffer, "  Avg Readings: X=%.2f, Y=%.2f, Z=%.2f\r\n", 
 800403e:	ee17 0a90 	vmov	r0, s15
 8004042:	f7fc faa1 	bl	8000588 <__aeabi_f2d>
 8004046:	4604      	mov	r4, r0
 8004048:	460d      	mov	r5, r1
              avg_z * (ADXL375_SENSITIVITY_MG_PER_LSB / 1000.0f));
 800404a:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 800404e:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8004108 <main+0xb1c>
 8004052:	ee67 7a87 	vmul.f32	s15, s15, s14
      sprintf(uart_buffer, "  Avg Readings: X=%.2f, Y=%.2f, Z=%.2f\r\n", 
 8004056:	ee17 0a90 	vmov	r0, s15
 800405a:	f7fc fa95 	bl	8000588 <__aeabi_f2d>
 800405e:	4602      	mov	r2, r0
 8004060:	460b      	mov	r3, r1
 8004062:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004066:	e9cd 4500 	strd	r4, r5, [sp]
 800406a:	4642      	mov	r2, r8
 800406c:	464b      	mov	r3, r9
 800406e:	4927      	ldr	r1, [pc, #156]	@ (800410c <main+0xb20>)
 8004070:	4823      	ldr	r0, [pc, #140]	@ (8004100 <main+0xb14>)
 8004072:	f005 fd63 	bl	8009b3c <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004076:	4822      	ldr	r0, [pc, #136]	@ (8004100 <main+0xb14>)
 8004078:	f7fc f91a 	bl	80002b0 <strlen>
 800407c:	4603      	mov	r3, r0
 800407e:	b29a      	uxth	r2, r3
 8004080:	f04f 33ff 	mov.w	r3, #4294967295
 8004084:	491e      	ldr	r1, [pc, #120]	@ (8004100 <main+0xb14>)
 8004086:	481f      	ldr	r0, [pc, #124]	@ (8004104 <main+0xb18>)
 8004088:	f004 f85c 	bl	8008144 <HAL_UART_Transmit>
      
      sprintf(uart_buffer, "  Applied Offsets: X=%d, Y=%d, Z=%d\r\n", offset_x, offset_y, offset_z);
 800408c:	f997 20a7 	ldrsb.w	r2, [r7, #167]	@ 0xa7
 8004090:	f997 10a6 	ldrsb.w	r1, [r7, #166]	@ 0xa6
 8004094:	f997 30a5 	ldrsb.w	r3, [r7, #165]	@ 0xa5
 8004098:	9300      	str	r3, [sp, #0]
 800409a:	460b      	mov	r3, r1
 800409c:	491c      	ldr	r1, [pc, #112]	@ (8004110 <main+0xb24>)
 800409e:	4818      	ldr	r0, [pc, #96]	@ (8004100 <main+0xb14>)
 80040a0:	f005 fd4c 	bl	8009b3c <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80040a4:	4816      	ldr	r0, [pc, #88]	@ (8004100 <main+0xb14>)
 80040a6:	f7fc f903 	bl	80002b0 <strlen>
 80040aa:	4603      	mov	r3, r0
 80040ac:	b29a      	uxth	r2, r3
 80040ae:	f04f 33ff 	mov.w	r3, #4294967295
 80040b2:	4913      	ldr	r1, [pc, #76]	@ (8004100 <main+0xb14>)
 80040b4:	4813      	ldr	r0, [pc, #76]	@ (8004104 <main+0xb18>)
 80040b6:	f004 f845 	bl	8008144 <HAL_UART_Transmit>
      
      sprintf(uart_buffer, "  Readback Offsets: X=%d, Y=%d, Z=%d\r\n", read_offset_x, read_offset_y, read_offset_z);
 80040ba:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 80040be:	461a      	mov	r2, r3
 80040c0:	f997 303c 	ldrsb.w	r3, [r7, #60]	@ 0x3c
 80040c4:	4619      	mov	r1, r3
 80040c6:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80040ca:	9300      	str	r3, [sp, #0]
 80040cc:	460b      	mov	r3, r1
 80040ce:	4911      	ldr	r1, [pc, #68]	@ (8004114 <main+0xb28>)
 80040d0:	480b      	ldr	r0, [pc, #44]	@ (8004100 <main+0xb14>)
 80040d2:	f005 fd33 	bl	8009b3c <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80040d6:	480a      	ldr	r0, [pc, #40]	@ (8004100 <main+0xb14>)
 80040d8:	f7fc f8ea 	bl	80002b0 <strlen>
 80040dc:	4603      	mov	r3, r0
 80040de:	b29a      	uxth	r2, r3
 80040e0:	f04f 33ff 	mov.w	r3, #4294967295
 80040e4:	4906      	ldr	r1, [pc, #24]	@ (8004100 <main+0xb14>)
 80040e6:	4807      	ldr	r0, [pc, #28]	@ (8004104 <main+0xb18>)
 80040e8:	f004 f82c 	bl	8008144 <HAL_UART_Transmit>
 80040ec:	e026      	b.n	800413c <main+0xb50>
 80040ee:	bf00      	nop
 80040f0:	66666667 	.word	0x66666667
 80040f4:	40020400 	.word	0x40020400
 80040f8:	41a343eb 	.word	0x41a343eb
 80040fc:	0800d3f8 	.word	0x0800d3f8
 8004100:	20000c40 	.word	0x20000c40
 8004104:	20000478 	.word	0x20000478
 8004108:	3d48b439 	.word	0x3d48b439
 800410c:	0800d418 	.word	0x0800d418
 8004110:	0800d444 	.word	0x0800d444
 8004114:	0800d46c 	.word	0x0800d46c
      
  } else {
      sprintf(uart_buffer, "ADXL375 initialization FAILED! DEVID: 0x%02X (expected 0xE5)\r\n", adxl_id);
 8004118:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800411c:	461a      	mov	r2, r3
 800411e:	49c1      	ldr	r1, [pc, #772]	@ (8004424 <main+0xe38>)
 8004120:	48c1      	ldr	r0, [pc, #772]	@ (8004428 <main+0xe3c>)
 8004122:	f005 fd0b 	bl	8009b3c <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004126:	48c0      	ldr	r0, [pc, #768]	@ (8004428 <main+0xe3c>)
 8004128:	f7fc f8c2 	bl	80002b0 <strlen>
 800412c:	4603      	mov	r3, r0
 800412e:	b29a      	uxth	r2, r3
 8004130:	f04f 33ff 	mov.w	r3, #4294967295
 8004134:	49bc      	ldr	r1, [pc, #752]	@ (8004428 <main+0xe3c>)
 8004136:	48bd      	ldr	r0, [pc, #756]	@ (800442c <main+0xe40>)
 8004138:	f004 f804 	bl	8008144 <HAL_UART_Transmit>
  }
  
  // Turn on LED to indicate ready state
  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET); // LD2 is usually green or yellow.
 800413c:	2201      	movs	r2, #1
 800413e:	2180      	movs	r1, #128	@ 0x80
 8004140:	48bb      	ldr	r0, [pc, #748]	@ (8004430 <main+0xe44>)
 8004142:	f001 fd37 	bl	8005bb4 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    uint32_t loop_start_tick = HAL_GetTick(); // Record start time of the loop
 8004146:	f000 ff25 	bl	8004f94 <HAL_GetTick>
 800414a:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0

    uint32_t raw_pressure; // raw_temperature is still needed for the function call
    uint32_t local_raw_temperature; // Use a distinct local variable for the raw temperature param

    // Sensor values
    float lsm_acc_x = 0.0f, lsm_acc_y = 0.0f, lsm_acc_z = 0.0f;
 800414e:	f04f 0300 	mov.w	r3, #0
 8004152:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004156:	f04f 0300 	mov.w	r3, #0
 800415a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800415e:	f04f 0300 	mov.w	r3, #0
 8004162:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    float lsm_gyr_x = 0.0f, lsm_gyr_y = 0.0f, lsm_gyr_z = 0.0f;
 8004166:	f04f 0300 	mov.w	r3, #0
 800416a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800416e:	f04f 0300 	mov.w	r3, #0
 8004172:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004176:	f04f 0300 	mov.w	r3, #0
 800417a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    float bmp_temp_c = 0.0f, bmp_pres_pa = 0.0f, bmp_alt_m = 0.0f;
 800417e:	f04f 0300 	mov.w	r3, #0
 8004182:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004186:	f04f 0300 	mov.w	r3, #0
 800418a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800418e:	f04f 0300 	mov.w	r3, #0
 8004192:	67fb      	str	r3, [r7, #124]	@ 0x7c
    float adxl_hi_g_x = 0.0f, adxl_hi_g_y = 0.0f, adxl_hi_g_z = 0.0f;
 8004194:	f04f 0300 	mov.w	r3, #0
 8004198:	67bb      	str	r3, [r7, #120]	@ 0x78
 800419a:	f04f 0300 	mov.w	r3, #0
 800419e:	677b      	str	r3, [r7, #116]	@ 0x74
 80041a0:	f04f 0300 	mov.w	r3, #0
 80041a4:	673b      	str	r3, [r7, #112]	@ 0x70

    bool lsm_accel_data_ready = false;
 80041a6:	2300      	movs	r3, #0
 80041a8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    bool lsm_gyro_data_ready = false;
 80041ac:	2300      	movs	r3, #0
 80041ae:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
    bool bmp_data_ok = false; // Initialize to false for this cycle
 80041b2:	2300      	movs	r3, #0
 80041b4:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d

    // Read LSM6DSO data
    uint8_t reg_lsm;
    lsm6dso_status_reg_get(&dev_ctx, &reg_lsm);
 80041b8:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 80041bc:	4619      	mov	r1, r3
 80041be:	489d      	ldr	r0, [pc, #628]	@ (8004434 <main+0xe48>)
 80041c0:	f7fe ff12 	bl	8002fe8 <lsm6dso_status_reg_get>

    if (reg_lsm & 0x01) { // Check XLDA bit
 80041c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80041c8:	f003 0301 	and.w	r3, r3, #1
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d01e      	beq.n	800420e <main+0xc22>
      lsm_accel_data_ready = true;
 80041d0:	2301      	movs	r3, #1
 80041d2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      lsm6dso_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 80041d6:	4998      	ldr	r1, [pc, #608]	@ (8004438 <main+0xe4c>)
 80041d8:	4896      	ldr	r0, [pc, #600]	@ (8004434 <main+0xe48>)
 80041da:	f7fe ff5e 	bl	800309a <lsm6dso_acceleration_raw_get>
      lsm_acc_x = lsm6dso_from_fs16g_to_mg(data_raw_acceleration[0]);
 80041de:	4b96      	ldr	r3, [pc, #600]	@ (8004438 <main+0xe4c>)
 80041e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041e4:	4618      	mov	r0, r3
 80041e6:	f7ff f9cf 	bl	8003588 <lsm6dso_from_fs16g_to_mg>
 80041ea:	ed87 0a27 	vstr	s0, [r7, #156]	@ 0x9c
      lsm_acc_y = lsm6dso_from_fs16g_to_mg(data_raw_acceleration[1]);
 80041ee:	4b92      	ldr	r3, [pc, #584]	@ (8004438 <main+0xe4c>)
 80041f0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f7ff f9c7 	bl	8003588 <lsm6dso_from_fs16g_to_mg>
 80041fa:	ed87 0a26 	vstr	s0, [r7, #152]	@ 0x98
      lsm_acc_z = lsm6dso_from_fs16g_to_mg(data_raw_acceleration[2]);
 80041fe:	4b8e      	ldr	r3, [pc, #568]	@ (8004438 <main+0xe4c>)
 8004200:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004204:	4618      	mov	r0, r3
 8004206:	f7ff f9bf 	bl	8003588 <lsm6dso_from_fs16g_to_mg>
 800420a:	ed87 0a25 	vstr	s0, [r7, #148]	@ 0x94
    }

    if (reg_lsm & 0x02) { // Check GDA (Gyroscope Data Available) bit
 800420e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d01e      	beq.n	8004258 <main+0xc6c>
      lsm_gyro_data_ready = true;
 800421a:	2301      	movs	r3, #1
 800421c:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
      lsm6dso_angular_rate_raw_get(&dev_ctx, data_raw_angular_rate);
 8004220:	4986      	ldr	r1, [pc, #536]	@ (800443c <main+0xe50>)
 8004222:	4884      	ldr	r0, [pc, #528]	@ (8004434 <main+0xe48>)
 8004224:	f7fe fef1 	bl	800300a <lsm6dso_angular_rate_raw_get>
      lsm_gyr_x = lsm6dso_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 8004228:	4b84      	ldr	r3, [pc, #528]	@ (800443c <main+0xe50>)
 800422a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800422e:	4618      	mov	r0, r3
 8004230:	f7ff f9c4 	bl	80035bc <lsm6dso_from_fs2000dps_to_mdps>
 8004234:	ed87 0a24 	vstr	s0, [r7, #144]	@ 0x90
      lsm_gyr_y = lsm6dso_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8004238:	4b80      	ldr	r3, [pc, #512]	@ (800443c <main+0xe50>)
 800423a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800423e:	4618      	mov	r0, r3
 8004240:	f7ff f9bc 	bl	80035bc <lsm6dso_from_fs2000dps_to_mdps>
 8004244:	ed87 0a23 	vstr	s0, [r7, #140]	@ 0x8c
      lsm_gyr_z = lsm6dso_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8004248:	4b7c      	ldr	r3, [pc, #496]	@ (800443c <main+0xe50>)
 800424a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800424e:	4618      	mov	r0, r3
 8004250:	f7ff f9b4 	bl	80035bc <lsm6dso_from_fs2000dps_to_mdps>
 8004254:	ed87 0a22 	vstr	s0, [r7, #136]	@ 0x88
    }

    // Read BMP390 data only every other cycle (20ms interval if loop is 10ms)
    if (bmp390_read_scheduler == 0) {
 8004258:	4b79      	ldr	r3, [pc, #484]	@ (8004440 <main+0xe54>)
 800425a:	781b      	ldrb	r3, [r3, #0]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d138      	bne.n	80042d2 <main+0xce6>
        float func_temp_c, func_pres_pa; // Local variables for the values read from the function
        if (bmp390_read_temperature_pressure(&bmp390_handle, &local_raw_temperature, &func_temp_c, &raw_pressure, &func_pres_pa) == 0) {
 8004260:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8004264:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8004268:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800426c:	f107 0320 	add.w	r3, r7, #32
 8004270:	9300      	str	r3, [sp, #0]
 8004272:	4603      	mov	r3, r0
 8004274:	4873      	ldr	r0, [pc, #460]	@ (8004444 <main+0xe58>)
 8004276:	f7fe f9e1 	bl	800263c <bmp390_read_temperature_pressure>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d11c      	bne.n	80042ba <main+0xcce>
            bmp_data_ok = true; // Indicates data read attempt was successful for this cycle
 8004280:	2301      	movs	r3, #1
 8004282:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
            persistent_bmp_pres_pa = func_pres_pa; // Update persistent pressure
 8004286:	6a3b      	ldr	r3, [r7, #32]
 8004288:	4a6f      	ldr	r2, [pc, #444]	@ (8004448 <main+0xe5c>)
 800428a:	6013      	str	r3, [r2, #0]
            float current_pressure_hpa = persistent_bmp_pres_pa / 100.0f;
 800428c:	4b6e      	ldr	r3, [pc, #440]	@ (8004448 <main+0xe5c>)
 800428e:	ed93 7a00 	vldr	s14, [r3]
 8004292:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800444c <main+0xe60>
 8004296:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800429a:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
            persistent_bmp_alt_m = calculate_altitude_hpa(current_pressure_hpa); // Update persistent altitude
 800429e:	ed97 0a1a 	vldr	s0, [r7, #104]	@ 0x68
 80042a2:	f7ff f93d 	bl	8003520 <calculate_altitude_hpa>
 80042a6:	eef0 7a40 	vmov.f32	s15, s0
 80042aa:	4b69      	ldr	r3, [pc, #420]	@ (8004450 <main+0xe64>)
 80042ac:	edc3 7a00 	vstr	s15, [r3]

            // Temperature reading is no longer updated or used here actively
            HAL_GPIO_TogglePin(GPIOB, LD1_Pin); // Toggle LD1 (usually green) to show activity
 80042b0:	2101      	movs	r1, #1
 80042b2:	485f      	ldr	r0, [pc, #380]	@ (8004430 <main+0xe44>)
 80042b4:	f001 fc97 	bl	8005be6 <HAL_GPIO_TogglePin>
 80042b8:	e00b      	b.n	80042d2 <main+0xce6>
        } else {
            // bmp_data_ok remains false, set by initialization
            HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET); // Turn on LD3 (usually red) for error
 80042ba:	2201      	movs	r2, #1
 80042bc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80042c0:	485b      	ldr	r0, [pc, #364]	@ (8004430 <main+0xe44>)
 80042c2:	f001 fc77 	bl	8005bb4 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET); // Blink error LED
 80042c6:	2200      	movs	r2, #0
 80042c8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80042cc:	4858      	ldr	r0, [pc, #352]	@ (8004430 <main+0xe44>)
 80042ce:	f001 fc71 	bl	8005bb4 <HAL_GPIO_WritePin>
        }
    }
    // On other cycles, bmp_data_ok remains false, and old bmp_pres_pa, bmp_alt_m are used if printed.

    bmp390_read_scheduler++;
 80042d2:	4b5b      	ldr	r3, [pc, #364]	@ (8004440 <main+0xe54>)
 80042d4:	781b      	ldrb	r3, [r3, #0]
 80042d6:	3301      	adds	r3, #1
 80042d8:	b2da      	uxtb	r2, r3
 80042da:	4b59      	ldr	r3, [pc, #356]	@ (8004440 <main+0xe54>)
 80042dc:	701a      	strb	r2, [r3, #0]
    if (bmp390_read_scheduler >= 2) { // Reset every 2 cycles
 80042de:	4b58      	ldr	r3, [pc, #352]	@ (8004440 <main+0xe54>)
 80042e0:	781b      	ldrb	r3, [r3, #0]
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d902      	bls.n	80042ec <main+0xd00>
        bmp390_read_scheduler = 0;
 80042e6:	4b56      	ldr	r3, [pc, #344]	@ (8004440 <main+0xe54>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	701a      	strb	r2, [r3, #0]
    }

    // Read ADXL375 high-g accelerometer (200g range)
    int16_t adxl_raw_x, adxl_raw_y, adxl_raw_z;
    adxl375_read_xyz(&adxl_raw_x, &adxl_raw_y, &adxl_raw_z);
 80042ec:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80042f0:	f107 012a 	add.w	r1, r7, #42	@ 0x2a
 80042f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7fc fe95 	bl	8001028 <adxl375_read_xyz>
    adxl_hi_g_x = (float)adxl_raw_x * (ADXL375_SENSITIVITY_MG_PER_LSB / 1000.0f); 
 80042fe:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8004302:	ee07 3a90 	vmov	s15, r3
 8004306:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800430a:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8004454 <main+0xe68>
 800430e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004312:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
    adxl_hi_g_y = (float)adxl_raw_y * (ADXL375_SENSITIVITY_MG_PER_LSB / 1000.0f);
 8004316:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800431a:	ee07 3a90 	vmov	s15, r3
 800431e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004322:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8004454 <main+0xe68>
 8004326:	ee67 7a87 	vmul.f32	s15, s15, s14
 800432a:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    adxl_hi_g_z = (float)adxl_raw_z * (ADXL375_SENSITIVITY_MG_PER_LSB / 1000.0f);
 800432e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8004332:	ee07 3a90 	vmov	s15, r3
 8004336:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800433a:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8004454 <main+0xe68>
 800433e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004342:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    
    uint32_t loop_end_tick = HAL_GetTick();
 8004346:	f000 fe25 	bl	8004f94 <HAL_GetTick>
 800434a:	6678      	str	r0, [r7, #100]	@ 0x64
    uint32_t execution_time_ms = loop_end_tick - loop_start_tick;
 800434c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800434e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	663b      	str	r3, [r7, #96]	@ 0x60

    // Check if execution time exceeds 10ms
    if (execution_time_ms >= TARGET_LOOP_PERIOD_MS) {
 8004356:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004358:	2b09      	cmp	r3, #9
 800435a:	d912      	bls.n	8004382 <main+0xd96>
        // Blink LED3 if the execution time exceeds 10ms
        if (HAL_GetTick() - led3_last_toggle_time >= led3_blink_interval) {
 800435c:	f000 fe1a 	bl	8004f94 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	4b3d      	ldr	r3, [pc, #244]	@ (8004458 <main+0xe6c>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	22c8      	movs	r2, #200	@ 0xc8
 800436a:	4293      	cmp	r3, r2
 800436c:	d309      	bcc.n	8004382 <main+0xd96>
            HAL_GPIO_TogglePin(GPIOB, LD3_Pin); // Toggle LED3
 800436e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004372:	482f      	ldr	r0, [pc, #188]	@ (8004430 <main+0xe44>)
 8004374:	f001 fc37 	bl	8005be6 <HAL_GPIO_TogglePin>
            led3_last_toggle_time = HAL_GetTick(); // Update last toggle time
 8004378:	f000 fe0c 	bl	8004f94 <HAL_GetTick>
 800437c:	4603      	mov	r3, r0
 800437e:	4a36      	ldr	r2, [pc, #216]	@ (8004458 <main+0xe6c>)
 8004380:	6013      	str	r3, [r2, #0]
        }
    }

    // Consolidate UART output
    int_fast16_t current_len = 0;
 8004382:	2300      	movs	r3, #0
 8004384:	65fb      	str	r3, [r7, #92]	@ 0x5c
        current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "|");
    }
#endif // PRINT_FULL_SENSOR_DATA

    // Loop Time Output (always printed)
    current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "L:%lums%s\r\n",
 8004386:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004388:	4a27      	ldr	r2, [pc, #156]	@ (8004428 <main+0xe3c>)
 800438a:	1898      	adds	r0, r3, r2
 800438c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800438e:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8004392:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004394:	2b09      	cmp	r3, #9
 8004396:	d904      	bls.n	80043a2 <main+0xdb6>
                            execution_time_ms,
                            (execution_time_ms >= TARGET_LOOP_PERIOD_MS && execution_time_ms != 0) ? " OV!" : "");
 8004398:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <main+0xdb6>
    current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "L:%lums%s\r\n",
 800439e:	4b2f      	ldr	r3, [pc, #188]	@ (800445c <main+0xe70>)
 80043a0:	e000      	b.n	80043a4 <main+0xdb8>
 80043a2:	4b2f      	ldr	r3, [pc, #188]	@ (8004460 <main+0xe74>)
 80043a4:	9300      	str	r3, [sp, #0]
 80043a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043a8:	4a2e      	ldr	r2, [pc, #184]	@ (8004464 <main+0xe78>)
 80043aa:	f005 fb91 	bl	8009ad0 <sniprintf>
 80043ae:	4602      	mov	r2, r0
 80043b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043b2:	4413      	add	r3, r2
 80043b4:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (current_len > 0 && (size_t)current_len < sizeof(uart_buffer)) { // Check if anything was written and buffer not overflowed by snprintf
 80043b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	dd0b      	ble.n	80043d4 <main+0xde8>
 80043bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043be:	2bff      	cmp	r3, #255	@ 0xff
 80043c0:	d808      	bhi.n	80043d4 <main+0xde8>
        HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, current_len, HAL_MAX_DELAY);
 80043c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	f04f 33ff 	mov.w	r3, #4294967295
 80043ca:	4917      	ldr	r1, [pc, #92]	@ (8004428 <main+0xe3c>)
 80043cc:	4817      	ldr	r0, [pc, #92]	@ (800442c <main+0xe40>)
 80043ce:	f003 feb9 	bl	8008144 <HAL_UART_Transmit>
 80043d2:	e01a      	b.n	800440a <main+0xe1e>
    } else if ((size_t)current_len >= sizeof(uart_buffer)) {
 80043d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043d6:	2bff      	cmp	r3, #255	@ 0xff
 80043d8:	d917      	bls.n	800440a <main+0xe1e>
        // Handle potential truncation / error in string formatting if buffer was too small
        char err_msg[] = "UART buffer overflow!\r\n";
 80043da:	4b23      	ldr	r3, [pc, #140]	@ (8004468 <main+0xe7c>)
 80043dc:	f107 0408 	add.w	r4, r7, #8
 80043e0:	461d      	mov	r5, r3
 80043e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043e6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80043ea:	e884 0003 	stmia.w	r4, {r0, r1}
        HAL_UART_Transmit(&huart3, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 80043ee:	f107 0308 	add.w	r3, r7, #8
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7fb ff5c 	bl	80002b0 <strlen>
 80043f8:	4603      	mov	r3, r0
 80043fa:	b29a      	uxth	r2, r3
 80043fc:	f107 0108 	add.w	r1, r7, #8
 8004400:	f04f 33ff 	mov.w	r3, #4294967295
 8004404:	4809      	ldr	r0, [pc, #36]	@ (800442c <main+0xe40>)
 8004406:	f003 fe9d 	bl	8008144 <HAL_UART_Transmit>
    }


    if (execution_time_ms < TARGET_LOOP_PERIOD_MS) {
 800440a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800440c:	2b09      	cmp	r3, #9
 800440e:	f63f ae9a 	bhi.w	8004146 <main+0xb5a>
      uint32_t delay_ms = TARGET_LOOP_PERIOD_MS - execution_time_ms;
 8004412:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004414:	f1c3 030a 	rsb	r3, r3, #10
 8004418:	65bb      	str	r3, [r7, #88]	@ 0x58
      HAL_Delay(delay_ms);
 800441a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800441c:	f000 fdc6 	bl	8004fac <HAL_Delay>
  {
 8004420:	e691      	b.n	8004146 <main+0xb5a>
 8004422:	bf00      	nop
 8004424:	0800d494 	.word	0x0800d494
 8004428:	20000c40 	.word	0x20000c40
 800442c:	20000478 	.word	0x20000478
 8004430:	40020400 	.word	0x40020400
 8004434:	200009e0 	.word	0x200009e0
 8004438:	20000d44 	.word	0x20000d44
 800443c:	20000d4c 	.word	0x20000d4c
 8004440:	20000d54 	.word	0x20000d54
 8004444:	200009f0 	.word	0x200009f0
 8004448:	20000d58 	.word	0x20000d58
 800444c:	42c80000 	.word	0x42c80000
 8004450:	20000d5c 	.word	0x20000d5c
 8004454:	3d48b439 	.word	0x3d48b439
 8004458:	20000d60 	.word	0x20000d60
 800445c:	0800d4d4 	.word	0x0800d4d4
 8004460:	0800d4dc 	.word	0x0800d4dc
 8004464:	0800d4e0 	.word	0x0800d4e0
 8004468:	0800d4ec 	.word	0x0800d4ec

0800446c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b094      	sub	sp, #80	@ 0x50
 8004470:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004472:	f107 0320 	add.w	r3, r7, #32
 8004476:	2230      	movs	r2, #48	@ 0x30
 8004478:	2100      	movs	r1, #0
 800447a:	4618      	mov	r0, r3
 800447c:	f005 fc00 	bl	8009c80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004480:	f107 030c 	add.w	r3, r7, #12
 8004484:	2200      	movs	r2, #0
 8004486:	601a      	str	r2, [r3, #0]
 8004488:	605a      	str	r2, [r3, #4]
 800448a:	609a      	str	r2, [r3, #8]
 800448c:	60da      	str	r2, [r3, #12]
 800448e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8004490:	f002 fd40 	bl	8006f14 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004494:	4b27      	ldr	r3, [pc, #156]	@ (8004534 <SystemClock_Config+0xc8>)
 8004496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004498:	4a26      	ldr	r2, [pc, #152]	@ (8004534 <SystemClock_Config+0xc8>)
 800449a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800449e:	6413      	str	r3, [r2, #64]	@ 0x40
 80044a0:	4b24      	ldr	r3, [pc, #144]	@ (8004534 <SystemClock_Config+0xc8>)
 80044a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044a8:	60bb      	str	r3, [r7, #8]
 80044aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80044ac:	4b22      	ldr	r3, [pc, #136]	@ (8004538 <SystemClock_Config+0xcc>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80044b4:	4a20      	ldr	r2, [pc, #128]	@ (8004538 <SystemClock_Config+0xcc>)
 80044b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044ba:	6013      	str	r3, [r2, #0]
 80044bc:	4b1e      	ldr	r3, [pc, #120]	@ (8004538 <SystemClock_Config+0xcc>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80044c4:	607b      	str	r3, [r7, #4]
 80044c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80044c8:	2301      	movs	r3, #1
 80044ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80044cc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80044d0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80044d2:	2302      	movs	r3, #2
 80044d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80044d6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80044da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80044dc:	2304      	movs	r3, #4
 80044de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80044e0:	2348      	movs	r3, #72	@ 0x48
 80044e2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80044e4:	2302      	movs	r3, #2
 80044e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80044e8:	2303      	movs	r3, #3
 80044ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80044ec:	f107 0320 	add.w	r3, r7, #32
 80044f0:	4618      	mov	r0, r3
 80044f2:	f002 fd1f 	bl	8006f34 <HAL_RCC_OscConfig>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d001      	beq.n	8004500 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80044fc:	f000 f9ac 	bl	8004858 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004500:	230f      	movs	r3, #15
 8004502:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004504:	2302      	movs	r3, #2
 8004506:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004508:	2300      	movs	r3, #0
 800450a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800450c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004510:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004512:	2300      	movs	r3, #0
 8004514:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004516:	f107 030c 	add.w	r3, r7, #12
 800451a:	2102      	movs	r1, #2
 800451c:	4618      	mov	r0, r3
 800451e:	f002 ffad 	bl	800747c <HAL_RCC_ClockConfig>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d001      	beq.n	800452c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8004528:	f000 f996 	bl	8004858 <Error_Handler>
  }
}
 800452c:	bf00      	nop
 800452e:	3750      	adds	r7, #80	@ 0x50
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	40023800 	.word	0x40023800
 8004538:	40007000 	.word	0x40007000

0800453c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8004540:	4b1f      	ldr	r3, [pc, #124]	@ (80045c0 <MX_ETH_Init+0x84>)
 8004542:	4a20      	ldr	r2, [pc, #128]	@ (80045c4 <MX_ETH_Init+0x88>)
 8004544:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8004546:	4b20      	ldr	r3, [pc, #128]	@ (80045c8 <MX_ETH_Init+0x8c>)
 8004548:	2200      	movs	r2, #0
 800454a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800454c:	4b1e      	ldr	r3, [pc, #120]	@ (80045c8 <MX_ETH_Init+0x8c>)
 800454e:	2280      	movs	r2, #128	@ 0x80
 8004550:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8004552:	4b1d      	ldr	r3, [pc, #116]	@ (80045c8 <MX_ETH_Init+0x8c>)
 8004554:	22e1      	movs	r2, #225	@ 0xe1
 8004556:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8004558:	4b1b      	ldr	r3, [pc, #108]	@ (80045c8 <MX_ETH_Init+0x8c>)
 800455a:	2200      	movs	r2, #0
 800455c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800455e:	4b1a      	ldr	r3, [pc, #104]	@ (80045c8 <MX_ETH_Init+0x8c>)
 8004560:	2200      	movs	r2, #0
 8004562:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8004564:	4b18      	ldr	r3, [pc, #96]	@ (80045c8 <MX_ETH_Init+0x8c>)
 8004566:	2200      	movs	r2, #0
 8004568:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800456a:	4b15      	ldr	r3, [pc, #84]	@ (80045c0 <MX_ETH_Init+0x84>)
 800456c:	4a16      	ldr	r2, [pc, #88]	@ (80045c8 <MX_ETH_Init+0x8c>)
 800456e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8004570:	4b13      	ldr	r3, [pc, #76]	@ (80045c0 <MX_ETH_Init+0x84>)
 8004572:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004576:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8004578:	4b11      	ldr	r3, [pc, #68]	@ (80045c0 <MX_ETH_Init+0x84>)
 800457a:	4a14      	ldr	r2, [pc, #80]	@ (80045cc <MX_ETH_Init+0x90>)
 800457c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800457e:	4b10      	ldr	r3, [pc, #64]	@ (80045c0 <MX_ETH_Init+0x84>)
 8004580:	4a13      	ldr	r2, [pc, #76]	@ (80045d0 <MX_ETH_Init+0x94>)
 8004582:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8004584:	4b0e      	ldr	r3, [pc, #56]	@ (80045c0 <MX_ETH_Init+0x84>)
 8004586:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800458a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800458c:	480c      	ldr	r0, [pc, #48]	@ (80045c0 <MX_ETH_Init+0x84>)
 800458e:	f000 fe17 	bl	80051c0 <HAL_ETH_Init>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d001      	beq.n	800459c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8004598:	f000 f95e 	bl	8004858 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800459c:	2238      	movs	r2, #56	@ 0x38
 800459e:	2100      	movs	r1, #0
 80045a0:	480c      	ldr	r0, [pc, #48]	@ (80045d4 <MX_ETH_Init+0x98>)
 80045a2:	f005 fb6d 	bl	8009c80 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80045a6:	4b0b      	ldr	r3, [pc, #44]	@ (80045d4 <MX_ETH_Init+0x98>)
 80045a8:	2221      	movs	r2, #33	@ 0x21
 80045aa:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80045ac:	4b09      	ldr	r3, [pc, #36]	@ (80045d4 <MX_ETH_Init+0x98>)
 80045ae:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80045b2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80045b4:	4b07      	ldr	r3, [pc, #28]	@ (80045d4 <MX_ETH_Init+0x98>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80045ba:	bf00      	nop
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	20000374 	.word	0x20000374
 80045c4:	40028000 	.word	0x40028000
 80045c8:	20000d64 	.word	0x20000d64
 80045cc:	20000274 	.word	0x20000274
 80045d0:	200001d4 	.word	0x200001d4
 80045d4:	2000033c 	.word	0x2000033c

080045d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80045dc:	4b1b      	ldr	r3, [pc, #108]	@ (800464c <MX_I2C1_Init+0x74>)
 80045de:	4a1c      	ldr	r2, [pc, #112]	@ (8004650 <MX_I2C1_Init+0x78>)
 80045e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 80045e2:	4b1a      	ldr	r3, [pc, #104]	@ (800464c <MX_I2C1_Init+0x74>)
 80045e4:	4a1b      	ldr	r2, [pc, #108]	@ (8004654 <MX_I2C1_Init+0x7c>)
 80045e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80045e8:	4b18      	ldr	r3, [pc, #96]	@ (800464c <MX_I2C1_Init+0x74>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80045ee:	4b17      	ldr	r3, [pc, #92]	@ (800464c <MX_I2C1_Init+0x74>)
 80045f0:	2201      	movs	r2, #1
 80045f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80045f4:	4b15      	ldr	r3, [pc, #84]	@ (800464c <MX_I2C1_Init+0x74>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80045fa:	4b14      	ldr	r3, [pc, #80]	@ (800464c <MX_I2C1_Init+0x74>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004600:	4b12      	ldr	r3, [pc, #72]	@ (800464c <MX_I2C1_Init+0x74>)
 8004602:	2200      	movs	r2, #0
 8004604:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004606:	4b11      	ldr	r3, [pc, #68]	@ (800464c <MX_I2C1_Init+0x74>)
 8004608:	2200      	movs	r2, #0
 800460a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800460c:	4b0f      	ldr	r3, [pc, #60]	@ (800464c <MX_I2C1_Init+0x74>)
 800460e:	2200      	movs	r2, #0
 8004610:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004612:	480e      	ldr	r0, [pc, #56]	@ (800464c <MX_I2C1_Init+0x74>)
 8004614:	f001 fb02 	bl	8005c1c <HAL_I2C_Init>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800461e:	f000 f91b 	bl	8004858 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004622:	2100      	movs	r1, #0
 8004624:	4809      	ldr	r0, [pc, #36]	@ (800464c <MX_I2C1_Init+0x74>)
 8004626:	f002 faa3 	bl	8006b70 <HAL_I2CEx_ConfigAnalogFilter>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d001      	beq.n	8004634 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004630:	f000 f912 	bl	8004858 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004634:	2100      	movs	r1, #0
 8004636:	4805      	ldr	r0, [pc, #20]	@ (800464c <MX_I2C1_Init+0x74>)
 8004638:	f002 fae5 	bl	8006c06 <HAL_I2CEx_ConfigDigitalFilter>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d001      	beq.n	8004646 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004642:	f000 f909 	bl	8004858 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004646:	bf00      	nop
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	20000424 	.word	0x20000424
 8004650:	40005400 	.word	0x40005400
 8004654:	00808cd2 	.word	0x00808cd2

08004658 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800465c:	4b14      	ldr	r3, [pc, #80]	@ (80046b0 <MX_USART3_UART_Init+0x58>)
 800465e:	4a15      	ldr	r2, [pc, #84]	@ (80046b4 <MX_USART3_UART_Init+0x5c>)
 8004660:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004662:	4b13      	ldr	r3, [pc, #76]	@ (80046b0 <MX_USART3_UART_Init+0x58>)
 8004664:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004668:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800466a:	4b11      	ldr	r3, [pc, #68]	@ (80046b0 <MX_USART3_UART_Init+0x58>)
 800466c:	2200      	movs	r2, #0
 800466e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004670:	4b0f      	ldr	r3, [pc, #60]	@ (80046b0 <MX_USART3_UART_Init+0x58>)
 8004672:	2200      	movs	r2, #0
 8004674:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004676:	4b0e      	ldr	r3, [pc, #56]	@ (80046b0 <MX_USART3_UART_Init+0x58>)
 8004678:	2200      	movs	r2, #0
 800467a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800467c:	4b0c      	ldr	r3, [pc, #48]	@ (80046b0 <MX_USART3_UART_Init+0x58>)
 800467e:	220c      	movs	r2, #12
 8004680:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004682:	4b0b      	ldr	r3, [pc, #44]	@ (80046b0 <MX_USART3_UART_Init+0x58>)
 8004684:	2200      	movs	r2, #0
 8004686:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004688:	4b09      	ldr	r3, [pc, #36]	@ (80046b0 <MX_USART3_UART_Init+0x58>)
 800468a:	2200      	movs	r2, #0
 800468c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800468e:	4b08      	ldr	r3, [pc, #32]	@ (80046b0 <MX_USART3_UART_Init+0x58>)
 8004690:	2200      	movs	r2, #0
 8004692:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004694:	4b06      	ldr	r3, [pc, #24]	@ (80046b0 <MX_USART3_UART_Init+0x58>)
 8004696:	2200      	movs	r2, #0
 8004698:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800469a:	4805      	ldr	r0, [pc, #20]	@ (80046b0 <MX_USART3_UART_Init+0x58>)
 800469c:	f003 fd04 	bl	80080a8 <HAL_UART_Init>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d001      	beq.n	80046aa <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80046a6:	f000 f8d7 	bl	8004858 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80046aa:	bf00      	nop
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	20000478 	.word	0x20000478
 80046b4:	40004800 	.word	0x40004800

080046b8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80046bc:	4b14      	ldr	r3, [pc, #80]	@ (8004710 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80046be:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80046c2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80046c4:	4b12      	ldr	r3, [pc, #72]	@ (8004710 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80046c6:	2206      	movs	r2, #6
 80046c8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80046ca:	4b11      	ldr	r3, [pc, #68]	@ (8004710 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80046cc:	2202      	movs	r2, #2
 80046ce:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80046d0:	4b0f      	ldr	r3, [pc, #60]	@ (8004710 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80046d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004710 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80046d8:	2202      	movs	r2, #2
 80046da:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80046dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004710 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80046de:	2201      	movs	r2, #1
 80046e0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80046e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004710 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80046e8:	4b09      	ldr	r3, [pc, #36]	@ (8004710 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80046ee:	4b08      	ldr	r3, [pc, #32]	@ (8004710 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80046f0:	2201      	movs	r2, #1
 80046f2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80046f4:	4b06      	ldr	r3, [pc, #24]	@ (8004710 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80046fa:	4805      	ldr	r0, [pc, #20]	@ (8004710 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80046fc:	f002 facf 	bl	8006c9e <HAL_PCD_Init>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8004706:	f000 f8a7 	bl	8004858 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800470a:	bf00      	nop
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	20000500 	.word	0x20000500

08004714 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b08c      	sub	sp, #48	@ 0x30
 8004718:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800471a:	f107 031c 	add.w	r3, r7, #28
 800471e:	2200      	movs	r2, #0
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	605a      	str	r2, [r3, #4]
 8004724:	609a      	str	r2, [r3, #8]
 8004726:	60da      	str	r2, [r3, #12]
 8004728:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800472a:	4b47      	ldr	r3, [pc, #284]	@ (8004848 <MX_GPIO_Init+0x134>)
 800472c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800472e:	4a46      	ldr	r2, [pc, #280]	@ (8004848 <MX_GPIO_Init+0x134>)
 8004730:	f043 0304 	orr.w	r3, r3, #4
 8004734:	6313      	str	r3, [r2, #48]	@ 0x30
 8004736:	4b44      	ldr	r3, [pc, #272]	@ (8004848 <MX_GPIO_Init+0x134>)
 8004738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800473a:	f003 0304 	and.w	r3, r3, #4
 800473e:	61bb      	str	r3, [r7, #24]
 8004740:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004742:	4b41      	ldr	r3, [pc, #260]	@ (8004848 <MX_GPIO_Init+0x134>)
 8004744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004746:	4a40      	ldr	r2, [pc, #256]	@ (8004848 <MX_GPIO_Init+0x134>)
 8004748:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800474c:	6313      	str	r3, [r2, #48]	@ 0x30
 800474e:	4b3e      	ldr	r3, [pc, #248]	@ (8004848 <MX_GPIO_Init+0x134>)
 8004750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004756:	617b      	str	r3, [r7, #20]
 8004758:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800475a:	4b3b      	ldr	r3, [pc, #236]	@ (8004848 <MX_GPIO_Init+0x134>)
 800475c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800475e:	4a3a      	ldr	r2, [pc, #232]	@ (8004848 <MX_GPIO_Init+0x134>)
 8004760:	f043 0301 	orr.w	r3, r3, #1
 8004764:	6313      	str	r3, [r2, #48]	@ 0x30
 8004766:	4b38      	ldr	r3, [pc, #224]	@ (8004848 <MX_GPIO_Init+0x134>)
 8004768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	613b      	str	r3, [r7, #16]
 8004770:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004772:	4b35      	ldr	r3, [pc, #212]	@ (8004848 <MX_GPIO_Init+0x134>)
 8004774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004776:	4a34      	ldr	r2, [pc, #208]	@ (8004848 <MX_GPIO_Init+0x134>)
 8004778:	f043 0302 	orr.w	r3, r3, #2
 800477c:	6313      	str	r3, [r2, #48]	@ 0x30
 800477e:	4b32      	ldr	r3, [pc, #200]	@ (8004848 <MX_GPIO_Init+0x134>)
 8004780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	60fb      	str	r3, [r7, #12]
 8004788:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800478a:	4b2f      	ldr	r3, [pc, #188]	@ (8004848 <MX_GPIO_Init+0x134>)
 800478c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478e:	4a2e      	ldr	r2, [pc, #184]	@ (8004848 <MX_GPIO_Init+0x134>)
 8004790:	f043 0308 	orr.w	r3, r3, #8
 8004794:	6313      	str	r3, [r2, #48]	@ 0x30
 8004796:	4b2c      	ldr	r3, [pc, #176]	@ (8004848 <MX_GPIO_Init+0x134>)
 8004798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800479a:	f003 0308 	and.w	r3, r3, #8
 800479e:	60bb      	str	r3, [r7, #8]
 80047a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80047a2:	4b29      	ldr	r3, [pc, #164]	@ (8004848 <MX_GPIO_Init+0x134>)
 80047a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a6:	4a28      	ldr	r2, [pc, #160]	@ (8004848 <MX_GPIO_Init+0x134>)
 80047a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80047ae:	4b26      	ldr	r3, [pc, #152]	@ (8004848 <MX_GPIO_Init+0x134>)
 80047b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b6:	607b      	str	r3, [r7, #4]
 80047b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80047ba:	2200      	movs	r2, #0
 80047bc:	f244 0181 	movw	r1, #16513	@ 0x4081
 80047c0:	4822      	ldr	r0, [pc, #136]	@ (800484c <MX_GPIO_Init+0x138>)
 80047c2:	f001 f9f7 	bl	8005bb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80047c6:	2200      	movs	r2, #0
 80047c8:	2140      	movs	r1, #64	@ 0x40
 80047ca:	4821      	ldr	r0, [pc, #132]	@ (8004850 <MX_GPIO_Init+0x13c>)
 80047cc:	f001 f9f2 	bl	8005bb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80047d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80047d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80047d6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80047da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047dc:	2300      	movs	r3, #0
 80047de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80047e0:	f107 031c 	add.w	r3, r7, #28
 80047e4:	4619      	mov	r1, r3
 80047e6:	481b      	ldr	r0, [pc, #108]	@ (8004854 <MX_GPIO_Init+0x140>)
 80047e8:	f001 f838 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80047ec:	f244 0381 	movw	r3, #16513	@ 0x4081
 80047f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80047f2:	2301      	movs	r3, #1
 80047f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047f6:	2300      	movs	r3, #0
 80047f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047fa:	2300      	movs	r3, #0
 80047fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047fe:	f107 031c 	add.w	r3, r7, #28
 8004802:	4619      	mov	r1, r3
 8004804:	4811      	ldr	r0, [pc, #68]	@ (800484c <MX_GPIO_Init+0x138>)
 8004806:	f001 f829 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800480a:	2340      	movs	r3, #64	@ 0x40
 800480c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800480e:	2301      	movs	r3, #1
 8004810:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004812:	2300      	movs	r3, #0
 8004814:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004816:	2300      	movs	r3, #0
 8004818:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800481a:	f107 031c 	add.w	r3, r7, #28
 800481e:	4619      	mov	r1, r3
 8004820:	480b      	ldr	r0, [pc, #44]	@ (8004850 <MX_GPIO_Init+0x13c>)
 8004822:	f001 f81b 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8004826:	2380      	movs	r3, #128	@ 0x80
 8004828:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800482a:	2300      	movs	r3, #0
 800482c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800482e:	2300      	movs	r3, #0
 8004830:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8004832:	f107 031c 	add.w	r3, r7, #28
 8004836:	4619      	mov	r1, r3
 8004838:	4805      	ldr	r0, [pc, #20]	@ (8004850 <MX_GPIO_Init+0x13c>)
 800483a:	f001 f80f 	bl	800585c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800483e:	bf00      	nop
 8004840:	3730      	adds	r7, #48	@ 0x30
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	40023800 	.word	0x40023800
 800484c:	40020400 	.word	0x40020400
 8004850:	40021800 	.word	0x40021800
 8004854:	40020800 	.word	0x40020800

08004858 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004858:	b480      	push	{r7}
 800485a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800485c:	b672      	cpsid	i
}
 800485e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004860:	bf00      	nop
 8004862:	e7fd      	b.n	8004860 <Error_Handler+0x8>

08004864 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800486a:	4b0f      	ldr	r3, [pc, #60]	@ (80048a8 <HAL_MspInit+0x44>)
 800486c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486e:	4a0e      	ldr	r2, [pc, #56]	@ (80048a8 <HAL_MspInit+0x44>)
 8004870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004874:	6413      	str	r3, [r2, #64]	@ 0x40
 8004876:	4b0c      	ldr	r3, [pc, #48]	@ (80048a8 <HAL_MspInit+0x44>)
 8004878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800487e:	607b      	str	r3, [r7, #4]
 8004880:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004882:	4b09      	ldr	r3, [pc, #36]	@ (80048a8 <HAL_MspInit+0x44>)
 8004884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004886:	4a08      	ldr	r2, [pc, #32]	@ (80048a8 <HAL_MspInit+0x44>)
 8004888:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800488c:	6453      	str	r3, [r2, #68]	@ 0x44
 800488e:	4b06      	ldr	r3, [pc, #24]	@ (80048a8 <HAL_MspInit+0x44>)
 8004890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004892:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004896:	603b      	str	r3, [r7, #0]
 8004898:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800489a:	bf00      	nop
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	40023800 	.word	0x40023800

080048ac <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b08e      	sub	sp, #56	@ 0x38
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048b8:	2200      	movs	r2, #0
 80048ba:	601a      	str	r2, [r3, #0]
 80048bc:	605a      	str	r2, [r3, #4]
 80048be:	609a      	str	r2, [r3, #8]
 80048c0:	60da      	str	r2, [r3, #12]
 80048c2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a4e      	ldr	r2, [pc, #312]	@ (8004a04 <HAL_ETH_MspInit+0x158>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	f040 8096 	bne.w	80049fc <HAL_ETH_MspInit+0x150>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80048d0:	4b4d      	ldr	r3, [pc, #308]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 80048d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d4:	4a4c      	ldr	r2, [pc, #304]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 80048d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80048da:	6313      	str	r3, [r2, #48]	@ 0x30
 80048dc:	4b4a      	ldr	r3, [pc, #296]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 80048de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048e4:	623b      	str	r3, [r7, #32]
 80048e6:	6a3b      	ldr	r3, [r7, #32]
 80048e8:	4b47      	ldr	r3, [pc, #284]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 80048ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ec:	4a46      	ldr	r2, [pc, #280]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 80048ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80048f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80048f4:	4b44      	ldr	r3, [pc, #272]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 80048f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80048fc:	61fb      	str	r3, [r7, #28]
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	4b41      	ldr	r3, [pc, #260]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 8004902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004904:	4a40      	ldr	r2, [pc, #256]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 8004906:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800490a:	6313      	str	r3, [r2, #48]	@ 0x30
 800490c:	4b3e      	ldr	r3, [pc, #248]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 800490e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004910:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004914:	61bb      	str	r3, [r7, #24]
 8004916:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004918:	4b3b      	ldr	r3, [pc, #236]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 800491a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800491c:	4a3a      	ldr	r2, [pc, #232]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 800491e:	f043 0304 	orr.w	r3, r3, #4
 8004922:	6313      	str	r3, [r2, #48]	@ 0x30
 8004924:	4b38      	ldr	r3, [pc, #224]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 8004926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	617b      	str	r3, [r7, #20]
 800492e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004930:	4b35      	ldr	r3, [pc, #212]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 8004932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004934:	4a34      	ldr	r2, [pc, #208]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 8004936:	f043 0301 	orr.w	r3, r3, #1
 800493a:	6313      	str	r3, [r2, #48]	@ 0x30
 800493c:	4b32      	ldr	r3, [pc, #200]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 800493e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004940:	f003 0301 	and.w	r3, r3, #1
 8004944:	613b      	str	r3, [r7, #16]
 8004946:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004948:	4b2f      	ldr	r3, [pc, #188]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 800494a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800494c:	4a2e      	ldr	r2, [pc, #184]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 800494e:	f043 0302 	orr.w	r3, r3, #2
 8004952:	6313      	str	r3, [r2, #48]	@ 0x30
 8004954:	4b2c      	ldr	r3, [pc, #176]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 8004956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	60fb      	str	r3, [r7, #12]
 800495e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004960:	4b29      	ldr	r3, [pc, #164]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 8004962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004964:	4a28      	ldr	r2, [pc, #160]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 8004966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800496a:	6313      	str	r3, [r2, #48]	@ 0x30
 800496c:	4b26      	ldr	r3, [pc, #152]	@ (8004a08 <HAL_ETH_MspInit+0x15c>)
 800496e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004974:	60bb      	str	r3, [r7, #8]
 8004976:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8004978:	2332      	movs	r3, #50	@ 0x32
 800497a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800497c:	2302      	movs	r3, #2
 800497e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004980:	2300      	movs	r3, #0
 8004982:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004984:	2303      	movs	r3, #3
 8004986:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004988:	230b      	movs	r3, #11
 800498a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800498c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004990:	4619      	mov	r1, r3
 8004992:	481e      	ldr	r0, [pc, #120]	@ (8004a0c <HAL_ETH_MspInit+0x160>)
 8004994:	f000 ff62 	bl	800585c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8004998:	2386      	movs	r3, #134	@ 0x86
 800499a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800499c:	2302      	movs	r3, #2
 800499e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a0:	2300      	movs	r3, #0
 80049a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049a4:	2303      	movs	r3, #3
 80049a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80049a8:	230b      	movs	r3, #11
 80049aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049b0:	4619      	mov	r1, r3
 80049b2:	4817      	ldr	r0, [pc, #92]	@ (8004a10 <HAL_ETH_MspInit+0x164>)
 80049b4:	f000 ff52 	bl	800585c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80049b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80049bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049be:	2302      	movs	r3, #2
 80049c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c2:	2300      	movs	r3, #0
 80049c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049c6:	2303      	movs	r3, #3
 80049c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80049ca:	230b      	movs	r3, #11
 80049cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80049ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049d2:	4619      	mov	r1, r3
 80049d4:	480f      	ldr	r0, [pc, #60]	@ (8004a14 <HAL_ETH_MspInit+0x168>)
 80049d6:	f000 ff41 	bl	800585c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80049da:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80049de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049e0:	2302      	movs	r3, #2
 80049e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049e4:	2300      	movs	r3, #0
 80049e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049e8:	2303      	movs	r3, #3
 80049ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80049ec:	230b      	movs	r3, #11
 80049ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80049f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049f4:	4619      	mov	r1, r3
 80049f6:	4808      	ldr	r0, [pc, #32]	@ (8004a18 <HAL_ETH_MspInit+0x16c>)
 80049f8:	f000 ff30 	bl	800585c <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80049fc:	bf00      	nop
 80049fe:	3738      	adds	r7, #56	@ 0x38
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	40028000 	.word	0x40028000
 8004a08:	40023800 	.word	0x40023800
 8004a0c:	40020800 	.word	0x40020800
 8004a10:	40020000 	.word	0x40020000
 8004a14:	40020400 	.word	0x40020400
 8004a18:	40021800 	.word	0x40021800

08004a1c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b0aa      	sub	sp, #168	@ 0xa8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a24:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004a28:	2200      	movs	r2, #0
 8004a2a:	601a      	str	r2, [r3, #0]
 8004a2c:	605a      	str	r2, [r3, #4]
 8004a2e:	609a      	str	r2, [r3, #8]
 8004a30:	60da      	str	r2, [r3, #12]
 8004a32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004a34:	f107 0310 	add.w	r3, r7, #16
 8004a38:	2284      	movs	r2, #132	@ 0x84
 8004a3a:	2100      	movs	r1, #0
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f005 f91f 	bl	8009c80 <memset>
  if(hi2c->Instance==I2C1)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a22      	ldr	r2, [pc, #136]	@ (8004ad0 <HAL_I2C_MspInit+0xb4>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d13c      	bne.n	8004ac6 <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004a4c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004a50:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004a52:	2300      	movs	r3, #0
 8004a54:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004a56:	f107 0310 	add.w	r3, r7, #16
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f002 ff34 	bl	80078c8 <HAL_RCCEx_PeriphCLKConfig>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d001      	beq.n	8004a6a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004a66:	f7ff fef7 	bl	8004858 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8004ad4 <HAL_I2C_MspInit+0xb8>)
 8004a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a6e:	4a19      	ldr	r2, [pc, #100]	@ (8004ad4 <HAL_I2C_MspInit+0xb8>)
 8004a70:	f043 0302 	orr.w	r3, r3, #2
 8004a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a76:	4b17      	ldr	r3, [pc, #92]	@ (8004ad4 <HAL_I2C_MspInit+0xb8>)
 8004a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	60fb      	str	r3, [r7, #12]
 8004a80:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004a82:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004a86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a8a:	2312      	movs	r3, #18
 8004a8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a90:	2300      	movs	r3, #0
 8004a92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a96:	2303      	movs	r3, #3
 8004a98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004a9c:	2304      	movs	r3, #4
 8004a9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004aa2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	480b      	ldr	r0, [pc, #44]	@ (8004ad8 <HAL_I2C_MspInit+0xbc>)
 8004aaa:	f000 fed7 	bl	800585c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004aae:	4b09      	ldr	r3, [pc, #36]	@ (8004ad4 <HAL_I2C_MspInit+0xb8>)
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab2:	4a08      	ldr	r2, [pc, #32]	@ (8004ad4 <HAL_I2C_MspInit+0xb8>)
 8004ab4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004ab8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004aba:	4b06      	ldr	r3, [pc, #24]	@ (8004ad4 <HAL_I2C_MspInit+0xb8>)
 8004abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004abe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ac2:	60bb      	str	r3, [r7, #8]
 8004ac4:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004ac6:	bf00      	nop
 8004ac8:	37a8      	adds	r7, #168	@ 0xa8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	40005400 	.word	0x40005400
 8004ad4:	40023800 	.word	0x40023800
 8004ad8:	40020400 	.word	0x40020400

08004adc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b0aa      	sub	sp, #168	@ 0xa8
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ae4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004ae8:	2200      	movs	r2, #0
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	605a      	str	r2, [r3, #4]
 8004aee:	609a      	str	r2, [r3, #8]
 8004af0:	60da      	str	r2, [r3, #12]
 8004af2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004af4:	f107 0310 	add.w	r3, r7, #16
 8004af8:	2284      	movs	r2, #132	@ 0x84
 8004afa:	2100      	movs	r1, #0
 8004afc:	4618      	mov	r0, r3
 8004afe:	f005 f8bf 	bl	8009c80 <memset>
  if(huart->Instance==USART3)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a22      	ldr	r2, [pc, #136]	@ (8004b90 <HAL_UART_MspInit+0xb4>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d13c      	bne.n	8004b86 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004b0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b10:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004b12:	2300      	movs	r3, #0
 8004b14:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b16:	f107 0310 	add.w	r3, r7, #16
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f002 fed4 	bl	80078c8 <HAL_RCCEx_PeriphCLKConfig>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d001      	beq.n	8004b2a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004b26:	f7ff fe97 	bl	8004858 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8004b94 <HAL_UART_MspInit+0xb8>)
 8004b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2e:	4a19      	ldr	r2, [pc, #100]	@ (8004b94 <HAL_UART_MspInit+0xb8>)
 8004b30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b34:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b36:	4b17      	ldr	r3, [pc, #92]	@ (8004b94 <HAL_UART_MspInit+0xb8>)
 8004b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b42:	4b14      	ldr	r3, [pc, #80]	@ (8004b94 <HAL_UART_MspInit+0xb8>)
 8004b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b46:	4a13      	ldr	r2, [pc, #76]	@ (8004b94 <HAL_UART_MspInit+0xb8>)
 8004b48:	f043 0308 	orr.w	r3, r3, #8
 8004b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b4e:	4b11      	ldr	r3, [pc, #68]	@ (8004b94 <HAL_UART_MspInit+0xb8>)
 8004b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b52:	f003 0308 	and.w	r3, r3, #8
 8004b56:	60bb      	str	r3, [r7, #8]
 8004b58:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8004b5a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004b5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b62:	2302      	movs	r3, #2
 8004b64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004b74:	2307      	movs	r3, #7
 8004b76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b7a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004b7e:	4619      	mov	r1, r3
 8004b80:	4805      	ldr	r0, [pc, #20]	@ (8004b98 <HAL_UART_MspInit+0xbc>)
 8004b82:	f000 fe6b 	bl	800585c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8004b86:	bf00      	nop
 8004b88:	37a8      	adds	r7, #168	@ 0xa8
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	40004800 	.word	0x40004800
 8004b94:	40023800 	.word	0x40023800
 8004b98:	40020c00 	.word	0x40020c00

08004b9c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b0ac      	sub	sp, #176	@ 0xb0
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ba4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]
 8004bac:	605a      	str	r2, [r3, #4]
 8004bae:	609a      	str	r2, [r3, #8]
 8004bb0:	60da      	str	r2, [r3, #12]
 8004bb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004bb4:	f107 0318 	add.w	r3, r7, #24
 8004bb8:	2284      	movs	r2, #132	@ 0x84
 8004bba:	2100      	movs	r1, #0
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f005 f85f 	bl	8009c80 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bca:	d159      	bne.n	8004c80 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8004bcc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004bd0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004bd8:	f107 0318 	add.w	r3, r7, #24
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f002 fe73 	bl	80078c8 <HAL_RCCEx_PeriphCLKConfig>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d001      	beq.n	8004bec <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8004be8:	f7ff fe36 	bl	8004858 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bec:	4b26      	ldr	r3, [pc, #152]	@ (8004c88 <HAL_PCD_MspInit+0xec>)
 8004bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf0:	4a25      	ldr	r2, [pc, #148]	@ (8004c88 <HAL_PCD_MspInit+0xec>)
 8004bf2:	f043 0301 	orr.w	r3, r3, #1
 8004bf6:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bf8:	4b23      	ldr	r3, [pc, #140]	@ (8004c88 <HAL_PCD_MspInit+0xec>)
 8004bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bfc:	f003 0301 	and.w	r3, r3, #1
 8004c00:	617b      	str	r3, [r7, #20]
 8004c02:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8004c04:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8004c08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c12:	2300      	movs	r3, #0
 8004c14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004c1e:	230a      	movs	r3, #10
 8004c20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c24:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004c28:	4619      	mov	r1, r3
 8004c2a:	4818      	ldr	r0, [pc, #96]	@ (8004c8c <HAL_PCD_MspInit+0xf0>)
 8004c2c:	f000 fe16 	bl	800585c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8004c30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004c44:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004c48:	4619      	mov	r1, r3
 8004c4a:	4810      	ldr	r0, [pc, #64]	@ (8004c8c <HAL_PCD_MspInit+0xf0>)
 8004c4c:	f000 fe06 	bl	800585c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004c50:	4b0d      	ldr	r3, [pc, #52]	@ (8004c88 <HAL_PCD_MspInit+0xec>)
 8004c52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c54:	4a0c      	ldr	r2, [pc, #48]	@ (8004c88 <HAL_PCD_MspInit+0xec>)
 8004c56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c5a:	6353      	str	r3, [r2, #52]	@ 0x34
 8004c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c88 <HAL_PCD_MspInit+0xec>)
 8004c5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c64:	613b      	str	r3, [r7, #16]
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	4b07      	ldr	r3, [pc, #28]	@ (8004c88 <HAL_PCD_MspInit+0xec>)
 8004c6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c6c:	4a06      	ldr	r2, [pc, #24]	@ (8004c88 <HAL_PCD_MspInit+0xec>)
 8004c6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c72:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c74:	4b04      	ldr	r3, [pc, #16]	@ (8004c88 <HAL_PCD_MspInit+0xec>)
 8004c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c7c:	60fb      	str	r3, [r7, #12]
 8004c7e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8004c80:	bf00      	nop
 8004c82:	37b0      	adds	r7, #176	@ 0xb0
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	40023800 	.word	0x40023800
 8004c8c:	40020000 	.word	0x40020000

08004c90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c90:	b480      	push	{r7}
 8004c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004c94:	bf00      	nop
 8004c96:	e7fd      	b.n	8004c94 <NMI_Handler+0x4>

08004c98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c9c:	bf00      	nop
 8004c9e:	e7fd      	b.n	8004c9c <HardFault_Handler+0x4>

08004ca0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ca4:	bf00      	nop
 8004ca6:	e7fd      	b.n	8004ca4 <MemManage_Handler+0x4>

08004ca8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004cac:	bf00      	nop
 8004cae:	e7fd      	b.n	8004cac <BusFault_Handler+0x4>

08004cb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004cb4:	bf00      	nop
 8004cb6:	e7fd      	b.n	8004cb4 <UsageFault_Handler+0x4>

08004cb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004cbc:	bf00      	nop
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr

08004cc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004cc6:	b480      	push	{r7}
 8004cc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004cca:	bf00      	nop
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004cd8:	bf00      	nop
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr

08004ce2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ce6:	f000 f941 	bl	8004f6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004cea:	bf00      	nop
 8004cec:	bd80      	pop	{r7, pc}

08004cee <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004cee:	b480      	push	{r7}
 8004cf0:	af00      	add	r7, sp, #0
  return 1;
 8004cf2:	2301      	movs	r3, #1
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr

08004cfe <_kill>:

int _kill(int pid, int sig)
{
 8004cfe:	b580      	push	{r7, lr}
 8004d00:	b082      	sub	sp, #8
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
 8004d06:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004d08:	f005 f80c 	bl	8009d24 <__errno>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2216      	movs	r2, #22
 8004d10:	601a      	str	r2, [r3, #0]
  return -1;
 8004d12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3708      	adds	r7, #8
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}

08004d1e <_exit>:

void _exit (int status)
{
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b082      	sub	sp, #8
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004d26:	f04f 31ff 	mov.w	r1, #4294967295
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f7ff ffe7 	bl	8004cfe <_kill>
  while (1) {}    /* Make sure we hang here */
 8004d30:	bf00      	nop
 8004d32:	e7fd      	b.n	8004d30 <_exit+0x12>

08004d34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b086      	sub	sp, #24
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d40:	2300      	movs	r3, #0
 8004d42:	617b      	str	r3, [r7, #20]
 8004d44:	e00a      	b.n	8004d5c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004d46:	f3af 8000 	nop.w
 8004d4a:	4601      	mov	r1, r0
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	1c5a      	adds	r2, r3, #1
 8004d50:	60ba      	str	r2, [r7, #8]
 8004d52:	b2ca      	uxtb	r2, r1
 8004d54:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	617b      	str	r3, [r7, #20]
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	dbf0      	blt.n	8004d46 <_read+0x12>
  }

  return len;
 8004d64:	687b      	ldr	r3, [r7, #4]
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3718      	adds	r7, #24
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d6e:	b580      	push	{r7, lr}
 8004d70:	b086      	sub	sp, #24
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	60f8      	str	r0, [r7, #12]
 8004d76:	60b9      	str	r1, [r7, #8]
 8004d78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	617b      	str	r3, [r7, #20]
 8004d7e:	e009      	b.n	8004d94 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	1c5a      	adds	r2, r3, #1
 8004d84:	60ba      	str	r2, [r7, #8]
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	3301      	adds	r3, #1
 8004d92:	617b      	str	r3, [r7, #20]
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	dbf1      	blt.n	8004d80 <_write+0x12>
  }
  return len;
 8004d9c:	687b      	ldr	r3, [r7, #4]
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3718      	adds	r7, #24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <_close>:

int _close(int file)
{
 8004da6:	b480      	push	{r7}
 8004da8:	b083      	sub	sp, #12
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004dae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	370c      	adds	r7, #12
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr

08004dbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	b083      	sub	sp, #12
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
 8004dc6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004dce:	605a      	str	r2, [r3, #4]
  return 0;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <_isatty>:

int _isatty(int file)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004de6:	2301      	movs	r3, #1
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	370c      	adds	r7, #12
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b085      	sub	sp, #20
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3714      	adds	r7, #20
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
	...

08004e10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b086      	sub	sp, #24
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e18:	4a14      	ldr	r2, [pc, #80]	@ (8004e6c <_sbrk+0x5c>)
 8004e1a:	4b15      	ldr	r3, [pc, #84]	@ (8004e70 <_sbrk+0x60>)
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e24:	4b13      	ldr	r3, [pc, #76]	@ (8004e74 <_sbrk+0x64>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d102      	bne.n	8004e32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e2c:	4b11      	ldr	r3, [pc, #68]	@ (8004e74 <_sbrk+0x64>)
 8004e2e:	4a12      	ldr	r2, [pc, #72]	@ (8004e78 <_sbrk+0x68>)
 8004e30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e32:	4b10      	ldr	r3, [pc, #64]	@ (8004e74 <_sbrk+0x64>)
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4413      	add	r3, r2
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d207      	bcs.n	8004e50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e40:	f004 ff70 	bl	8009d24 <__errno>
 8004e44:	4603      	mov	r3, r0
 8004e46:	220c      	movs	r2, #12
 8004e48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e4e:	e009      	b.n	8004e64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e50:	4b08      	ldr	r3, [pc, #32]	@ (8004e74 <_sbrk+0x64>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e56:	4b07      	ldr	r3, [pc, #28]	@ (8004e74 <_sbrk+0x64>)
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	4a05      	ldr	r2, [pc, #20]	@ (8004e74 <_sbrk+0x64>)
 8004e60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e62:	68fb      	ldr	r3, [r7, #12]
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3718      	adds	r7, #24
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	20050000 	.word	0x20050000
 8004e70:	00000400 	.word	0x00000400
 8004e74:	20000d6c 	.word	0x20000d6c
 8004e78:	20000ec0 	.word	0x20000ec0

08004e7c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e80:	4b06      	ldr	r3, [pc, #24]	@ (8004e9c <SystemInit+0x20>)
 8004e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e86:	4a05      	ldr	r2, [pc, #20]	@ (8004e9c <SystemInit+0x20>)
 8004e88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e90:	bf00      	nop
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	e000ed00 	.word	0xe000ed00

08004ea0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004ea0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004ed8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004ea4:	f7ff ffea 	bl	8004e7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004ea8:	480c      	ldr	r0, [pc, #48]	@ (8004edc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004eaa:	490d      	ldr	r1, [pc, #52]	@ (8004ee0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004eac:	4a0d      	ldr	r2, [pc, #52]	@ (8004ee4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004eae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004eb0:	e002      	b.n	8004eb8 <LoopCopyDataInit>

08004eb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004eb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004eb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004eb6:	3304      	adds	r3, #4

08004eb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004eb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004eba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ebc:	d3f9      	bcc.n	8004eb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8004ee8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004ec0:	4c0a      	ldr	r4, [pc, #40]	@ (8004eec <LoopFillZerobss+0x22>)
  movs r3, #0
 8004ec2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ec4:	e001      	b.n	8004eca <LoopFillZerobss>

08004ec6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004ec6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ec8:	3204      	adds	r2, #4

08004eca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004eca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ecc:	d3fb      	bcc.n	8004ec6 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8004ece:	f004 ff2f 	bl	8009d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ed2:	f7fe fb8b 	bl	80035ec <main>
  bx  lr    
 8004ed6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004ed8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004edc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004ee0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8004ee4:	0800d8bc 	.word	0x0800d8bc
  ldr r2, =_sbss
 8004ee8:	20000318 	.word	0x20000318
  ldr r4, =_ebss
 8004eec:	20000ec0 	.word	0x20000ec0

08004ef0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004ef0:	e7fe      	b.n	8004ef0 <ADC_IRQHandler>

08004ef2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ef2:	b580      	push	{r7, lr}
 8004ef4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ef6:	2003      	movs	r0, #3
 8004ef8:	f000 f92e 	bl	8005158 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004efc:	2000      	movs	r0, #0
 8004efe:	f000 f805 	bl	8004f0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f02:	f7ff fcaf 	bl	8004864 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f06:	2300      	movs	r3, #0
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004f14:	4b12      	ldr	r3, [pc, #72]	@ (8004f60 <HAL_InitTick+0x54>)
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	4b12      	ldr	r3, [pc, #72]	@ (8004f64 <HAL_InitTick+0x58>)
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004f22:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 f93b 	bl	80051a6 <HAL_SYSTICK_Config>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d001      	beq.n	8004f3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e00e      	b.n	8004f58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2b0f      	cmp	r3, #15
 8004f3e:	d80a      	bhi.n	8004f56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f40:	2200      	movs	r2, #0
 8004f42:	6879      	ldr	r1, [r7, #4]
 8004f44:	f04f 30ff 	mov.w	r0, #4294967295
 8004f48:	f000 f911 	bl	800516e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f4c:	4a06      	ldr	r2, [pc, #24]	@ (8004f68 <HAL_InitTick+0x5c>)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f52:	2300      	movs	r3, #0
 8004f54:	e000      	b.n	8004f58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	20000000 	.word	0x20000000
 8004f64:	20000008 	.word	0x20000008
 8004f68:	20000004 	.word	0x20000004

08004f6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f70:	4b06      	ldr	r3, [pc, #24]	@ (8004f8c <HAL_IncTick+0x20>)
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	461a      	mov	r2, r3
 8004f76:	4b06      	ldr	r3, [pc, #24]	@ (8004f90 <HAL_IncTick+0x24>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	4a04      	ldr	r2, [pc, #16]	@ (8004f90 <HAL_IncTick+0x24>)
 8004f7e:	6013      	str	r3, [r2, #0]
}
 8004f80:	bf00      	nop
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	20000008 	.word	0x20000008
 8004f90:	20000d70 	.word	0x20000d70

08004f94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f94:	b480      	push	{r7}
 8004f96:	af00      	add	r7, sp, #0
  return uwTick;
 8004f98:	4b03      	ldr	r3, [pc, #12]	@ (8004fa8 <HAL_GetTick+0x14>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	20000d70 	.word	0x20000d70

08004fac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004fb4:	f7ff ffee 	bl	8004f94 <HAL_GetTick>
 8004fb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc4:	d005      	beq.n	8004fd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8004ff0 <HAL_Delay+0x44>)
 8004fc8:	781b      	ldrb	r3, [r3, #0]
 8004fca:	461a      	mov	r2, r3
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	4413      	add	r3, r2
 8004fd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004fd2:	bf00      	nop
 8004fd4:	f7ff ffde 	bl	8004f94 <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	68fa      	ldr	r2, [r7, #12]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d8f7      	bhi.n	8004fd4 <HAL_Delay+0x28>
  {
  }
}
 8004fe4:	bf00      	nop
 8004fe6:	bf00      	nop
 8004fe8:	3710      	adds	r7, #16
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	20000008 	.word	0x20000008

08004ff4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b085      	sub	sp, #20
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f003 0307 	and.w	r3, r3, #7
 8005002:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005004:	4b0b      	ldr	r3, [pc, #44]	@ (8005034 <__NVIC_SetPriorityGrouping+0x40>)
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800500a:	68ba      	ldr	r2, [r7, #8]
 800500c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005010:	4013      	ands	r3, r2
 8005012:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800501c:	4b06      	ldr	r3, [pc, #24]	@ (8005038 <__NVIC_SetPriorityGrouping+0x44>)
 800501e:	4313      	orrs	r3, r2
 8005020:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005022:	4a04      	ldr	r2, [pc, #16]	@ (8005034 <__NVIC_SetPriorityGrouping+0x40>)
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	60d3      	str	r3, [r2, #12]
}
 8005028:	bf00      	nop
 800502a:	3714      	adds	r7, #20
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr
 8005034:	e000ed00 	.word	0xe000ed00
 8005038:	05fa0000 	.word	0x05fa0000

0800503c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800503c:	b480      	push	{r7}
 800503e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005040:	4b04      	ldr	r3, [pc, #16]	@ (8005054 <__NVIC_GetPriorityGrouping+0x18>)
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	0a1b      	lsrs	r3, r3, #8
 8005046:	f003 0307 	and.w	r3, r3, #7
}
 800504a:	4618      	mov	r0, r3
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr
 8005054:	e000ed00 	.word	0xe000ed00

08005058 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	4603      	mov	r3, r0
 8005060:	6039      	str	r1, [r7, #0]
 8005062:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005068:	2b00      	cmp	r3, #0
 800506a:	db0a      	blt.n	8005082 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	b2da      	uxtb	r2, r3
 8005070:	490c      	ldr	r1, [pc, #48]	@ (80050a4 <__NVIC_SetPriority+0x4c>)
 8005072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005076:	0112      	lsls	r2, r2, #4
 8005078:	b2d2      	uxtb	r2, r2
 800507a:	440b      	add	r3, r1
 800507c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005080:	e00a      	b.n	8005098 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	b2da      	uxtb	r2, r3
 8005086:	4908      	ldr	r1, [pc, #32]	@ (80050a8 <__NVIC_SetPriority+0x50>)
 8005088:	79fb      	ldrb	r3, [r7, #7]
 800508a:	f003 030f 	and.w	r3, r3, #15
 800508e:	3b04      	subs	r3, #4
 8005090:	0112      	lsls	r2, r2, #4
 8005092:	b2d2      	uxtb	r2, r2
 8005094:	440b      	add	r3, r1
 8005096:	761a      	strb	r2, [r3, #24]
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr
 80050a4:	e000e100 	.word	0xe000e100
 80050a8:	e000ed00 	.word	0xe000ed00

080050ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b089      	sub	sp, #36	@ 0x24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f003 0307 	and.w	r3, r3, #7
 80050be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	f1c3 0307 	rsb	r3, r3, #7
 80050c6:	2b04      	cmp	r3, #4
 80050c8:	bf28      	it	cs
 80050ca:	2304      	movcs	r3, #4
 80050cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	3304      	adds	r3, #4
 80050d2:	2b06      	cmp	r3, #6
 80050d4:	d902      	bls.n	80050dc <NVIC_EncodePriority+0x30>
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	3b03      	subs	r3, #3
 80050da:	e000      	b.n	80050de <NVIC_EncodePriority+0x32>
 80050dc:	2300      	movs	r3, #0
 80050de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050e0:	f04f 32ff 	mov.w	r2, #4294967295
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ea:	43da      	mvns	r2, r3
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	401a      	ands	r2, r3
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80050f4:	f04f 31ff 	mov.w	r1, #4294967295
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	fa01 f303 	lsl.w	r3, r1, r3
 80050fe:	43d9      	mvns	r1, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005104:	4313      	orrs	r3, r2
         );
}
 8005106:	4618      	mov	r0, r3
 8005108:	3724      	adds	r7, #36	@ 0x24
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
	...

08005114 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	3b01      	subs	r3, #1
 8005120:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005124:	d301      	bcc.n	800512a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005126:	2301      	movs	r3, #1
 8005128:	e00f      	b.n	800514a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800512a:	4a0a      	ldr	r2, [pc, #40]	@ (8005154 <SysTick_Config+0x40>)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	3b01      	subs	r3, #1
 8005130:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005132:	210f      	movs	r1, #15
 8005134:	f04f 30ff 	mov.w	r0, #4294967295
 8005138:	f7ff ff8e 	bl	8005058 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800513c:	4b05      	ldr	r3, [pc, #20]	@ (8005154 <SysTick_Config+0x40>)
 800513e:	2200      	movs	r2, #0
 8005140:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005142:	4b04      	ldr	r3, [pc, #16]	@ (8005154 <SysTick_Config+0x40>)
 8005144:	2207      	movs	r2, #7
 8005146:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3708      	adds	r7, #8
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	e000e010 	.word	0xe000e010

08005158 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f7ff ff47 	bl	8004ff4 <__NVIC_SetPriorityGrouping>
}
 8005166:	bf00      	nop
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800516e:	b580      	push	{r7, lr}
 8005170:	b086      	sub	sp, #24
 8005172:	af00      	add	r7, sp, #0
 8005174:	4603      	mov	r3, r0
 8005176:	60b9      	str	r1, [r7, #8]
 8005178:	607a      	str	r2, [r7, #4]
 800517a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800517c:	2300      	movs	r3, #0
 800517e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005180:	f7ff ff5c 	bl	800503c <__NVIC_GetPriorityGrouping>
 8005184:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	68b9      	ldr	r1, [r7, #8]
 800518a:	6978      	ldr	r0, [r7, #20]
 800518c:	f7ff ff8e 	bl	80050ac <NVIC_EncodePriority>
 8005190:	4602      	mov	r2, r0
 8005192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005196:	4611      	mov	r1, r2
 8005198:	4618      	mov	r0, r3
 800519a:	f7ff ff5d 	bl	8005058 <__NVIC_SetPriority>
}
 800519e:	bf00      	nop
 80051a0:	3718      	adds	r7, #24
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}

080051a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80051a6:	b580      	push	{r7, lr}
 80051a8:	b082      	sub	sp, #8
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f7ff ffb0 	bl	8005114 <SysTick_Config>
 80051b4:	4603      	mov	r3, r0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3708      	adds	r7, #8
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
	...

080051c0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d101      	bne.n	80051d2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e086      	b.n	80052e0 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d106      	bne.n	80051ea <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2220      	movs	r2, #32
 80051e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f7ff fb61 	bl	80048ac <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051ea:	4b3f      	ldr	r3, [pc, #252]	@ (80052e8 <HAL_ETH_Init+0x128>)
 80051ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ee:	4a3e      	ldr	r2, [pc, #248]	@ (80052e8 <HAL_ETH_Init+0x128>)
 80051f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80051f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80051f6:	4b3c      	ldr	r3, [pc, #240]	@ (80052e8 <HAL_ETH_Init+0x128>)
 80051f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051fe:	60bb      	str	r3, [r7, #8]
 8005200:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8005202:	4b3a      	ldr	r3, [pc, #232]	@ (80052ec <HAL_ETH_Init+0x12c>)
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	4a39      	ldr	r2, [pc, #228]	@ (80052ec <HAL_ETH_Init+0x12c>)
 8005208:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800520c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800520e:	4b37      	ldr	r3, [pc, #220]	@ (80052ec <HAL_ETH_Init+0x12c>)
 8005210:	685a      	ldr	r2, [r3, #4]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	4935      	ldr	r1, [pc, #212]	@ (80052ec <HAL_ETH_Init+0x12c>)
 8005218:	4313      	orrs	r3, r2
 800521a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800521c:	4b33      	ldr	r3, [pc, #204]	@ (80052ec <HAL_ETH_Init+0x12c>)
 800521e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	6812      	ldr	r2, [r2, #0]
 800522e:	f043 0301 	orr.w	r3, r3, #1
 8005232:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005236:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005238:	f7ff feac 	bl	8004f94 <HAL_GetTick>
 800523c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800523e:	e011      	b.n	8005264 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8005240:	f7ff fea8 	bl	8004f94 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800524e:	d909      	bls.n	8005264 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2204      	movs	r2, #4
 8005254:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	22e0      	movs	r2, #224	@ 0xe0
 800525c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e03d      	b.n	80052e0 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	2b00      	cmp	r3, #0
 8005274:	d1e4      	bne.n	8005240 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 f97a 	bl	8005570 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f000 fa25 	bl	80056cc <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 fa7b 	bl	800577e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	461a      	mov	r2, r3
 800528e:	2100      	movs	r1, #0
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f000 f9e3 	bl	800565c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80052a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	4b0f      	ldr	r3, [pc, #60]	@ (80052f0 <HAL_ETH_Init+0x130>)
 80052b4:	430b      	orrs	r3, r1
 80052b6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80052ca:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2210      	movs	r2, #16
 80052da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80052de:	2300      	movs	r3, #0
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3710      	adds	r7, #16
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}
 80052e8:	40023800 	.word	0x40023800
 80052ec:	40013800 	.word	0x40013800
 80052f0:	00020060 	.word	0x00020060

080052f4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	4b53      	ldr	r3, [pc, #332]	@ (8005458 <ETH_SetMACConfig+0x164>)
 800530a:	4013      	ands	r3, r2
 800530c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	7b9b      	ldrb	r3, [r3, #14]
 8005312:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8005314:	683a      	ldr	r2, [r7, #0]
 8005316:	7c12      	ldrb	r2, [r2, #16]
 8005318:	2a00      	cmp	r2, #0
 800531a:	d102      	bne.n	8005322 <ETH_SetMACConfig+0x2e>
 800531c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8005320:	e000      	b.n	8005324 <ETH_SetMACConfig+0x30>
 8005322:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8005324:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005326:	683a      	ldr	r2, [r7, #0]
 8005328:	7c52      	ldrb	r2, [r2, #17]
 800532a:	2a00      	cmp	r2, #0
 800532c:	d102      	bne.n	8005334 <ETH_SetMACConfig+0x40>
 800532e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8005332:	e000      	b.n	8005336 <ETH_SetMACConfig+0x42>
 8005334:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8005336:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800533c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	7fdb      	ldrb	r3, [r3, #31]
 8005342:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8005344:	431a      	orrs	r2, r3
                        macconf->Speed |
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800534a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800534c:	683a      	ldr	r2, [r7, #0]
 800534e:	7f92      	ldrb	r2, [r2, #30]
 8005350:	2a00      	cmp	r2, #0
 8005352:	d102      	bne.n	800535a <ETH_SetMACConfig+0x66>
 8005354:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005358:	e000      	b.n	800535c <ETH_SetMACConfig+0x68>
 800535a:	2200      	movs	r2, #0
                        macconf->Speed |
 800535c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	7f1b      	ldrb	r3, [r3, #28]
 8005362:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005364:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800536a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	791b      	ldrb	r3, [r3, #4]
 8005370:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8005372:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005374:	683a      	ldr	r2, [r7, #0]
 8005376:	f892 2020 	ldrb.w	r2, [r2, #32]
 800537a:	2a00      	cmp	r2, #0
 800537c:	d102      	bne.n	8005384 <ETH_SetMACConfig+0x90>
 800537e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005382:	e000      	b.n	8005386 <ETH_SetMACConfig+0x92>
 8005384:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005386:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	7bdb      	ldrb	r3, [r3, #15]
 800538c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800538e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005394:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800539c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800539e:	4313      	orrs	r3, r2
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68fa      	ldr	r2, [r7, #12]
 80053ac:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80053b6:	2001      	movs	r0, #1
 80053b8:	f7ff fdf8 	bl	8004fac <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	699b      	ldr	r3, [r3, #24]
 80053ca:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80053cc:	68fa      	ldr	r2, [r7, #12]
 80053ce:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80053d2:	4013      	ands	r3, r2
 80053d4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053da:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80053dc:	683a      	ldr	r2, [r7, #0]
 80053de:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80053e2:	2a00      	cmp	r2, #0
 80053e4:	d101      	bne.n	80053ea <ETH_SetMACConfig+0xf6>
 80053e6:	2280      	movs	r2, #128	@ 0x80
 80053e8:	e000      	b.n	80053ec <ETH_SetMACConfig+0xf8>
 80053ea:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80053ec:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80053f2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80053fa:	2a01      	cmp	r2, #1
 80053fc:	d101      	bne.n	8005402 <ETH_SetMACConfig+0x10e>
 80053fe:	2208      	movs	r2, #8
 8005400:	e000      	b.n	8005404 <ETH_SetMACConfig+0x110>
 8005402:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8005404:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8005406:	683a      	ldr	r2, [r7, #0]
 8005408:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 800540c:	2a01      	cmp	r2, #1
 800540e:	d101      	bne.n	8005414 <ETH_SetMACConfig+0x120>
 8005410:	2204      	movs	r2, #4
 8005412:	e000      	b.n	8005416 <ETH_SetMACConfig+0x122>
 8005414:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005416:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8005418:	683a      	ldr	r2, [r7, #0]
 800541a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800541e:	2a01      	cmp	r2, #1
 8005420:	d101      	bne.n	8005426 <ETH_SetMACConfig+0x132>
 8005422:	2202      	movs	r2, #2
 8005424:	e000      	b.n	8005428 <ETH_SetMACConfig+0x134>
 8005426:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005428:	4313      	orrs	r3, r2
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	4313      	orrs	r3, r2
 800542e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005440:	2001      	movs	r0, #1
 8005442:	f7ff fdb3 	bl	8004fac <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	619a      	str	r2, [r3, #24]
}
 800544e:	bf00      	nop
 8005450:	3710      	adds	r7, #16
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	fd20810f 	.word	0xfd20810f

0800545c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800546e:	699b      	ldr	r3, [r3, #24]
 8005470:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005472:	68fa      	ldr	r2, [r7, #12]
 8005474:	4b3d      	ldr	r3, [pc, #244]	@ (800556c <ETH_SetDMAConfig+0x110>)
 8005476:	4013      	ands	r3, r2
 8005478:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	7b1b      	ldrb	r3, [r3, #12]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d102      	bne.n	8005488 <ETH_SetDMAConfig+0x2c>
 8005482:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005486:	e000      	b.n	800548a <ETH_SetDMAConfig+0x2e>
 8005488:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	7b5b      	ldrb	r3, [r3, #13]
 800548e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005490:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005492:	683a      	ldr	r2, [r7, #0]
 8005494:	7f52      	ldrb	r2, [r2, #29]
 8005496:	2a00      	cmp	r2, #0
 8005498:	d102      	bne.n	80054a0 <ETH_SetDMAConfig+0x44>
 800549a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800549e:	e000      	b.n	80054a2 <ETH_SetDMAConfig+0x46>
 80054a0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80054a2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	7b9b      	ldrb	r3, [r3, #14]
 80054a8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80054aa:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80054b0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	7f1b      	ldrb	r3, [r3, #28]
 80054b6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80054b8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	7f9b      	ldrb	r3, [r3, #30]
 80054be:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80054c0:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80054c6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80054ce:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80054d0:	4313      	orrs	r3, r2
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80054e0:	461a      	mov	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80054ee:	699b      	ldr	r3, [r3, #24]
 80054f0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80054f2:	2001      	movs	r0, #1
 80054f4:	f7ff fd5a 	bl	8004fac <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005500:	461a      	mov	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	791b      	ldrb	r3, [r3, #4]
 800550a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005510:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8005516:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800551c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005524:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8005526:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800552c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800552e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005534:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	6812      	ldr	r2, [r2, #0]
 800553a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800553e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005542:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005550:	2001      	movs	r0, #1
 8005552:	f7ff fd2b 	bl	8004fac <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800555e:	461a      	mov	r2, r3
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6013      	str	r3, [r2, #0]
}
 8005564:	bf00      	nop
 8005566:	3710      	adds	r7, #16
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	f8de3f23 	.word	0xf8de3f23

08005570 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b0a6      	sub	sp, #152	@ 0x98
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005578:	2301      	movs	r3, #1
 800557a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800557e:	2301      	movs	r3, #1
 8005580:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8005584:	2300      	movs	r3, #0
 8005586:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005588:	2300      	movs	r3, #0
 800558a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800558e:	2301      	movs	r3, #1
 8005590:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8005594:	2300      	movs	r3, #0
 8005596:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800559a:	2301      	movs	r3, #1
 800559c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80055a0:	2301      	movs	r3, #1
 80055a2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80055a6:	2300      	movs	r3, #0
 80055a8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80055ac:	2300      	movs	r3, #0
 80055ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80055b2:	2300      	movs	r3, #0
 80055b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80055b6:	2300      	movs	r3, #0
 80055b8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80055bc:	2300      	movs	r3, #0
 80055be:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80055c0:	2300      	movs	r3, #0
 80055c2:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80055c6:	2300      	movs	r3, #0
 80055c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80055cc:	2300      	movs	r3, #0
 80055ce:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80055d2:	2300      	movs	r3, #0
 80055d4:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80055d8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80055dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80055de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80055e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80055e4:	2300      	movs	r3, #0
 80055e6:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80055ea:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80055ee:	4619      	mov	r1, r3
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f7ff fe7f 	bl	80052f4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80055f6:	2301      	movs	r3, #1
 80055f8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80055fa:	2301      	movs	r3, #1
 80055fc:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80055fe:	2301      	movs	r3, #1
 8005600:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8005604:	2301      	movs	r3, #1
 8005606:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8005608:	2300      	movs	r3, #0
 800560a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800560c:	2300      	movs	r3, #0
 800560e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8005612:	2300      	movs	r3, #0
 8005614:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8005618:	2300      	movs	r3, #0
 800561a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800561c:	2301      	movs	r3, #1
 800561e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8005622:	2301      	movs	r3, #1
 8005624:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8005626:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800562a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800562c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005630:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005632:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005636:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8005638:	2301      	movs	r3, #1
 800563a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800563e:	2300      	movs	r3, #0
 8005640:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005642:	2300      	movs	r3, #0
 8005644:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8005646:	f107 0308 	add.w	r3, r7, #8
 800564a:	4619      	mov	r1, r3
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f7ff ff05 	bl	800545c <ETH_SetDMAConfig>
}
 8005652:	bf00      	nop
 8005654:	3798      	adds	r7, #152	@ 0x98
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
	...

0800565c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800565c:	b480      	push	{r7}
 800565e:	b087      	sub	sp, #28
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	3305      	adds	r3, #5
 800566c:	781b      	ldrb	r3, [r3, #0]
 800566e:	021b      	lsls	r3, r3, #8
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	3204      	adds	r2, #4
 8005674:	7812      	ldrb	r2, [r2, #0]
 8005676:	4313      	orrs	r3, r2
 8005678:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800567a:	68ba      	ldr	r2, [r7, #8]
 800567c:	4b11      	ldr	r3, [pc, #68]	@ (80056c4 <ETH_MACAddressConfig+0x68>)
 800567e:	4413      	add	r3, r2
 8005680:	461a      	mov	r2, r3
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	3303      	adds	r3, #3
 800568a:	781b      	ldrb	r3, [r3, #0]
 800568c:	061a      	lsls	r2, r3, #24
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	3302      	adds	r3, #2
 8005692:	781b      	ldrb	r3, [r3, #0]
 8005694:	041b      	lsls	r3, r3, #16
 8005696:	431a      	orrs	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	3301      	adds	r3, #1
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	021b      	lsls	r3, r3, #8
 80056a0:	4313      	orrs	r3, r2
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	7812      	ldrb	r2, [r2, #0]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	4b06      	ldr	r3, [pc, #24]	@ (80056c8 <ETH_MACAddressConfig+0x6c>)
 80056ae:	4413      	add	r3, r2
 80056b0:	461a      	mov	r2, r3
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	6013      	str	r3, [r2, #0]
}
 80056b6:	bf00      	nop
 80056b8:	371c      	adds	r7, #28
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	40028040 	.word	0x40028040
 80056c8:	40028044 	.word	0x40028044

080056cc <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80056d4:	2300      	movs	r3, #0
 80056d6:	60fb      	str	r3, [r7, #12]
 80056d8:	e03e      	b.n	8005758 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	68d9      	ldr	r1, [r3, #12]
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	4613      	mov	r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	4413      	add	r3, r2
 80056e6:	00db      	lsls	r3, r3, #3
 80056e8:	440b      	add	r3, r1
 80056ea:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2200      	movs	r2, #0
 80056f0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	2200      	movs	r2, #0
 80056f6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	2200      	movs	r2, #0
 80056fc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	2200      	movs	r2, #0
 8005702:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005704:	68b9      	ldr	r1, [r7, #8]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	3206      	adds	r2, #6
 800570c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2b02      	cmp	r3, #2
 8005720:	d80c      	bhi.n	800573c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68d9      	ldr	r1, [r3, #12]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	1c5a      	adds	r2, r3, #1
 800572a:	4613      	mov	r3, r2
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	4413      	add	r3, r2
 8005730:	00db      	lsls	r3, r3, #3
 8005732:	440b      	add	r3, r1
 8005734:	461a      	mov	r2, r3
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	60da      	str	r2, [r3, #12]
 800573a:	e004      	b.n	8005746 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	461a      	mov	r2, r3
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	3301      	adds	r3, #1
 8005756:	60fb      	str	r3, [r7, #12]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2b03      	cmp	r3, #3
 800575c:	d9bd      	bls.n	80056da <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	68da      	ldr	r2, [r3, #12]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005770:	611a      	str	r2, [r3, #16]
}
 8005772:	bf00      	nop
 8005774:	3714      	adds	r7, #20
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800577e:	b480      	push	{r7}
 8005780:	b085      	sub	sp, #20
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005786:	2300      	movs	r3, #0
 8005788:	60fb      	str	r3, [r7, #12]
 800578a:	e048      	b.n	800581e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6919      	ldr	r1, [r3, #16]
 8005790:	68fa      	ldr	r2, [r7, #12]
 8005792:	4613      	mov	r3, r2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	4413      	add	r3, r2
 8005798:	00db      	lsls	r3, r3, #3
 800579a:	440b      	add	r3, r1
 800579c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	2200      	movs	r2, #0
 80057a2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2200      	movs	r2, #0
 80057a8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	2200      	movs	r2, #0
 80057ae:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	2200      	movs	r2, #0
 80057b4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	2200      	movs	r2, #0
 80057ba:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	2200      	movs	r2, #0
 80057c0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80057c8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80057e2:	68b9      	ldr	r1, [r7, #8]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	3212      	adds	r2, #18
 80057ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d80c      	bhi.n	800580e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6919      	ldr	r1, [r3, #16]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	1c5a      	adds	r2, r3, #1
 80057fc:	4613      	mov	r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	4413      	add	r3, r2
 8005802:	00db      	lsls	r3, r3, #3
 8005804:	440b      	add	r3, r1
 8005806:	461a      	mov	r2, r3
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	60da      	str	r2, [r3, #12]
 800580c:	e004      	b.n	8005818 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	461a      	mov	r2, r3
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	3301      	adds	r3, #1
 800581c:	60fb      	str	r3, [r7, #12]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2b03      	cmp	r3, #3
 8005822:	d9b3      	bls.n	800578c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	691a      	ldr	r2, [r3, #16]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800584e:	60da      	str	r2, [r3, #12]
}
 8005850:	bf00      	nop
 8005852:	3714      	adds	r7, #20
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800585c:	b480      	push	{r7}
 800585e:	b089      	sub	sp, #36	@ 0x24
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005866:	2300      	movs	r3, #0
 8005868:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800586a:	2300      	movs	r3, #0
 800586c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800586e:	2300      	movs	r3, #0
 8005870:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005872:	2300      	movs	r3, #0
 8005874:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005876:	2300      	movs	r3, #0
 8005878:	61fb      	str	r3, [r7, #28]
 800587a:	e175      	b.n	8005b68 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800587c:	2201      	movs	r2, #1
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	fa02 f303 	lsl.w	r3, r2, r3
 8005884:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	4013      	ands	r3, r2
 800588e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	429a      	cmp	r2, r3
 8005896:	f040 8164 	bne.w	8005b62 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f003 0303 	and.w	r3, r3, #3
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d005      	beq.n	80058b2 <HAL_GPIO_Init+0x56>
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	f003 0303 	and.w	r3, r3, #3
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d130      	bne.n	8005914 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	005b      	lsls	r3, r3, #1
 80058bc:	2203      	movs	r2, #3
 80058be:	fa02 f303 	lsl.w	r3, r2, r3
 80058c2:	43db      	mvns	r3, r3
 80058c4:	69ba      	ldr	r2, [r7, #24]
 80058c6:	4013      	ands	r3, r2
 80058c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	68da      	ldr	r2, [r3, #12]
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	005b      	lsls	r3, r3, #1
 80058d2:	fa02 f303 	lsl.w	r3, r2, r3
 80058d6:	69ba      	ldr	r2, [r7, #24]
 80058d8:	4313      	orrs	r3, r2
 80058da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	69ba      	ldr	r2, [r7, #24]
 80058e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058e8:	2201      	movs	r2, #1
 80058ea:	69fb      	ldr	r3, [r7, #28]
 80058ec:	fa02 f303 	lsl.w	r3, r2, r3
 80058f0:	43db      	mvns	r3, r3
 80058f2:	69ba      	ldr	r2, [r7, #24]
 80058f4:	4013      	ands	r3, r2
 80058f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	091b      	lsrs	r3, r3, #4
 80058fe:	f003 0201 	and.w	r2, r3, #1
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	fa02 f303 	lsl.w	r3, r2, r3
 8005908:	69ba      	ldr	r2, [r7, #24]
 800590a:	4313      	orrs	r3, r2
 800590c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	f003 0303 	and.w	r3, r3, #3
 800591c:	2b03      	cmp	r3, #3
 800591e:	d017      	beq.n	8005950 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	005b      	lsls	r3, r3, #1
 800592a:	2203      	movs	r2, #3
 800592c:	fa02 f303 	lsl.w	r3, r2, r3
 8005930:	43db      	mvns	r3, r3
 8005932:	69ba      	ldr	r2, [r7, #24]
 8005934:	4013      	ands	r3, r2
 8005936:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	689a      	ldr	r2, [r3, #8]
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	005b      	lsls	r3, r3, #1
 8005940:	fa02 f303 	lsl.w	r3, r2, r3
 8005944:	69ba      	ldr	r2, [r7, #24]
 8005946:	4313      	orrs	r3, r2
 8005948:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	69ba      	ldr	r2, [r7, #24]
 800594e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	f003 0303 	and.w	r3, r3, #3
 8005958:	2b02      	cmp	r3, #2
 800595a:	d123      	bne.n	80059a4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	08da      	lsrs	r2, r3, #3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	3208      	adds	r2, #8
 8005964:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	f003 0307 	and.w	r3, r3, #7
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	220f      	movs	r2, #15
 8005974:	fa02 f303 	lsl.w	r3, r2, r3
 8005978:	43db      	mvns	r3, r3
 800597a:	69ba      	ldr	r2, [r7, #24]
 800597c:	4013      	ands	r3, r2
 800597e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	691a      	ldr	r2, [r3, #16]
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	f003 0307 	and.w	r3, r3, #7
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	fa02 f303 	lsl.w	r3, r2, r3
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	4313      	orrs	r3, r2
 8005994:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	08da      	lsrs	r2, r3, #3
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	3208      	adds	r2, #8
 800599e:	69b9      	ldr	r1, [r7, #24]
 80059a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	005b      	lsls	r3, r3, #1
 80059ae:	2203      	movs	r2, #3
 80059b0:	fa02 f303 	lsl.w	r3, r2, r3
 80059b4:	43db      	mvns	r3, r3
 80059b6:	69ba      	ldr	r2, [r7, #24]
 80059b8:	4013      	ands	r3, r2
 80059ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	f003 0203 	and.w	r2, r3, #3
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	005b      	lsls	r3, r3, #1
 80059c8:	fa02 f303 	lsl.w	r3, r2, r3
 80059cc:	69ba      	ldr	r2, [r7, #24]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	69ba      	ldr	r2, [r7, #24]
 80059d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f000 80be 	beq.w	8005b62 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059e6:	4b66      	ldr	r3, [pc, #408]	@ (8005b80 <HAL_GPIO_Init+0x324>)
 80059e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ea:	4a65      	ldr	r2, [pc, #404]	@ (8005b80 <HAL_GPIO_Init+0x324>)
 80059ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80059f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80059f2:	4b63      	ldr	r3, [pc, #396]	@ (8005b80 <HAL_GPIO_Init+0x324>)
 80059f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059fa:	60fb      	str	r3, [r7, #12]
 80059fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80059fe:	4a61      	ldr	r2, [pc, #388]	@ (8005b84 <HAL_GPIO_Init+0x328>)
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	089b      	lsrs	r3, r3, #2
 8005a04:	3302      	adds	r3, #2
 8005a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	f003 0303 	and.w	r3, r3, #3
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	220f      	movs	r2, #15
 8005a16:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1a:	43db      	mvns	r3, r3
 8005a1c:	69ba      	ldr	r2, [r7, #24]
 8005a1e:	4013      	ands	r3, r2
 8005a20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a58      	ldr	r2, [pc, #352]	@ (8005b88 <HAL_GPIO_Init+0x32c>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d037      	beq.n	8005a9a <HAL_GPIO_Init+0x23e>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a57      	ldr	r2, [pc, #348]	@ (8005b8c <HAL_GPIO_Init+0x330>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d031      	beq.n	8005a96 <HAL_GPIO_Init+0x23a>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a56      	ldr	r2, [pc, #344]	@ (8005b90 <HAL_GPIO_Init+0x334>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d02b      	beq.n	8005a92 <HAL_GPIO_Init+0x236>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a55      	ldr	r2, [pc, #340]	@ (8005b94 <HAL_GPIO_Init+0x338>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d025      	beq.n	8005a8e <HAL_GPIO_Init+0x232>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a54      	ldr	r2, [pc, #336]	@ (8005b98 <HAL_GPIO_Init+0x33c>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d01f      	beq.n	8005a8a <HAL_GPIO_Init+0x22e>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a53      	ldr	r2, [pc, #332]	@ (8005b9c <HAL_GPIO_Init+0x340>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d019      	beq.n	8005a86 <HAL_GPIO_Init+0x22a>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a52      	ldr	r2, [pc, #328]	@ (8005ba0 <HAL_GPIO_Init+0x344>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d013      	beq.n	8005a82 <HAL_GPIO_Init+0x226>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a51      	ldr	r2, [pc, #324]	@ (8005ba4 <HAL_GPIO_Init+0x348>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d00d      	beq.n	8005a7e <HAL_GPIO_Init+0x222>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a50      	ldr	r2, [pc, #320]	@ (8005ba8 <HAL_GPIO_Init+0x34c>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d007      	beq.n	8005a7a <HAL_GPIO_Init+0x21e>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a4f      	ldr	r2, [pc, #316]	@ (8005bac <HAL_GPIO_Init+0x350>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d101      	bne.n	8005a76 <HAL_GPIO_Init+0x21a>
 8005a72:	2309      	movs	r3, #9
 8005a74:	e012      	b.n	8005a9c <HAL_GPIO_Init+0x240>
 8005a76:	230a      	movs	r3, #10
 8005a78:	e010      	b.n	8005a9c <HAL_GPIO_Init+0x240>
 8005a7a:	2308      	movs	r3, #8
 8005a7c:	e00e      	b.n	8005a9c <HAL_GPIO_Init+0x240>
 8005a7e:	2307      	movs	r3, #7
 8005a80:	e00c      	b.n	8005a9c <HAL_GPIO_Init+0x240>
 8005a82:	2306      	movs	r3, #6
 8005a84:	e00a      	b.n	8005a9c <HAL_GPIO_Init+0x240>
 8005a86:	2305      	movs	r3, #5
 8005a88:	e008      	b.n	8005a9c <HAL_GPIO_Init+0x240>
 8005a8a:	2304      	movs	r3, #4
 8005a8c:	e006      	b.n	8005a9c <HAL_GPIO_Init+0x240>
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e004      	b.n	8005a9c <HAL_GPIO_Init+0x240>
 8005a92:	2302      	movs	r3, #2
 8005a94:	e002      	b.n	8005a9c <HAL_GPIO_Init+0x240>
 8005a96:	2301      	movs	r3, #1
 8005a98:	e000      	b.n	8005a9c <HAL_GPIO_Init+0x240>
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	69fa      	ldr	r2, [r7, #28]
 8005a9e:	f002 0203 	and.w	r2, r2, #3
 8005aa2:	0092      	lsls	r2, r2, #2
 8005aa4:	4093      	lsls	r3, r2
 8005aa6:	69ba      	ldr	r2, [r7, #24]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005aac:	4935      	ldr	r1, [pc, #212]	@ (8005b84 <HAL_GPIO_Init+0x328>)
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	089b      	lsrs	r3, r3, #2
 8005ab2:	3302      	adds	r3, #2
 8005ab4:	69ba      	ldr	r2, [r7, #24]
 8005ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005aba:	4b3d      	ldr	r3, [pc, #244]	@ (8005bb0 <HAL_GPIO_Init+0x354>)
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	43db      	mvns	r3, r3
 8005ac4:	69ba      	ldr	r2, [r7, #24]
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d003      	beq.n	8005ade <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005ad6:	69ba      	ldr	r2, [r7, #24]
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005ade:	4a34      	ldr	r2, [pc, #208]	@ (8005bb0 <HAL_GPIO_Init+0x354>)
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005ae4:	4b32      	ldr	r3, [pc, #200]	@ (8005bb0 <HAL_GPIO_Init+0x354>)
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	43db      	mvns	r3, r3
 8005aee:	69ba      	ldr	r2, [r7, #24]
 8005af0:	4013      	ands	r3, r2
 8005af2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d003      	beq.n	8005b08 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005b00:	69ba      	ldr	r2, [r7, #24]
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b08:	4a29      	ldr	r2, [pc, #164]	@ (8005bb0 <HAL_GPIO_Init+0x354>)
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005b0e:	4b28      	ldr	r3, [pc, #160]	@ (8005bb0 <HAL_GPIO_Init+0x354>)
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	43db      	mvns	r3, r3
 8005b18:	69ba      	ldr	r2, [r7, #24]
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d003      	beq.n	8005b32 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005b2a:	69ba      	ldr	r2, [r7, #24]
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005b32:	4a1f      	ldr	r2, [pc, #124]	@ (8005bb0 <HAL_GPIO_Init+0x354>)
 8005b34:	69bb      	ldr	r3, [r7, #24]
 8005b36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b38:	4b1d      	ldr	r3, [pc, #116]	@ (8005bb0 <HAL_GPIO_Init+0x354>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	43db      	mvns	r3, r3
 8005b42:	69ba      	ldr	r2, [r7, #24]
 8005b44:	4013      	ands	r3, r2
 8005b46:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d003      	beq.n	8005b5c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005b54:	69ba      	ldr	r2, [r7, #24]
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b5c:	4a14      	ldr	r2, [pc, #80]	@ (8005bb0 <HAL_GPIO_Init+0x354>)
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	3301      	adds	r3, #1
 8005b66:	61fb      	str	r3, [r7, #28]
 8005b68:	69fb      	ldr	r3, [r7, #28]
 8005b6a:	2b0f      	cmp	r3, #15
 8005b6c:	f67f ae86 	bls.w	800587c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005b70:	bf00      	nop
 8005b72:	bf00      	nop
 8005b74:	3724      	adds	r7, #36	@ 0x24
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	40023800 	.word	0x40023800
 8005b84:	40013800 	.word	0x40013800
 8005b88:	40020000 	.word	0x40020000
 8005b8c:	40020400 	.word	0x40020400
 8005b90:	40020800 	.word	0x40020800
 8005b94:	40020c00 	.word	0x40020c00
 8005b98:	40021000 	.word	0x40021000
 8005b9c:	40021400 	.word	0x40021400
 8005ba0:	40021800 	.word	0x40021800
 8005ba4:	40021c00 	.word	0x40021c00
 8005ba8:	40022000 	.word	0x40022000
 8005bac:	40022400 	.word	0x40022400
 8005bb0:	40013c00 	.word	0x40013c00

08005bb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	807b      	strh	r3, [r7, #2]
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005bc4:	787b      	ldrb	r3, [r7, #1]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d003      	beq.n	8005bd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005bca:	887a      	ldrh	r2, [r7, #2]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005bd0:	e003      	b.n	8005bda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005bd2:	887b      	ldrh	r3, [r7, #2]
 8005bd4:	041a      	lsls	r2, r3, #16
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	619a      	str	r2, [r3, #24]
}
 8005bda:	bf00      	nop
 8005bdc:	370c      	adds	r7, #12
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr

08005be6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b085      	sub	sp, #20
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
 8005bee:	460b      	mov	r3, r1
 8005bf0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005bf8:	887a      	ldrh	r2, [r7, #2]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	041a      	lsls	r2, r3, #16
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	43d9      	mvns	r1, r3
 8005c04:	887b      	ldrh	r3, [r7, #2]
 8005c06:	400b      	ands	r3, r1
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	619a      	str	r2, [r3, #24]
}
 8005c0e:	bf00      	nop
 8005c10:	3714      	adds	r7, #20
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
	...

08005c1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b082      	sub	sp, #8
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d101      	bne.n	8005c2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e08b      	b.n	8005d46 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d106      	bne.n	8005c48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f7fe feea 	bl	8004a1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2224      	movs	r2, #36	@ 0x24
 8005c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f022 0201 	bic.w	r2, r2, #1
 8005c5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685a      	ldr	r2, [r3, #4]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005c6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	689a      	ldr	r2, [r3, #8]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d107      	bne.n	8005c96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	689a      	ldr	r2, [r3, #8]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c92:	609a      	str	r2, [r3, #8]
 8005c94:	e006      	b.n	8005ca4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	689a      	ldr	r2, [r3, #8]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005ca2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	2b02      	cmp	r3, #2
 8005caa:	d108      	bne.n	8005cbe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cba:	605a      	str	r2, [r3, #4]
 8005cbc:	e007      	b.n	8005cce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685a      	ldr	r2, [r3, #4]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ccc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	6859      	ldr	r1, [r3, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8005d50 <HAL_I2C_Init+0x134>)
 8005cda:	430b      	orrs	r3, r1
 8005cdc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68da      	ldr	r2, [r3, #12]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005cec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	691a      	ldr	r2, [r3, #16]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	695b      	ldr	r3, [r3, #20]
 8005cf6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	699b      	ldr	r3, [r3, #24]
 8005cfe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	430a      	orrs	r2, r1
 8005d06:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	69d9      	ldr	r1, [r3, #28]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a1a      	ldr	r2, [r3, #32]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	430a      	orrs	r2, r1
 8005d16:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f042 0201 	orr.w	r2, r2, #1
 8005d26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2220      	movs	r2, #32
 8005d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005d44:	2300      	movs	r3, #0
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3708      	adds	r7, #8
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	bf00      	nop
 8005d50:	02008000 	.word	0x02008000

08005d54 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b088      	sub	sp, #32
 8005d58:	af02      	add	r7, sp, #8
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	607a      	str	r2, [r7, #4]
 8005d5e:	461a      	mov	r2, r3
 8005d60:	460b      	mov	r3, r1
 8005d62:	817b      	strh	r3, [r7, #10]
 8005d64:	4613      	mov	r3, r2
 8005d66:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	2b20      	cmp	r3, #32
 8005d72:	f040 80fd 	bne.w	8005f70 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d101      	bne.n	8005d84 <HAL_I2C_Master_Transmit+0x30>
 8005d80:	2302      	movs	r3, #2
 8005d82:	e0f6      	b.n	8005f72 <HAL_I2C_Master_Transmit+0x21e>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005d8c:	f7ff f902 	bl	8004f94 <HAL_GetTick>
 8005d90:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	9300      	str	r3, [sp, #0]
 8005d96:	2319      	movs	r3, #25
 8005d98:	2201      	movs	r2, #1
 8005d9a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005d9e:	68f8      	ldr	r0, [r7, #12]
 8005da0:	f000 fcf0 	bl	8006784 <I2C_WaitOnFlagUntilTimeout>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d001      	beq.n	8005dae <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e0e1      	b.n	8005f72 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2221      	movs	r2, #33	@ 0x21
 8005db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2210      	movs	r2, #16
 8005dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	893a      	ldrh	r2, [r7, #8]
 8005dce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	2bff      	cmp	r3, #255	@ 0xff
 8005dde:	d906      	bls.n	8005dee <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	22ff      	movs	r2, #255	@ 0xff
 8005de4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005de6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005dea:	617b      	str	r3, [r7, #20]
 8005dec:	e007      	b.n	8005dfe <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005df2:	b29a      	uxth	r2, r3
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005df8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005dfc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d024      	beq.n	8005e50 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e0a:	781a      	ldrb	r2, [r3, #0]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e16:	1c5a      	adds	r2, r3, #1
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	3b01      	subs	r3, #1
 8005e24:	b29a      	uxth	r2, r3
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e2e:	3b01      	subs	r3, #1
 8005e30:	b29a      	uxth	r2, r3
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	b2da      	uxtb	r2, r3
 8005e40:	8979      	ldrh	r1, [r7, #10]
 8005e42:	4b4e      	ldr	r3, [pc, #312]	@ (8005f7c <HAL_I2C_Master_Transmit+0x228>)
 8005e44:	9300      	str	r3, [sp, #0]
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f000 fe5f 	bl	8006b0c <I2C_TransferConfig>
 8005e4e:	e066      	b.n	8005f1e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e54:	b2da      	uxtb	r2, r3
 8005e56:	8979      	ldrh	r1, [r7, #10]
 8005e58:	4b48      	ldr	r3, [pc, #288]	@ (8005f7c <HAL_I2C_Master_Transmit+0x228>)
 8005e5a:	9300      	str	r3, [sp, #0]
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	68f8      	ldr	r0, [r7, #12]
 8005e60:	f000 fe54 	bl	8006b0c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005e64:	e05b      	b.n	8005f1e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e66:	693a      	ldr	r2, [r7, #16]
 8005e68:	6a39      	ldr	r1, [r7, #32]
 8005e6a:	68f8      	ldr	r0, [r7, #12]
 8005e6c:	f000 fce3 	bl	8006836 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d001      	beq.n	8005e7a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e07b      	b.n	8005f72 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e7e:	781a      	ldrb	r2, [r3, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e8a:	1c5a      	adds	r2, r3, #1
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	3b01      	subs	r3, #1
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ea2:	3b01      	subs	r3, #1
 8005ea4:	b29a      	uxth	r2, r3
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d034      	beq.n	8005f1e <HAL_I2C_Master_Transmit+0x1ca>
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d130      	bne.n	8005f1e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	9300      	str	r3, [sp, #0]
 8005ec0:	6a3b      	ldr	r3, [r7, #32]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	2180      	movs	r1, #128	@ 0x80
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f000 fc5c 	bl	8006784 <I2C_WaitOnFlagUntilTimeout>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d001      	beq.n	8005ed6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e04d      	b.n	8005f72 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	2bff      	cmp	r3, #255	@ 0xff
 8005ede:	d90e      	bls.n	8005efe <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	22ff      	movs	r2, #255	@ 0xff
 8005ee4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eea:	b2da      	uxtb	r2, r3
 8005eec:	8979      	ldrh	r1, [r7, #10]
 8005eee:	2300      	movs	r3, #0
 8005ef0:	9300      	str	r3, [sp, #0]
 8005ef2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ef6:	68f8      	ldr	r0, [r7, #12]
 8005ef8:	f000 fe08 	bl	8006b0c <I2C_TransferConfig>
 8005efc:	e00f      	b.n	8005f1e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f0c:	b2da      	uxtb	r2, r3
 8005f0e:	8979      	ldrh	r1, [r7, #10]
 8005f10:	2300      	movs	r3, #0
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f000 fdf7 	bl	8006b0c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d19e      	bne.n	8005e66 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f28:	693a      	ldr	r2, [r7, #16]
 8005f2a:	6a39      	ldr	r1, [r7, #32]
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f000 fcc9 	bl	80068c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e01a      	b.n	8005f72 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2220      	movs	r2, #32
 8005f42:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	6859      	ldr	r1, [r3, #4]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	4b0c      	ldr	r3, [pc, #48]	@ (8005f80 <HAL_I2C_Master_Transmit+0x22c>)
 8005f50:	400b      	ands	r3, r1
 8005f52:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2220      	movs	r2, #32
 8005f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	e000      	b.n	8005f72 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005f70:	2302      	movs	r3, #2
  }
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3718      	adds	r7, #24
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	80002000 	.word	0x80002000
 8005f80:	fe00e800 	.word	0xfe00e800

08005f84 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b088      	sub	sp, #32
 8005f88:	af02      	add	r7, sp, #8
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	4608      	mov	r0, r1
 8005f8e:	4611      	mov	r1, r2
 8005f90:	461a      	mov	r2, r3
 8005f92:	4603      	mov	r3, r0
 8005f94:	817b      	strh	r3, [r7, #10]
 8005f96:	460b      	mov	r3, r1
 8005f98:	813b      	strh	r3, [r7, #8]
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	2b20      	cmp	r3, #32
 8005fa8:	f040 80f9 	bne.w	800619e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fac:	6a3b      	ldr	r3, [r7, #32]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d002      	beq.n	8005fb8 <HAL_I2C_Mem_Write+0x34>
 8005fb2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d105      	bne.n	8005fc4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fbe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e0ed      	b.n	80061a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d101      	bne.n	8005fd2 <HAL_I2C_Mem_Write+0x4e>
 8005fce:	2302      	movs	r3, #2
 8005fd0:	e0e6      	b.n	80061a0 <HAL_I2C_Mem_Write+0x21c>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005fda:	f7fe ffdb 	bl	8004f94 <HAL_GetTick>
 8005fde:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	9300      	str	r3, [sp, #0]
 8005fe4:	2319      	movs	r3, #25
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005fec:	68f8      	ldr	r0, [r7, #12]
 8005fee:	f000 fbc9 	bl	8006784 <I2C_WaitOnFlagUntilTimeout>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d001      	beq.n	8005ffc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e0d1      	b.n	80061a0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2221      	movs	r2, #33	@ 0x21
 8006000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2240      	movs	r2, #64	@ 0x40
 8006008:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2200      	movs	r2, #0
 8006010:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6a3a      	ldr	r2, [r7, #32]
 8006016:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800601c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2200      	movs	r2, #0
 8006022:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006024:	88f8      	ldrh	r0, [r7, #6]
 8006026:	893a      	ldrh	r2, [r7, #8]
 8006028:	8979      	ldrh	r1, [r7, #10]
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	9301      	str	r3, [sp, #4]
 800602e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006030:	9300      	str	r3, [sp, #0]
 8006032:	4603      	mov	r3, r0
 8006034:	68f8      	ldr	r0, [r7, #12]
 8006036:	f000 fad9 	bl	80065ec <I2C_RequestMemoryWrite>
 800603a:	4603      	mov	r3, r0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d005      	beq.n	800604c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e0a9      	b.n	80061a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006050:	b29b      	uxth	r3, r3
 8006052:	2bff      	cmp	r3, #255	@ 0xff
 8006054:	d90e      	bls.n	8006074 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	22ff      	movs	r2, #255	@ 0xff
 800605a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006060:	b2da      	uxtb	r2, r3
 8006062:	8979      	ldrh	r1, [r7, #10]
 8006064:	2300      	movs	r3, #0
 8006066:	9300      	str	r3, [sp, #0]
 8006068:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800606c:	68f8      	ldr	r0, [r7, #12]
 800606e:	f000 fd4d 	bl	8006b0c <I2C_TransferConfig>
 8006072:	e00f      	b.n	8006094 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006078:	b29a      	uxth	r2, r3
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006082:	b2da      	uxtb	r2, r3
 8006084:	8979      	ldrh	r1, [r7, #10]
 8006086:	2300      	movs	r3, #0
 8006088:	9300      	str	r3, [sp, #0]
 800608a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800608e:	68f8      	ldr	r0, [r7, #12]
 8006090:	f000 fd3c 	bl	8006b0c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	f000 fbcc 	bl	8006836 <I2C_WaitOnTXISFlagUntilTimeout>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d001      	beq.n	80060a8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e07b      	b.n	80061a0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ac:	781a      	ldrb	r2, [r3, #0]
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b8:	1c5a      	adds	r2, r3, #1
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	3b01      	subs	r3, #1
 80060c6:	b29a      	uxth	r2, r3
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060d0:	3b01      	subs	r3, #1
 80060d2:	b29a      	uxth	r2, r3
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060dc:	b29b      	uxth	r3, r3
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d034      	beq.n	800614c <HAL_I2C_Mem_Write+0x1c8>
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d130      	bne.n	800614c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	9300      	str	r3, [sp, #0]
 80060ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f0:	2200      	movs	r2, #0
 80060f2:	2180      	movs	r1, #128	@ 0x80
 80060f4:	68f8      	ldr	r0, [r7, #12]
 80060f6:	f000 fb45 	bl	8006784 <I2C_WaitOnFlagUntilTimeout>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d001      	beq.n	8006104 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	e04d      	b.n	80061a0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006108:	b29b      	uxth	r3, r3
 800610a:	2bff      	cmp	r3, #255	@ 0xff
 800610c:	d90e      	bls.n	800612c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	22ff      	movs	r2, #255	@ 0xff
 8006112:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006118:	b2da      	uxtb	r2, r3
 800611a:	8979      	ldrh	r1, [r7, #10]
 800611c:	2300      	movs	r3, #0
 800611e:	9300      	str	r3, [sp, #0]
 8006120:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006124:	68f8      	ldr	r0, [r7, #12]
 8006126:	f000 fcf1 	bl	8006b0c <I2C_TransferConfig>
 800612a:	e00f      	b.n	800614c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006130:	b29a      	uxth	r2, r3
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800613a:	b2da      	uxtb	r2, r3
 800613c:	8979      	ldrh	r1, [r7, #10]
 800613e:	2300      	movs	r3, #0
 8006140:	9300      	str	r3, [sp, #0]
 8006142:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006146:	68f8      	ldr	r0, [r7, #12]
 8006148:	f000 fce0 	bl	8006b0c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006150:	b29b      	uxth	r3, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	d19e      	bne.n	8006094 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006156:	697a      	ldr	r2, [r7, #20]
 8006158:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800615a:	68f8      	ldr	r0, [r7, #12]
 800615c:	f000 fbb2 	bl	80068c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d001      	beq.n	800616a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e01a      	b.n	80061a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	2220      	movs	r2, #32
 8006170:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	6859      	ldr	r1, [r3, #4]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	4b0a      	ldr	r3, [pc, #40]	@ (80061a8 <HAL_I2C_Mem_Write+0x224>)
 800617e:	400b      	ands	r3, r1
 8006180:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2220      	movs	r2, #32
 8006186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800619a:	2300      	movs	r3, #0
 800619c:	e000      	b.n	80061a0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800619e:	2302      	movs	r3, #2
  }
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3718      	adds	r7, #24
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	fe00e800 	.word	0xfe00e800

080061ac <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b088      	sub	sp, #32
 80061b0:	af02      	add	r7, sp, #8
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	4608      	mov	r0, r1
 80061b6:	4611      	mov	r1, r2
 80061b8:	461a      	mov	r2, r3
 80061ba:	4603      	mov	r3, r0
 80061bc:	817b      	strh	r3, [r7, #10]
 80061be:	460b      	mov	r3, r1
 80061c0:	813b      	strh	r3, [r7, #8]
 80061c2:	4613      	mov	r3, r2
 80061c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b20      	cmp	r3, #32
 80061d0:	f040 80fd 	bne.w	80063ce <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80061d4:	6a3b      	ldr	r3, [r7, #32]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d002      	beq.n	80061e0 <HAL_I2C_Mem_Read+0x34>
 80061da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d105      	bne.n	80061ec <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061e6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e0f1      	b.n	80063d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d101      	bne.n	80061fa <HAL_I2C_Mem_Read+0x4e>
 80061f6:	2302      	movs	r3, #2
 80061f8:	e0ea      	b.n	80063d0 <HAL_I2C_Mem_Read+0x224>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006202:	f7fe fec7 	bl	8004f94 <HAL_GetTick>
 8006206:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	2319      	movs	r3, #25
 800620e:	2201      	movs	r2, #1
 8006210:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006214:	68f8      	ldr	r0, [r7, #12]
 8006216:	f000 fab5 	bl	8006784 <I2C_WaitOnFlagUntilTimeout>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d001      	beq.n	8006224 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	e0d5      	b.n	80063d0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2222      	movs	r2, #34	@ 0x22
 8006228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2240      	movs	r2, #64	@ 0x40
 8006230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6a3a      	ldr	r2, [r7, #32]
 800623e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006244:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2200      	movs	r2, #0
 800624a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800624c:	88f8      	ldrh	r0, [r7, #6]
 800624e:	893a      	ldrh	r2, [r7, #8]
 8006250:	8979      	ldrh	r1, [r7, #10]
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	9301      	str	r3, [sp, #4]
 8006256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006258:	9300      	str	r3, [sp, #0]
 800625a:	4603      	mov	r3, r0
 800625c:	68f8      	ldr	r0, [r7, #12]
 800625e:	f000 fa19 	bl	8006694 <I2C_RequestMemoryRead>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d005      	beq.n	8006274 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2200      	movs	r2, #0
 800626c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e0ad      	b.n	80063d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006278:	b29b      	uxth	r3, r3
 800627a:	2bff      	cmp	r3, #255	@ 0xff
 800627c:	d90e      	bls.n	800629c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2201      	movs	r2, #1
 8006282:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006288:	b2da      	uxtb	r2, r3
 800628a:	8979      	ldrh	r1, [r7, #10]
 800628c:	4b52      	ldr	r3, [pc, #328]	@ (80063d8 <HAL_I2C_Mem_Read+0x22c>)
 800628e:	9300      	str	r3, [sp, #0]
 8006290:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006294:	68f8      	ldr	r0, [r7, #12]
 8006296:	f000 fc39 	bl	8006b0c <I2C_TransferConfig>
 800629a:	e00f      	b.n	80062bc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062aa:	b2da      	uxtb	r2, r3
 80062ac:	8979      	ldrh	r1, [r7, #10]
 80062ae:	4b4a      	ldr	r3, [pc, #296]	@ (80063d8 <HAL_I2C_Mem_Read+0x22c>)
 80062b0:	9300      	str	r3, [sp, #0]
 80062b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f000 fc28 	bl	8006b0c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	9300      	str	r3, [sp, #0]
 80062c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c2:	2200      	movs	r2, #0
 80062c4:	2104      	movs	r1, #4
 80062c6:	68f8      	ldr	r0, [r7, #12]
 80062c8:	f000 fa5c 	bl	8006784 <I2C_WaitOnFlagUntilTimeout>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d001      	beq.n	80062d6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	e07c      	b.n	80063d0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e0:	b2d2      	uxtb	r2, r2
 80062e2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e8:	1c5a      	adds	r2, r3, #1
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062f2:	3b01      	subs	r3, #1
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062fe:	b29b      	uxth	r3, r3
 8006300:	3b01      	subs	r3, #1
 8006302:	b29a      	uxth	r2, r3
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800630c:	b29b      	uxth	r3, r3
 800630e:	2b00      	cmp	r3, #0
 8006310:	d034      	beq.n	800637c <HAL_I2C_Mem_Read+0x1d0>
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006316:	2b00      	cmp	r3, #0
 8006318:	d130      	bne.n	800637c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	9300      	str	r3, [sp, #0]
 800631e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006320:	2200      	movs	r2, #0
 8006322:	2180      	movs	r1, #128	@ 0x80
 8006324:	68f8      	ldr	r0, [r7, #12]
 8006326:	f000 fa2d 	bl	8006784 <I2C_WaitOnFlagUntilTimeout>
 800632a:	4603      	mov	r3, r0
 800632c:	2b00      	cmp	r3, #0
 800632e:	d001      	beq.n	8006334 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e04d      	b.n	80063d0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006338:	b29b      	uxth	r3, r3
 800633a:	2bff      	cmp	r3, #255	@ 0xff
 800633c:	d90e      	bls.n	800635c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006348:	b2da      	uxtb	r2, r3
 800634a:	8979      	ldrh	r1, [r7, #10]
 800634c:	2300      	movs	r3, #0
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006354:	68f8      	ldr	r0, [r7, #12]
 8006356:	f000 fbd9 	bl	8006b0c <I2C_TransferConfig>
 800635a:	e00f      	b.n	800637c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006360:	b29a      	uxth	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800636a:	b2da      	uxtb	r2, r3
 800636c:	8979      	ldrh	r1, [r7, #10]
 800636e:	2300      	movs	r3, #0
 8006370:	9300      	str	r3, [sp, #0]
 8006372:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006376:	68f8      	ldr	r0, [r7, #12]
 8006378:	f000 fbc8 	bl	8006b0c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006380:	b29b      	uxth	r3, r3
 8006382:	2b00      	cmp	r3, #0
 8006384:	d19a      	bne.n	80062bc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800638a:	68f8      	ldr	r0, [r7, #12]
 800638c:	f000 fa9a 	bl	80068c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d001      	beq.n	800639a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e01a      	b.n	80063d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2220      	movs	r2, #32
 80063a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	6859      	ldr	r1, [r3, #4]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	4b0b      	ldr	r3, [pc, #44]	@ (80063dc <HAL_I2C_Mem_Read+0x230>)
 80063ae:	400b      	ands	r3, r1
 80063b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2220      	movs	r2, #32
 80063b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80063ca:	2300      	movs	r3, #0
 80063cc:	e000      	b.n	80063d0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80063ce:	2302      	movs	r3, #2
  }
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3718      	adds	r7, #24
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	80002400 	.word	0x80002400
 80063dc:	fe00e800 	.word	0xfe00e800

080063e0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b08a      	sub	sp, #40	@ 0x28
 80063e4:	af02      	add	r7, sp, #8
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	607a      	str	r2, [r7, #4]
 80063ea:	603b      	str	r3, [r7, #0]
 80063ec:	460b      	mov	r3, r1
 80063ee:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80063f0:	2300      	movs	r3, #0
 80063f2:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 80063f4:	2300      	movs	r3, #0
 80063f6:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	2b20      	cmp	r3, #32
 8006402:	f040 80e9 	bne.w	80065d8 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	699b      	ldr	r3, [r3, #24]
 800640c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006410:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006414:	d101      	bne.n	800641a <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8006416:	2302      	movs	r3, #2
 8006418:	e0df      	b.n	80065da <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006420:	2b01      	cmp	r3, #1
 8006422:	d101      	bne.n	8006428 <HAL_I2C_IsDeviceReady+0x48>
 8006424:	2302      	movs	r3, #2
 8006426:	e0d8      	b.n	80065da <HAL_I2C_IsDeviceReady+0x1fa>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2224      	movs	r2, #36	@ 0x24
 8006434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2200      	movs	r2, #0
 800643c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	2b01      	cmp	r3, #1
 8006444:	d105      	bne.n	8006452 <HAL_I2C_IsDeviceReady+0x72>
 8006446:	897b      	ldrh	r3, [r7, #10]
 8006448:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800644c:	4b65      	ldr	r3, [pc, #404]	@ (80065e4 <HAL_I2C_IsDeviceReady+0x204>)
 800644e:	4313      	orrs	r3, r2
 8006450:	e004      	b.n	800645c <HAL_I2C_IsDeviceReady+0x7c>
 8006452:	897b      	ldrh	r3, [r7, #10]
 8006454:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006458:	4b63      	ldr	r3, [pc, #396]	@ (80065e8 <HAL_I2C_IsDeviceReady+0x208>)
 800645a:	4313      	orrs	r3, r2
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	6812      	ldr	r2, [r2, #0]
 8006460:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8006462:	f7fe fd97 	bl	8004f94 <HAL_GetTick>
 8006466:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	699b      	ldr	r3, [r3, #24]
 800646e:	f003 0320 	and.w	r3, r3, #32
 8006472:	2b20      	cmp	r3, #32
 8006474:	bf0c      	ite	eq
 8006476:	2301      	moveq	r3, #1
 8006478:	2300      	movne	r3, #0
 800647a:	b2db      	uxtb	r3, r3
 800647c:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	f003 0310 	and.w	r3, r3, #16
 8006488:	2b10      	cmp	r3, #16
 800648a:	bf0c      	ite	eq
 800648c:	2301      	moveq	r3, #1
 800648e:	2300      	movne	r3, #0
 8006490:	b2db      	uxtb	r3, r3
 8006492:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006494:	e034      	b.n	8006500 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800649c:	d01a      	beq.n	80064d4 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800649e:	f7fe fd79 	bl	8004f94 <HAL_GetTick>
 80064a2:	4602      	mov	r2, r0
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	683a      	ldr	r2, [r7, #0]
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d302      	bcc.n	80064b4 <HAL_I2C_IsDeviceReady+0xd4>
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d10f      	bne.n	80064d4 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2220      	movs	r2, #32
 80064b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064c0:	f043 0220 	orr.w	r2, r3, #32
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e082      	b.n	80065da <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	f003 0320 	and.w	r3, r3, #32
 80064de:	2b20      	cmp	r3, #32
 80064e0:	bf0c      	ite	eq
 80064e2:	2301      	moveq	r3, #1
 80064e4:	2300      	movne	r3, #0
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	f003 0310 	and.w	r3, r3, #16
 80064f4:	2b10      	cmp	r3, #16
 80064f6:	bf0c      	ite	eq
 80064f8:	2301      	moveq	r3, #1
 80064fa:	2300      	movne	r3, #0
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006500:	7fbb      	ldrb	r3, [r7, #30]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d102      	bne.n	800650c <HAL_I2C_IsDeviceReady+0x12c>
 8006506:	7f7b      	ldrb	r3, [r7, #29]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d0c4      	beq.n	8006496 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	f003 0310 	and.w	r3, r3, #16
 8006516:	2b10      	cmp	r3, #16
 8006518:	d027      	beq.n	800656a <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	9300      	str	r3, [sp, #0]
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	2200      	movs	r2, #0
 8006522:	2120      	movs	r1, #32
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 f92d 	bl	8006784 <I2C_WaitOnFlagUntilTimeout>
 800652a:	4603      	mov	r3, r0
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00e      	beq.n	800654e <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006534:	2b04      	cmp	r3, #4
 8006536:	d107      	bne.n	8006548 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2220      	movs	r2, #32
 800653e:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2200      	movs	r2, #0
 8006544:	645a      	str	r2, [r3, #68]	@ 0x44
 8006546:	e026      	b.n	8006596 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	77fb      	strb	r3, [r7, #31]
 800654c:	e023      	b.n	8006596 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2220      	movs	r2, #32
 8006554:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2220      	movs	r2, #32
 800655a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8006566:	2300      	movs	r3, #0
 8006568:	e037      	b.n	80065da <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2210      	movs	r2, #16
 8006570:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006572:	69bb      	ldr	r3, [r7, #24]
 8006574:	9300      	str	r3, [sp, #0]
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	2200      	movs	r2, #0
 800657a:	2120      	movs	r1, #32
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f000 f901 	bl	8006784 <I2C_WaitOnFlagUntilTimeout>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d002      	beq.n	800658e <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	77fb      	strb	r3, [r7, #31]
 800658c:	e003      	b.n	8006596 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2220      	movs	r2, #32
 8006594:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	3301      	adds	r3, #1
 800659a:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d904      	bls.n	80065ae <HAL_I2C_IsDeviceReady+0x1ce>
 80065a4:	7ffb      	ldrb	r3, [r7, #31]
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d101      	bne.n	80065ae <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 80065aa:	2300      	movs	r3, #0
 80065ac:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	f63f af43 	bhi.w	800643e <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2220      	movs	r2, #32
 80065bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065c4:	f043 0220 	orr.w	r2, r3, #32
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	e000      	b.n	80065da <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 80065d8:	2302      	movs	r3, #2
  }
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3720      	adds	r7, #32
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	02002000 	.word	0x02002000
 80065e8:	02002800 	.word	0x02002800

080065ec <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b086      	sub	sp, #24
 80065f0:	af02      	add	r7, sp, #8
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	4608      	mov	r0, r1
 80065f6:	4611      	mov	r1, r2
 80065f8:	461a      	mov	r2, r3
 80065fa:	4603      	mov	r3, r0
 80065fc:	817b      	strh	r3, [r7, #10]
 80065fe:	460b      	mov	r3, r1
 8006600:	813b      	strh	r3, [r7, #8]
 8006602:	4613      	mov	r3, r2
 8006604:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006606:	88fb      	ldrh	r3, [r7, #6]
 8006608:	b2da      	uxtb	r2, r3
 800660a:	8979      	ldrh	r1, [r7, #10]
 800660c:	4b20      	ldr	r3, [pc, #128]	@ (8006690 <I2C_RequestMemoryWrite+0xa4>)
 800660e:	9300      	str	r3, [sp, #0]
 8006610:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006614:	68f8      	ldr	r0, [r7, #12]
 8006616:	f000 fa79 	bl	8006b0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800661a:	69fa      	ldr	r2, [r7, #28]
 800661c:	69b9      	ldr	r1, [r7, #24]
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	f000 f909 	bl	8006836 <I2C_WaitOnTXISFlagUntilTimeout>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d001      	beq.n	800662e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	e02c      	b.n	8006688 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800662e:	88fb      	ldrh	r3, [r7, #6]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d105      	bne.n	8006640 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006634:	893b      	ldrh	r3, [r7, #8]
 8006636:	b2da      	uxtb	r2, r3
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	629a      	str	r2, [r3, #40]	@ 0x28
 800663e:	e015      	b.n	800666c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006640:	893b      	ldrh	r3, [r7, #8]
 8006642:	0a1b      	lsrs	r3, r3, #8
 8006644:	b29b      	uxth	r3, r3
 8006646:	b2da      	uxtb	r2, r3
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800664e:	69fa      	ldr	r2, [r7, #28]
 8006650:	69b9      	ldr	r1, [r7, #24]
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f000 f8ef 	bl	8006836 <I2C_WaitOnTXISFlagUntilTimeout>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e012      	b.n	8006688 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006662:	893b      	ldrh	r3, [r7, #8]
 8006664:	b2da      	uxtb	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	69bb      	ldr	r3, [r7, #24]
 8006672:	2200      	movs	r2, #0
 8006674:	2180      	movs	r1, #128	@ 0x80
 8006676:	68f8      	ldr	r0, [r7, #12]
 8006678:	f000 f884 	bl	8006784 <I2C_WaitOnFlagUntilTimeout>
 800667c:	4603      	mov	r3, r0
 800667e:	2b00      	cmp	r3, #0
 8006680:	d001      	beq.n	8006686 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e000      	b.n	8006688 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3710      	adds	r7, #16
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	80002000 	.word	0x80002000

08006694 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af02      	add	r7, sp, #8
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	4608      	mov	r0, r1
 800669e:	4611      	mov	r1, r2
 80066a0:	461a      	mov	r2, r3
 80066a2:	4603      	mov	r3, r0
 80066a4:	817b      	strh	r3, [r7, #10]
 80066a6:	460b      	mov	r3, r1
 80066a8:	813b      	strh	r3, [r7, #8]
 80066aa:	4613      	mov	r3, r2
 80066ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80066ae:	88fb      	ldrh	r3, [r7, #6]
 80066b0:	b2da      	uxtb	r2, r3
 80066b2:	8979      	ldrh	r1, [r7, #10]
 80066b4:	4b20      	ldr	r3, [pc, #128]	@ (8006738 <I2C_RequestMemoryRead+0xa4>)
 80066b6:	9300      	str	r3, [sp, #0]
 80066b8:	2300      	movs	r3, #0
 80066ba:	68f8      	ldr	r0, [r7, #12]
 80066bc:	f000 fa26 	bl	8006b0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066c0:	69fa      	ldr	r2, [r7, #28]
 80066c2:	69b9      	ldr	r1, [r7, #24]
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f000 f8b6 	bl	8006836 <I2C_WaitOnTXISFlagUntilTimeout>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d001      	beq.n	80066d4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e02c      	b.n	800672e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80066d4:	88fb      	ldrh	r3, [r7, #6]
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d105      	bne.n	80066e6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80066da:	893b      	ldrh	r3, [r7, #8]
 80066dc:	b2da      	uxtb	r2, r3
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	629a      	str	r2, [r3, #40]	@ 0x28
 80066e4:	e015      	b.n	8006712 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80066e6:	893b      	ldrh	r3, [r7, #8]
 80066e8:	0a1b      	lsrs	r3, r3, #8
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	b2da      	uxtb	r2, r3
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066f4:	69fa      	ldr	r2, [r7, #28]
 80066f6:	69b9      	ldr	r1, [r7, #24]
 80066f8:	68f8      	ldr	r0, [r7, #12]
 80066fa:	f000 f89c 	bl	8006836 <I2C_WaitOnTXISFlagUntilTimeout>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	d001      	beq.n	8006708 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e012      	b.n	800672e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006708:	893b      	ldrh	r3, [r7, #8]
 800670a:	b2da      	uxtb	r2, r3
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	2200      	movs	r2, #0
 800671a:	2140      	movs	r1, #64	@ 0x40
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f000 f831 	bl	8006784 <I2C_WaitOnFlagUntilTimeout>
 8006722:	4603      	mov	r3, r0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d001      	beq.n	800672c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	e000      	b.n	800672e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800672c:	2300      	movs	r3, #0
}
 800672e:	4618      	mov	r0, r3
 8006730:	3710      	adds	r7, #16
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	80002000 	.word	0x80002000

0800673c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800673c:	b480      	push	{r7}
 800673e:	b083      	sub	sp, #12
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	699b      	ldr	r3, [r3, #24]
 800674a:	f003 0302 	and.w	r3, r3, #2
 800674e:	2b02      	cmp	r3, #2
 8006750:	d103      	bne.n	800675a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2200      	movs	r2, #0
 8006758:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	699b      	ldr	r3, [r3, #24]
 8006760:	f003 0301 	and.w	r3, r3, #1
 8006764:	2b01      	cmp	r3, #1
 8006766:	d007      	beq.n	8006778 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	699a      	ldr	r2, [r3, #24]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f042 0201 	orr.w	r2, r2, #1
 8006776:	619a      	str	r2, [r3, #24]
  }
}
 8006778:	bf00      	nop
 800677a:	370c      	adds	r7, #12
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	603b      	str	r3, [r7, #0]
 8006790:	4613      	mov	r3, r2
 8006792:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006794:	e03b      	b.n	800680e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006796:	69ba      	ldr	r2, [r7, #24]
 8006798:	6839      	ldr	r1, [r7, #0]
 800679a:	68f8      	ldr	r0, [r7, #12]
 800679c:	f000 f8d6 	bl	800694c <I2C_IsErrorOccurred>
 80067a0:	4603      	mov	r3, r0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d001      	beq.n	80067aa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e041      	b.n	800682e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b0:	d02d      	beq.n	800680e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067b2:	f7fe fbef 	bl	8004f94 <HAL_GetTick>
 80067b6:	4602      	mov	r2, r0
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	683a      	ldr	r2, [r7, #0]
 80067be:	429a      	cmp	r2, r3
 80067c0:	d302      	bcc.n	80067c8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d122      	bne.n	800680e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	699a      	ldr	r2, [r3, #24]
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	4013      	ands	r3, r2
 80067d2:	68ba      	ldr	r2, [r7, #8]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	bf0c      	ite	eq
 80067d8:	2301      	moveq	r3, #1
 80067da:	2300      	movne	r3, #0
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	461a      	mov	r2, r3
 80067e0:	79fb      	ldrb	r3, [r7, #7]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d113      	bne.n	800680e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067ea:	f043 0220 	orr.w	r2, r3, #32
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2220      	movs	r2, #32
 80067f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e00f      	b.n	800682e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	699a      	ldr	r2, [r3, #24]
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	4013      	ands	r3, r2
 8006818:	68ba      	ldr	r2, [r7, #8]
 800681a:	429a      	cmp	r2, r3
 800681c:	bf0c      	ite	eq
 800681e:	2301      	moveq	r3, #1
 8006820:	2300      	movne	r3, #0
 8006822:	b2db      	uxtb	r3, r3
 8006824:	461a      	mov	r2, r3
 8006826:	79fb      	ldrb	r3, [r7, #7]
 8006828:	429a      	cmp	r2, r3
 800682a:	d0b4      	beq.n	8006796 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	3710      	adds	r7, #16
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}

08006836 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006836:	b580      	push	{r7, lr}
 8006838:	b084      	sub	sp, #16
 800683a:	af00      	add	r7, sp, #0
 800683c:	60f8      	str	r0, [r7, #12]
 800683e:	60b9      	str	r1, [r7, #8]
 8006840:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006842:	e033      	b.n	80068ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	68b9      	ldr	r1, [r7, #8]
 8006848:	68f8      	ldr	r0, [r7, #12]
 800684a:	f000 f87f 	bl	800694c <I2C_IsErrorOccurred>
 800684e:	4603      	mov	r3, r0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d001      	beq.n	8006858 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006854:	2301      	movs	r3, #1
 8006856:	e031      	b.n	80068bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800685e:	d025      	beq.n	80068ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006860:	f7fe fb98 	bl	8004f94 <HAL_GetTick>
 8006864:	4602      	mov	r2, r0
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	1ad3      	subs	r3, r2, r3
 800686a:	68ba      	ldr	r2, [r7, #8]
 800686c:	429a      	cmp	r2, r3
 800686e:	d302      	bcc.n	8006876 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d11a      	bne.n	80068ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	699b      	ldr	r3, [r3, #24]
 800687c:	f003 0302 	and.w	r3, r3, #2
 8006880:	2b02      	cmp	r3, #2
 8006882:	d013      	beq.n	80068ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006888:	f043 0220 	orr.w	r2, r3, #32
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2220      	movs	r2, #32
 8006894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2200      	movs	r2, #0
 800689c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e007      	b.n	80068bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	699b      	ldr	r3, [r3, #24]
 80068b2:	f003 0302 	and.w	r3, r3, #2
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	d1c4      	bne.n	8006844 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80068ba:	2300      	movs	r3, #0
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3710      	adds	r7, #16
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80068d0:	e02f      	b.n	8006932 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	68b9      	ldr	r1, [r7, #8]
 80068d6:	68f8      	ldr	r0, [r7, #12]
 80068d8:	f000 f838 	bl	800694c <I2C_IsErrorOccurred>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d001      	beq.n	80068e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e02d      	b.n	8006942 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068e6:	f7fe fb55 	bl	8004f94 <HAL_GetTick>
 80068ea:	4602      	mov	r2, r0
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	1ad3      	subs	r3, r2, r3
 80068f0:	68ba      	ldr	r2, [r7, #8]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d302      	bcc.n	80068fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d11a      	bne.n	8006932 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	f003 0320 	and.w	r3, r3, #32
 8006906:	2b20      	cmp	r3, #32
 8006908:	d013      	beq.n	8006932 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800690e:	f043 0220 	orr.w	r2, r3, #32
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2220      	movs	r2, #32
 800691a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2200      	movs	r2, #0
 800692a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e007      	b.n	8006942 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	699b      	ldr	r3, [r3, #24]
 8006938:	f003 0320 	and.w	r3, r3, #32
 800693c:	2b20      	cmp	r3, #32
 800693e:	d1c8      	bne.n	80068d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006940:	2300      	movs	r3, #0
}
 8006942:	4618      	mov	r0, r3
 8006944:	3710      	adds	r7, #16
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
	...

0800694c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b08a      	sub	sp, #40	@ 0x28
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006958:	2300      	movs	r3, #0
 800695a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006966:	2300      	movs	r3, #0
 8006968:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	f003 0310 	and.w	r3, r3, #16
 8006974:	2b00      	cmp	r3, #0
 8006976:	d068      	beq.n	8006a4a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2210      	movs	r2, #16
 800697e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006980:	e049      	b.n	8006a16 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006988:	d045      	beq.n	8006a16 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800698a:	f7fe fb03 	bl	8004f94 <HAL_GetTick>
 800698e:	4602      	mov	r2, r0
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	1ad3      	subs	r3, r2, r3
 8006994:	68ba      	ldr	r2, [r7, #8]
 8006996:	429a      	cmp	r2, r3
 8006998:	d302      	bcc.n	80069a0 <I2C_IsErrorOccurred+0x54>
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d13a      	bne.n	8006a16 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80069b2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	699b      	ldr	r3, [r3, #24]
 80069ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80069be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069c2:	d121      	bne.n	8006a08 <I2C_IsErrorOccurred+0xbc>
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80069ca:	d01d      	beq.n	8006a08 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80069cc:	7cfb      	ldrb	r3, [r7, #19]
 80069ce:	2b20      	cmp	r3, #32
 80069d0:	d01a      	beq.n	8006a08 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	685a      	ldr	r2, [r3, #4]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80069e0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80069e2:	f7fe fad7 	bl	8004f94 <HAL_GetTick>
 80069e6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069e8:	e00e      	b.n	8006a08 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80069ea:	f7fe fad3 	bl	8004f94 <HAL_GetTick>
 80069ee:	4602      	mov	r2, r0
 80069f0:	69fb      	ldr	r3, [r7, #28]
 80069f2:	1ad3      	subs	r3, r2, r3
 80069f4:	2b19      	cmp	r3, #25
 80069f6:	d907      	bls.n	8006a08 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80069f8:	6a3b      	ldr	r3, [r7, #32]
 80069fa:	f043 0320 	orr.w	r3, r3, #32
 80069fe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006a06:	e006      	b.n	8006a16 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	699b      	ldr	r3, [r3, #24]
 8006a0e:	f003 0320 	and.w	r3, r3, #32
 8006a12:	2b20      	cmp	r3, #32
 8006a14:	d1e9      	bne.n	80069ea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	699b      	ldr	r3, [r3, #24]
 8006a1c:	f003 0320 	and.w	r3, r3, #32
 8006a20:	2b20      	cmp	r3, #32
 8006a22:	d003      	beq.n	8006a2c <I2C_IsErrorOccurred+0xe0>
 8006a24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d0aa      	beq.n	8006982 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006a2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d103      	bne.n	8006a3c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	2220      	movs	r2, #32
 8006a3a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006a3c:	6a3b      	ldr	r3, [r7, #32]
 8006a3e:	f043 0304 	orr.w	r3, r3, #4
 8006a42:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006a52:	69bb      	ldr	r3, [r7, #24]
 8006a54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d00b      	beq.n	8006a74 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006a5c:	6a3b      	ldr	r3, [r7, #32]
 8006a5e:	f043 0301 	orr.w	r3, r3, #1
 8006a62:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a6c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006a74:	69bb      	ldr	r3, [r7, #24]
 8006a76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00b      	beq.n	8006a96 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006a7e:	6a3b      	ldr	r3, [r7, #32]
 8006a80:	f043 0308 	orr.w	r3, r3, #8
 8006a84:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006a8e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d00b      	beq.n	8006ab8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006aa0:	6a3b      	ldr	r3, [r7, #32]
 8006aa2:	f043 0302 	orr.w	r3, r3, #2
 8006aa6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006ab0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006ab8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d01c      	beq.n	8006afa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006ac0:	68f8      	ldr	r0, [r7, #12]
 8006ac2:	f7ff fe3b 	bl	800673c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	6859      	ldr	r1, [r3, #4]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8006b08 <I2C_IsErrorOccurred+0x1bc>)
 8006ad2:	400b      	ands	r3, r1
 8006ad4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ada:	6a3b      	ldr	r3, [r7, #32]
 8006adc:	431a      	orrs	r2, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2220      	movs	r2, #32
 8006ae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2200      	movs	r2, #0
 8006af6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006afa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3728      	adds	r7, #40	@ 0x28
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	fe00e800 	.word	0xfe00e800

08006b0c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b087      	sub	sp, #28
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	607b      	str	r3, [r7, #4]
 8006b16:	460b      	mov	r3, r1
 8006b18:	817b      	strh	r3, [r7, #10]
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b1e:	897b      	ldrh	r3, [r7, #10]
 8006b20:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b24:	7a7b      	ldrb	r3, [r7, #9]
 8006b26:	041b      	lsls	r3, r3, #16
 8006b28:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b2c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b32:	6a3b      	ldr	r3, [r7, #32]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b3a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	685a      	ldr	r2, [r3, #4]
 8006b42:	6a3b      	ldr	r3, [r7, #32]
 8006b44:	0d5b      	lsrs	r3, r3, #21
 8006b46:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006b4a:	4b08      	ldr	r3, [pc, #32]	@ (8006b6c <I2C_TransferConfig+0x60>)
 8006b4c:	430b      	orrs	r3, r1
 8006b4e:	43db      	mvns	r3, r3
 8006b50:	ea02 0103 	and.w	r1, r2, r3
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	697a      	ldr	r2, [r7, #20]
 8006b5a:	430a      	orrs	r2, r1
 8006b5c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006b5e:	bf00      	nop
 8006b60:	371c      	adds	r7, #28
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
 8006b6a:	bf00      	nop
 8006b6c:	03ff63ff 	.word	0x03ff63ff

08006b70 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	2b20      	cmp	r3, #32
 8006b84:	d138      	bne.n	8006bf8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d101      	bne.n	8006b94 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006b90:	2302      	movs	r3, #2
 8006b92:	e032      	b.n	8006bfa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2224      	movs	r2, #36	@ 0x24
 8006ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f022 0201 	bic.w	r2, r2, #1
 8006bb2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006bc2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	6819      	ldr	r1, [r3, #0]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	683a      	ldr	r2, [r7, #0]
 8006bd0:	430a      	orrs	r2, r1
 8006bd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f042 0201 	orr.w	r2, r2, #1
 8006be2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2220      	movs	r2, #32
 8006be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	e000      	b.n	8006bfa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006bf8:	2302      	movs	r3, #2
  }
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	370c      	adds	r7, #12
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr

08006c06 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006c06:	b480      	push	{r7}
 8006c08:	b085      	sub	sp, #20
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
 8006c0e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	2b20      	cmp	r3, #32
 8006c1a:	d139      	bne.n	8006c90 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d101      	bne.n	8006c2a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c26:	2302      	movs	r3, #2
 8006c28:	e033      	b.n	8006c92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2224      	movs	r2, #36	@ 0x24
 8006c36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f022 0201 	bic.w	r2, r2, #1
 8006c48:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006c58:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	021b      	lsls	r3, r3, #8
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f042 0201 	orr.w	r2, r2, #1
 8006c7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2220      	movs	r2, #32
 8006c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	e000      	b.n	8006c92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006c90:	2302      	movs	r3, #2
  }
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3714      	adds	r7, #20
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr

08006c9e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006c9e:	b580      	push	{r7, lr}
 8006ca0:	b086      	sub	sp, #24
 8006ca2:	af02      	add	r7, sp, #8
 8006ca4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d101      	bne.n	8006cb0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e108      	b.n	8006ec2 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d106      	bne.n	8006cd0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f7fd ff66 	bl	8004b9c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2203      	movs	r2, #3
 8006cd4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006cde:	d102      	bne.n	8006ce6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4618      	mov	r0, r3
 8006cec:	f001 ff3c 	bl	8008b68 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6818      	ldr	r0, [r3, #0]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	7c1a      	ldrb	r2, [r3, #16]
 8006cf8:	f88d 2000 	strb.w	r2, [sp]
 8006cfc:	3304      	adds	r3, #4
 8006cfe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006d00:	f001 fed8 	bl	8008ab4 <USB_CoreInit>
 8006d04:	4603      	mov	r3, r0
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d005      	beq.n	8006d16 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2202      	movs	r2, #2
 8006d0e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	e0d5      	b.n	8006ec2 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	2100      	movs	r1, #0
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f001 ff34 	bl	8008b8a <USB_SetCurrentMode>
 8006d22:	4603      	mov	r3, r0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d005      	beq.n	8006d34 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2202      	movs	r2, #2
 8006d2c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	e0c6      	b.n	8006ec2 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d34:	2300      	movs	r3, #0
 8006d36:	73fb      	strb	r3, [r7, #15]
 8006d38:	e04a      	b.n	8006dd0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006d3a:	7bfa      	ldrb	r2, [r7, #15]
 8006d3c:	6879      	ldr	r1, [r7, #4]
 8006d3e:	4613      	mov	r3, r2
 8006d40:	00db      	lsls	r3, r3, #3
 8006d42:	4413      	add	r3, r2
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	440b      	add	r3, r1
 8006d48:	3315      	adds	r3, #21
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006d4e:	7bfa      	ldrb	r2, [r7, #15]
 8006d50:	6879      	ldr	r1, [r7, #4]
 8006d52:	4613      	mov	r3, r2
 8006d54:	00db      	lsls	r3, r3, #3
 8006d56:	4413      	add	r3, r2
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	440b      	add	r3, r1
 8006d5c:	3314      	adds	r3, #20
 8006d5e:	7bfa      	ldrb	r2, [r7, #15]
 8006d60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006d62:	7bfa      	ldrb	r2, [r7, #15]
 8006d64:	7bfb      	ldrb	r3, [r7, #15]
 8006d66:	b298      	uxth	r0, r3
 8006d68:	6879      	ldr	r1, [r7, #4]
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	00db      	lsls	r3, r3, #3
 8006d6e:	4413      	add	r3, r2
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	440b      	add	r3, r1
 8006d74:	332e      	adds	r3, #46	@ 0x2e
 8006d76:	4602      	mov	r2, r0
 8006d78:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006d7a:	7bfa      	ldrb	r2, [r7, #15]
 8006d7c:	6879      	ldr	r1, [r7, #4]
 8006d7e:	4613      	mov	r3, r2
 8006d80:	00db      	lsls	r3, r3, #3
 8006d82:	4413      	add	r3, r2
 8006d84:	009b      	lsls	r3, r3, #2
 8006d86:	440b      	add	r3, r1
 8006d88:	3318      	adds	r3, #24
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006d8e:	7bfa      	ldrb	r2, [r7, #15]
 8006d90:	6879      	ldr	r1, [r7, #4]
 8006d92:	4613      	mov	r3, r2
 8006d94:	00db      	lsls	r3, r3, #3
 8006d96:	4413      	add	r3, r2
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	440b      	add	r3, r1
 8006d9c:	331c      	adds	r3, #28
 8006d9e:	2200      	movs	r2, #0
 8006da0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006da2:	7bfa      	ldrb	r2, [r7, #15]
 8006da4:	6879      	ldr	r1, [r7, #4]
 8006da6:	4613      	mov	r3, r2
 8006da8:	00db      	lsls	r3, r3, #3
 8006daa:	4413      	add	r3, r2
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	440b      	add	r3, r1
 8006db0:	3320      	adds	r3, #32
 8006db2:	2200      	movs	r2, #0
 8006db4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006db6:	7bfa      	ldrb	r2, [r7, #15]
 8006db8:	6879      	ldr	r1, [r7, #4]
 8006dba:	4613      	mov	r3, r2
 8006dbc:	00db      	lsls	r3, r3, #3
 8006dbe:	4413      	add	r3, r2
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	440b      	add	r3, r1
 8006dc4:	3324      	adds	r3, #36	@ 0x24
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006dca:	7bfb      	ldrb	r3, [r7, #15]
 8006dcc:	3301      	adds	r3, #1
 8006dce:	73fb      	strb	r3, [r7, #15]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	791b      	ldrb	r3, [r3, #4]
 8006dd4:	7bfa      	ldrb	r2, [r7, #15]
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d3af      	bcc.n	8006d3a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006dda:	2300      	movs	r3, #0
 8006ddc:	73fb      	strb	r3, [r7, #15]
 8006dde:	e044      	b.n	8006e6a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006de0:	7bfa      	ldrb	r2, [r7, #15]
 8006de2:	6879      	ldr	r1, [r7, #4]
 8006de4:	4613      	mov	r3, r2
 8006de6:	00db      	lsls	r3, r3, #3
 8006de8:	4413      	add	r3, r2
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	440b      	add	r3, r1
 8006dee:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006df2:	2200      	movs	r2, #0
 8006df4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006df6:	7bfa      	ldrb	r2, [r7, #15]
 8006df8:	6879      	ldr	r1, [r7, #4]
 8006dfa:	4613      	mov	r3, r2
 8006dfc:	00db      	lsls	r3, r3, #3
 8006dfe:	4413      	add	r3, r2
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	440b      	add	r3, r1
 8006e04:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006e08:	7bfa      	ldrb	r2, [r7, #15]
 8006e0a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006e0c:	7bfa      	ldrb	r2, [r7, #15]
 8006e0e:	6879      	ldr	r1, [r7, #4]
 8006e10:	4613      	mov	r3, r2
 8006e12:	00db      	lsls	r3, r3, #3
 8006e14:	4413      	add	r3, r2
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	440b      	add	r3, r1
 8006e1a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006e1e:	2200      	movs	r2, #0
 8006e20:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006e22:	7bfa      	ldrb	r2, [r7, #15]
 8006e24:	6879      	ldr	r1, [r7, #4]
 8006e26:	4613      	mov	r3, r2
 8006e28:	00db      	lsls	r3, r3, #3
 8006e2a:	4413      	add	r3, r2
 8006e2c:	009b      	lsls	r3, r3, #2
 8006e2e:	440b      	add	r3, r1
 8006e30:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006e34:	2200      	movs	r2, #0
 8006e36:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006e38:	7bfa      	ldrb	r2, [r7, #15]
 8006e3a:	6879      	ldr	r1, [r7, #4]
 8006e3c:	4613      	mov	r3, r2
 8006e3e:	00db      	lsls	r3, r3, #3
 8006e40:	4413      	add	r3, r2
 8006e42:	009b      	lsls	r3, r3, #2
 8006e44:	440b      	add	r3, r1
 8006e46:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006e4e:	7bfa      	ldrb	r2, [r7, #15]
 8006e50:	6879      	ldr	r1, [r7, #4]
 8006e52:	4613      	mov	r3, r2
 8006e54:	00db      	lsls	r3, r3, #3
 8006e56:	4413      	add	r3, r2
 8006e58:	009b      	lsls	r3, r3, #2
 8006e5a:	440b      	add	r3, r1
 8006e5c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006e60:	2200      	movs	r2, #0
 8006e62:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e64:	7bfb      	ldrb	r3, [r7, #15]
 8006e66:	3301      	adds	r3, #1
 8006e68:	73fb      	strb	r3, [r7, #15]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	791b      	ldrb	r3, [r3, #4]
 8006e6e:	7bfa      	ldrb	r2, [r7, #15]
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d3b5      	bcc.n	8006de0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6818      	ldr	r0, [r3, #0]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	7c1a      	ldrb	r2, [r3, #16]
 8006e7c:	f88d 2000 	strb.w	r2, [sp]
 8006e80:	3304      	adds	r3, #4
 8006e82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006e84:	f001 fece 	bl	8008c24 <USB_DevInit>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d005      	beq.n	8006e9a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2202      	movs	r2, #2
 8006e92:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e013      	b.n	8006ec2 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	7b1b      	ldrb	r3, [r3, #12]
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d102      	bne.n	8006eb6 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f000 f80b 	bl	8006ecc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f002 f889 	bl	8008fd2 <USB_DevDisconnect>

  return HAL_OK;
 8006ec0:	2300      	movs	r3, #0
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3710      	adds	r7, #16
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
	...

08006ecc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b085      	sub	sp, #20
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2201      	movs	r2, #1
 8006ede:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	699b      	ldr	r3, [r3, #24]
 8006eee:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006efa:	4b05      	ldr	r3, [pc, #20]	@ (8006f10 <HAL_PCDEx_ActivateLPM+0x44>)
 8006efc:	4313      	orrs	r3, r2
 8006efe:	68fa      	ldr	r2, [r7, #12]
 8006f00:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3714      	adds	r7, #20
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	10000003 	.word	0x10000003

08006f14 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006f14:	b480      	push	{r7}
 8006f16:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f18:	4b05      	ldr	r3, [pc, #20]	@ (8006f30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a04      	ldr	r2, [pc, #16]	@ (8006f30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006f1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f22:	6013      	str	r3, [r2, #0]
}
 8006f24:	bf00      	nop
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr
 8006f2e:	bf00      	nop
 8006f30:	40007000 	.word	0x40007000

08006f34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b086      	sub	sp, #24
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d101      	bne.n	8006f4a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e291      	b.n	800746e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f003 0301 	and.w	r3, r3, #1
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	f000 8087 	beq.w	8007066 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006f58:	4b96      	ldr	r3, [pc, #600]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f003 030c 	and.w	r3, r3, #12
 8006f60:	2b04      	cmp	r3, #4
 8006f62:	d00c      	beq.n	8006f7e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f64:	4b93      	ldr	r3, [pc, #588]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f003 030c 	and.w	r3, r3, #12
 8006f6c:	2b08      	cmp	r3, #8
 8006f6e:	d112      	bne.n	8006f96 <HAL_RCC_OscConfig+0x62>
 8006f70:	4b90      	ldr	r3, [pc, #576]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f7c:	d10b      	bne.n	8006f96 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f7e:	4b8d      	ldr	r3, [pc, #564]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d06c      	beq.n	8007064 <HAL_RCC_OscConfig+0x130>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d168      	bne.n	8007064 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	e26b      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f9e:	d106      	bne.n	8006fae <HAL_RCC_OscConfig+0x7a>
 8006fa0:	4b84      	ldr	r3, [pc, #528]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a83      	ldr	r2, [pc, #524]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006fa6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006faa:	6013      	str	r3, [r2, #0]
 8006fac:	e02e      	b.n	800700c <HAL_RCC_OscConfig+0xd8>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d10c      	bne.n	8006fd0 <HAL_RCC_OscConfig+0x9c>
 8006fb6:	4b7f      	ldr	r3, [pc, #508]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	4a7e      	ldr	r2, [pc, #504]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006fbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fc0:	6013      	str	r3, [r2, #0]
 8006fc2:	4b7c      	ldr	r3, [pc, #496]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a7b      	ldr	r2, [pc, #492]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006fc8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006fcc:	6013      	str	r3, [r2, #0]
 8006fce:	e01d      	b.n	800700c <HAL_RCC_OscConfig+0xd8>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006fd8:	d10c      	bne.n	8006ff4 <HAL_RCC_OscConfig+0xc0>
 8006fda:	4b76      	ldr	r3, [pc, #472]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a75      	ldr	r2, [pc, #468]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006fe0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006fe4:	6013      	str	r3, [r2, #0]
 8006fe6:	4b73      	ldr	r3, [pc, #460]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a72      	ldr	r2, [pc, #456]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006fec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ff0:	6013      	str	r3, [r2, #0]
 8006ff2:	e00b      	b.n	800700c <HAL_RCC_OscConfig+0xd8>
 8006ff4:	4b6f      	ldr	r3, [pc, #444]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a6e      	ldr	r2, [pc, #440]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8006ffa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ffe:	6013      	str	r3, [r2, #0]
 8007000:	4b6c      	ldr	r3, [pc, #432]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a6b      	ldr	r2, [pc, #428]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007006:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800700a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d013      	beq.n	800703c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007014:	f7fd ffbe 	bl	8004f94 <HAL_GetTick>
 8007018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800701a:	e008      	b.n	800702e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800701c:	f7fd ffba 	bl	8004f94 <HAL_GetTick>
 8007020:	4602      	mov	r2, r0
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	1ad3      	subs	r3, r2, r3
 8007026:	2b64      	cmp	r3, #100	@ 0x64
 8007028:	d901      	bls.n	800702e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800702a:	2303      	movs	r3, #3
 800702c:	e21f      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800702e:	4b61      	ldr	r3, [pc, #388]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d0f0      	beq.n	800701c <HAL_RCC_OscConfig+0xe8>
 800703a:	e014      	b.n	8007066 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800703c:	f7fd ffaa 	bl	8004f94 <HAL_GetTick>
 8007040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007042:	e008      	b.n	8007056 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007044:	f7fd ffa6 	bl	8004f94 <HAL_GetTick>
 8007048:	4602      	mov	r2, r0
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	1ad3      	subs	r3, r2, r3
 800704e:	2b64      	cmp	r3, #100	@ 0x64
 8007050:	d901      	bls.n	8007056 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007052:	2303      	movs	r3, #3
 8007054:	e20b      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007056:	4b57      	ldr	r3, [pc, #348]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d1f0      	bne.n	8007044 <HAL_RCC_OscConfig+0x110>
 8007062:	e000      	b.n	8007066 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007064:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f003 0302 	and.w	r3, r3, #2
 800706e:	2b00      	cmp	r3, #0
 8007070:	d069      	beq.n	8007146 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007072:	4b50      	ldr	r3, [pc, #320]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	f003 030c 	and.w	r3, r3, #12
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00b      	beq.n	8007096 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800707e:	4b4d      	ldr	r3, [pc, #308]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	f003 030c 	and.w	r3, r3, #12
 8007086:	2b08      	cmp	r3, #8
 8007088:	d11c      	bne.n	80070c4 <HAL_RCC_OscConfig+0x190>
 800708a:	4b4a      	ldr	r3, [pc, #296]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d116      	bne.n	80070c4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007096:	4b47      	ldr	r3, [pc, #284]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f003 0302 	and.w	r3, r3, #2
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d005      	beq.n	80070ae <HAL_RCC_OscConfig+0x17a>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d001      	beq.n	80070ae <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e1df      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070ae:	4b41      	ldr	r3, [pc, #260]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	691b      	ldr	r3, [r3, #16]
 80070ba:	00db      	lsls	r3, r3, #3
 80070bc:	493d      	ldr	r1, [pc, #244]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 80070be:	4313      	orrs	r3, r2
 80070c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80070c2:	e040      	b.n	8007146 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d023      	beq.n	8007114 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80070cc:	4b39      	ldr	r3, [pc, #228]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a38      	ldr	r2, [pc, #224]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 80070d2:	f043 0301 	orr.w	r3, r3, #1
 80070d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070d8:	f7fd ff5c 	bl	8004f94 <HAL_GetTick>
 80070dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070de:	e008      	b.n	80070f2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070e0:	f7fd ff58 	bl	8004f94 <HAL_GetTick>
 80070e4:	4602      	mov	r2, r0
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	1ad3      	subs	r3, r2, r3
 80070ea:	2b02      	cmp	r3, #2
 80070ec:	d901      	bls.n	80070f2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80070ee:	2303      	movs	r3, #3
 80070f0:	e1bd      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070f2:	4b30      	ldr	r3, [pc, #192]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f003 0302 	and.w	r3, r3, #2
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d0f0      	beq.n	80070e0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070fe:	4b2d      	ldr	r3, [pc, #180]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	00db      	lsls	r3, r3, #3
 800710c:	4929      	ldr	r1, [pc, #164]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 800710e:	4313      	orrs	r3, r2
 8007110:	600b      	str	r3, [r1, #0]
 8007112:	e018      	b.n	8007146 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007114:	4b27      	ldr	r3, [pc, #156]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a26      	ldr	r2, [pc, #152]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 800711a:	f023 0301 	bic.w	r3, r3, #1
 800711e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007120:	f7fd ff38 	bl	8004f94 <HAL_GetTick>
 8007124:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007126:	e008      	b.n	800713a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007128:	f7fd ff34 	bl	8004f94 <HAL_GetTick>
 800712c:	4602      	mov	r2, r0
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	1ad3      	subs	r3, r2, r3
 8007132:	2b02      	cmp	r3, #2
 8007134:	d901      	bls.n	800713a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007136:	2303      	movs	r3, #3
 8007138:	e199      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800713a:	4b1e      	ldr	r3, [pc, #120]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f003 0302 	and.w	r3, r3, #2
 8007142:	2b00      	cmp	r3, #0
 8007144:	d1f0      	bne.n	8007128 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f003 0308 	and.w	r3, r3, #8
 800714e:	2b00      	cmp	r3, #0
 8007150:	d038      	beq.n	80071c4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	695b      	ldr	r3, [r3, #20]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d019      	beq.n	800718e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800715a:	4b16      	ldr	r3, [pc, #88]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 800715c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800715e:	4a15      	ldr	r2, [pc, #84]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007160:	f043 0301 	orr.w	r3, r3, #1
 8007164:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007166:	f7fd ff15 	bl	8004f94 <HAL_GetTick>
 800716a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800716c:	e008      	b.n	8007180 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800716e:	f7fd ff11 	bl	8004f94 <HAL_GetTick>
 8007172:	4602      	mov	r2, r0
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	1ad3      	subs	r3, r2, r3
 8007178:	2b02      	cmp	r3, #2
 800717a:	d901      	bls.n	8007180 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800717c:	2303      	movs	r3, #3
 800717e:	e176      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007180:	4b0c      	ldr	r3, [pc, #48]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007182:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007184:	f003 0302 	and.w	r3, r3, #2
 8007188:	2b00      	cmp	r3, #0
 800718a:	d0f0      	beq.n	800716e <HAL_RCC_OscConfig+0x23a>
 800718c:	e01a      	b.n	80071c4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800718e:	4b09      	ldr	r3, [pc, #36]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007190:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007192:	4a08      	ldr	r2, [pc, #32]	@ (80071b4 <HAL_RCC_OscConfig+0x280>)
 8007194:	f023 0301 	bic.w	r3, r3, #1
 8007198:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800719a:	f7fd fefb 	bl	8004f94 <HAL_GetTick>
 800719e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80071a0:	e00a      	b.n	80071b8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071a2:	f7fd fef7 	bl	8004f94 <HAL_GetTick>
 80071a6:	4602      	mov	r2, r0
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	1ad3      	subs	r3, r2, r3
 80071ac:	2b02      	cmp	r3, #2
 80071ae:	d903      	bls.n	80071b8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80071b0:	2303      	movs	r3, #3
 80071b2:	e15c      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
 80071b4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80071b8:	4b91      	ldr	r3, [pc, #580]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80071ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071bc:	f003 0302 	and.w	r3, r3, #2
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d1ee      	bne.n	80071a2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 0304 	and.w	r3, r3, #4
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	f000 80a4 	beq.w	800731a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80071d2:	4b8b      	ldr	r3, [pc, #556]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80071d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d10d      	bne.n	80071fa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80071de:	4b88      	ldr	r3, [pc, #544]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80071e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071e2:	4a87      	ldr	r2, [pc, #540]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80071e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80071ea:	4b85      	ldr	r3, [pc, #532]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80071ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071f2:	60bb      	str	r3, [r7, #8]
 80071f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80071f6:	2301      	movs	r3, #1
 80071f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80071fa:	4b82      	ldr	r3, [pc, #520]	@ (8007404 <HAL_RCC_OscConfig+0x4d0>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007202:	2b00      	cmp	r3, #0
 8007204:	d118      	bne.n	8007238 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007206:	4b7f      	ldr	r3, [pc, #508]	@ (8007404 <HAL_RCC_OscConfig+0x4d0>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a7e      	ldr	r2, [pc, #504]	@ (8007404 <HAL_RCC_OscConfig+0x4d0>)
 800720c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007210:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007212:	f7fd febf 	bl	8004f94 <HAL_GetTick>
 8007216:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007218:	e008      	b.n	800722c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800721a:	f7fd febb 	bl	8004f94 <HAL_GetTick>
 800721e:	4602      	mov	r2, r0
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	1ad3      	subs	r3, r2, r3
 8007224:	2b64      	cmp	r3, #100	@ 0x64
 8007226:	d901      	bls.n	800722c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007228:	2303      	movs	r3, #3
 800722a:	e120      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800722c:	4b75      	ldr	r3, [pc, #468]	@ (8007404 <HAL_RCC_OscConfig+0x4d0>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007234:	2b00      	cmp	r3, #0
 8007236:	d0f0      	beq.n	800721a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	2b01      	cmp	r3, #1
 800723e:	d106      	bne.n	800724e <HAL_RCC_OscConfig+0x31a>
 8007240:	4b6f      	ldr	r3, [pc, #444]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007244:	4a6e      	ldr	r2, [pc, #440]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007246:	f043 0301 	orr.w	r3, r3, #1
 800724a:	6713      	str	r3, [r2, #112]	@ 0x70
 800724c:	e02d      	b.n	80072aa <HAL_RCC_OscConfig+0x376>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d10c      	bne.n	8007270 <HAL_RCC_OscConfig+0x33c>
 8007256:	4b6a      	ldr	r3, [pc, #424]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800725a:	4a69      	ldr	r2, [pc, #420]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 800725c:	f023 0301 	bic.w	r3, r3, #1
 8007260:	6713      	str	r3, [r2, #112]	@ 0x70
 8007262:	4b67      	ldr	r3, [pc, #412]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007266:	4a66      	ldr	r2, [pc, #408]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007268:	f023 0304 	bic.w	r3, r3, #4
 800726c:	6713      	str	r3, [r2, #112]	@ 0x70
 800726e:	e01c      	b.n	80072aa <HAL_RCC_OscConfig+0x376>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	2b05      	cmp	r3, #5
 8007276:	d10c      	bne.n	8007292 <HAL_RCC_OscConfig+0x35e>
 8007278:	4b61      	ldr	r3, [pc, #388]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 800727a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800727c:	4a60      	ldr	r2, [pc, #384]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 800727e:	f043 0304 	orr.w	r3, r3, #4
 8007282:	6713      	str	r3, [r2, #112]	@ 0x70
 8007284:	4b5e      	ldr	r3, [pc, #376]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007288:	4a5d      	ldr	r2, [pc, #372]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 800728a:	f043 0301 	orr.w	r3, r3, #1
 800728e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007290:	e00b      	b.n	80072aa <HAL_RCC_OscConfig+0x376>
 8007292:	4b5b      	ldr	r3, [pc, #364]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007296:	4a5a      	ldr	r2, [pc, #360]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007298:	f023 0301 	bic.w	r3, r3, #1
 800729c:	6713      	str	r3, [r2, #112]	@ 0x70
 800729e:	4b58      	ldr	r3, [pc, #352]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80072a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072a2:	4a57      	ldr	r2, [pc, #348]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80072a4:	f023 0304 	bic.w	r3, r3, #4
 80072a8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d015      	beq.n	80072de <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072b2:	f7fd fe6f 	bl	8004f94 <HAL_GetTick>
 80072b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072b8:	e00a      	b.n	80072d0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072ba:	f7fd fe6b 	bl	8004f94 <HAL_GetTick>
 80072be:	4602      	mov	r2, r0
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	1ad3      	subs	r3, r2, r3
 80072c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d901      	bls.n	80072d0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80072cc:	2303      	movs	r3, #3
 80072ce:	e0ce      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072d0:	4b4b      	ldr	r3, [pc, #300]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80072d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072d4:	f003 0302 	and.w	r3, r3, #2
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d0ee      	beq.n	80072ba <HAL_RCC_OscConfig+0x386>
 80072dc:	e014      	b.n	8007308 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072de:	f7fd fe59 	bl	8004f94 <HAL_GetTick>
 80072e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072e4:	e00a      	b.n	80072fc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072e6:	f7fd fe55 	bl	8004f94 <HAL_GetTick>
 80072ea:	4602      	mov	r2, r0
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	1ad3      	subs	r3, r2, r3
 80072f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d901      	bls.n	80072fc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80072f8:	2303      	movs	r3, #3
 80072fa:	e0b8      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072fc:	4b40      	ldr	r3, [pc, #256]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80072fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007300:	f003 0302 	and.w	r3, r3, #2
 8007304:	2b00      	cmp	r3, #0
 8007306:	d1ee      	bne.n	80072e6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007308:	7dfb      	ldrb	r3, [r7, #23]
 800730a:	2b01      	cmp	r3, #1
 800730c:	d105      	bne.n	800731a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800730e:	4b3c      	ldr	r3, [pc, #240]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007312:	4a3b      	ldr	r2, [pc, #236]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007314:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007318:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	699b      	ldr	r3, [r3, #24]
 800731e:	2b00      	cmp	r3, #0
 8007320:	f000 80a4 	beq.w	800746c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007324:	4b36      	ldr	r3, [pc, #216]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	f003 030c 	and.w	r3, r3, #12
 800732c:	2b08      	cmp	r3, #8
 800732e:	d06b      	beq.n	8007408 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	699b      	ldr	r3, [r3, #24]
 8007334:	2b02      	cmp	r3, #2
 8007336:	d149      	bne.n	80073cc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007338:	4b31      	ldr	r3, [pc, #196]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a30      	ldr	r2, [pc, #192]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 800733e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007342:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007344:	f7fd fe26 	bl	8004f94 <HAL_GetTick>
 8007348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800734a:	e008      	b.n	800735e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800734c:	f7fd fe22 	bl	8004f94 <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	2b02      	cmp	r3, #2
 8007358:	d901      	bls.n	800735e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e087      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800735e:	4b28      	ldr	r3, [pc, #160]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1f0      	bne.n	800734c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	69da      	ldr	r2, [r3, #28]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a1b      	ldr	r3, [r3, #32]
 8007372:	431a      	orrs	r2, r3
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007378:	019b      	lsls	r3, r3, #6
 800737a:	431a      	orrs	r2, r3
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007380:	085b      	lsrs	r3, r3, #1
 8007382:	3b01      	subs	r3, #1
 8007384:	041b      	lsls	r3, r3, #16
 8007386:	431a      	orrs	r2, r3
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800738c:	061b      	lsls	r3, r3, #24
 800738e:	4313      	orrs	r3, r2
 8007390:	4a1b      	ldr	r2, [pc, #108]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 8007392:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007396:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007398:	4b19      	ldr	r3, [pc, #100]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a18      	ldr	r2, [pc, #96]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 800739e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80073a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073a4:	f7fd fdf6 	bl	8004f94 <HAL_GetTick>
 80073a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073aa:	e008      	b.n	80073be <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073ac:	f7fd fdf2 	bl	8004f94 <HAL_GetTick>
 80073b0:	4602      	mov	r2, r0
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	1ad3      	subs	r3, r2, r3
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	d901      	bls.n	80073be <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80073ba:	2303      	movs	r3, #3
 80073bc:	e057      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073be:	4b10      	ldr	r3, [pc, #64]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d0f0      	beq.n	80073ac <HAL_RCC_OscConfig+0x478>
 80073ca:	e04f      	b.n	800746c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073cc:	4b0c      	ldr	r3, [pc, #48]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a0b      	ldr	r2, [pc, #44]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80073d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80073d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073d8:	f7fd fddc 	bl	8004f94 <HAL_GetTick>
 80073dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073de:	e008      	b.n	80073f2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073e0:	f7fd fdd8 	bl	8004f94 <HAL_GetTick>
 80073e4:	4602      	mov	r2, r0
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	2b02      	cmp	r3, #2
 80073ec:	d901      	bls.n	80073f2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80073ee:	2303      	movs	r3, #3
 80073f0:	e03d      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073f2:	4b03      	ldr	r3, [pc, #12]	@ (8007400 <HAL_RCC_OscConfig+0x4cc>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1f0      	bne.n	80073e0 <HAL_RCC_OscConfig+0x4ac>
 80073fe:	e035      	b.n	800746c <HAL_RCC_OscConfig+0x538>
 8007400:	40023800 	.word	0x40023800
 8007404:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007408:	4b1b      	ldr	r3, [pc, #108]	@ (8007478 <HAL_RCC_OscConfig+0x544>)
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	699b      	ldr	r3, [r3, #24]
 8007412:	2b01      	cmp	r3, #1
 8007414:	d028      	beq.n	8007468 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007420:	429a      	cmp	r2, r3
 8007422:	d121      	bne.n	8007468 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800742e:	429a      	cmp	r2, r3
 8007430:	d11a      	bne.n	8007468 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007432:	68fa      	ldr	r2, [r7, #12]
 8007434:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007438:	4013      	ands	r3, r2
 800743a:	687a      	ldr	r2, [r7, #4]
 800743c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800743e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007440:	4293      	cmp	r3, r2
 8007442:	d111      	bne.n	8007468 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800744e:	085b      	lsrs	r3, r3, #1
 8007450:	3b01      	subs	r3, #1
 8007452:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007454:	429a      	cmp	r2, r3
 8007456:	d107      	bne.n	8007468 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007462:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007464:	429a      	cmp	r2, r3
 8007466:	d001      	beq.n	800746c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e000      	b.n	800746e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800746c:	2300      	movs	r3, #0
}
 800746e:	4618      	mov	r0, r3
 8007470:	3718      	adds	r7, #24
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	40023800 	.word	0x40023800

0800747c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007486:	2300      	movs	r3, #0
 8007488:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d101      	bne.n	8007494 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	e0d0      	b.n	8007636 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007494:	4b6a      	ldr	r3, [pc, #424]	@ (8007640 <HAL_RCC_ClockConfig+0x1c4>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 030f 	and.w	r3, r3, #15
 800749c:	683a      	ldr	r2, [r7, #0]
 800749e:	429a      	cmp	r2, r3
 80074a0:	d910      	bls.n	80074c4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074a2:	4b67      	ldr	r3, [pc, #412]	@ (8007640 <HAL_RCC_ClockConfig+0x1c4>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f023 020f 	bic.w	r2, r3, #15
 80074aa:	4965      	ldr	r1, [pc, #404]	@ (8007640 <HAL_RCC_ClockConfig+0x1c4>)
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	4313      	orrs	r3, r2
 80074b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074b2:	4b63      	ldr	r3, [pc, #396]	@ (8007640 <HAL_RCC_ClockConfig+0x1c4>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 030f 	and.w	r3, r3, #15
 80074ba:	683a      	ldr	r2, [r7, #0]
 80074bc:	429a      	cmp	r2, r3
 80074be:	d001      	beq.n	80074c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e0b8      	b.n	8007636 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 0302 	and.w	r3, r3, #2
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d020      	beq.n	8007512 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f003 0304 	and.w	r3, r3, #4
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d005      	beq.n	80074e8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80074dc:	4b59      	ldr	r3, [pc, #356]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	4a58      	ldr	r2, [pc, #352]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 80074e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80074e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f003 0308 	and.w	r3, r3, #8
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d005      	beq.n	8007500 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80074f4:	4b53      	ldr	r3, [pc, #332]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	4a52      	ldr	r2, [pc, #328]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 80074fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80074fe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007500:	4b50      	ldr	r3, [pc, #320]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	494d      	ldr	r1, [pc, #308]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 800750e:	4313      	orrs	r3, r2
 8007510:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f003 0301 	and.w	r3, r3, #1
 800751a:	2b00      	cmp	r3, #0
 800751c:	d040      	beq.n	80075a0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	2b01      	cmp	r3, #1
 8007524:	d107      	bne.n	8007536 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007526:	4b47      	ldr	r3, [pc, #284]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800752e:	2b00      	cmp	r3, #0
 8007530:	d115      	bne.n	800755e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e07f      	b.n	8007636 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	2b02      	cmp	r3, #2
 800753c:	d107      	bne.n	800754e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800753e:	4b41      	ldr	r3, [pc, #260]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007546:	2b00      	cmp	r3, #0
 8007548:	d109      	bne.n	800755e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800754a:	2301      	movs	r3, #1
 800754c:	e073      	b.n	8007636 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800754e:	4b3d      	ldr	r3, [pc, #244]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 0302 	and.w	r3, r3, #2
 8007556:	2b00      	cmp	r3, #0
 8007558:	d101      	bne.n	800755e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	e06b      	b.n	8007636 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800755e:	4b39      	ldr	r3, [pc, #228]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	f023 0203 	bic.w	r2, r3, #3
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	4936      	ldr	r1, [pc, #216]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 800756c:	4313      	orrs	r3, r2
 800756e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007570:	f7fd fd10 	bl	8004f94 <HAL_GetTick>
 8007574:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007576:	e00a      	b.n	800758e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007578:	f7fd fd0c 	bl	8004f94 <HAL_GetTick>
 800757c:	4602      	mov	r2, r0
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	1ad3      	subs	r3, r2, r3
 8007582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007586:	4293      	cmp	r3, r2
 8007588:	d901      	bls.n	800758e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800758a:	2303      	movs	r3, #3
 800758c:	e053      	b.n	8007636 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800758e:	4b2d      	ldr	r3, [pc, #180]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	f003 020c 	and.w	r2, r3, #12
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	009b      	lsls	r3, r3, #2
 800759c:	429a      	cmp	r2, r3
 800759e:	d1eb      	bne.n	8007578 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80075a0:	4b27      	ldr	r3, [pc, #156]	@ (8007640 <HAL_RCC_ClockConfig+0x1c4>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 030f 	and.w	r3, r3, #15
 80075a8:	683a      	ldr	r2, [r7, #0]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d210      	bcs.n	80075d0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075ae:	4b24      	ldr	r3, [pc, #144]	@ (8007640 <HAL_RCC_ClockConfig+0x1c4>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f023 020f 	bic.w	r2, r3, #15
 80075b6:	4922      	ldr	r1, [pc, #136]	@ (8007640 <HAL_RCC_ClockConfig+0x1c4>)
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075be:	4b20      	ldr	r3, [pc, #128]	@ (8007640 <HAL_RCC_ClockConfig+0x1c4>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f003 030f 	and.w	r3, r3, #15
 80075c6:	683a      	ldr	r2, [r7, #0]
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d001      	beq.n	80075d0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	e032      	b.n	8007636 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f003 0304 	and.w	r3, r3, #4
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d008      	beq.n	80075ee <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80075dc:	4b19      	ldr	r3, [pc, #100]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	4916      	ldr	r1, [pc, #88]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 80075ea:	4313      	orrs	r3, r2
 80075ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f003 0308 	and.w	r3, r3, #8
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d009      	beq.n	800760e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80075fa:	4b12      	ldr	r3, [pc, #72]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	00db      	lsls	r3, r3, #3
 8007608:	490e      	ldr	r1, [pc, #56]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 800760a:	4313      	orrs	r3, r2
 800760c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800760e:	f000 f821 	bl	8007654 <HAL_RCC_GetSysClockFreq>
 8007612:	4602      	mov	r2, r0
 8007614:	4b0b      	ldr	r3, [pc, #44]	@ (8007644 <HAL_RCC_ClockConfig+0x1c8>)
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	091b      	lsrs	r3, r3, #4
 800761a:	f003 030f 	and.w	r3, r3, #15
 800761e:	490a      	ldr	r1, [pc, #40]	@ (8007648 <HAL_RCC_ClockConfig+0x1cc>)
 8007620:	5ccb      	ldrb	r3, [r1, r3]
 8007622:	fa22 f303 	lsr.w	r3, r2, r3
 8007626:	4a09      	ldr	r2, [pc, #36]	@ (800764c <HAL_RCC_ClockConfig+0x1d0>)
 8007628:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800762a:	4b09      	ldr	r3, [pc, #36]	@ (8007650 <HAL_RCC_ClockConfig+0x1d4>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4618      	mov	r0, r3
 8007630:	f7fd fc6c 	bl	8004f0c <HAL_InitTick>

  return HAL_OK;
 8007634:	2300      	movs	r3, #0
}
 8007636:	4618      	mov	r0, r3
 8007638:	3710      	adds	r7, #16
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	40023c00 	.word	0x40023c00
 8007644:	40023800 	.word	0x40023800
 8007648:	0800d504 	.word	0x0800d504
 800764c:	20000000 	.word	0x20000000
 8007650:	20000004 	.word	0x20000004

08007654 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007654:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007658:	b094      	sub	sp, #80	@ 0x50
 800765a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800765c:	2300      	movs	r3, #0
 800765e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007660:	2300      	movs	r3, #0
 8007662:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007664:	2300      	movs	r3, #0
 8007666:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8007668:	2300      	movs	r3, #0
 800766a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800766c:	4b79      	ldr	r3, [pc, #484]	@ (8007854 <HAL_RCC_GetSysClockFreq+0x200>)
 800766e:	689b      	ldr	r3, [r3, #8]
 8007670:	f003 030c 	and.w	r3, r3, #12
 8007674:	2b08      	cmp	r3, #8
 8007676:	d00d      	beq.n	8007694 <HAL_RCC_GetSysClockFreq+0x40>
 8007678:	2b08      	cmp	r3, #8
 800767a:	f200 80e1 	bhi.w	8007840 <HAL_RCC_GetSysClockFreq+0x1ec>
 800767e:	2b00      	cmp	r3, #0
 8007680:	d002      	beq.n	8007688 <HAL_RCC_GetSysClockFreq+0x34>
 8007682:	2b04      	cmp	r3, #4
 8007684:	d003      	beq.n	800768e <HAL_RCC_GetSysClockFreq+0x3a>
 8007686:	e0db      	b.n	8007840 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007688:	4b73      	ldr	r3, [pc, #460]	@ (8007858 <HAL_RCC_GetSysClockFreq+0x204>)
 800768a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800768c:	e0db      	b.n	8007846 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800768e:	4b73      	ldr	r3, [pc, #460]	@ (800785c <HAL_RCC_GetSysClockFreq+0x208>)
 8007690:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007692:	e0d8      	b.n	8007846 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007694:	4b6f      	ldr	r3, [pc, #444]	@ (8007854 <HAL_RCC_GetSysClockFreq+0x200>)
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800769c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800769e:	4b6d      	ldr	r3, [pc, #436]	@ (8007854 <HAL_RCC_GetSysClockFreq+0x200>)
 80076a0:	685b      	ldr	r3, [r3, #4]
 80076a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d063      	beq.n	8007772 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80076aa:	4b6a      	ldr	r3, [pc, #424]	@ (8007854 <HAL_RCC_GetSysClockFreq+0x200>)
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	099b      	lsrs	r3, r3, #6
 80076b0:	2200      	movs	r2, #0
 80076b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80076b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80076b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80076be:	2300      	movs	r3, #0
 80076c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80076c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80076c6:	4622      	mov	r2, r4
 80076c8:	462b      	mov	r3, r5
 80076ca:	f04f 0000 	mov.w	r0, #0
 80076ce:	f04f 0100 	mov.w	r1, #0
 80076d2:	0159      	lsls	r1, r3, #5
 80076d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80076d8:	0150      	lsls	r0, r2, #5
 80076da:	4602      	mov	r2, r0
 80076dc:	460b      	mov	r3, r1
 80076de:	4621      	mov	r1, r4
 80076e0:	1a51      	subs	r1, r2, r1
 80076e2:	6139      	str	r1, [r7, #16]
 80076e4:	4629      	mov	r1, r5
 80076e6:	eb63 0301 	sbc.w	r3, r3, r1
 80076ea:	617b      	str	r3, [r7, #20]
 80076ec:	f04f 0200 	mov.w	r2, #0
 80076f0:	f04f 0300 	mov.w	r3, #0
 80076f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80076f8:	4659      	mov	r1, fp
 80076fa:	018b      	lsls	r3, r1, #6
 80076fc:	4651      	mov	r1, sl
 80076fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007702:	4651      	mov	r1, sl
 8007704:	018a      	lsls	r2, r1, #6
 8007706:	4651      	mov	r1, sl
 8007708:	ebb2 0801 	subs.w	r8, r2, r1
 800770c:	4659      	mov	r1, fp
 800770e:	eb63 0901 	sbc.w	r9, r3, r1
 8007712:	f04f 0200 	mov.w	r2, #0
 8007716:	f04f 0300 	mov.w	r3, #0
 800771a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800771e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007722:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007726:	4690      	mov	r8, r2
 8007728:	4699      	mov	r9, r3
 800772a:	4623      	mov	r3, r4
 800772c:	eb18 0303 	adds.w	r3, r8, r3
 8007730:	60bb      	str	r3, [r7, #8]
 8007732:	462b      	mov	r3, r5
 8007734:	eb49 0303 	adc.w	r3, r9, r3
 8007738:	60fb      	str	r3, [r7, #12]
 800773a:	f04f 0200 	mov.w	r2, #0
 800773e:	f04f 0300 	mov.w	r3, #0
 8007742:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007746:	4629      	mov	r1, r5
 8007748:	024b      	lsls	r3, r1, #9
 800774a:	4621      	mov	r1, r4
 800774c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007750:	4621      	mov	r1, r4
 8007752:	024a      	lsls	r2, r1, #9
 8007754:	4610      	mov	r0, r2
 8007756:	4619      	mov	r1, r3
 8007758:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800775a:	2200      	movs	r2, #0
 800775c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800775e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007760:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007764:	f7f9 fa90 	bl	8000c88 <__aeabi_uldivmod>
 8007768:	4602      	mov	r2, r0
 800776a:	460b      	mov	r3, r1
 800776c:	4613      	mov	r3, r2
 800776e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007770:	e058      	b.n	8007824 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007772:	4b38      	ldr	r3, [pc, #224]	@ (8007854 <HAL_RCC_GetSysClockFreq+0x200>)
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	099b      	lsrs	r3, r3, #6
 8007778:	2200      	movs	r2, #0
 800777a:	4618      	mov	r0, r3
 800777c:	4611      	mov	r1, r2
 800777e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007782:	623b      	str	r3, [r7, #32]
 8007784:	2300      	movs	r3, #0
 8007786:	627b      	str	r3, [r7, #36]	@ 0x24
 8007788:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800778c:	4642      	mov	r2, r8
 800778e:	464b      	mov	r3, r9
 8007790:	f04f 0000 	mov.w	r0, #0
 8007794:	f04f 0100 	mov.w	r1, #0
 8007798:	0159      	lsls	r1, r3, #5
 800779a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800779e:	0150      	lsls	r0, r2, #5
 80077a0:	4602      	mov	r2, r0
 80077a2:	460b      	mov	r3, r1
 80077a4:	4641      	mov	r1, r8
 80077a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80077aa:	4649      	mov	r1, r9
 80077ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80077b0:	f04f 0200 	mov.w	r2, #0
 80077b4:	f04f 0300 	mov.w	r3, #0
 80077b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80077bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80077c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80077c4:	ebb2 040a 	subs.w	r4, r2, sl
 80077c8:	eb63 050b 	sbc.w	r5, r3, fp
 80077cc:	f04f 0200 	mov.w	r2, #0
 80077d0:	f04f 0300 	mov.w	r3, #0
 80077d4:	00eb      	lsls	r3, r5, #3
 80077d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80077da:	00e2      	lsls	r2, r4, #3
 80077dc:	4614      	mov	r4, r2
 80077de:	461d      	mov	r5, r3
 80077e0:	4643      	mov	r3, r8
 80077e2:	18e3      	adds	r3, r4, r3
 80077e4:	603b      	str	r3, [r7, #0]
 80077e6:	464b      	mov	r3, r9
 80077e8:	eb45 0303 	adc.w	r3, r5, r3
 80077ec:	607b      	str	r3, [r7, #4]
 80077ee:	f04f 0200 	mov.w	r2, #0
 80077f2:	f04f 0300 	mov.w	r3, #0
 80077f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80077fa:	4629      	mov	r1, r5
 80077fc:	028b      	lsls	r3, r1, #10
 80077fe:	4621      	mov	r1, r4
 8007800:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007804:	4621      	mov	r1, r4
 8007806:	028a      	lsls	r2, r1, #10
 8007808:	4610      	mov	r0, r2
 800780a:	4619      	mov	r1, r3
 800780c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800780e:	2200      	movs	r2, #0
 8007810:	61bb      	str	r3, [r7, #24]
 8007812:	61fa      	str	r2, [r7, #28]
 8007814:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007818:	f7f9 fa36 	bl	8000c88 <__aeabi_uldivmod>
 800781c:	4602      	mov	r2, r0
 800781e:	460b      	mov	r3, r1
 8007820:	4613      	mov	r3, r2
 8007822:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007824:	4b0b      	ldr	r3, [pc, #44]	@ (8007854 <HAL_RCC_GetSysClockFreq+0x200>)
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	0c1b      	lsrs	r3, r3, #16
 800782a:	f003 0303 	and.w	r3, r3, #3
 800782e:	3301      	adds	r3, #1
 8007830:	005b      	lsls	r3, r3, #1
 8007832:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007834:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007838:	fbb2 f3f3 	udiv	r3, r2, r3
 800783c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800783e:	e002      	b.n	8007846 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007840:	4b05      	ldr	r3, [pc, #20]	@ (8007858 <HAL_RCC_GetSysClockFreq+0x204>)
 8007842:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007844:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007846:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007848:	4618      	mov	r0, r3
 800784a:	3750      	adds	r7, #80	@ 0x50
 800784c:	46bd      	mov	sp, r7
 800784e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007852:	bf00      	nop
 8007854:	40023800 	.word	0x40023800
 8007858:	00f42400 	.word	0x00f42400
 800785c:	007a1200 	.word	0x007a1200

08007860 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007860:	b480      	push	{r7}
 8007862:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007864:	4b03      	ldr	r3, [pc, #12]	@ (8007874 <HAL_RCC_GetHCLKFreq+0x14>)
 8007866:	681b      	ldr	r3, [r3, #0]
}
 8007868:	4618      	mov	r0, r3
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr
 8007872:	bf00      	nop
 8007874:	20000000 	.word	0x20000000

08007878 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800787c:	f7ff fff0 	bl	8007860 <HAL_RCC_GetHCLKFreq>
 8007880:	4602      	mov	r2, r0
 8007882:	4b05      	ldr	r3, [pc, #20]	@ (8007898 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	0a9b      	lsrs	r3, r3, #10
 8007888:	f003 0307 	and.w	r3, r3, #7
 800788c:	4903      	ldr	r1, [pc, #12]	@ (800789c <HAL_RCC_GetPCLK1Freq+0x24>)
 800788e:	5ccb      	ldrb	r3, [r1, r3]
 8007890:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007894:	4618      	mov	r0, r3
 8007896:	bd80      	pop	{r7, pc}
 8007898:	40023800 	.word	0x40023800
 800789c:	0800d514 	.word	0x0800d514

080078a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80078a4:	f7ff ffdc 	bl	8007860 <HAL_RCC_GetHCLKFreq>
 80078a8:	4602      	mov	r2, r0
 80078aa:	4b05      	ldr	r3, [pc, #20]	@ (80078c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	0b5b      	lsrs	r3, r3, #13
 80078b0:	f003 0307 	and.w	r3, r3, #7
 80078b4:	4903      	ldr	r1, [pc, #12]	@ (80078c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80078b6:	5ccb      	ldrb	r3, [r1, r3]
 80078b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078bc:	4618      	mov	r0, r3
 80078be:	bd80      	pop	{r7, pc}
 80078c0:	40023800 	.word	0x40023800
 80078c4:	0800d514 	.word	0x0800d514

080078c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b088      	sub	sp, #32
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80078d0:	2300      	movs	r3, #0
 80078d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80078d4:	2300      	movs	r3, #0
 80078d6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80078d8:	2300      	movs	r3, #0
 80078da:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80078dc:	2300      	movs	r3, #0
 80078de:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80078e0:	2300      	movs	r3, #0
 80078e2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 0301 	and.w	r3, r3, #1
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d012      	beq.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80078f0:	4b69      	ldr	r3, [pc, #420]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	4a68      	ldr	r2, [pc, #416]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078f6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80078fa:	6093      	str	r3, [r2, #8]
 80078fc:	4b66      	ldr	r3, [pc, #408]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078fe:	689a      	ldr	r2, [r3, #8]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007904:	4964      	ldr	r1, [pc, #400]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007906:	4313      	orrs	r3, r2
 8007908:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800790e:	2b00      	cmp	r3, #0
 8007910:	d101      	bne.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007912:	2301      	movs	r3, #1
 8007914:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800791e:	2b00      	cmp	r3, #0
 8007920:	d017      	beq.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007922:	4b5d      	ldr	r3, [pc, #372]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007924:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007928:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007930:	4959      	ldr	r1, [pc, #356]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007932:	4313      	orrs	r3, r2
 8007934:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800793c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007940:	d101      	bne.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007942:	2301      	movs	r3, #1
 8007944:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800794a:	2b00      	cmp	r3, #0
 800794c:	d101      	bne.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800794e:	2301      	movs	r3, #1
 8007950:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800795a:	2b00      	cmp	r3, #0
 800795c:	d017      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800795e:	4b4e      	ldr	r3, [pc, #312]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007960:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007964:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800796c:	494a      	ldr	r1, [pc, #296]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800796e:	4313      	orrs	r3, r2
 8007970:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007978:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800797c:	d101      	bne.n	8007982 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800797e:	2301      	movs	r3, #1
 8007980:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007986:	2b00      	cmp	r3, #0
 8007988:	d101      	bne.n	800798e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800798a:	2301      	movs	r3, #1
 800798c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007996:	2b00      	cmp	r3, #0
 8007998:	d001      	beq.n	800799e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800799a:	2301      	movs	r3, #1
 800799c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f003 0320 	and.w	r3, r3, #32
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	f000 808b 	beq.w	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80079ac:	4b3a      	ldr	r3, [pc, #232]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079b0:	4a39      	ldr	r2, [pc, #228]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80079b8:	4b37      	ldr	r3, [pc, #220]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079c0:	60bb      	str	r3, [r7, #8]
 80079c2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80079c4:	4b35      	ldr	r3, [pc, #212]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a34      	ldr	r2, [pc, #208]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80079ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079d0:	f7fd fae0 	bl	8004f94 <HAL_GetTick>
 80079d4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80079d6:	e008      	b.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079d8:	f7fd fadc 	bl	8004f94 <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	2b64      	cmp	r3, #100	@ 0x64
 80079e4:	d901      	bls.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	e357      	b.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80079ea:	4b2c      	ldr	r3, [pc, #176]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d0f0      	beq.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80079f6:	4b28      	ldr	r3, [pc, #160]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079fe:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d035      	beq.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a0e:	693a      	ldr	r2, [r7, #16]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d02e      	beq.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007a14:	4b20      	ldr	r3, [pc, #128]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a1c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a22:	4a1d      	ldr	r2, [pc, #116]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a28:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a2e:	4a1a      	ldr	r2, [pc, #104]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a34:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007a36:	4a18      	ldr	r2, [pc, #96]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007a3c:	4b16      	ldr	r3, [pc, #88]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a40:	f003 0301 	and.w	r3, r3, #1
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d114      	bne.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a48:	f7fd faa4 	bl	8004f94 <HAL_GetTick>
 8007a4c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a4e:	e00a      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a50:	f7fd faa0 	bl	8004f94 <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d901      	bls.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007a62:	2303      	movs	r3, #3
 8007a64:	e319      	b.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a66:	4b0c      	ldr	r3, [pc, #48]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a6a:	f003 0302 	and.w	r3, r3, #2
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d0ee      	beq.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a7e:	d111      	bne.n	8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007a80:	4b05      	ldr	r3, [pc, #20]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007a8c:	4b04      	ldr	r3, [pc, #16]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007a8e:	400b      	ands	r3, r1
 8007a90:	4901      	ldr	r1, [pc, #4]	@ (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a92:	4313      	orrs	r3, r2
 8007a94:	608b      	str	r3, [r1, #8]
 8007a96:	e00b      	b.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007a98:	40023800 	.word	0x40023800
 8007a9c:	40007000 	.word	0x40007000
 8007aa0:	0ffffcff 	.word	0x0ffffcff
 8007aa4:	4baa      	ldr	r3, [pc, #680]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	4aa9      	ldr	r2, [pc, #676]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007aaa:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007aae:	6093      	str	r3, [r2, #8]
 8007ab0:	4ba7      	ldr	r3, [pc, #668]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ab2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ab8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007abc:	49a4      	ldr	r1, [pc, #656]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f003 0310 	and.w	r3, r3, #16
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d010      	beq.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007ace:	4ba0      	ldr	r3, [pc, #640]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ad0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ad4:	4a9e      	ldr	r2, [pc, #632]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ad6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007ada:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007ade:	4b9c      	ldr	r3, [pc, #624]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ae0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ae8:	4999      	ldr	r1, [pc, #612]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007aea:	4313      	orrs	r3, r2
 8007aec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00a      	beq.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007afc:	4b94      	ldr	r3, [pc, #592]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b02:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b0a:	4991      	ldr	r1, [pc, #580]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00a      	beq.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007b1e:	4b8c      	ldr	r3, [pc, #560]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b24:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b2c:	4988      	ldr	r1, [pc, #544]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d00a      	beq.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007b40:	4b83      	ldr	r3, [pc, #524]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b4e:	4980      	ldr	r1, [pc, #512]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b50:	4313      	orrs	r3, r2
 8007b52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d00a      	beq.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007b62:	4b7b      	ldr	r3, [pc, #492]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b68:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b70:	4977      	ldr	r1, [pc, #476]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b72:	4313      	orrs	r3, r2
 8007b74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d00a      	beq.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007b84:	4b72      	ldr	r3, [pc, #456]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b8a:	f023 0203 	bic.w	r2, r3, #3
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b92:	496f      	ldr	r1, [pc, #444]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b94:	4313      	orrs	r3, r2
 8007b96:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d00a      	beq.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007ba6:	4b6a      	ldr	r3, [pc, #424]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ba8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bac:	f023 020c 	bic.w	r2, r3, #12
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bb4:	4966      	ldr	r1, [pc, #408]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d00a      	beq.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007bc8:	4b61      	ldr	r3, [pc, #388]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bce:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bd6:	495e      	ldr	r1, [pc, #376]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d00a      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007bea:	4b59      	ldr	r3, [pc, #356]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bf0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bf8:	4955      	ldr	r1, [pc, #340]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d00a      	beq.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007c0c:	4b50      	ldr	r3, [pc, #320]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c12:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c1a:	494d      	ldr	r1, [pc, #308]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d00a      	beq.n	8007c44 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007c2e:	4b48      	ldr	r3, [pc, #288]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c34:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c3c:	4944      	ldr	r1, [pc, #272]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d00a      	beq.n	8007c66 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007c50:	4b3f      	ldr	r3, [pc, #252]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c56:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c5e:	493c      	ldr	r1, [pc, #240]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c60:	4313      	orrs	r3, r2
 8007c62:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d00a      	beq.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007c72:	4b37      	ldr	r3, [pc, #220]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c78:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c80:	4933      	ldr	r1, [pc, #204]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c82:	4313      	orrs	r3, r2
 8007c84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00a      	beq.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007c94:	4b2e      	ldr	r3, [pc, #184]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c9a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ca2:	492b      	ldr	r1, [pc, #172]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d011      	beq.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007cb6:	4b26      	ldr	r3, [pc, #152]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cbc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007cc4:	4922      	ldr	r1, [pc, #136]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007cd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007cd4:	d101      	bne.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f003 0308 	and.w	r3, r3, #8
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d001      	beq.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00a      	beq.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007cf6:	4b16      	ldr	r3, [pc, #88]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cfc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d04:	4912      	ldr	r1, [pc, #72]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d06:	4313      	orrs	r3, r2
 8007d08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d00b      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007d18:	4b0d      	ldr	r3, [pc, #52]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d1e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d28:	4909      	ldr	r1, [pc, #36]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007d30:	69fb      	ldr	r3, [r7, #28]
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d006      	beq.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	f000 80d9 	beq.w	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007d44:	4b02      	ldr	r3, [pc, #8]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a01      	ldr	r2, [pc, #4]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007d4e:	e001      	b.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8007d50:	40023800 	.word	0x40023800
 8007d54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d56:	f7fd f91d 	bl	8004f94 <HAL_GetTick>
 8007d5a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007d5c:	e008      	b.n	8007d70 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007d5e:	f7fd f919 	bl	8004f94 <HAL_GetTick>
 8007d62:	4602      	mov	r2, r0
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	1ad3      	subs	r3, r2, r3
 8007d68:	2b64      	cmp	r3, #100	@ 0x64
 8007d6a:	d901      	bls.n	8007d70 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d6c:	2303      	movs	r3, #3
 8007d6e:	e194      	b.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007d70:	4b6c      	ldr	r3, [pc, #432]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d1f0      	bne.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 0301 	and.w	r3, r3, #1
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d021      	beq.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x504>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d11d      	bne.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007d90:	4b64      	ldr	r3, [pc, #400]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d96:	0c1b      	lsrs	r3, r3, #16
 8007d98:	f003 0303 	and.w	r3, r3, #3
 8007d9c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007d9e:	4b61      	ldr	r3, [pc, #388]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007da0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007da4:	0e1b      	lsrs	r3, r3, #24
 8007da6:	f003 030f 	and.w	r3, r3, #15
 8007daa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	019a      	lsls	r2, r3, #6
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	041b      	lsls	r3, r3, #16
 8007db6:	431a      	orrs	r2, r3
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	061b      	lsls	r3, r3, #24
 8007dbc:	431a      	orrs	r2, r3
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	071b      	lsls	r3, r3, #28
 8007dc4:	4957      	ldr	r1, [pc, #348]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d004      	beq.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ddc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007de0:	d00a      	beq.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d02e      	beq.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007df6:	d129      	bne.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007df8:	4b4a      	ldr	r3, [pc, #296]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007dfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007dfe:	0c1b      	lsrs	r3, r3, #16
 8007e00:	f003 0303 	and.w	r3, r3, #3
 8007e04:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007e06:	4b47      	ldr	r3, [pc, #284]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e0c:	0f1b      	lsrs	r3, r3, #28
 8007e0e:	f003 0307 	and.w	r3, r3, #7
 8007e12:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	019a      	lsls	r2, r3, #6
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	041b      	lsls	r3, r3, #16
 8007e1e:	431a      	orrs	r2, r3
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	68db      	ldr	r3, [r3, #12]
 8007e24:	061b      	lsls	r3, r3, #24
 8007e26:	431a      	orrs	r2, r3
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	071b      	lsls	r3, r3, #28
 8007e2c:	493d      	ldr	r1, [pc, #244]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007e34:	4b3b      	ldr	r3, [pc, #236]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e3a:	f023 021f 	bic.w	r2, r3, #31
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e42:	3b01      	subs	r3, #1
 8007e44:	4937      	ldr	r1, [pc, #220]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e46:	4313      	orrs	r3, r2
 8007e48:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d01d      	beq.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007e58:	4b32      	ldr	r3, [pc, #200]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e5e:	0e1b      	lsrs	r3, r3, #24
 8007e60:	f003 030f 	and.w	r3, r3, #15
 8007e64:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007e66:	4b2f      	ldr	r3, [pc, #188]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e6c:	0f1b      	lsrs	r3, r3, #28
 8007e6e:	f003 0307 	and.w	r3, r3, #7
 8007e72:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	685b      	ldr	r3, [r3, #4]
 8007e78:	019a      	lsls	r2, r3, #6
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	691b      	ldr	r3, [r3, #16]
 8007e7e:	041b      	lsls	r3, r3, #16
 8007e80:	431a      	orrs	r2, r3
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	061b      	lsls	r3, r3, #24
 8007e86:	431a      	orrs	r2, r3
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	071b      	lsls	r3, r3, #28
 8007e8c:	4925      	ldr	r1, [pc, #148]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d011      	beq.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	019a      	lsls	r2, r3, #6
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	691b      	ldr	r3, [r3, #16]
 8007eaa:	041b      	lsls	r3, r3, #16
 8007eac:	431a      	orrs	r2, r3
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	68db      	ldr	r3, [r3, #12]
 8007eb2:	061b      	lsls	r3, r3, #24
 8007eb4:	431a      	orrs	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	071b      	lsls	r3, r3, #28
 8007ebc:	4919      	ldr	r1, [pc, #100]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ebe:	4313      	orrs	r3, r2
 8007ec0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007ec4:	4b17      	ldr	r3, [pc, #92]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a16      	ldr	r2, [pc, #88]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007eca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007ece:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ed0:	f7fd f860 	bl	8004f94 <HAL_GetTick>
 8007ed4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007ed6:	e008      	b.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007ed8:	f7fd f85c 	bl	8004f94 <HAL_GetTick>
 8007edc:	4602      	mov	r2, r0
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	1ad3      	subs	r3, r2, r3
 8007ee2:	2b64      	cmp	r3, #100	@ 0x64
 8007ee4:	d901      	bls.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ee6:	2303      	movs	r3, #3
 8007ee8:	e0d7      	b.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007eea:	4b0e      	ldr	r3, [pc, #56]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d0f0      	beq.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	f040 80cd 	bne.w	8008098 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007efe:	4b09      	ldr	r3, [pc, #36]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a08      	ldr	r2, [pc, #32]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f0a:	f7fd f843 	bl	8004f94 <HAL_GetTick>
 8007f0e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007f10:	e00a      	b.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007f12:	f7fd f83f 	bl	8004f94 <HAL_GetTick>
 8007f16:	4602      	mov	r2, r0
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	1ad3      	subs	r3, r2, r3
 8007f1c:	2b64      	cmp	r3, #100	@ 0x64
 8007f1e:	d903      	bls.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007f20:	2303      	movs	r3, #3
 8007f22:	e0ba      	b.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8007f24:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007f28:	4b5e      	ldr	r3, [pc, #376]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f34:	d0ed      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d003      	beq.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d009      	beq.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d02e      	beq.n	8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d12a      	bne.n	8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007f5e:	4b51      	ldr	r3, [pc, #324]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f64:	0c1b      	lsrs	r3, r3, #16
 8007f66:	f003 0303 	and.w	r3, r3, #3
 8007f6a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007f6c:	4b4d      	ldr	r3, [pc, #308]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f72:	0f1b      	lsrs	r3, r3, #28
 8007f74:	f003 0307 	and.w	r3, r3, #7
 8007f78:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	695b      	ldr	r3, [r3, #20]
 8007f7e:	019a      	lsls	r2, r3, #6
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	041b      	lsls	r3, r3, #16
 8007f84:	431a      	orrs	r2, r3
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	699b      	ldr	r3, [r3, #24]
 8007f8a:	061b      	lsls	r3, r3, #24
 8007f8c:	431a      	orrs	r2, r3
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	071b      	lsls	r3, r3, #28
 8007f92:	4944      	ldr	r1, [pc, #272]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f94:	4313      	orrs	r3, r2
 8007f96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007f9a:	4b42      	ldr	r3, [pc, #264]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fa0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fa8:	3b01      	subs	r3, #1
 8007faa:	021b      	lsls	r3, r3, #8
 8007fac:	493d      	ldr	r1, [pc, #244]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d022      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007fc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007fc8:	d11d      	bne.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007fca:	4b36      	ldr	r3, [pc, #216]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fd0:	0e1b      	lsrs	r3, r3, #24
 8007fd2:	f003 030f 	and.w	r3, r3, #15
 8007fd6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007fd8:	4b32      	ldr	r3, [pc, #200]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fde:	0f1b      	lsrs	r3, r3, #28
 8007fe0:	f003 0307 	and.w	r3, r3, #7
 8007fe4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	695b      	ldr	r3, [r3, #20]
 8007fea:	019a      	lsls	r2, r3, #6
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6a1b      	ldr	r3, [r3, #32]
 8007ff0:	041b      	lsls	r3, r3, #16
 8007ff2:	431a      	orrs	r2, r3
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	061b      	lsls	r3, r3, #24
 8007ff8:	431a      	orrs	r2, r3
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	071b      	lsls	r3, r3, #28
 8007ffe:	4929      	ldr	r1, [pc, #164]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008000:	4313      	orrs	r3, r2
 8008002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f003 0308 	and.w	r3, r3, #8
 800800e:	2b00      	cmp	r3, #0
 8008010:	d028      	beq.n	8008064 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008012:	4b24      	ldr	r3, [pc, #144]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008018:	0e1b      	lsrs	r3, r3, #24
 800801a:	f003 030f 	and.w	r3, r3, #15
 800801e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008020:	4b20      	ldr	r3, [pc, #128]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008026:	0c1b      	lsrs	r3, r3, #16
 8008028:	f003 0303 	and.w	r3, r3, #3
 800802c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	695b      	ldr	r3, [r3, #20]
 8008032:	019a      	lsls	r2, r3, #6
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	041b      	lsls	r3, r3, #16
 8008038:	431a      	orrs	r2, r3
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	061b      	lsls	r3, r3, #24
 800803e:	431a      	orrs	r2, r3
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	69db      	ldr	r3, [r3, #28]
 8008044:	071b      	lsls	r3, r3, #28
 8008046:	4917      	ldr	r1, [pc, #92]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008048:	4313      	orrs	r3, r2
 800804a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800804e:	4b15      	ldr	r3, [pc, #84]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008050:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008054:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800805c:	4911      	ldr	r1, [pc, #68]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800805e:	4313      	orrs	r3, r2
 8008060:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008064:	4b0f      	ldr	r3, [pc, #60]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a0e      	ldr	r2, [pc, #56]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800806a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800806e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008070:	f7fc ff90 	bl	8004f94 <HAL_GetTick>
 8008074:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008076:	e008      	b.n	800808a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008078:	f7fc ff8c 	bl	8004f94 <HAL_GetTick>
 800807c:	4602      	mov	r2, r0
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	1ad3      	subs	r3, r2, r3
 8008082:	2b64      	cmp	r3, #100	@ 0x64
 8008084:	d901      	bls.n	800808a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008086:	2303      	movs	r3, #3
 8008088:	e007      	b.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800808a:	4b06      	ldr	r3, [pc, #24]	@ (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008092:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008096:	d1ef      	bne.n	8008078 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008098:	2300      	movs	r3, #0
}
 800809a:	4618      	mov	r0, r3
 800809c:	3720      	adds	r7, #32
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}
 80080a2:	bf00      	nop
 80080a4:	40023800 	.word	0x40023800

080080a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b082      	sub	sp, #8
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d101      	bne.n	80080ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	e040      	b.n	800813c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d106      	bne.n	80080d0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f7fc fd06 	bl	8004adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2224      	movs	r2, #36	@ 0x24
 80080d4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	681a      	ldr	r2, [r3, #0]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f022 0201 	bic.w	r2, r2, #1
 80080e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d002      	beq.n	80080f4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f000 fb16 	bl	8008720 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 f8af 	bl	8008258 <UART_SetConfig>
 80080fa:	4603      	mov	r3, r0
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d101      	bne.n	8008104 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008100:	2301      	movs	r3, #1
 8008102:	e01b      	b.n	800813c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	685a      	ldr	r2, [r3, #4]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008112:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	689a      	ldr	r2, [r3, #8]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008122:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f042 0201 	orr.w	r2, r2, #1
 8008132:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f000 fb95 	bl	8008864 <UART_CheckIdleState>
 800813a:	4603      	mov	r3, r0
}
 800813c:	4618      	mov	r0, r3
 800813e:	3708      	adds	r7, #8
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}

08008144 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b08a      	sub	sp, #40	@ 0x28
 8008148:	af02      	add	r7, sp, #8
 800814a:	60f8      	str	r0, [r7, #12]
 800814c:	60b9      	str	r1, [r7, #8]
 800814e:	603b      	str	r3, [r7, #0]
 8008150:	4613      	mov	r3, r2
 8008152:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008158:	2b20      	cmp	r3, #32
 800815a:	d177      	bne.n	800824c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d002      	beq.n	8008168 <HAL_UART_Transmit+0x24>
 8008162:	88fb      	ldrh	r3, [r7, #6]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d101      	bne.n	800816c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	e070      	b.n	800824e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	2200      	movs	r2, #0
 8008170:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2221      	movs	r2, #33	@ 0x21
 8008178:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800817a:	f7fc ff0b 	bl	8004f94 <HAL_GetTick>
 800817e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	88fa      	ldrh	r2, [r7, #6]
 8008184:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	88fa      	ldrh	r2, [r7, #6]
 800818c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008198:	d108      	bne.n	80081ac <HAL_UART_Transmit+0x68>
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d104      	bne.n	80081ac <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80081a2:	2300      	movs	r3, #0
 80081a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	61bb      	str	r3, [r7, #24]
 80081aa:	e003      	b.n	80081b4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081b0:	2300      	movs	r3, #0
 80081b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80081b4:	e02f      	b.n	8008216 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	9300      	str	r3, [sp, #0]
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	2200      	movs	r2, #0
 80081be:	2180      	movs	r1, #128	@ 0x80
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	f000 fba6 	bl	8008912 <UART_WaitOnFlagUntilTimeout>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d004      	beq.n	80081d6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2220      	movs	r2, #32
 80081d0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80081d2:	2303      	movs	r3, #3
 80081d4:	e03b      	b.n	800824e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80081d6:	69fb      	ldr	r3, [r7, #28]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d10b      	bne.n	80081f4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80081dc:	69bb      	ldr	r3, [r7, #24]
 80081de:	881b      	ldrh	r3, [r3, #0]
 80081e0:	461a      	mov	r2, r3
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081ea:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	3302      	adds	r3, #2
 80081f0:	61bb      	str	r3, [r7, #24]
 80081f2:	e007      	b.n	8008204 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	781a      	ldrb	r2, [r3, #0]
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	3301      	adds	r3, #1
 8008202:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800820a:	b29b      	uxth	r3, r3
 800820c:	3b01      	subs	r3, #1
 800820e:	b29a      	uxth	r2, r3
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800821c:	b29b      	uxth	r3, r3
 800821e:	2b00      	cmp	r3, #0
 8008220:	d1c9      	bne.n	80081b6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	9300      	str	r3, [sp, #0]
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	2200      	movs	r2, #0
 800822a:	2140      	movs	r1, #64	@ 0x40
 800822c:	68f8      	ldr	r0, [r7, #12]
 800822e:	f000 fb70 	bl	8008912 <UART_WaitOnFlagUntilTimeout>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d004      	beq.n	8008242 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2220      	movs	r2, #32
 800823c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800823e:	2303      	movs	r3, #3
 8008240:	e005      	b.n	800824e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2220      	movs	r2, #32
 8008246:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008248:	2300      	movs	r3, #0
 800824a:	e000      	b.n	800824e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800824c:	2302      	movs	r3, #2
  }
}
 800824e:	4618      	mov	r0, r3
 8008250:	3720      	adds	r7, #32
 8008252:	46bd      	mov	sp, r7
 8008254:	bd80      	pop	{r7, pc}
	...

08008258 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b088      	sub	sp, #32
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008260:	2300      	movs	r3, #0
 8008262:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	689a      	ldr	r2, [r3, #8]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	691b      	ldr	r3, [r3, #16]
 800826c:	431a      	orrs	r2, r3
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	695b      	ldr	r3, [r3, #20]
 8008272:	431a      	orrs	r2, r3
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	69db      	ldr	r3, [r3, #28]
 8008278:	4313      	orrs	r3, r2
 800827a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	4ba6      	ldr	r3, [pc, #664]	@ (800851c <UART_SetConfig+0x2c4>)
 8008284:	4013      	ands	r3, r2
 8008286:	687a      	ldr	r2, [r7, #4]
 8008288:	6812      	ldr	r2, [r2, #0]
 800828a:	6979      	ldr	r1, [r7, #20]
 800828c:	430b      	orrs	r3, r1
 800828e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	68da      	ldr	r2, [r3, #12]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	430a      	orrs	r2, r1
 80082a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	699b      	ldr	r3, [r3, #24]
 80082aa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6a1b      	ldr	r3, [r3, #32]
 80082b0:	697a      	ldr	r2, [r7, #20]
 80082b2:	4313      	orrs	r3, r2
 80082b4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	697a      	ldr	r2, [r7, #20]
 80082c6:	430a      	orrs	r2, r1
 80082c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a94      	ldr	r2, [pc, #592]	@ (8008520 <UART_SetConfig+0x2c8>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d120      	bne.n	8008316 <UART_SetConfig+0xbe>
 80082d4:	4b93      	ldr	r3, [pc, #588]	@ (8008524 <UART_SetConfig+0x2cc>)
 80082d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082da:	f003 0303 	and.w	r3, r3, #3
 80082de:	2b03      	cmp	r3, #3
 80082e0:	d816      	bhi.n	8008310 <UART_SetConfig+0xb8>
 80082e2:	a201      	add	r2, pc, #4	@ (adr r2, 80082e8 <UART_SetConfig+0x90>)
 80082e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082e8:	080082f9 	.word	0x080082f9
 80082ec:	08008305 	.word	0x08008305
 80082f0:	080082ff 	.word	0x080082ff
 80082f4:	0800830b 	.word	0x0800830b
 80082f8:	2301      	movs	r3, #1
 80082fa:	77fb      	strb	r3, [r7, #31]
 80082fc:	e150      	b.n	80085a0 <UART_SetConfig+0x348>
 80082fe:	2302      	movs	r3, #2
 8008300:	77fb      	strb	r3, [r7, #31]
 8008302:	e14d      	b.n	80085a0 <UART_SetConfig+0x348>
 8008304:	2304      	movs	r3, #4
 8008306:	77fb      	strb	r3, [r7, #31]
 8008308:	e14a      	b.n	80085a0 <UART_SetConfig+0x348>
 800830a:	2308      	movs	r3, #8
 800830c:	77fb      	strb	r3, [r7, #31]
 800830e:	e147      	b.n	80085a0 <UART_SetConfig+0x348>
 8008310:	2310      	movs	r3, #16
 8008312:	77fb      	strb	r3, [r7, #31]
 8008314:	e144      	b.n	80085a0 <UART_SetConfig+0x348>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a83      	ldr	r2, [pc, #524]	@ (8008528 <UART_SetConfig+0x2d0>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d132      	bne.n	8008386 <UART_SetConfig+0x12e>
 8008320:	4b80      	ldr	r3, [pc, #512]	@ (8008524 <UART_SetConfig+0x2cc>)
 8008322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008326:	f003 030c 	and.w	r3, r3, #12
 800832a:	2b0c      	cmp	r3, #12
 800832c:	d828      	bhi.n	8008380 <UART_SetConfig+0x128>
 800832e:	a201      	add	r2, pc, #4	@ (adr r2, 8008334 <UART_SetConfig+0xdc>)
 8008330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008334:	08008369 	.word	0x08008369
 8008338:	08008381 	.word	0x08008381
 800833c:	08008381 	.word	0x08008381
 8008340:	08008381 	.word	0x08008381
 8008344:	08008375 	.word	0x08008375
 8008348:	08008381 	.word	0x08008381
 800834c:	08008381 	.word	0x08008381
 8008350:	08008381 	.word	0x08008381
 8008354:	0800836f 	.word	0x0800836f
 8008358:	08008381 	.word	0x08008381
 800835c:	08008381 	.word	0x08008381
 8008360:	08008381 	.word	0x08008381
 8008364:	0800837b 	.word	0x0800837b
 8008368:	2300      	movs	r3, #0
 800836a:	77fb      	strb	r3, [r7, #31]
 800836c:	e118      	b.n	80085a0 <UART_SetConfig+0x348>
 800836e:	2302      	movs	r3, #2
 8008370:	77fb      	strb	r3, [r7, #31]
 8008372:	e115      	b.n	80085a0 <UART_SetConfig+0x348>
 8008374:	2304      	movs	r3, #4
 8008376:	77fb      	strb	r3, [r7, #31]
 8008378:	e112      	b.n	80085a0 <UART_SetConfig+0x348>
 800837a:	2308      	movs	r3, #8
 800837c:	77fb      	strb	r3, [r7, #31]
 800837e:	e10f      	b.n	80085a0 <UART_SetConfig+0x348>
 8008380:	2310      	movs	r3, #16
 8008382:	77fb      	strb	r3, [r7, #31]
 8008384:	e10c      	b.n	80085a0 <UART_SetConfig+0x348>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a68      	ldr	r2, [pc, #416]	@ (800852c <UART_SetConfig+0x2d4>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d120      	bne.n	80083d2 <UART_SetConfig+0x17a>
 8008390:	4b64      	ldr	r3, [pc, #400]	@ (8008524 <UART_SetConfig+0x2cc>)
 8008392:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008396:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800839a:	2b30      	cmp	r3, #48	@ 0x30
 800839c:	d013      	beq.n	80083c6 <UART_SetConfig+0x16e>
 800839e:	2b30      	cmp	r3, #48	@ 0x30
 80083a0:	d814      	bhi.n	80083cc <UART_SetConfig+0x174>
 80083a2:	2b20      	cmp	r3, #32
 80083a4:	d009      	beq.n	80083ba <UART_SetConfig+0x162>
 80083a6:	2b20      	cmp	r3, #32
 80083a8:	d810      	bhi.n	80083cc <UART_SetConfig+0x174>
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d002      	beq.n	80083b4 <UART_SetConfig+0x15c>
 80083ae:	2b10      	cmp	r3, #16
 80083b0:	d006      	beq.n	80083c0 <UART_SetConfig+0x168>
 80083b2:	e00b      	b.n	80083cc <UART_SetConfig+0x174>
 80083b4:	2300      	movs	r3, #0
 80083b6:	77fb      	strb	r3, [r7, #31]
 80083b8:	e0f2      	b.n	80085a0 <UART_SetConfig+0x348>
 80083ba:	2302      	movs	r3, #2
 80083bc:	77fb      	strb	r3, [r7, #31]
 80083be:	e0ef      	b.n	80085a0 <UART_SetConfig+0x348>
 80083c0:	2304      	movs	r3, #4
 80083c2:	77fb      	strb	r3, [r7, #31]
 80083c4:	e0ec      	b.n	80085a0 <UART_SetConfig+0x348>
 80083c6:	2308      	movs	r3, #8
 80083c8:	77fb      	strb	r3, [r7, #31]
 80083ca:	e0e9      	b.n	80085a0 <UART_SetConfig+0x348>
 80083cc:	2310      	movs	r3, #16
 80083ce:	77fb      	strb	r3, [r7, #31]
 80083d0:	e0e6      	b.n	80085a0 <UART_SetConfig+0x348>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a56      	ldr	r2, [pc, #344]	@ (8008530 <UART_SetConfig+0x2d8>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d120      	bne.n	800841e <UART_SetConfig+0x1c6>
 80083dc:	4b51      	ldr	r3, [pc, #324]	@ (8008524 <UART_SetConfig+0x2cc>)
 80083de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083e2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80083e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80083e8:	d013      	beq.n	8008412 <UART_SetConfig+0x1ba>
 80083ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80083ec:	d814      	bhi.n	8008418 <UART_SetConfig+0x1c0>
 80083ee:	2b80      	cmp	r3, #128	@ 0x80
 80083f0:	d009      	beq.n	8008406 <UART_SetConfig+0x1ae>
 80083f2:	2b80      	cmp	r3, #128	@ 0x80
 80083f4:	d810      	bhi.n	8008418 <UART_SetConfig+0x1c0>
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d002      	beq.n	8008400 <UART_SetConfig+0x1a8>
 80083fa:	2b40      	cmp	r3, #64	@ 0x40
 80083fc:	d006      	beq.n	800840c <UART_SetConfig+0x1b4>
 80083fe:	e00b      	b.n	8008418 <UART_SetConfig+0x1c0>
 8008400:	2300      	movs	r3, #0
 8008402:	77fb      	strb	r3, [r7, #31]
 8008404:	e0cc      	b.n	80085a0 <UART_SetConfig+0x348>
 8008406:	2302      	movs	r3, #2
 8008408:	77fb      	strb	r3, [r7, #31]
 800840a:	e0c9      	b.n	80085a0 <UART_SetConfig+0x348>
 800840c:	2304      	movs	r3, #4
 800840e:	77fb      	strb	r3, [r7, #31]
 8008410:	e0c6      	b.n	80085a0 <UART_SetConfig+0x348>
 8008412:	2308      	movs	r3, #8
 8008414:	77fb      	strb	r3, [r7, #31]
 8008416:	e0c3      	b.n	80085a0 <UART_SetConfig+0x348>
 8008418:	2310      	movs	r3, #16
 800841a:	77fb      	strb	r3, [r7, #31]
 800841c:	e0c0      	b.n	80085a0 <UART_SetConfig+0x348>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a44      	ldr	r2, [pc, #272]	@ (8008534 <UART_SetConfig+0x2dc>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d125      	bne.n	8008474 <UART_SetConfig+0x21c>
 8008428:	4b3e      	ldr	r3, [pc, #248]	@ (8008524 <UART_SetConfig+0x2cc>)
 800842a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800842e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008432:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008436:	d017      	beq.n	8008468 <UART_SetConfig+0x210>
 8008438:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800843c:	d817      	bhi.n	800846e <UART_SetConfig+0x216>
 800843e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008442:	d00b      	beq.n	800845c <UART_SetConfig+0x204>
 8008444:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008448:	d811      	bhi.n	800846e <UART_SetConfig+0x216>
 800844a:	2b00      	cmp	r3, #0
 800844c:	d003      	beq.n	8008456 <UART_SetConfig+0x1fe>
 800844e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008452:	d006      	beq.n	8008462 <UART_SetConfig+0x20a>
 8008454:	e00b      	b.n	800846e <UART_SetConfig+0x216>
 8008456:	2300      	movs	r3, #0
 8008458:	77fb      	strb	r3, [r7, #31]
 800845a:	e0a1      	b.n	80085a0 <UART_SetConfig+0x348>
 800845c:	2302      	movs	r3, #2
 800845e:	77fb      	strb	r3, [r7, #31]
 8008460:	e09e      	b.n	80085a0 <UART_SetConfig+0x348>
 8008462:	2304      	movs	r3, #4
 8008464:	77fb      	strb	r3, [r7, #31]
 8008466:	e09b      	b.n	80085a0 <UART_SetConfig+0x348>
 8008468:	2308      	movs	r3, #8
 800846a:	77fb      	strb	r3, [r7, #31]
 800846c:	e098      	b.n	80085a0 <UART_SetConfig+0x348>
 800846e:	2310      	movs	r3, #16
 8008470:	77fb      	strb	r3, [r7, #31]
 8008472:	e095      	b.n	80085a0 <UART_SetConfig+0x348>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a2f      	ldr	r2, [pc, #188]	@ (8008538 <UART_SetConfig+0x2e0>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d125      	bne.n	80084ca <UART_SetConfig+0x272>
 800847e:	4b29      	ldr	r3, [pc, #164]	@ (8008524 <UART_SetConfig+0x2cc>)
 8008480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008484:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008488:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800848c:	d017      	beq.n	80084be <UART_SetConfig+0x266>
 800848e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008492:	d817      	bhi.n	80084c4 <UART_SetConfig+0x26c>
 8008494:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008498:	d00b      	beq.n	80084b2 <UART_SetConfig+0x25a>
 800849a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800849e:	d811      	bhi.n	80084c4 <UART_SetConfig+0x26c>
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d003      	beq.n	80084ac <UART_SetConfig+0x254>
 80084a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084a8:	d006      	beq.n	80084b8 <UART_SetConfig+0x260>
 80084aa:	e00b      	b.n	80084c4 <UART_SetConfig+0x26c>
 80084ac:	2301      	movs	r3, #1
 80084ae:	77fb      	strb	r3, [r7, #31]
 80084b0:	e076      	b.n	80085a0 <UART_SetConfig+0x348>
 80084b2:	2302      	movs	r3, #2
 80084b4:	77fb      	strb	r3, [r7, #31]
 80084b6:	e073      	b.n	80085a0 <UART_SetConfig+0x348>
 80084b8:	2304      	movs	r3, #4
 80084ba:	77fb      	strb	r3, [r7, #31]
 80084bc:	e070      	b.n	80085a0 <UART_SetConfig+0x348>
 80084be:	2308      	movs	r3, #8
 80084c0:	77fb      	strb	r3, [r7, #31]
 80084c2:	e06d      	b.n	80085a0 <UART_SetConfig+0x348>
 80084c4:	2310      	movs	r3, #16
 80084c6:	77fb      	strb	r3, [r7, #31]
 80084c8:	e06a      	b.n	80085a0 <UART_SetConfig+0x348>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a1b      	ldr	r2, [pc, #108]	@ (800853c <UART_SetConfig+0x2e4>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d138      	bne.n	8008546 <UART_SetConfig+0x2ee>
 80084d4:	4b13      	ldr	r3, [pc, #76]	@ (8008524 <UART_SetConfig+0x2cc>)
 80084d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084da:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80084de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80084e2:	d017      	beq.n	8008514 <UART_SetConfig+0x2bc>
 80084e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80084e8:	d82a      	bhi.n	8008540 <UART_SetConfig+0x2e8>
 80084ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084ee:	d00b      	beq.n	8008508 <UART_SetConfig+0x2b0>
 80084f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084f4:	d824      	bhi.n	8008540 <UART_SetConfig+0x2e8>
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d003      	beq.n	8008502 <UART_SetConfig+0x2aa>
 80084fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084fe:	d006      	beq.n	800850e <UART_SetConfig+0x2b6>
 8008500:	e01e      	b.n	8008540 <UART_SetConfig+0x2e8>
 8008502:	2300      	movs	r3, #0
 8008504:	77fb      	strb	r3, [r7, #31]
 8008506:	e04b      	b.n	80085a0 <UART_SetConfig+0x348>
 8008508:	2302      	movs	r3, #2
 800850a:	77fb      	strb	r3, [r7, #31]
 800850c:	e048      	b.n	80085a0 <UART_SetConfig+0x348>
 800850e:	2304      	movs	r3, #4
 8008510:	77fb      	strb	r3, [r7, #31]
 8008512:	e045      	b.n	80085a0 <UART_SetConfig+0x348>
 8008514:	2308      	movs	r3, #8
 8008516:	77fb      	strb	r3, [r7, #31]
 8008518:	e042      	b.n	80085a0 <UART_SetConfig+0x348>
 800851a:	bf00      	nop
 800851c:	efff69f3 	.word	0xefff69f3
 8008520:	40011000 	.word	0x40011000
 8008524:	40023800 	.word	0x40023800
 8008528:	40004400 	.word	0x40004400
 800852c:	40004800 	.word	0x40004800
 8008530:	40004c00 	.word	0x40004c00
 8008534:	40005000 	.word	0x40005000
 8008538:	40011400 	.word	0x40011400
 800853c:	40007800 	.word	0x40007800
 8008540:	2310      	movs	r3, #16
 8008542:	77fb      	strb	r3, [r7, #31]
 8008544:	e02c      	b.n	80085a0 <UART_SetConfig+0x348>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a72      	ldr	r2, [pc, #456]	@ (8008714 <UART_SetConfig+0x4bc>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d125      	bne.n	800859c <UART_SetConfig+0x344>
 8008550:	4b71      	ldr	r3, [pc, #452]	@ (8008718 <UART_SetConfig+0x4c0>)
 8008552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008556:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800855a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800855e:	d017      	beq.n	8008590 <UART_SetConfig+0x338>
 8008560:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008564:	d817      	bhi.n	8008596 <UART_SetConfig+0x33e>
 8008566:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800856a:	d00b      	beq.n	8008584 <UART_SetConfig+0x32c>
 800856c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008570:	d811      	bhi.n	8008596 <UART_SetConfig+0x33e>
 8008572:	2b00      	cmp	r3, #0
 8008574:	d003      	beq.n	800857e <UART_SetConfig+0x326>
 8008576:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800857a:	d006      	beq.n	800858a <UART_SetConfig+0x332>
 800857c:	e00b      	b.n	8008596 <UART_SetConfig+0x33e>
 800857e:	2300      	movs	r3, #0
 8008580:	77fb      	strb	r3, [r7, #31]
 8008582:	e00d      	b.n	80085a0 <UART_SetConfig+0x348>
 8008584:	2302      	movs	r3, #2
 8008586:	77fb      	strb	r3, [r7, #31]
 8008588:	e00a      	b.n	80085a0 <UART_SetConfig+0x348>
 800858a:	2304      	movs	r3, #4
 800858c:	77fb      	strb	r3, [r7, #31]
 800858e:	e007      	b.n	80085a0 <UART_SetConfig+0x348>
 8008590:	2308      	movs	r3, #8
 8008592:	77fb      	strb	r3, [r7, #31]
 8008594:	e004      	b.n	80085a0 <UART_SetConfig+0x348>
 8008596:	2310      	movs	r3, #16
 8008598:	77fb      	strb	r3, [r7, #31]
 800859a:	e001      	b.n	80085a0 <UART_SetConfig+0x348>
 800859c:	2310      	movs	r3, #16
 800859e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	69db      	ldr	r3, [r3, #28]
 80085a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085a8:	d15b      	bne.n	8008662 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80085aa:	7ffb      	ldrb	r3, [r7, #31]
 80085ac:	2b08      	cmp	r3, #8
 80085ae:	d828      	bhi.n	8008602 <UART_SetConfig+0x3aa>
 80085b0:	a201      	add	r2, pc, #4	@ (adr r2, 80085b8 <UART_SetConfig+0x360>)
 80085b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085b6:	bf00      	nop
 80085b8:	080085dd 	.word	0x080085dd
 80085bc:	080085e5 	.word	0x080085e5
 80085c0:	080085ed 	.word	0x080085ed
 80085c4:	08008603 	.word	0x08008603
 80085c8:	080085f3 	.word	0x080085f3
 80085cc:	08008603 	.word	0x08008603
 80085d0:	08008603 	.word	0x08008603
 80085d4:	08008603 	.word	0x08008603
 80085d8:	080085fb 	.word	0x080085fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085dc:	f7ff f94c 	bl	8007878 <HAL_RCC_GetPCLK1Freq>
 80085e0:	61b8      	str	r0, [r7, #24]
        break;
 80085e2:	e013      	b.n	800860c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085e4:	f7ff f95c 	bl	80078a0 <HAL_RCC_GetPCLK2Freq>
 80085e8:	61b8      	str	r0, [r7, #24]
        break;
 80085ea:	e00f      	b.n	800860c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085ec:	4b4b      	ldr	r3, [pc, #300]	@ (800871c <UART_SetConfig+0x4c4>)
 80085ee:	61bb      	str	r3, [r7, #24]
        break;
 80085f0:	e00c      	b.n	800860c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085f2:	f7ff f82f 	bl	8007654 <HAL_RCC_GetSysClockFreq>
 80085f6:	61b8      	str	r0, [r7, #24]
        break;
 80085f8:	e008      	b.n	800860c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085fe:	61bb      	str	r3, [r7, #24]
        break;
 8008600:	e004      	b.n	800860c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8008602:	2300      	movs	r3, #0
 8008604:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	77bb      	strb	r3, [r7, #30]
        break;
 800860a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800860c:	69bb      	ldr	r3, [r7, #24]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d074      	beq.n	80086fc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008612:	69bb      	ldr	r3, [r7, #24]
 8008614:	005a      	lsls	r2, r3, #1
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	085b      	lsrs	r3, r3, #1
 800861c:	441a      	add	r2, r3
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	685b      	ldr	r3, [r3, #4]
 8008622:	fbb2 f3f3 	udiv	r3, r2, r3
 8008626:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	2b0f      	cmp	r3, #15
 800862c:	d916      	bls.n	800865c <UART_SetConfig+0x404>
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008634:	d212      	bcs.n	800865c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	b29b      	uxth	r3, r3
 800863a:	f023 030f 	bic.w	r3, r3, #15
 800863e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	085b      	lsrs	r3, r3, #1
 8008644:	b29b      	uxth	r3, r3
 8008646:	f003 0307 	and.w	r3, r3, #7
 800864a:	b29a      	uxth	r2, r3
 800864c:	89fb      	ldrh	r3, [r7, #14]
 800864e:	4313      	orrs	r3, r2
 8008650:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	89fa      	ldrh	r2, [r7, #14]
 8008658:	60da      	str	r2, [r3, #12]
 800865a:	e04f      	b.n	80086fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800865c:	2301      	movs	r3, #1
 800865e:	77bb      	strb	r3, [r7, #30]
 8008660:	e04c      	b.n	80086fc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008662:	7ffb      	ldrb	r3, [r7, #31]
 8008664:	2b08      	cmp	r3, #8
 8008666:	d828      	bhi.n	80086ba <UART_SetConfig+0x462>
 8008668:	a201      	add	r2, pc, #4	@ (adr r2, 8008670 <UART_SetConfig+0x418>)
 800866a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800866e:	bf00      	nop
 8008670:	08008695 	.word	0x08008695
 8008674:	0800869d 	.word	0x0800869d
 8008678:	080086a5 	.word	0x080086a5
 800867c:	080086bb 	.word	0x080086bb
 8008680:	080086ab 	.word	0x080086ab
 8008684:	080086bb 	.word	0x080086bb
 8008688:	080086bb 	.word	0x080086bb
 800868c:	080086bb 	.word	0x080086bb
 8008690:	080086b3 	.word	0x080086b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008694:	f7ff f8f0 	bl	8007878 <HAL_RCC_GetPCLK1Freq>
 8008698:	61b8      	str	r0, [r7, #24]
        break;
 800869a:	e013      	b.n	80086c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800869c:	f7ff f900 	bl	80078a0 <HAL_RCC_GetPCLK2Freq>
 80086a0:	61b8      	str	r0, [r7, #24]
        break;
 80086a2:	e00f      	b.n	80086c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086a4:	4b1d      	ldr	r3, [pc, #116]	@ (800871c <UART_SetConfig+0x4c4>)
 80086a6:	61bb      	str	r3, [r7, #24]
        break;
 80086a8:	e00c      	b.n	80086c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086aa:	f7fe ffd3 	bl	8007654 <HAL_RCC_GetSysClockFreq>
 80086ae:	61b8      	str	r0, [r7, #24]
        break;
 80086b0:	e008      	b.n	80086c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086b6:	61bb      	str	r3, [r7, #24]
        break;
 80086b8:	e004      	b.n	80086c4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80086ba:	2300      	movs	r3, #0
 80086bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	77bb      	strb	r3, [r7, #30]
        break;
 80086c2:	bf00      	nop
    }

    if (pclk != 0U)
 80086c4:	69bb      	ldr	r3, [r7, #24]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d018      	beq.n	80086fc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	085a      	lsrs	r2, r3, #1
 80086d0:	69bb      	ldr	r3, [r7, #24]
 80086d2:	441a      	add	r2, r3
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80086dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80086de:	693b      	ldr	r3, [r7, #16]
 80086e0:	2b0f      	cmp	r3, #15
 80086e2:	d909      	bls.n	80086f8 <UART_SetConfig+0x4a0>
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086ea:	d205      	bcs.n	80086f8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	b29a      	uxth	r2, r3
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	60da      	str	r2, [r3, #12]
 80086f6:	e001      	b.n	80086fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80086f8:	2301      	movs	r3, #1
 80086fa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2200      	movs	r2, #0
 8008700:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008708:	7fbb      	ldrb	r3, [r7, #30]
}
 800870a:	4618      	mov	r0, r3
 800870c:	3720      	adds	r7, #32
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}
 8008712:	bf00      	nop
 8008714:	40007c00 	.word	0x40007c00
 8008718:	40023800 	.word	0x40023800
 800871c:	00f42400 	.word	0x00f42400

08008720 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008720:	b480      	push	{r7}
 8008722:	b083      	sub	sp, #12
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800872c:	f003 0308 	and.w	r3, r3, #8
 8008730:	2b00      	cmp	r3, #0
 8008732:	d00a      	beq.n	800874a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	430a      	orrs	r2, r1
 8008748:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800874e:	f003 0301 	and.w	r3, r3, #1
 8008752:	2b00      	cmp	r3, #0
 8008754:	d00a      	beq.n	800876c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	685b      	ldr	r3, [r3, #4]
 800875c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	430a      	orrs	r2, r1
 800876a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008770:	f003 0302 	and.w	r3, r3, #2
 8008774:	2b00      	cmp	r3, #0
 8008776:	d00a      	beq.n	800878e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	430a      	orrs	r2, r1
 800878c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008792:	f003 0304 	and.w	r3, r3, #4
 8008796:	2b00      	cmp	r3, #0
 8008798:	d00a      	beq.n	80087b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	430a      	orrs	r2, r1
 80087ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b4:	f003 0310 	and.w	r3, r3, #16
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d00a      	beq.n	80087d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	430a      	orrs	r2, r1
 80087d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087d6:	f003 0320 	and.w	r3, r3, #32
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d00a      	beq.n	80087f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	689b      	ldr	r3, [r3, #8]
 80087e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	430a      	orrs	r2, r1
 80087f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d01a      	beq.n	8008836 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	430a      	orrs	r2, r1
 8008814:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800881a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800881e:	d10a      	bne.n	8008836 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	430a      	orrs	r2, r1
 8008834:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800883a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00a      	beq.n	8008858 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	430a      	orrs	r2, r1
 8008856:	605a      	str	r2, [r3, #4]
  }
}
 8008858:	bf00      	nop
 800885a:	370c      	adds	r7, #12
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr

08008864 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b08c      	sub	sp, #48	@ 0x30
 8008868:	af02      	add	r7, sp, #8
 800886a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008874:	f7fc fb8e 	bl	8004f94 <HAL_GetTick>
 8008878:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f003 0308 	and.w	r3, r3, #8
 8008884:	2b08      	cmp	r3, #8
 8008886:	d12e      	bne.n	80088e6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008888:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800888c:	9300      	str	r3, [sp, #0]
 800888e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008890:	2200      	movs	r2, #0
 8008892:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 f83b 	bl	8008912 <UART_WaitOnFlagUntilTimeout>
 800889c:	4603      	mov	r3, r0
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d021      	beq.n	80088e6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	e853 3f00 	ldrex	r3, [r3]
 80088ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088b6:	623b      	str	r3, [r7, #32]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	461a      	mov	r2, r3
 80088be:	6a3b      	ldr	r3, [r7, #32]
 80088c0:	61fb      	str	r3, [r7, #28]
 80088c2:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c4:	69b9      	ldr	r1, [r7, #24]
 80088c6:	69fa      	ldr	r2, [r7, #28]
 80088c8:	e841 2300 	strex	r3, r2, [r1]
 80088cc:	617b      	str	r3, [r7, #20]
   return(result);
 80088ce:	697b      	ldr	r3, [r7, #20]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d1e6      	bne.n	80088a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2220      	movs	r2, #32
 80088d8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2200      	movs	r2, #0
 80088de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088e2:	2303      	movs	r3, #3
 80088e4:	e011      	b.n	800890a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2220      	movs	r2, #32
 80088ea:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2220      	movs	r2, #32
 80088f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2200      	movs	r2, #0
 8008904:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	3728      	adds	r7, #40	@ 0x28
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}

08008912 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008912:	b580      	push	{r7, lr}
 8008914:	b084      	sub	sp, #16
 8008916:	af00      	add	r7, sp, #0
 8008918:	60f8      	str	r0, [r7, #12]
 800891a:	60b9      	str	r1, [r7, #8]
 800891c:	603b      	str	r3, [r7, #0]
 800891e:	4613      	mov	r3, r2
 8008920:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008922:	e04f      	b.n	80089c4 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008924:	69bb      	ldr	r3, [r7, #24]
 8008926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800892a:	d04b      	beq.n	80089c4 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800892c:	f7fc fb32 	bl	8004f94 <HAL_GetTick>
 8008930:	4602      	mov	r2, r0
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	1ad3      	subs	r3, r2, r3
 8008936:	69ba      	ldr	r2, [r7, #24]
 8008938:	429a      	cmp	r2, r3
 800893a:	d302      	bcc.n	8008942 <UART_WaitOnFlagUntilTimeout+0x30>
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d101      	bne.n	8008946 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008942:	2303      	movs	r3, #3
 8008944:	e04e      	b.n	80089e4 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f003 0304 	and.w	r3, r3, #4
 8008950:	2b00      	cmp	r3, #0
 8008952:	d037      	beq.n	80089c4 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	2b80      	cmp	r3, #128	@ 0x80
 8008958:	d034      	beq.n	80089c4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	2b40      	cmp	r3, #64	@ 0x40
 800895e:	d031      	beq.n	80089c4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	69db      	ldr	r3, [r3, #28]
 8008966:	f003 0308 	and.w	r3, r3, #8
 800896a:	2b08      	cmp	r3, #8
 800896c:	d110      	bne.n	8008990 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	2208      	movs	r2, #8
 8008974:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008976:	68f8      	ldr	r0, [r7, #12]
 8008978:	f000 f838 	bl	80089ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2208      	movs	r2, #8
 8008980:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2200      	movs	r2, #0
 8008988:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800898c:	2301      	movs	r3, #1
 800898e:	e029      	b.n	80089e4 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	69db      	ldr	r3, [r3, #28]
 8008996:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800899a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800899e:	d111      	bne.n	80089c4 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80089a8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80089aa:	68f8      	ldr	r0, [r7, #12]
 80089ac:	f000 f81e 	bl	80089ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2220      	movs	r2, #32
 80089b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2200      	movs	r2, #0
 80089bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80089c0:	2303      	movs	r3, #3
 80089c2:	e00f      	b.n	80089e4 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	69da      	ldr	r2, [r3, #28]
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	4013      	ands	r3, r2
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	bf0c      	ite	eq
 80089d4:	2301      	moveq	r3, #1
 80089d6:	2300      	movne	r3, #0
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	461a      	mov	r2, r3
 80089dc:	79fb      	ldrb	r3, [r7, #7]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d0a0      	beq.n	8008924 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80089e2:	2300      	movs	r3, #0
}
 80089e4:	4618      	mov	r0, r3
 80089e6:	3710      	adds	r7, #16
 80089e8:	46bd      	mov	sp, r7
 80089ea:	bd80      	pop	{r7, pc}

080089ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b095      	sub	sp, #84	@ 0x54
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089fc:	e853 3f00 	ldrex	r3, [r3]
 8008a00:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	461a      	mov	r2, r3
 8008a10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a12:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a14:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008a18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a1a:	e841 2300 	strex	r3, r2, [r1]
 8008a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1e6      	bne.n	80089f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	3308      	adds	r3, #8
 8008a2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2e:	6a3b      	ldr	r3, [r7, #32]
 8008a30:	e853 3f00 	ldrex	r3, [r3]
 8008a34:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a36:	69fb      	ldr	r3, [r7, #28]
 8008a38:	f023 0301 	bic.w	r3, r3, #1
 8008a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	3308      	adds	r3, #8
 8008a44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008a48:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a4e:	e841 2300 	strex	r3, r2, [r1]
 8008a52:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d1e5      	bne.n	8008a26 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d118      	bne.n	8008a94 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	e853 3f00 	ldrex	r3, [r3]
 8008a6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	f023 0310 	bic.w	r3, r3, #16
 8008a76:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a80:	61bb      	str	r3, [r7, #24]
 8008a82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a84:	6979      	ldr	r1, [r7, #20]
 8008a86:	69ba      	ldr	r2, [r7, #24]
 8008a88:	e841 2300 	strex	r3, r2, [r1]
 8008a8c:	613b      	str	r3, [r7, #16]
   return(result);
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d1e6      	bne.n	8008a62 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2220      	movs	r2, #32
 8008a98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008aa8:	bf00      	nop
 8008aaa:	3754      	adds	r7, #84	@ 0x54
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr

08008ab4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ab4:	b084      	sub	sp, #16
 8008ab6:	b580      	push	{r7, lr}
 8008ab8:	b084      	sub	sp, #16
 8008aba:	af00      	add	r7, sp, #0
 8008abc:	6078      	str	r0, [r7, #4]
 8008abe:	f107 001c 	add.w	r0, r7, #28
 8008ac2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008ac6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d121      	bne.n	8008b12 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ad2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	68da      	ldr	r2, [r3, #12]
 8008ade:	4b21      	ldr	r3, [pc, #132]	@ (8008b64 <USB_CoreInit+0xb0>)
 8008ae0:	4013      	ands	r3, r2
 8008ae2:	687a      	ldr	r2, [r7, #4]
 8008ae4:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	68db      	ldr	r3, [r3, #12]
 8008aea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008af2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008af6:	2b01      	cmp	r3, #1
 8008af8:	d105      	bne.n	8008b06 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	68db      	ldr	r3, [r3, #12]
 8008afe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f000 fa92 	bl	8009030 <USB_CoreReset>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	73fb      	strb	r3, [r7, #15]
 8008b10:	e010      	b.n	8008b34 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	68db      	ldr	r3, [r3, #12]
 8008b16:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 fa86 	bl	8009030 <USB_CoreReset>
 8008b24:	4603      	mov	r3, r0
 8008b26:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b2c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8008b34:	7fbb      	ldrb	r3, [r7, #30]
 8008b36:	2b01      	cmp	r3, #1
 8008b38:	d10b      	bne.n	8008b52 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	f043 0206 	orr.w	r2, r3, #6
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	f043 0220 	orr.w	r2, r3, #32
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	3710      	adds	r7, #16
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008b5e:	b004      	add	sp, #16
 8008b60:	4770      	bx	lr
 8008b62:	bf00      	nop
 8008b64:	ffbdffbf 	.word	0xffbdffbf

08008b68 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	689b      	ldr	r3, [r3, #8]
 8008b74:	f023 0201 	bic.w	r2, r3, #1
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008b7c:	2300      	movs	r3, #0
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	370c      	adds	r7, #12
 8008b82:	46bd      	mov	sp, r7
 8008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b88:	4770      	bx	lr

08008b8a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008b8a:	b580      	push	{r7, lr}
 8008b8c:	b084      	sub	sp, #16
 8008b8e:	af00      	add	r7, sp, #0
 8008b90:	6078      	str	r0, [r7, #4]
 8008b92:	460b      	mov	r3, r1
 8008b94:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008b96:	2300      	movs	r3, #0
 8008b98:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	68db      	ldr	r3, [r3, #12]
 8008b9e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008ba6:	78fb      	ldrb	r3, [r7, #3]
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	d115      	bne.n	8008bd8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008bb8:	200a      	movs	r0, #10
 8008bba:	f7fc f9f7 	bl	8004fac <HAL_Delay>
      ms += 10U;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	330a      	adds	r3, #10
 8008bc2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 fa25 	bl	8009014 <USB_GetMode>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	d01e      	beq.n	8008c0e <USB_SetCurrentMode+0x84>
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2bc7      	cmp	r3, #199	@ 0xc7
 8008bd4:	d9f0      	bls.n	8008bb8 <USB_SetCurrentMode+0x2e>
 8008bd6:	e01a      	b.n	8008c0e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008bd8:	78fb      	ldrb	r3, [r7, #3]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d115      	bne.n	8008c0a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	68db      	ldr	r3, [r3, #12]
 8008be2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008bea:	200a      	movs	r0, #10
 8008bec:	f7fc f9de 	bl	8004fac <HAL_Delay>
      ms += 10U;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	330a      	adds	r3, #10
 8008bf4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f000 fa0c 	bl	8009014 <USB_GetMode>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d005      	beq.n	8008c0e <USB_SetCurrentMode+0x84>
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	2bc7      	cmp	r3, #199	@ 0xc7
 8008c06:	d9f0      	bls.n	8008bea <USB_SetCurrentMode+0x60>
 8008c08:	e001      	b.n	8008c0e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	e005      	b.n	8008c1a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2bc8      	cmp	r3, #200	@ 0xc8
 8008c12:	d101      	bne.n	8008c18 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	e000      	b.n	8008c1a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008c18:	2300      	movs	r3, #0
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3710      	adds	r7, #16
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}
	...

08008c24 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008c24:	b084      	sub	sp, #16
 8008c26:	b580      	push	{r7, lr}
 8008c28:	b086      	sub	sp, #24
 8008c2a:	af00      	add	r7, sp, #0
 8008c2c:	6078      	str	r0, [r7, #4]
 8008c2e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008c32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008c36:	2300      	movs	r3, #0
 8008c38:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008c3e:	2300      	movs	r3, #0
 8008c40:	613b      	str	r3, [r7, #16]
 8008c42:	e009      	b.n	8008c58 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008c44:	687a      	ldr	r2, [r7, #4]
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	3340      	adds	r3, #64	@ 0x40
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	4413      	add	r3, r2
 8008c4e:	2200      	movs	r2, #0
 8008c50:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008c52:	693b      	ldr	r3, [r7, #16]
 8008c54:	3301      	adds	r3, #1
 8008c56:	613b      	str	r3, [r7, #16]
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	2b0e      	cmp	r3, #14
 8008c5c:	d9f2      	bls.n	8008c44 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008c5e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d11c      	bne.n	8008ca0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	68fa      	ldr	r2, [r7, #12]
 8008c70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008c74:	f043 0302 	orr.w	r3, r3, #2
 8008c78:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c7e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	601a      	str	r2, [r3, #0]
 8008c9e:	e005      	b.n	8008cac <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ca4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008cb2:	461a      	mov	r2, r3
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008cb8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d10d      	bne.n	8008cdc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008cc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d104      	bne.n	8008cd2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008cc8:	2100      	movs	r1, #0
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f000 f968 	bl	8008fa0 <USB_SetDevSpeed>
 8008cd0:	e008      	b.n	8008ce4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008cd2:	2101      	movs	r1, #1
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f000 f963 	bl	8008fa0 <USB_SetDevSpeed>
 8008cda:	e003      	b.n	8008ce4 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008cdc:	2103      	movs	r1, #3
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 f95e 	bl	8008fa0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008ce4:	2110      	movs	r1, #16
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 f8fa 	bl	8008ee0 <USB_FlushTxFifo>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d001      	beq.n	8008cf6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 f924 	bl	8008f44 <USB_FlushRxFifo>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d001      	beq.n	8008d06 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8008d02:	2301      	movs	r3, #1
 8008d04:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d0c:	461a      	mov	r2, r3
 8008d0e:	2300      	movs	r3, #0
 8008d10:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d18:	461a      	mov	r2, r3
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d24:	461a      	mov	r2, r3
 8008d26:	2300      	movs	r3, #0
 8008d28:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	613b      	str	r3, [r7, #16]
 8008d2e:	e043      	b.n	8008db8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	015a      	lsls	r2, r3, #5
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	4413      	add	r3, r2
 8008d38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d42:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d46:	d118      	bne.n	8008d7a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d10a      	bne.n	8008d64 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	015a      	lsls	r2, r3, #5
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	4413      	add	r3, r2
 8008d56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008d60:	6013      	str	r3, [r2, #0]
 8008d62:	e013      	b.n	8008d8c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	015a      	lsls	r2, r3, #5
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	4413      	add	r3, r2
 8008d6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d70:	461a      	mov	r2, r3
 8008d72:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008d76:	6013      	str	r3, [r2, #0]
 8008d78:	e008      	b.n	8008d8c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	015a      	lsls	r2, r3, #5
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	4413      	add	r3, r2
 8008d82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d86:	461a      	mov	r2, r3
 8008d88:	2300      	movs	r3, #0
 8008d8a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	015a      	lsls	r2, r3, #5
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	4413      	add	r3, r2
 8008d94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d98:	461a      	mov	r2, r3
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	015a      	lsls	r2, r3, #5
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	4413      	add	r3, r2
 8008da6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008daa:	461a      	mov	r2, r3
 8008dac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008db0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	3301      	adds	r3, #1
 8008db6:	613b      	str	r3, [r7, #16]
 8008db8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d3b5      	bcc.n	8008d30 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	613b      	str	r3, [r7, #16]
 8008dc8:	e043      	b.n	8008e52 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	015a      	lsls	r2, r3, #5
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	4413      	add	r3, r2
 8008dd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ddc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008de0:	d118      	bne.n	8008e14 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d10a      	bne.n	8008dfe <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	015a      	lsls	r2, r3, #5
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	4413      	add	r3, r2
 8008df0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008df4:	461a      	mov	r2, r3
 8008df6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008dfa:	6013      	str	r3, [r2, #0]
 8008dfc:	e013      	b.n	8008e26 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	015a      	lsls	r2, r3, #5
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	4413      	add	r3, r2
 8008e06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008e10:	6013      	str	r3, [r2, #0]
 8008e12:	e008      	b.n	8008e26 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	015a      	lsls	r2, r3, #5
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	4413      	add	r3, r2
 8008e1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e20:	461a      	mov	r2, r3
 8008e22:	2300      	movs	r3, #0
 8008e24:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	015a      	lsls	r2, r3, #5
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	4413      	add	r3, r2
 8008e2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e32:	461a      	mov	r2, r3
 8008e34:	2300      	movs	r3, #0
 8008e36:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008e38:	693b      	ldr	r3, [r7, #16]
 8008e3a:	015a      	lsls	r2, r3, #5
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	4413      	add	r3, r2
 8008e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e44:	461a      	mov	r2, r3
 8008e46:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008e4a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e4c:	693b      	ldr	r3, [r7, #16]
 8008e4e:	3301      	adds	r3, #1
 8008e50:	613b      	str	r3, [r7, #16]
 8008e52:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008e56:	461a      	mov	r2, r3
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d3b5      	bcc.n	8008dca <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e64:	691b      	ldr	r3, [r3, #16]
 8008e66:	68fa      	ldr	r2, [r7, #12]
 8008e68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e70:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2200      	movs	r2, #0
 8008e76:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008e7e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008e80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d105      	bne.n	8008e94 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	699b      	ldr	r3, [r3, #24]
 8008e8c:	f043 0210 	orr.w	r2, r3, #16
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	699a      	ldr	r2, [r3, #24]
 8008e98:	4b0f      	ldr	r3, [pc, #60]	@ (8008ed8 <USB_DevInit+0x2b4>)
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	687a      	ldr	r2, [r7, #4]
 8008e9e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008ea0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d005      	beq.n	8008eb4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	699b      	ldr	r3, [r3, #24]
 8008eac:	f043 0208 	orr.w	r2, r3, #8
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008eb4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008eb8:	2b01      	cmp	r3, #1
 8008eba:	d105      	bne.n	8008ec8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	699a      	ldr	r2, [r3, #24]
 8008ec0:	4b06      	ldr	r3, [pc, #24]	@ (8008edc <USB_DevInit+0x2b8>)
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008ec8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3718      	adds	r7, #24
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008ed4:	b004      	add	sp, #16
 8008ed6:	4770      	bx	lr
 8008ed8:	803c3800 	.word	0x803c3800
 8008edc:	40000004 	.word	0x40000004

08008ee0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b085      	sub	sp, #20
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008eea:	2300      	movs	r3, #0
 8008eec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	3301      	adds	r3, #1
 8008ef2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008efa:	d901      	bls.n	8008f00 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008efc:	2303      	movs	r3, #3
 8008efe:	e01b      	b.n	8008f38 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	691b      	ldr	r3, [r3, #16]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	daf2      	bge.n	8008eee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	019b      	lsls	r3, r3, #6
 8008f10:	f043 0220 	orr.w	r2, r3, #32
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	3301      	adds	r3, #1
 8008f1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f24:	d901      	bls.n	8008f2a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008f26:	2303      	movs	r3, #3
 8008f28:	e006      	b.n	8008f38 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	691b      	ldr	r3, [r3, #16]
 8008f2e:	f003 0320 	and.w	r3, r3, #32
 8008f32:	2b20      	cmp	r3, #32
 8008f34:	d0f0      	beq.n	8008f18 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008f36:	2300      	movs	r3, #0
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3714      	adds	r7, #20
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f42:	4770      	bx	lr

08008f44 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b085      	sub	sp, #20
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	3301      	adds	r3, #1
 8008f54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f5c:	d901      	bls.n	8008f62 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008f5e:	2303      	movs	r3, #3
 8008f60:	e018      	b.n	8008f94 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	691b      	ldr	r3, [r3, #16]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	daf2      	bge.n	8008f50 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2210      	movs	r2, #16
 8008f72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	3301      	adds	r3, #1
 8008f78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f80:	d901      	bls.n	8008f86 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008f82:	2303      	movs	r3, #3
 8008f84:	e006      	b.n	8008f94 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	691b      	ldr	r3, [r3, #16]
 8008f8a:	f003 0310 	and.w	r3, r3, #16
 8008f8e:	2b10      	cmp	r3, #16
 8008f90:	d0f0      	beq.n	8008f74 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008f92:	2300      	movs	r3, #0
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3714      	adds	r7, #20
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr

08008fa0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b085      	sub	sp, #20
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	460b      	mov	r3, r1
 8008faa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fb6:	681a      	ldr	r2, [r3, #0]
 8008fb8:	78fb      	ldrb	r3, [r7, #3]
 8008fba:	68f9      	ldr	r1, [r7, #12]
 8008fbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008fc4:	2300      	movs	r3, #0
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3714      	adds	r7, #20
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr

08008fd2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008fd2:	b480      	push	{r7}
 8008fd4:	b085      	sub	sp, #20
 8008fd6:	af00      	add	r7, sp, #0
 8008fd8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008fec:	f023 0303 	bic.w	r3, r3, #3
 8008ff0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	68fa      	ldr	r2, [r7, #12]
 8008ffc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009000:	f043 0302 	orr.w	r3, r3, #2
 8009004:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009006:	2300      	movs	r3, #0
}
 8009008:	4618      	mov	r0, r3
 800900a:	3714      	adds	r7, #20
 800900c:	46bd      	mov	sp, r7
 800900e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009012:	4770      	bx	lr

08009014 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009014:	b480      	push	{r7}
 8009016:	b083      	sub	sp, #12
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	695b      	ldr	r3, [r3, #20]
 8009020:	f003 0301 	and.w	r3, r3, #1
}
 8009024:	4618      	mov	r0, r3
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr

08009030 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009030:	b480      	push	{r7}
 8009032:	b085      	sub	sp, #20
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009038:	2300      	movs	r3, #0
 800903a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	3301      	adds	r3, #1
 8009040:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009048:	d901      	bls.n	800904e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800904a:	2303      	movs	r3, #3
 800904c:	e022      	b.n	8009094 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	691b      	ldr	r3, [r3, #16]
 8009052:	2b00      	cmp	r3, #0
 8009054:	daf2      	bge.n	800903c <USB_CoreReset+0xc>

  count = 10U;
 8009056:	230a      	movs	r3, #10
 8009058:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800905a:	e002      	b.n	8009062 <USB_CoreReset+0x32>
  {
    count--;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	3b01      	subs	r3, #1
 8009060:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d1f9      	bne.n	800905c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	691b      	ldr	r3, [r3, #16]
 800906c:	f043 0201 	orr.w	r2, r3, #1
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	3301      	adds	r3, #1
 8009078:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009080:	d901      	bls.n	8009086 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009082:	2303      	movs	r3, #3
 8009084:	e006      	b.n	8009094 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	691b      	ldr	r3, [r3, #16]
 800908a:	f003 0301 	and.w	r3, r3, #1
 800908e:	2b01      	cmp	r3, #1
 8009090:	d0f0      	beq.n	8009074 <USB_CoreReset+0x44>

  return HAL_OK;
 8009092:	2300      	movs	r3, #0
}
 8009094:	4618      	mov	r0, r3
 8009096:	3714      	adds	r7, #20
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr

080090a0 <__cvt>:
 80090a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090a4:	ec57 6b10 	vmov	r6, r7, d0
 80090a8:	2f00      	cmp	r7, #0
 80090aa:	460c      	mov	r4, r1
 80090ac:	4619      	mov	r1, r3
 80090ae:	463b      	mov	r3, r7
 80090b0:	bfbb      	ittet	lt
 80090b2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80090b6:	461f      	movlt	r7, r3
 80090b8:	2300      	movge	r3, #0
 80090ba:	232d      	movlt	r3, #45	@ 0x2d
 80090bc:	700b      	strb	r3, [r1, #0]
 80090be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80090c0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80090c4:	4691      	mov	r9, r2
 80090c6:	f023 0820 	bic.w	r8, r3, #32
 80090ca:	bfbc      	itt	lt
 80090cc:	4632      	movlt	r2, r6
 80090ce:	4616      	movlt	r6, r2
 80090d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80090d4:	d005      	beq.n	80090e2 <__cvt+0x42>
 80090d6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80090da:	d100      	bne.n	80090de <__cvt+0x3e>
 80090dc:	3401      	adds	r4, #1
 80090de:	2102      	movs	r1, #2
 80090e0:	e000      	b.n	80090e4 <__cvt+0x44>
 80090e2:	2103      	movs	r1, #3
 80090e4:	ab03      	add	r3, sp, #12
 80090e6:	9301      	str	r3, [sp, #4]
 80090e8:	ab02      	add	r3, sp, #8
 80090ea:	9300      	str	r3, [sp, #0]
 80090ec:	ec47 6b10 	vmov	d0, r6, r7
 80090f0:	4653      	mov	r3, sl
 80090f2:	4622      	mov	r2, r4
 80090f4:	f000 fedc 	bl	8009eb0 <_dtoa_r>
 80090f8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80090fc:	4605      	mov	r5, r0
 80090fe:	d119      	bne.n	8009134 <__cvt+0x94>
 8009100:	f019 0f01 	tst.w	r9, #1
 8009104:	d00e      	beq.n	8009124 <__cvt+0x84>
 8009106:	eb00 0904 	add.w	r9, r0, r4
 800910a:	2200      	movs	r2, #0
 800910c:	2300      	movs	r3, #0
 800910e:	4630      	mov	r0, r6
 8009110:	4639      	mov	r1, r7
 8009112:	f7f7 fcf9 	bl	8000b08 <__aeabi_dcmpeq>
 8009116:	b108      	cbz	r0, 800911c <__cvt+0x7c>
 8009118:	f8cd 900c 	str.w	r9, [sp, #12]
 800911c:	2230      	movs	r2, #48	@ 0x30
 800911e:	9b03      	ldr	r3, [sp, #12]
 8009120:	454b      	cmp	r3, r9
 8009122:	d31e      	bcc.n	8009162 <__cvt+0xc2>
 8009124:	9b03      	ldr	r3, [sp, #12]
 8009126:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009128:	1b5b      	subs	r3, r3, r5
 800912a:	4628      	mov	r0, r5
 800912c:	6013      	str	r3, [r2, #0]
 800912e:	b004      	add	sp, #16
 8009130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009134:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009138:	eb00 0904 	add.w	r9, r0, r4
 800913c:	d1e5      	bne.n	800910a <__cvt+0x6a>
 800913e:	7803      	ldrb	r3, [r0, #0]
 8009140:	2b30      	cmp	r3, #48	@ 0x30
 8009142:	d10a      	bne.n	800915a <__cvt+0xba>
 8009144:	2200      	movs	r2, #0
 8009146:	2300      	movs	r3, #0
 8009148:	4630      	mov	r0, r6
 800914a:	4639      	mov	r1, r7
 800914c:	f7f7 fcdc 	bl	8000b08 <__aeabi_dcmpeq>
 8009150:	b918      	cbnz	r0, 800915a <__cvt+0xba>
 8009152:	f1c4 0401 	rsb	r4, r4, #1
 8009156:	f8ca 4000 	str.w	r4, [sl]
 800915a:	f8da 3000 	ldr.w	r3, [sl]
 800915e:	4499      	add	r9, r3
 8009160:	e7d3      	b.n	800910a <__cvt+0x6a>
 8009162:	1c59      	adds	r1, r3, #1
 8009164:	9103      	str	r1, [sp, #12]
 8009166:	701a      	strb	r2, [r3, #0]
 8009168:	e7d9      	b.n	800911e <__cvt+0x7e>

0800916a <__exponent>:
 800916a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800916c:	2900      	cmp	r1, #0
 800916e:	bfba      	itte	lt
 8009170:	4249      	neglt	r1, r1
 8009172:	232d      	movlt	r3, #45	@ 0x2d
 8009174:	232b      	movge	r3, #43	@ 0x2b
 8009176:	2909      	cmp	r1, #9
 8009178:	7002      	strb	r2, [r0, #0]
 800917a:	7043      	strb	r3, [r0, #1]
 800917c:	dd29      	ble.n	80091d2 <__exponent+0x68>
 800917e:	f10d 0307 	add.w	r3, sp, #7
 8009182:	461d      	mov	r5, r3
 8009184:	270a      	movs	r7, #10
 8009186:	461a      	mov	r2, r3
 8009188:	fbb1 f6f7 	udiv	r6, r1, r7
 800918c:	fb07 1416 	mls	r4, r7, r6, r1
 8009190:	3430      	adds	r4, #48	@ 0x30
 8009192:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009196:	460c      	mov	r4, r1
 8009198:	2c63      	cmp	r4, #99	@ 0x63
 800919a:	f103 33ff 	add.w	r3, r3, #4294967295
 800919e:	4631      	mov	r1, r6
 80091a0:	dcf1      	bgt.n	8009186 <__exponent+0x1c>
 80091a2:	3130      	adds	r1, #48	@ 0x30
 80091a4:	1e94      	subs	r4, r2, #2
 80091a6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80091aa:	1c41      	adds	r1, r0, #1
 80091ac:	4623      	mov	r3, r4
 80091ae:	42ab      	cmp	r3, r5
 80091b0:	d30a      	bcc.n	80091c8 <__exponent+0x5e>
 80091b2:	f10d 0309 	add.w	r3, sp, #9
 80091b6:	1a9b      	subs	r3, r3, r2
 80091b8:	42ac      	cmp	r4, r5
 80091ba:	bf88      	it	hi
 80091bc:	2300      	movhi	r3, #0
 80091be:	3302      	adds	r3, #2
 80091c0:	4403      	add	r3, r0
 80091c2:	1a18      	subs	r0, r3, r0
 80091c4:	b003      	add	sp, #12
 80091c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091c8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80091cc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80091d0:	e7ed      	b.n	80091ae <__exponent+0x44>
 80091d2:	2330      	movs	r3, #48	@ 0x30
 80091d4:	3130      	adds	r1, #48	@ 0x30
 80091d6:	7083      	strb	r3, [r0, #2]
 80091d8:	70c1      	strb	r1, [r0, #3]
 80091da:	1d03      	adds	r3, r0, #4
 80091dc:	e7f1      	b.n	80091c2 <__exponent+0x58>
	...

080091e0 <_printf_float>:
 80091e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091e4:	b08d      	sub	sp, #52	@ 0x34
 80091e6:	460c      	mov	r4, r1
 80091e8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80091ec:	4616      	mov	r6, r2
 80091ee:	461f      	mov	r7, r3
 80091f0:	4605      	mov	r5, r0
 80091f2:	f000 fd4d 	bl	8009c90 <_localeconv_r>
 80091f6:	6803      	ldr	r3, [r0, #0]
 80091f8:	9304      	str	r3, [sp, #16]
 80091fa:	4618      	mov	r0, r3
 80091fc:	f7f7 f858 	bl	80002b0 <strlen>
 8009200:	2300      	movs	r3, #0
 8009202:	930a      	str	r3, [sp, #40]	@ 0x28
 8009204:	f8d8 3000 	ldr.w	r3, [r8]
 8009208:	9005      	str	r0, [sp, #20]
 800920a:	3307      	adds	r3, #7
 800920c:	f023 0307 	bic.w	r3, r3, #7
 8009210:	f103 0208 	add.w	r2, r3, #8
 8009214:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009218:	f8d4 b000 	ldr.w	fp, [r4]
 800921c:	f8c8 2000 	str.w	r2, [r8]
 8009220:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009224:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009228:	9307      	str	r3, [sp, #28]
 800922a:	f8cd 8018 	str.w	r8, [sp, #24]
 800922e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009232:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009236:	4b9c      	ldr	r3, [pc, #624]	@ (80094a8 <_printf_float+0x2c8>)
 8009238:	f04f 32ff 	mov.w	r2, #4294967295
 800923c:	f7f7 fc96 	bl	8000b6c <__aeabi_dcmpun>
 8009240:	bb70      	cbnz	r0, 80092a0 <_printf_float+0xc0>
 8009242:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009246:	4b98      	ldr	r3, [pc, #608]	@ (80094a8 <_printf_float+0x2c8>)
 8009248:	f04f 32ff 	mov.w	r2, #4294967295
 800924c:	f7f7 fc70 	bl	8000b30 <__aeabi_dcmple>
 8009250:	bb30      	cbnz	r0, 80092a0 <_printf_float+0xc0>
 8009252:	2200      	movs	r2, #0
 8009254:	2300      	movs	r3, #0
 8009256:	4640      	mov	r0, r8
 8009258:	4649      	mov	r1, r9
 800925a:	f7f7 fc5f 	bl	8000b1c <__aeabi_dcmplt>
 800925e:	b110      	cbz	r0, 8009266 <_printf_float+0x86>
 8009260:	232d      	movs	r3, #45	@ 0x2d
 8009262:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009266:	4a91      	ldr	r2, [pc, #580]	@ (80094ac <_printf_float+0x2cc>)
 8009268:	4b91      	ldr	r3, [pc, #580]	@ (80094b0 <_printf_float+0x2d0>)
 800926a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800926e:	bf8c      	ite	hi
 8009270:	4690      	movhi	r8, r2
 8009272:	4698      	movls	r8, r3
 8009274:	2303      	movs	r3, #3
 8009276:	6123      	str	r3, [r4, #16]
 8009278:	f02b 0304 	bic.w	r3, fp, #4
 800927c:	6023      	str	r3, [r4, #0]
 800927e:	f04f 0900 	mov.w	r9, #0
 8009282:	9700      	str	r7, [sp, #0]
 8009284:	4633      	mov	r3, r6
 8009286:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009288:	4621      	mov	r1, r4
 800928a:	4628      	mov	r0, r5
 800928c:	f000 f9d2 	bl	8009634 <_printf_common>
 8009290:	3001      	adds	r0, #1
 8009292:	f040 808d 	bne.w	80093b0 <_printf_float+0x1d0>
 8009296:	f04f 30ff 	mov.w	r0, #4294967295
 800929a:	b00d      	add	sp, #52	@ 0x34
 800929c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092a0:	4642      	mov	r2, r8
 80092a2:	464b      	mov	r3, r9
 80092a4:	4640      	mov	r0, r8
 80092a6:	4649      	mov	r1, r9
 80092a8:	f7f7 fc60 	bl	8000b6c <__aeabi_dcmpun>
 80092ac:	b140      	cbz	r0, 80092c0 <_printf_float+0xe0>
 80092ae:	464b      	mov	r3, r9
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	bfbc      	itt	lt
 80092b4:	232d      	movlt	r3, #45	@ 0x2d
 80092b6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80092ba:	4a7e      	ldr	r2, [pc, #504]	@ (80094b4 <_printf_float+0x2d4>)
 80092bc:	4b7e      	ldr	r3, [pc, #504]	@ (80094b8 <_printf_float+0x2d8>)
 80092be:	e7d4      	b.n	800926a <_printf_float+0x8a>
 80092c0:	6863      	ldr	r3, [r4, #4]
 80092c2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80092c6:	9206      	str	r2, [sp, #24]
 80092c8:	1c5a      	adds	r2, r3, #1
 80092ca:	d13b      	bne.n	8009344 <_printf_float+0x164>
 80092cc:	2306      	movs	r3, #6
 80092ce:	6063      	str	r3, [r4, #4]
 80092d0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80092d4:	2300      	movs	r3, #0
 80092d6:	6022      	str	r2, [r4, #0]
 80092d8:	9303      	str	r3, [sp, #12]
 80092da:	ab0a      	add	r3, sp, #40	@ 0x28
 80092dc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80092e0:	ab09      	add	r3, sp, #36	@ 0x24
 80092e2:	9300      	str	r3, [sp, #0]
 80092e4:	6861      	ldr	r1, [r4, #4]
 80092e6:	ec49 8b10 	vmov	d0, r8, r9
 80092ea:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80092ee:	4628      	mov	r0, r5
 80092f0:	f7ff fed6 	bl	80090a0 <__cvt>
 80092f4:	9b06      	ldr	r3, [sp, #24]
 80092f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80092f8:	2b47      	cmp	r3, #71	@ 0x47
 80092fa:	4680      	mov	r8, r0
 80092fc:	d129      	bne.n	8009352 <_printf_float+0x172>
 80092fe:	1cc8      	adds	r0, r1, #3
 8009300:	db02      	blt.n	8009308 <_printf_float+0x128>
 8009302:	6863      	ldr	r3, [r4, #4]
 8009304:	4299      	cmp	r1, r3
 8009306:	dd41      	ble.n	800938c <_printf_float+0x1ac>
 8009308:	f1aa 0a02 	sub.w	sl, sl, #2
 800930c:	fa5f fa8a 	uxtb.w	sl, sl
 8009310:	3901      	subs	r1, #1
 8009312:	4652      	mov	r2, sl
 8009314:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009318:	9109      	str	r1, [sp, #36]	@ 0x24
 800931a:	f7ff ff26 	bl	800916a <__exponent>
 800931e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009320:	1813      	adds	r3, r2, r0
 8009322:	2a01      	cmp	r2, #1
 8009324:	4681      	mov	r9, r0
 8009326:	6123      	str	r3, [r4, #16]
 8009328:	dc02      	bgt.n	8009330 <_printf_float+0x150>
 800932a:	6822      	ldr	r2, [r4, #0]
 800932c:	07d2      	lsls	r2, r2, #31
 800932e:	d501      	bpl.n	8009334 <_printf_float+0x154>
 8009330:	3301      	adds	r3, #1
 8009332:	6123      	str	r3, [r4, #16]
 8009334:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009338:	2b00      	cmp	r3, #0
 800933a:	d0a2      	beq.n	8009282 <_printf_float+0xa2>
 800933c:	232d      	movs	r3, #45	@ 0x2d
 800933e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009342:	e79e      	b.n	8009282 <_printf_float+0xa2>
 8009344:	9a06      	ldr	r2, [sp, #24]
 8009346:	2a47      	cmp	r2, #71	@ 0x47
 8009348:	d1c2      	bne.n	80092d0 <_printf_float+0xf0>
 800934a:	2b00      	cmp	r3, #0
 800934c:	d1c0      	bne.n	80092d0 <_printf_float+0xf0>
 800934e:	2301      	movs	r3, #1
 8009350:	e7bd      	b.n	80092ce <_printf_float+0xee>
 8009352:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009356:	d9db      	bls.n	8009310 <_printf_float+0x130>
 8009358:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800935c:	d118      	bne.n	8009390 <_printf_float+0x1b0>
 800935e:	2900      	cmp	r1, #0
 8009360:	6863      	ldr	r3, [r4, #4]
 8009362:	dd0b      	ble.n	800937c <_printf_float+0x19c>
 8009364:	6121      	str	r1, [r4, #16]
 8009366:	b913      	cbnz	r3, 800936e <_printf_float+0x18e>
 8009368:	6822      	ldr	r2, [r4, #0]
 800936a:	07d0      	lsls	r0, r2, #31
 800936c:	d502      	bpl.n	8009374 <_printf_float+0x194>
 800936e:	3301      	adds	r3, #1
 8009370:	440b      	add	r3, r1
 8009372:	6123      	str	r3, [r4, #16]
 8009374:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009376:	f04f 0900 	mov.w	r9, #0
 800937a:	e7db      	b.n	8009334 <_printf_float+0x154>
 800937c:	b913      	cbnz	r3, 8009384 <_printf_float+0x1a4>
 800937e:	6822      	ldr	r2, [r4, #0]
 8009380:	07d2      	lsls	r2, r2, #31
 8009382:	d501      	bpl.n	8009388 <_printf_float+0x1a8>
 8009384:	3302      	adds	r3, #2
 8009386:	e7f4      	b.n	8009372 <_printf_float+0x192>
 8009388:	2301      	movs	r3, #1
 800938a:	e7f2      	b.n	8009372 <_printf_float+0x192>
 800938c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009390:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009392:	4299      	cmp	r1, r3
 8009394:	db05      	blt.n	80093a2 <_printf_float+0x1c2>
 8009396:	6823      	ldr	r3, [r4, #0]
 8009398:	6121      	str	r1, [r4, #16]
 800939a:	07d8      	lsls	r0, r3, #31
 800939c:	d5ea      	bpl.n	8009374 <_printf_float+0x194>
 800939e:	1c4b      	adds	r3, r1, #1
 80093a0:	e7e7      	b.n	8009372 <_printf_float+0x192>
 80093a2:	2900      	cmp	r1, #0
 80093a4:	bfd4      	ite	le
 80093a6:	f1c1 0202 	rsble	r2, r1, #2
 80093aa:	2201      	movgt	r2, #1
 80093ac:	4413      	add	r3, r2
 80093ae:	e7e0      	b.n	8009372 <_printf_float+0x192>
 80093b0:	6823      	ldr	r3, [r4, #0]
 80093b2:	055a      	lsls	r2, r3, #21
 80093b4:	d407      	bmi.n	80093c6 <_printf_float+0x1e6>
 80093b6:	6923      	ldr	r3, [r4, #16]
 80093b8:	4642      	mov	r2, r8
 80093ba:	4631      	mov	r1, r6
 80093bc:	4628      	mov	r0, r5
 80093be:	47b8      	blx	r7
 80093c0:	3001      	adds	r0, #1
 80093c2:	d12b      	bne.n	800941c <_printf_float+0x23c>
 80093c4:	e767      	b.n	8009296 <_printf_float+0xb6>
 80093c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80093ca:	f240 80dd 	bls.w	8009588 <_printf_float+0x3a8>
 80093ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80093d2:	2200      	movs	r2, #0
 80093d4:	2300      	movs	r3, #0
 80093d6:	f7f7 fb97 	bl	8000b08 <__aeabi_dcmpeq>
 80093da:	2800      	cmp	r0, #0
 80093dc:	d033      	beq.n	8009446 <_printf_float+0x266>
 80093de:	4a37      	ldr	r2, [pc, #220]	@ (80094bc <_printf_float+0x2dc>)
 80093e0:	2301      	movs	r3, #1
 80093e2:	4631      	mov	r1, r6
 80093e4:	4628      	mov	r0, r5
 80093e6:	47b8      	blx	r7
 80093e8:	3001      	adds	r0, #1
 80093ea:	f43f af54 	beq.w	8009296 <_printf_float+0xb6>
 80093ee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80093f2:	4543      	cmp	r3, r8
 80093f4:	db02      	blt.n	80093fc <_printf_float+0x21c>
 80093f6:	6823      	ldr	r3, [r4, #0]
 80093f8:	07d8      	lsls	r0, r3, #31
 80093fa:	d50f      	bpl.n	800941c <_printf_float+0x23c>
 80093fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009400:	4631      	mov	r1, r6
 8009402:	4628      	mov	r0, r5
 8009404:	47b8      	blx	r7
 8009406:	3001      	adds	r0, #1
 8009408:	f43f af45 	beq.w	8009296 <_printf_float+0xb6>
 800940c:	f04f 0900 	mov.w	r9, #0
 8009410:	f108 38ff 	add.w	r8, r8, #4294967295
 8009414:	f104 0a1a 	add.w	sl, r4, #26
 8009418:	45c8      	cmp	r8, r9
 800941a:	dc09      	bgt.n	8009430 <_printf_float+0x250>
 800941c:	6823      	ldr	r3, [r4, #0]
 800941e:	079b      	lsls	r3, r3, #30
 8009420:	f100 8103 	bmi.w	800962a <_printf_float+0x44a>
 8009424:	68e0      	ldr	r0, [r4, #12]
 8009426:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009428:	4298      	cmp	r0, r3
 800942a:	bfb8      	it	lt
 800942c:	4618      	movlt	r0, r3
 800942e:	e734      	b.n	800929a <_printf_float+0xba>
 8009430:	2301      	movs	r3, #1
 8009432:	4652      	mov	r2, sl
 8009434:	4631      	mov	r1, r6
 8009436:	4628      	mov	r0, r5
 8009438:	47b8      	blx	r7
 800943a:	3001      	adds	r0, #1
 800943c:	f43f af2b 	beq.w	8009296 <_printf_float+0xb6>
 8009440:	f109 0901 	add.w	r9, r9, #1
 8009444:	e7e8      	b.n	8009418 <_printf_float+0x238>
 8009446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009448:	2b00      	cmp	r3, #0
 800944a:	dc39      	bgt.n	80094c0 <_printf_float+0x2e0>
 800944c:	4a1b      	ldr	r2, [pc, #108]	@ (80094bc <_printf_float+0x2dc>)
 800944e:	2301      	movs	r3, #1
 8009450:	4631      	mov	r1, r6
 8009452:	4628      	mov	r0, r5
 8009454:	47b8      	blx	r7
 8009456:	3001      	adds	r0, #1
 8009458:	f43f af1d 	beq.w	8009296 <_printf_float+0xb6>
 800945c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009460:	ea59 0303 	orrs.w	r3, r9, r3
 8009464:	d102      	bne.n	800946c <_printf_float+0x28c>
 8009466:	6823      	ldr	r3, [r4, #0]
 8009468:	07d9      	lsls	r1, r3, #31
 800946a:	d5d7      	bpl.n	800941c <_printf_float+0x23c>
 800946c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009470:	4631      	mov	r1, r6
 8009472:	4628      	mov	r0, r5
 8009474:	47b8      	blx	r7
 8009476:	3001      	adds	r0, #1
 8009478:	f43f af0d 	beq.w	8009296 <_printf_float+0xb6>
 800947c:	f04f 0a00 	mov.w	sl, #0
 8009480:	f104 0b1a 	add.w	fp, r4, #26
 8009484:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009486:	425b      	negs	r3, r3
 8009488:	4553      	cmp	r3, sl
 800948a:	dc01      	bgt.n	8009490 <_printf_float+0x2b0>
 800948c:	464b      	mov	r3, r9
 800948e:	e793      	b.n	80093b8 <_printf_float+0x1d8>
 8009490:	2301      	movs	r3, #1
 8009492:	465a      	mov	r2, fp
 8009494:	4631      	mov	r1, r6
 8009496:	4628      	mov	r0, r5
 8009498:	47b8      	blx	r7
 800949a:	3001      	adds	r0, #1
 800949c:	f43f aefb 	beq.w	8009296 <_printf_float+0xb6>
 80094a0:	f10a 0a01 	add.w	sl, sl, #1
 80094a4:	e7ee      	b.n	8009484 <_printf_float+0x2a4>
 80094a6:	bf00      	nop
 80094a8:	7fefffff 	.word	0x7fefffff
 80094ac:	0800d520 	.word	0x0800d520
 80094b0:	0800d51c 	.word	0x0800d51c
 80094b4:	0800d528 	.word	0x0800d528
 80094b8:	0800d524 	.word	0x0800d524
 80094bc:	0800d52c 	.word	0x0800d52c
 80094c0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80094c2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80094c6:	4553      	cmp	r3, sl
 80094c8:	bfa8      	it	ge
 80094ca:	4653      	movge	r3, sl
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	4699      	mov	r9, r3
 80094d0:	dc36      	bgt.n	8009540 <_printf_float+0x360>
 80094d2:	f04f 0b00 	mov.w	fp, #0
 80094d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80094da:	f104 021a 	add.w	r2, r4, #26
 80094de:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80094e0:	9306      	str	r3, [sp, #24]
 80094e2:	eba3 0309 	sub.w	r3, r3, r9
 80094e6:	455b      	cmp	r3, fp
 80094e8:	dc31      	bgt.n	800954e <_printf_float+0x36e>
 80094ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094ec:	459a      	cmp	sl, r3
 80094ee:	dc3a      	bgt.n	8009566 <_printf_float+0x386>
 80094f0:	6823      	ldr	r3, [r4, #0]
 80094f2:	07da      	lsls	r2, r3, #31
 80094f4:	d437      	bmi.n	8009566 <_printf_float+0x386>
 80094f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094f8:	ebaa 0903 	sub.w	r9, sl, r3
 80094fc:	9b06      	ldr	r3, [sp, #24]
 80094fe:	ebaa 0303 	sub.w	r3, sl, r3
 8009502:	4599      	cmp	r9, r3
 8009504:	bfa8      	it	ge
 8009506:	4699      	movge	r9, r3
 8009508:	f1b9 0f00 	cmp.w	r9, #0
 800950c:	dc33      	bgt.n	8009576 <_printf_float+0x396>
 800950e:	f04f 0800 	mov.w	r8, #0
 8009512:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009516:	f104 0b1a 	add.w	fp, r4, #26
 800951a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800951c:	ebaa 0303 	sub.w	r3, sl, r3
 8009520:	eba3 0309 	sub.w	r3, r3, r9
 8009524:	4543      	cmp	r3, r8
 8009526:	f77f af79 	ble.w	800941c <_printf_float+0x23c>
 800952a:	2301      	movs	r3, #1
 800952c:	465a      	mov	r2, fp
 800952e:	4631      	mov	r1, r6
 8009530:	4628      	mov	r0, r5
 8009532:	47b8      	blx	r7
 8009534:	3001      	adds	r0, #1
 8009536:	f43f aeae 	beq.w	8009296 <_printf_float+0xb6>
 800953a:	f108 0801 	add.w	r8, r8, #1
 800953e:	e7ec      	b.n	800951a <_printf_float+0x33a>
 8009540:	4642      	mov	r2, r8
 8009542:	4631      	mov	r1, r6
 8009544:	4628      	mov	r0, r5
 8009546:	47b8      	blx	r7
 8009548:	3001      	adds	r0, #1
 800954a:	d1c2      	bne.n	80094d2 <_printf_float+0x2f2>
 800954c:	e6a3      	b.n	8009296 <_printf_float+0xb6>
 800954e:	2301      	movs	r3, #1
 8009550:	4631      	mov	r1, r6
 8009552:	4628      	mov	r0, r5
 8009554:	9206      	str	r2, [sp, #24]
 8009556:	47b8      	blx	r7
 8009558:	3001      	adds	r0, #1
 800955a:	f43f ae9c 	beq.w	8009296 <_printf_float+0xb6>
 800955e:	9a06      	ldr	r2, [sp, #24]
 8009560:	f10b 0b01 	add.w	fp, fp, #1
 8009564:	e7bb      	b.n	80094de <_printf_float+0x2fe>
 8009566:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800956a:	4631      	mov	r1, r6
 800956c:	4628      	mov	r0, r5
 800956e:	47b8      	blx	r7
 8009570:	3001      	adds	r0, #1
 8009572:	d1c0      	bne.n	80094f6 <_printf_float+0x316>
 8009574:	e68f      	b.n	8009296 <_printf_float+0xb6>
 8009576:	9a06      	ldr	r2, [sp, #24]
 8009578:	464b      	mov	r3, r9
 800957a:	4442      	add	r2, r8
 800957c:	4631      	mov	r1, r6
 800957e:	4628      	mov	r0, r5
 8009580:	47b8      	blx	r7
 8009582:	3001      	adds	r0, #1
 8009584:	d1c3      	bne.n	800950e <_printf_float+0x32e>
 8009586:	e686      	b.n	8009296 <_printf_float+0xb6>
 8009588:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800958c:	f1ba 0f01 	cmp.w	sl, #1
 8009590:	dc01      	bgt.n	8009596 <_printf_float+0x3b6>
 8009592:	07db      	lsls	r3, r3, #31
 8009594:	d536      	bpl.n	8009604 <_printf_float+0x424>
 8009596:	2301      	movs	r3, #1
 8009598:	4642      	mov	r2, r8
 800959a:	4631      	mov	r1, r6
 800959c:	4628      	mov	r0, r5
 800959e:	47b8      	blx	r7
 80095a0:	3001      	adds	r0, #1
 80095a2:	f43f ae78 	beq.w	8009296 <_printf_float+0xb6>
 80095a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80095aa:	4631      	mov	r1, r6
 80095ac:	4628      	mov	r0, r5
 80095ae:	47b8      	blx	r7
 80095b0:	3001      	adds	r0, #1
 80095b2:	f43f ae70 	beq.w	8009296 <_printf_float+0xb6>
 80095b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80095ba:	2200      	movs	r2, #0
 80095bc:	2300      	movs	r3, #0
 80095be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80095c2:	f7f7 faa1 	bl	8000b08 <__aeabi_dcmpeq>
 80095c6:	b9c0      	cbnz	r0, 80095fa <_printf_float+0x41a>
 80095c8:	4653      	mov	r3, sl
 80095ca:	f108 0201 	add.w	r2, r8, #1
 80095ce:	4631      	mov	r1, r6
 80095d0:	4628      	mov	r0, r5
 80095d2:	47b8      	blx	r7
 80095d4:	3001      	adds	r0, #1
 80095d6:	d10c      	bne.n	80095f2 <_printf_float+0x412>
 80095d8:	e65d      	b.n	8009296 <_printf_float+0xb6>
 80095da:	2301      	movs	r3, #1
 80095dc:	465a      	mov	r2, fp
 80095de:	4631      	mov	r1, r6
 80095e0:	4628      	mov	r0, r5
 80095e2:	47b8      	blx	r7
 80095e4:	3001      	adds	r0, #1
 80095e6:	f43f ae56 	beq.w	8009296 <_printf_float+0xb6>
 80095ea:	f108 0801 	add.w	r8, r8, #1
 80095ee:	45d0      	cmp	r8, sl
 80095f0:	dbf3      	blt.n	80095da <_printf_float+0x3fa>
 80095f2:	464b      	mov	r3, r9
 80095f4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80095f8:	e6df      	b.n	80093ba <_printf_float+0x1da>
 80095fa:	f04f 0800 	mov.w	r8, #0
 80095fe:	f104 0b1a 	add.w	fp, r4, #26
 8009602:	e7f4      	b.n	80095ee <_printf_float+0x40e>
 8009604:	2301      	movs	r3, #1
 8009606:	4642      	mov	r2, r8
 8009608:	e7e1      	b.n	80095ce <_printf_float+0x3ee>
 800960a:	2301      	movs	r3, #1
 800960c:	464a      	mov	r2, r9
 800960e:	4631      	mov	r1, r6
 8009610:	4628      	mov	r0, r5
 8009612:	47b8      	blx	r7
 8009614:	3001      	adds	r0, #1
 8009616:	f43f ae3e 	beq.w	8009296 <_printf_float+0xb6>
 800961a:	f108 0801 	add.w	r8, r8, #1
 800961e:	68e3      	ldr	r3, [r4, #12]
 8009620:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009622:	1a5b      	subs	r3, r3, r1
 8009624:	4543      	cmp	r3, r8
 8009626:	dcf0      	bgt.n	800960a <_printf_float+0x42a>
 8009628:	e6fc      	b.n	8009424 <_printf_float+0x244>
 800962a:	f04f 0800 	mov.w	r8, #0
 800962e:	f104 0919 	add.w	r9, r4, #25
 8009632:	e7f4      	b.n	800961e <_printf_float+0x43e>

08009634 <_printf_common>:
 8009634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009638:	4616      	mov	r6, r2
 800963a:	4698      	mov	r8, r3
 800963c:	688a      	ldr	r2, [r1, #8]
 800963e:	690b      	ldr	r3, [r1, #16]
 8009640:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009644:	4293      	cmp	r3, r2
 8009646:	bfb8      	it	lt
 8009648:	4613      	movlt	r3, r2
 800964a:	6033      	str	r3, [r6, #0]
 800964c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009650:	4607      	mov	r7, r0
 8009652:	460c      	mov	r4, r1
 8009654:	b10a      	cbz	r2, 800965a <_printf_common+0x26>
 8009656:	3301      	adds	r3, #1
 8009658:	6033      	str	r3, [r6, #0]
 800965a:	6823      	ldr	r3, [r4, #0]
 800965c:	0699      	lsls	r1, r3, #26
 800965e:	bf42      	ittt	mi
 8009660:	6833      	ldrmi	r3, [r6, #0]
 8009662:	3302      	addmi	r3, #2
 8009664:	6033      	strmi	r3, [r6, #0]
 8009666:	6825      	ldr	r5, [r4, #0]
 8009668:	f015 0506 	ands.w	r5, r5, #6
 800966c:	d106      	bne.n	800967c <_printf_common+0x48>
 800966e:	f104 0a19 	add.w	sl, r4, #25
 8009672:	68e3      	ldr	r3, [r4, #12]
 8009674:	6832      	ldr	r2, [r6, #0]
 8009676:	1a9b      	subs	r3, r3, r2
 8009678:	42ab      	cmp	r3, r5
 800967a:	dc26      	bgt.n	80096ca <_printf_common+0x96>
 800967c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009680:	6822      	ldr	r2, [r4, #0]
 8009682:	3b00      	subs	r3, #0
 8009684:	bf18      	it	ne
 8009686:	2301      	movne	r3, #1
 8009688:	0692      	lsls	r2, r2, #26
 800968a:	d42b      	bmi.n	80096e4 <_printf_common+0xb0>
 800968c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009690:	4641      	mov	r1, r8
 8009692:	4638      	mov	r0, r7
 8009694:	47c8      	blx	r9
 8009696:	3001      	adds	r0, #1
 8009698:	d01e      	beq.n	80096d8 <_printf_common+0xa4>
 800969a:	6823      	ldr	r3, [r4, #0]
 800969c:	6922      	ldr	r2, [r4, #16]
 800969e:	f003 0306 	and.w	r3, r3, #6
 80096a2:	2b04      	cmp	r3, #4
 80096a4:	bf02      	ittt	eq
 80096a6:	68e5      	ldreq	r5, [r4, #12]
 80096a8:	6833      	ldreq	r3, [r6, #0]
 80096aa:	1aed      	subeq	r5, r5, r3
 80096ac:	68a3      	ldr	r3, [r4, #8]
 80096ae:	bf0c      	ite	eq
 80096b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80096b4:	2500      	movne	r5, #0
 80096b6:	4293      	cmp	r3, r2
 80096b8:	bfc4      	itt	gt
 80096ba:	1a9b      	subgt	r3, r3, r2
 80096bc:	18ed      	addgt	r5, r5, r3
 80096be:	2600      	movs	r6, #0
 80096c0:	341a      	adds	r4, #26
 80096c2:	42b5      	cmp	r5, r6
 80096c4:	d11a      	bne.n	80096fc <_printf_common+0xc8>
 80096c6:	2000      	movs	r0, #0
 80096c8:	e008      	b.n	80096dc <_printf_common+0xa8>
 80096ca:	2301      	movs	r3, #1
 80096cc:	4652      	mov	r2, sl
 80096ce:	4641      	mov	r1, r8
 80096d0:	4638      	mov	r0, r7
 80096d2:	47c8      	blx	r9
 80096d4:	3001      	adds	r0, #1
 80096d6:	d103      	bne.n	80096e0 <_printf_common+0xac>
 80096d8:	f04f 30ff 	mov.w	r0, #4294967295
 80096dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096e0:	3501      	adds	r5, #1
 80096e2:	e7c6      	b.n	8009672 <_printf_common+0x3e>
 80096e4:	18e1      	adds	r1, r4, r3
 80096e6:	1c5a      	adds	r2, r3, #1
 80096e8:	2030      	movs	r0, #48	@ 0x30
 80096ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80096ee:	4422      	add	r2, r4
 80096f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80096f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80096f8:	3302      	adds	r3, #2
 80096fa:	e7c7      	b.n	800968c <_printf_common+0x58>
 80096fc:	2301      	movs	r3, #1
 80096fe:	4622      	mov	r2, r4
 8009700:	4641      	mov	r1, r8
 8009702:	4638      	mov	r0, r7
 8009704:	47c8      	blx	r9
 8009706:	3001      	adds	r0, #1
 8009708:	d0e6      	beq.n	80096d8 <_printf_common+0xa4>
 800970a:	3601      	adds	r6, #1
 800970c:	e7d9      	b.n	80096c2 <_printf_common+0x8e>
	...

08009710 <_printf_i>:
 8009710:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009714:	7e0f      	ldrb	r7, [r1, #24]
 8009716:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009718:	2f78      	cmp	r7, #120	@ 0x78
 800971a:	4691      	mov	r9, r2
 800971c:	4680      	mov	r8, r0
 800971e:	460c      	mov	r4, r1
 8009720:	469a      	mov	sl, r3
 8009722:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009726:	d807      	bhi.n	8009738 <_printf_i+0x28>
 8009728:	2f62      	cmp	r7, #98	@ 0x62
 800972a:	d80a      	bhi.n	8009742 <_printf_i+0x32>
 800972c:	2f00      	cmp	r7, #0
 800972e:	f000 80d1 	beq.w	80098d4 <_printf_i+0x1c4>
 8009732:	2f58      	cmp	r7, #88	@ 0x58
 8009734:	f000 80b8 	beq.w	80098a8 <_printf_i+0x198>
 8009738:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800973c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009740:	e03a      	b.n	80097b8 <_printf_i+0xa8>
 8009742:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009746:	2b15      	cmp	r3, #21
 8009748:	d8f6      	bhi.n	8009738 <_printf_i+0x28>
 800974a:	a101      	add	r1, pc, #4	@ (adr r1, 8009750 <_printf_i+0x40>)
 800974c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009750:	080097a9 	.word	0x080097a9
 8009754:	080097bd 	.word	0x080097bd
 8009758:	08009739 	.word	0x08009739
 800975c:	08009739 	.word	0x08009739
 8009760:	08009739 	.word	0x08009739
 8009764:	08009739 	.word	0x08009739
 8009768:	080097bd 	.word	0x080097bd
 800976c:	08009739 	.word	0x08009739
 8009770:	08009739 	.word	0x08009739
 8009774:	08009739 	.word	0x08009739
 8009778:	08009739 	.word	0x08009739
 800977c:	080098bb 	.word	0x080098bb
 8009780:	080097e7 	.word	0x080097e7
 8009784:	08009875 	.word	0x08009875
 8009788:	08009739 	.word	0x08009739
 800978c:	08009739 	.word	0x08009739
 8009790:	080098dd 	.word	0x080098dd
 8009794:	08009739 	.word	0x08009739
 8009798:	080097e7 	.word	0x080097e7
 800979c:	08009739 	.word	0x08009739
 80097a0:	08009739 	.word	0x08009739
 80097a4:	0800987d 	.word	0x0800987d
 80097a8:	6833      	ldr	r3, [r6, #0]
 80097aa:	1d1a      	adds	r2, r3, #4
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	6032      	str	r2, [r6, #0]
 80097b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80097b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80097b8:	2301      	movs	r3, #1
 80097ba:	e09c      	b.n	80098f6 <_printf_i+0x1e6>
 80097bc:	6833      	ldr	r3, [r6, #0]
 80097be:	6820      	ldr	r0, [r4, #0]
 80097c0:	1d19      	adds	r1, r3, #4
 80097c2:	6031      	str	r1, [r6, #0]
 80097c4:	0606      	lsls	r6, r0, #24
 80097c6:	d501      	bpl.n	80097cc <_printf_i+0xbc>
 80097c8:	681d      	ldr	r5, [r3, #0]
 80097ca:	e003      	b.n	80097d4 <_printf_i+0xc4>
 80097cc:	0645      	lsls	r5, r0, #25
 80097ce:	d5fb      	bpl.n	80097c8 <_printf_i+0xb8>
 80097d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80097d4:	2d00      	cmp	r5, #0
 80097d6:	da03      	bge.n	80097e0 <_printf_i+0xd0>
 80097d8:	232d      	movs	r3, #45	@ 0x2d
 80097da:	426d      	negs	r5, r5
 80097dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097e0:	4858      	ldr	r0, [pc, #352]	@ (8009944 <_printf_i+0x234>)
 80097e2:	230a      	movs	r3, #10
 80097e4:	e011      	b.n	800980a <_printf_i+0xfa>
 80097e6:	6821      	ldr	r1, [r4, #0]
 80097e8:	6833      	ldr	r3, [r6, #0]
 80097ea:	0608      	lsls	r0, r1, #24
 80097ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80097f0:	d402      	bmi.n	80097f8 <_printf_i+0xe8>
 80097f2:	0649      	lsls	r1, r1, #25
 80097f4:	bf48      	it	mi
 80097f6:	b2ad      	uxthmi	r5, r5
 80097f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80097fa:	4852      	ldr	r0, [pc, #328]	@ (8009944 <_printf_i+0x234>)
 80097fc:	6033      	str	r3, [r6, #0]
 80097fe:	bf14      	ite	ne
 8009800:	230a      	movne	r3, #10
 8009802:	2308      	moveq	r3, #8
 8009804:	2100      	movs	r1, #0
 8009806:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800980a:	6866      	ldr	r6, [r4, #4]
 800980c:	60a6      	str	r6, [r4, #8]
 800980e:	2e00      	cmp	r6, #0
 8009810:	db05      	blt.n	800981e <_printf_i+0x10e>
 8009812:	6821      	ldr	r1, [r4, #0]
 8009814:	432e      	orrs	r6, r5
 8009816:	f021 0104 	bic.w	r1, r1, #4
 800981a:	6021      	str	r1, [r4, #0]
 800981c:	d04b      	beq.n	80098b6 <_printf_i+0x1a6>
 800981e:	4616      	mov	r6, r2
 8009820:	fbb5 f1f3 	udiv	r1, r5, r3
 8009824:	fb03 5711 	mls	r7, r3, r1, r5
 8009828:	5dc7      	ldrb	r7, [r0, r7]
 800982a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800982e:	462f      	mov	r7, r5
 8009830:	42bb      	cmp	r3, r7
 8009832:	460d      	mov	r5, r1
 8009834:	d9f4      	bls.n	8009820 <_printf_i+0x110>
 8009836:	2b08      	cmp	r3, #8
 8009838:	d10b      	bne.n	8009852 <_printf_i+0x142>
 800983a:	6823      	ldr	r3, [r4, #0]
 800983c:	07df      	lsls	r7, r3, #31
 800983e:	d508      	bpl.n	8009852 <_printf_i+0x142>
 8009840:	6923      	ldr	r3, [r4, #16]
 8009842:	6861      	ldr	r1, [r4, #4]
 8009844:	4299      	cmp	r1, r3
 8009846:	bfde      	ittt	le
 8009848:	2330      	movle	r3, #48	@ 0x30
 800984a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800984e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009852:	1b92      	subs	r2, r2, r6
 8009854:	6122      	str	r2, [r4, #16]
 8009856:	f8cd a000 	str.w	sl, [sp]
 800985a:	464b      	mov	r3, r9
 800985c:	aa03      	add	r2, sp, #12
 800985e:	4621      	mov	r1, r4
 8009860:	4640      	mov	r0, r8
 8009862:	f7ff fee7 	bl	8009634 <_printf_common>
 8009866:	3001      	adds	r0, #1
 8009868:	d14a      	bne.n	8009900 <_printf_i+0x1f0>
 800986a:	f04f 30ff 	mov.w	r0, #4294967295
 800986e:	b004      	add	sp, #16
 8009870:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009874:	6823      	ldr	r3, [r4, #0]
 8009876:	f043 0320 	orr.w	r3, r3, #32
 800987a:	6023      	str	r3, [r4, #0]
 800987c:	4832      	ldr	r0, [pc, #200]	@ (8009948 <_printf_i+0x238>)
 800987e:	2778      	movs	r7, #120	@ 0x78
 8009880:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009884:	6823      	ldr	r3, [r4, #0]
 8009886:	6831      	ldr	r1, [r6, #0]
 8009888:	061f      	lsls	r7, r3, #24
 800988a:	f851 5b04 	ldr.w	r5, [r1], #4
 800988e:	d402      	bmi.n	8009896 <_printf_i+0x186>
 8009890:	065f      	lsls	r7, r3, #25
 8009892:	bf48      	it	mi
 8009894:	b2ad      	uxthmi	r5, r5
 8009896:	6031      	str	r1, [r6, #0]
 8009898:	07d9      	lsls	r1, r3, #31
 800989a:	bf44      	itt	mi
 800989c:	f043 0320 	orrmi.w	r3, r3, #32
 80098a0:	6023      	strmi	r3, [r4, #0]
 80098a2:	b11d      	cbz	r5, 80098ac <_printf_i+0x19c>
 80098a4:	2310      	movs	r3, #16
 80098a6:	e7ad      	b.n	8009804 <_printf_i+0xf4>
 80098a8:	4826      	ldr	r0, [pc, #152]	@ (8009944 <_printf_i+0x234>)
 80098aa:	e7e9      	b.n	8009880 <_printf_i+0x170>
 80098ac:	6823      	ldr	r3, [r4, #0]
 80098ae:	f023 0320 	bic.w	r3, r3, #32
 80098b2:	6023      	str	r3, [r4, #0]
 80098b4:	e7f6      	b.n	80098a4 <_printf_i+0x194>
 80098b6:	4616      	mov	r6, r2
 80098b8:	e7bd      	b.n	8009836 <_printf_i+0x126>
 80098ba:	6833      	ldr	r3, [r6, #0]
 80098bc:	6825      	ldr	r5, [r4, #0]
 80098be:	6961      	ldr	r1, [r4, #20]
 80098c0:	1d18      	adds	r0, r3, #4
 80098c2:	6030      	str	r0, [r6, #0]
 80098c4:	062e      	lsls	r6, r5, #24
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	d501      	bpl.n	80098ce <_printf_i+0x1be>
 80098ca:	6019      	str	r1, [r3, #0]
 80098cc:	e002      	b.n	80098d4 <_printf_i+0x1c4>
 80098ce:	0668      	lsls	r0, r5, #25
 80098d0:	d5fb      	bpl.n	80098ca <_printf_i+0x1ba>
 80098d2:	8019      	strh	r1, [r3, #0]
 80098d4:	2300      	movs	r3, #0
 80098d6:	6123      	str	r3, [r4, #16]
 80098d8:	4616      	mov	r6, r2
 80098da:	e7bc      	b.n	8009856 <_printf_i+0x146>
 80098dc:	6833      	ldr	r3, [r6, #0]
 80098de:	1d1a      	adds	r2, r3, #4
 80098e0:	6032      	str	r2, [r6, #0]
 80098e2:	681e      	ldr	r6, [r3, #0]
 80098e4:	6862      	ldr	r2, [r4, #4]
 80098e6:	2100      	movs	r1, #0
 80098e8:	4630      	mov	r0, r6
 80098ea:	f7f6 fc91 	bl	8000210 <memchr>
 80098ee:	b108      	cbz	r0, 80098f4 <_printf_i+0x1e4>
 80098f0:	1b80      	subs	r0, r0, r6
 80098f2:	6060      	str	r0, [r4, #4]
 80098f4:	6863      	ldr	r3, [r4, #4]
 80098f6:	6123      	str	r3, [r4, #16]
 80098f8:	2300      	movs	r3, #0
 80098fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80098fe:	e7aa      	b.n	8009856 <_printf_i+0x146>
 8009900:	6923      	ldr	r3, [r4, #16]
 8009902:	4632      	mov	r2, r6
 8009904:	4649      	mov	r1, r9
 8009906:	4640      	mov	r0, r8
 8009908:	47d0      	blx	sl
 800990a:	3001      	adds	r0, #1
 800990c:	d0ad      	beq.n	800986a <_printf_i+0x15a>
 800990e:	6823      	ldr	r3, [r4, #0]
 8009910:	079b      	lsls	r3, r3, #30
 8009912:	d413      	bmi.n	800993c <_printf_i+0x22c>
 8009914:	68e0      	ldr	r0, [r4, #12]
 8009916:	9b03      	ldr	r3, [sp, #12]
 8009918:	4298      	cmp	r0, r3
 800991a:	bfb8      	it	lt
 800991c:	4618      	movlt	r0, r3
 800991e:	e7a6      	b.n	800986e <_printf_i+0x15e>
 8009920:	2301      	movs	r3, #1
 8009922:	4632      	mov	r2, r6
 8009924:	4649      	mov	r1, r9
 8009926:	4640      	mov	r0, r8
 8009928:	47d0      	blx	sl
 800992a:	3001      	adds	r0, #1
 800992c:	d09d      	beq.n	800986a <_printf_i+0x15a>
 800992e:	3501      	adds	r5, #1
 8009930:	68e3      	ldr	r3, [r4, #12]
 8009932:	9903      	ldr	r1, [sp, #12]
 8009934:	1a5b      	subs	r3, r3, r1
 8009936:	42ab      	cmp	r3, r5
 8009938:	dcf2      	bgt.n	8009920 <_printf_i+0x210>
 800993a:	e7eb      	b.n	8009914 <_printf_i+0x204>
 800993c:	2500      	movs	r5, #0
 800993e:	f104 0619 	add.w	r6, r4, #25
 8009942:	e7f5      	b.n	8009930 <_printf_i+0x220>
 8009944:	0800d52e 	.word	0x0800d52e
 8009948:	0800d53f 	.word	0x0800d53f

0800994c <std>:
 800994c:	2300      	movs	r3, #0
 800994e:	b510      	push	{r4, lr}
 8009950:	4604      	mov	r4, r0
 8009952:	e9c0 3300 	strd	r3, r3, [r0]
 8009956:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800995a:	6083      	str	r3, [r0, #8]
 800995c:	8181      	strh	r1, [r0, #12]
 800995e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009960:	81c2      	strh	r2, [r0, #14]
 8009962:	6183      	str	r3, [r0, #24]
 8009964:	4619      	mov	r1, r3
 8009966:	2208      	movs	r2, #8
 8009968:	305c      	adds	r0, #92	@ 0x5c
 800996a:	f000 f989 	bl	8009c80 <memset>
 800996e:	4b0d      	ldr	r3, [pc, #52]	@ (80099a4 <std+0x58>)
 8009970:	6263      	str	r3, [r4, #36]	@ 0x24
 8009972:	4b0d      	ldr	r3, [pc, #52]	@ (80099a8 <std+0x5c>)
 8009974:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009976:	4b0d      	ldr	r3, [pc, #52]	@ (80099ac <std+0x60>)
 8009978:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800997a:	4b0d      	ldr	r3, [pc, #52]	@ (80099b0 <std+0x64>)
 800997c:	6323      	str	r3, [r4, #48]	@ 0x30
 800997e:	4b0d      	ldr	r3, [pc, #52]	@ (80099b4 <std+0x68>)
 8009980:	6224      	str	r4, [r4, #32]
 8009982:	429c      	cmp	r4, r3
 8009984:	d006      	beq.n	8009994 <std+0x48>
 8009986:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800998a:	4294      	cmp	r4, r2
 800998c:	d002      	beq.n	8009994 <std+0x48>
 800998e:	33d0      	adds	r3, #208	@ 0xd0
 8009990:	429c      	cmp	r4, r3
 8009992:	d105      	bne.n	80099a0 <std+0x54>
 8009994:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800999c:	f000 b9ec 	b.w	8009d78 <__retarget_lock_init_recursive>
 80099a0:	bd10      	pop	{r4, pc}
 80099a2:	bf00      	nop
 80099a4:	08009b81 	.word	0x08009b81
 80099a8:	08009ba3 	.word	0x08009ba3
 80099ac:	08009bdb 	.word	0x08009bdb
 80099b0:	08009bff 	.word	0x08009bff
 80099b4:	20000d74 	.word	0x20000d74

080099b8 <stdio_exit_handler>:
 80099b8:	4a02      	ldr	r2, [pc, #8]	@ (80099c4 <stdio_exit_handler+0xc>)
 80099ba:	4903      	ldr	r1, [pc, #12]	@ (80099c8 <stdio_exit_handler+0x10>)
 80099bc:	4803      	ldr	r0, [pc, #12]	@ (80099cc <stdio_exit_handler+0x14>)
 80099be:	f000 b869 	b.w	8009a94 <_fwalk_sglue>
 80099c2:	bf00      	nop
 80099c4:	2000000c 	.word	0x2000000c
 80099c8:	0800b6fd 	.word	0x0800b6fd
 80099cc:	2000001c 	.word	0x2000001c

080099d0 <cleanup_stdio>:
 80099d0:	6841      	ldr	r1, [r0, #4]
 80099d2:	4b0c      	ldr	r3, [pc, #48]	@ (8009a04 <cleanup_stdio+0x34>)
 80099d4:	4299      	cmp	r1, r3
 80099d6:	b510      	push	{r4, lr}
 80099d8:	4604      	mov	r4, r0
 80099da:	d001      	beq.n	80099e0 <cleanup_stdio+0x10>
 80099dc:	f001 fe8e 	bl	800b6fc <_fflush_r>
 80099e0:	68a1      	ldr	r1, [r4, #8]
 80099e2:	4b09      	ldr	r3, [pc, #36]	@ (8009a08 <cleanup_stdio+0x38>)
 80099e4:	4299      	cmp	r1, r3
 80099e6:	d002      	beq.n	80099ee <cleanup_stdio+0x1e>
 80099e8:	4620      	mov	r0, r4
 80099ea:	f001 fe87 	bl	800b6fc <_fflush_r>
 80099ee:	68e1      	ldr	r1, [r4, #12]
 80099f0:	4b06      	ldr	r3, [pc, #24]	@ (8009a0c <cleanup_stdio+0x3c>)
 80099f2:	4299      	cmp	r1, r3
 80099f4:	d004      	beq.n	8009a00 <cleanup_stdio+0x30>
 80099f6:	4620      	mov	r0, r4
 80099f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099fc:	f001 be7e 	b.w	800b6fc <_fflush_r>
 8009a00:	bd10      	pop	{r4, pc}
 8009a02:	bf00      	nop
 8009a04:	20000d74 	.word	0x20000d74
 8009a08:	20000ddc 	.word	0x20000ddc
 8009a0c:	20000e44 	.word	0x20000e44

08009a10 <global_stdio_init.part.0>:
 8009a10:	b510      	push	{r4, lr}
 8009a12:	4b0b      	ldr	r3, [pc, #44]	@ (8009a40 <global_stdio_init.part.0+0x30>)
 8009a14:	4c0b      	ldr	r4, [pc, #44]	@ (8009a44 <global_stdio_init.part.0+0x34>)
 8009a16:	4a0c      	ldr	r2, [pc, #48]	@ (8009a48 <global_stdio_init.part.0+0x38>)
 8009a18:	601a      	str	r2, [r3, #0]
 8009a1a:	4620      	mov	r0, r4
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	2104      	movs	r1, #4
 8009a20:	f7ff ff94 	bl	800994c <std>
 8009a24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009a28:	2201      	movs	r2, #1
 8009a2a:	2109      	movs	r1, #9
 8009a2c:	f7ff ff8e 	bl	800994c <std>
 8009a30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009a34:	2202      	movs	r2, #2
 8009a36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a3a:	2112      	movs	r1, #18
 8009a3c:	f7ff bf86 	b.w	800994c <std>
 8009a40:	20000eac 	.word	0x20000eac
 8009a44:	20000d74 	.word	0x20000d74
 8009a48:	080099b9 	.word	0x080099b9

08009a4c <__sfp_lock_acquire>:
 8009a4c:	4801      	ldr	r0, [pc, #4]	@ (8009a54 <__sfp_lock_acquire+0x8>)
 8009a4e:	f000 b994 	b.w	8009d7a <__retarget_lock_acquire_recursive>
 8009a52:	bf00      	nop
 8009a54:	20000eb5 	.word	0x20000eb5

08009a58 <__sfp_lock_release>:
 8009a58:	4801      	ldr	r0, [pc, #4]	@ (8009a60 <__sfp_lock_release+0x8>)
 8009a5a:	f000 b98f 	b.w	8009d7c <__retarget_lock_release_recursive>
 8009a5e:	bf00      	nop
 8009a60:	20000eb5 	.word	0x20000eb5

08009a64 <__sinit>:
 8009a64:	b510      	push	{r4, lr}
 8009a66:	4604      	mov	r4, r0
 8009a68:	f7ff fff0 	bl	8009a4c <__sfp_lock_acquire>
 8009a6c:	6a23      	ldr	r3, [r4, #32]
 8009a6e:	b11b      	cbz	r3, 8009a78 <__sinit+0x14>
 8009a70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a74:	f7ff bff0 	b.w	8009a58 <__sfp_lock_release>
 8009a78:	4b04      	ldr	r3, [pc, #16]	@ (8009a8c <__sinit+0x28>)
 8009a7a:	6223      	str	r3, [r4, #32]
 8009a7c:	4b04      	ldr	r3, [pc, #16]	@ (8009a90 <__sinit+0x2c>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d1f5      	bne.n	8009a70 <__sinit+0xc>
 8009a84:	f7ff ffc4 	bl	8009a10 <global_stdio_init.part.0>
 8009a88:	e7f2      	b.n	8009a70 <__sinit+0xc>
 8009a8a:	bf00      	nop
 8009a8c:	080099d1 	.word	0x080099d1
 8009a90:	20000eac 	.word	0x20000eac

08009a94 <_fwalk_sglue>:
 8009a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a98:	4607      	mov	r7, r0
 8009a9a:	4688      	mov	r8, r1
 8009a9c:	4614      	mov	r4, r2
 8009a9e:	2600      	movs	r6, #0
 8009aa0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009aa4:	f1b9 0901 	subs.w	r9, r9, #1
 8009aa8:	d505      	bpl.n	8009ab6 <_fwalk_sglue+0x22>
 8009aaa:	6824      	ldr	r4, [r4, #0]
 8009aac:	2c00      	cmp	r4, #0
 8009aae:	d1f7      	bne.n	8009aa0 <_fwalk_sglue+0xc>
 8009ab0:	4630      	mov	r0, r6
 8009ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ab6:	89ab      	ldrh	r3, [r5, #12]
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d907      	bls.n	8009acc <_fwalk_sglue+0x38>
 8009abc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ac0:	3301      	adds	r3, #1
 8009ac2:	d003      	beq.n	8009acc <_fwalk_sglue+0x38>
 8009ac4:	4629      	mov	r1, r5
 8009ac6:	4638      	mov	r0, r7
 8009ac8:	47c0      	blx	r8
 8009aca:	4306      	orrs	r6, r0
 8009acc:	3568      	adds	r5, #104	@ 0x68
 8009ace:	e7e9      	b.n	8009aa4 <_fwalk_sglue+0x10>

08009ad0 <sniprintf>:
 8009ad0:	b40c      	push	{r2, r3}
 8009ad2:	b530      	push	{r4, r5, lr}
 8009ad4:	4b18      	ldr	r3, [pc, #96]	@ (8009b38 <sniprintf+0x68>)
 8009ad6:	1e0c      	subs	r4, r1, #0
 8009ad8:	681d      	ldr	r5, [r3, #0]
 8009ada:	b09d      	sub	sp, #116	@ 0x74
 8009adc:	da08      	bge.n	8009af0 <sniprintf+0x20>
 8009ade:	238b      	movs	r3, #139	@ 0x8b
 8009ae0:	602b      	str	r3, [r5, #0]
 8009ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ae6:	b01d      	add	sp, #116	@ 0x74
 8009ae8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009aec:	b002      	add	sp, #8
 8009aee:	4770      	bx	lr
 8009af0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009af4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009af8:	f04f 0300 	mov.w	r3, #0
 8009afc:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009afe:	bf14      	ite	ne
 8009b00:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009b04:	4623      	moveq	r3, r4
 8009b06:	9304      	str	r3, [sp, #16]
 8009b08:	9307      	str	r3, [sp, #28]
 8009b0a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009b0e:	9002      	str	r0, [sp, #8]
 8009b10:	9006      	str	r0, [sp, #24]
 8009b12:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009b16:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009b18:	ab21      	add	r3, sp, #132	@ 0x84
 8009b1a:	a902      	add	r1, sp, #8
 8009b1c:	4628      	mov	r0, r5
 8009b1e:	9301      	str	r3, [sp, #4]
 8009b20:	f001 fc6c 	bl	800b3fc <_svfiprintf_r>
 8009b24:	1c43      	adds	r3, r0, #1
 8009b26:	bfbc      	itt	lt
 8009b28:	238b      	movlt	r3, #139	@ 0x8b
 8009b2a:	602b      	strlt	r3, [r5, #0]
 8009b2c:	2c00      	cmp	r4, #0
 8009b2e:	d0da      	beq.n	8009ae6 <sniprintf+0x16>
 8009b30:	9b02      	ldr	r3, [sp, #8]
 8009b32:	2200      	movs	r2, #0
 8009b34:	701a      	strb	r2, [r3, #0]
 8009b36:	e7d6      	b.n	8009ae6 <sniprintf+0x16>
 8009b38:	20000018 	.word	0x20000018

08009b3c <siprintf>:
 8009b3c:	b40e      	push	{r1, r2, r3}
 8009b3e:	b510      	push	{r4, lr}
 8009b40:	b09d      	sub	sp, #116	@ 0x74
 8009b42:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009b44:	9002      	str	r0, [sp, #8]
 8009b46:	9006      	str	r0, [sp, #24]
 8009b48:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009b4c:	480a      	ldr	r0, [pc, #40]	@ (8009b78 <siprintf+0x3c>)
 8009b4e:	9107      	str	r1, [sp, #28]
 8009b50:	9104      	str	r1, [sp, #16]
 8009b52:	490a      	ldr	r1, [pc, #40]	@ (8009b7c <siprintf+0x40>)
 8009b54:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b58:	9105      	str	r1, [sp, #20]
 8009b5a:	2400      	movs	r4, #0
 8009b5c:	a902      	add	r1, sp, #8
 8009b5e:	6800      	ldr	r0, [r0, #0]
 8009b60:	9301      	str	r3, [sp, #4]
 8009b62:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009b64:	f001 fc4a 	bl	800b3fc <_svfiprintf_r>
 8009b68:	9b02      	ldr	r3, [sp, #8]
 8009b6a:	701c      	strb	r4, [r3, #0]
 8009b6c:	b01d      	add	sp, #116	@ 0x74
 8009b6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b72:	b003      	add	sp, #12
 8009b74:	4770      	bx	lr
 8009b76:	bf00      	nop
 8009b78:	20000018 	.word	0x20000018
 8009b7c:	ffff0208 	.word	0xffff0208

08009b80 <__sread>:
 8009b80:	b510      	push	{r4, lr}
 8009b82:	460c      	mov	r4, r1
 8009b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b88:	f000 f8a8 	bl	8009cdc <_read_r>
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	bfab      	itete	ge
 8009b90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009b92:	89a3      	ldrhlt	r3, [r4, #12]
 8009b94:	181b      	addge	r3, r3, r0
 8009b96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009b9a:	bfac      	ite	ge
 8009b9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009b9e:	81a3      	strhlt	r3, [r4, #12]
 8009ba0:	bd10      	pop	{r4, pc}

08009ba2 <__swrite>:
 8009ba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ba6:	461f      	mov	r7, r3
 8009ba8:	898b      	ldrh	r3, [r1, #12]
 8009baa:	05db      	lsls	r3, r3, #23
 8009bac:	4605      	mov	r5, r0
 8009bae:	460c      	mov	r4, r1
 8009bb0:	4616      	mov	r6, r2
 8009bb2:	d505      	bpl.n	8009bc0 <__swrite+0x1e>
 8009bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bb8:	2302      	movs	r3, #2
 8009bba:	2200      	movs	r2, #0
 8009bbc:	f000 f87c 	bl	8009cb8 <_lseek_r>
 8009bc0:	89a3      	ldrh	r3, [r4, #12]
 8009bc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009bca:	81a3      	strh	r3, [r4, #12]
 8009bcc:	4632      	mov	r2, r6
 8009bce:	463b      	mov	r3, r7
 8009bd0:	4628      	mov	r0, r5
 8009bd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd6:	f000 b893 	b.w	8009d00 <_write_r>

08009bda <__sseek>:
 8009bda:	b510      	push	{r4, lr}
 8009bdc:	460c      	mov	r4, r1
 8009bde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009be2:	f000 f869 	bl	8009cb8 <_lseek_r>
 8009be6:	1c43      	adds	r3, r0, #1
 8009be8:	89a3      	ldrh	r3, [r4, #12]
 8009bea:	bf15      	itete	ne
 8009bec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009bee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009bf2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009bf6:	81a3      	strheq	r3, [r4, #12]
 8009bf8:	bf18      	it	ne
 8009bfa:	81a3      	strhne	r3, [r4, #12]
 8009bfc:	bd10      	pop	{r4, pc}

08009bfe <__sclose>:
 8009bfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c02:	f000 b849 	b.w	8009c98 <_close_r>

08009c06 <_vsniprintf_r>:
 8009c06:	b530      	push	{r4, r5, lr}
 8009c08:	4614      	mov	r4, r2
 8009c0a:	2c00      	cmp	r4, #0
 8009c0c:	b09b      	sub	sp, #108	@ 0x6c
 8009c0e:	4605      	mov	r5, r0
 8009c10:	461a      	mov	r2, r3
 8009c12:	da05      	bge.n	8009c20 <_vsniprintf_r+0x1a>
 8009c14:	238b      	movs	r3, #139	@ 0x8b
 8009c16:	6003      	str	r3, [r0, #0]
 8009c18:	f04f 30ff 	mov.w	r0, #4294967295
 8009c1c:	b01b      	add	sp, #108	@ 0x6c
 8009c1e:	bd30      	pop	{r4, r5, pc}
 8009c20:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009c24:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009c28:	f04f 0300 	mov.w	r3, #0
 8009c2c:	9319      	str	r3, [sp, #100]	@ 0x64
 8009c2e:	bf14      	ite	ne
 8009c30:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009c34:	4623      	moveq	r3, r4
 8009c36:	9302      	str	r3, [sp, #8]
 8009c38:	9305      	str	r3, [sp, #20]
 8009c3a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009c3e:	9100      	str	r1, [sp, #0]
 8009c40:	9104      	str	r1, [sp, #16]
 8009c42:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009c46:	4669      	mov	r1, sp
 8009c48:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8009c4a:	f001 fbd7 	bl	800b3fc <_svfiprintf_r>
 8009c4e:	1c43      	adds	r3, r0, #1
 8009c50:	bfbc      	itt	lt
 8009c52:	238b      	movlt	r3, #139	@ 0x8b
 8009c54:	602b      	strlt	r3, [r5, #0]
 8009c56:	2c00      	cmp	r4, #0
 8009c58:	d0e0      	beq.n	8009c1c <_vsniprintf_r+0x16>
 8009c5a:	9b00      	ldr	r3, [sp, #0]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	701a      	strb	r2, [r3, #0]
 8009c60:	e7dc      	b.n	8009c1c <_vsniprintf_r+0x16>
	...

08009c64 <vsniprintf>:
 8009c64:	b507      	push	{r0, r1, r2, lr}
 8009c66:	9300      	str	r3, [sp, #0]
 8009c68:	4613      	mov	r3, r2
 8009c6a:	460a      	mov	r2, r1
 8009c6c:	4601      	mov	r1, r0
 8009c6e:	4803      	ldr	r0, [pc, #12]	@ (8009c7c <vsniprintf+0x18>)
 8009c70:	6800      	ldr	r0, [r0, #0]
 8009c72:	f7ff ffc8 	bl	8009c06 <_vsniprintf_r>
 8009c76:	b003      	add	sp, #12
 8009c78:	f85d fb04 	ldr.w	pc, [sp], #4
 8009c7c:	20000018 	.word	0x20000018

08009c80 <memset>:
 8009c80:	4402      	add	r2, r0
 8009c82:	4603      	mov	r3, r0
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d100      	bne.n	8009c8a <memset+0xa>
 8009c88:	4770      	bx	lr
 8009c8a:	f803 1b01 	strb.w	r1, [r3], #1
 8009c8e:	e7f9      	b.n	8009c84 <memset+0x4>

08009c90 <_localeconv_r>:
 8009c90:	4800      	ldr	r0, [pc, #0]	@ (8009c94 <_localeconv_r+0x4>)
 8009c92:	4770      	bx	lr
 8009c94:	20000158 	.word	0x20000158

08009c98 <_close_r>:
 8009c98:	b538      	push	{r3, r4, r5, lr}
 8009c9a:	4d06      	ldr	r5, [pc, #24]	@ (8009cb4 <_close_r+0x1c>)
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	4604      	mov	r4, r0
 8009ca0:	4608      	mov	r0, r1
 8009ca2:	602b      	str	r3, [r5, #0]
 8009ca4:	f7fb f87f 	bl	8004da6 <_close>
 8009ca8:	1c43      	adds	r3, r0, #1
 8009caa:	d102      	bne.n	8009cb2 <_close_r+0x1a>
 8009cac:	682b      	ldr	r3, [r5, #0]
 8009cae:	b103      	cbz	r3, 8009cb2 <_close_r+0x1a>
 8009cb0:	6023      	str	r3, [r4, #0]
 8009cb2:	bd38      	pop	{r3, r4, r5, pc}
 8009cb4:	20000eb0 	.word	0x20000eb0

08009cb8 <_lseek_r>:
 8009cb8:	b538      	push	{r3, r4, r5, lr}
 8009cba:	4d07      	ldr	r5, [pc, #28]	@ (8009cd8 <_lseek_r+0x20>)
 8009cbc:	4604      	mov	r4, r0
 8009cbe:	4608      	mov	r0, r1
 8009cc0:	4611      	mov	r1, r2
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	602a      	str	r2, [r5, #0]
 8009cc6:	461a      	mov	r2, r3
 8009cc8:	f7fb f894 	bl	8004df4 <_lseek>
 8009ccc:	1c43      	adds	r3, r0, #1
 8009cce:	d102      	bne.n	8009cd6 <_lseek_r+0x1e>
 8009cd0:	682b      	ldr	r3, [r5, #0]
 8009cd2:	b103      	cbz	r3, 8009cd6 <_lseek_r+0x1e>
 8009cd4:	6023      	str	r3, [r4, #0]
 8009cd6:	bd38      	pop	{r3, r4, r5, pc}
 8009cd8:	20000eb0 	.word	0x20000eb0

08009cdc <_read_r>:
 8009cdc:	b538      	push	{r3, r4, r5, lr}
 8009cde:	4d07      	ldr	r5, [pc, #28]	@ (8009cfc <_read_r+0x20>)
 8009ce0:	4604      	mov	r4, r0
 8009ce2:	4608      	mov	r0, r1
 8009ce4:	4611      	mov	r1, r2
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	602a      	str	r2, [r5, #0]
 8009cea:	461a      	mov	r2, r3
 8009cec:	f7fb f822 	bl	8004d34 <_read>
 8009cf0:	1c43      	adds	r3, r0, #1
 8009cf2:	d102      	bne.n	8009cfa <_read_r+0x1e>
 8009cf4:	682b      	ldr	r3, [r5, #0]
 8009cf6:	b103      	cbz	r3, 8009cfa <_read_r+0x1e>
 8009cf8:	6023      	str	r3, [r4, #0]
 8009cfa:	bd38      	pop	{r3, r4, r5, pc}
 8009cfc:	20000eb0 	.word	0x20000eb0

08009d00 <_write_r>:
 8009d00:	b538      	push	{r3, r4, r5, lr}
 8009d02:	4d07      	ldr	r5, [pc, #28]	@ (8009d20 <_write_r+0x20>)
 8009d04:	4604      	mov	r4, r0
 8009d06:	4608      	mov	r0, r1
 8009d08:	4611      	mov	r1, r2
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	602a      	str	r2, [r5, #0]
 8009d0e:	461a      	mov	r2, r3
 8009d10:	f7fb f82d 	bl	8004d6e <_write>
 8009d14:	1c43      	adds	r3, r0, #1
 8009d16:	d102      	bne.n	8009d1e <_write_r+0x1e>
 8009d18:	682b      	ldr	r3, [r5, #0]
 8009d1a:	b103      	cbz	r3, 8009d1e <_write_r+0x1e>
 8009d1c:	6023      	str	r3, [r4, #0]
 8009d1e:	bd38      	pop	{r3, r4, r5, pc}
 8009d20:	20000eb0 	.word	0x20000eb0

08009d24 <__errno>:
 8009d24:	4b01      	ldr	r3, [pc, #4]	@ (8009d2c <__errno+0x8>)
 8009d26:	6818      	ldr	r0, [r3, #0]
 8009d28:	4770      	bx	lr
 8009d2a:	bf00      	nop
 8009d2c:	20000018 	.word	0x20000018

08009d30 <__libc_init_array>:
 8009d30:	b570      	push	{r4, r5, r6, lr}
 8009d32:	4d0d      	ldr	r5, [pc, #52]	@ (8009d68 <__libc_init_array+0x38>)
 8009d34:	4c0d      	ldr	r4, [pc, #52]	@ (8009d6c <__libc_init_array+0x3c>)
 8009d36:	1b64      	subs	r4, r4, r5
 8009d38:	10a4      	asrs	r4, r4, #2
 8009d3a:	2600      	movs	r6, #0
 8009d3c:	42a6      	cmp	r6, r4
 8009d3e:	d109      	bne.n	8009d54 <__libc_init_array+0x24>
 8009d40:	4d0b      	ldr	r5, [pc, #44]	@ (8009d70 <__libc_init_array+0x40>)
 8009d42:	4c0c      	ldr	r4, [pc, #48]	@ (8009d74 <__libc_init_array+0x44>)
 8009d44:	f002 fc32 	bl	800c5ac <_init>
 8009d48:	1b64      	subs	r4, r4, r5
 8009d4a:	10a4      	asrs	r4, r4, #2
 8009d4c:	2600      	movs	r6, #0
 8009d4e:	42a6      	cmp	r6, r4
 8009d50:	d105      	bne.n	8009d5e <__libc_init_array+0x2e>
 8009d52:	bd70      	pop	{r4, r5, r6, pc}
 8009d54:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d58:	4798      	blx	r3
 8009d5a:	3601      	adds	r6, #1
 8009d5c:	e7ee      	b.n	8009d3c <__libc_init_array+0xc>
 8009d5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d62:	4798      	blx	r3
 8009d64:	3601      	adds	r6, #1
 8009d66:	e7f2      	b.n	8009d4e <__libc_init_array+0x1e>
 8009d68:	0800d8b4 	.word	0x0800d8b4
 8009d6c:	0800d8b4 	.word	0x0800d8b4
 8009d70:	0800d8b4 	.word	0x0800d8b4
 8009d74:	0800d8b8 	.word	0x0800d8b8

08009d78 <__retarget_lock_init_recursive>:
 8009d78:	4770      	bx	lr

08009d7a <__retarget_lock_acquire_recursive>:
 8009d7a:	4770      	bx	lr

08009d7c <__retarget_lock_release_recursive>:
 8009d7c:	4770      	bx	lr

08009d7e <memcpy>:
 8009d7e:	440a      	add	r2, r1
 8009d80:	4291      	cmp	r1, r2
 8009d82:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d86:	d100      	bne.n	8009d8a <memcpy+0xc>
 8009d88:	4770      	bx	lr
 8009d8a:	b510      	push	{r4, lr}
 8009d8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d94:	4291      	cmp	r1, r2
 8009d96:	d1f9      	bne.n	8009d8c <memcpy+0xe>
 8009d98:	bd10      	pop	{r4, pc}

08009d9a <quorem>:
 8009d9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d9e:	6903      	ldr	r3, [r0, #16]
 8009da0:	690c      	ldr	r4, [r1, #16]
 8009da2:	42a3      	cmp	r3, r4
 8009da4:	4607      	mov	r7, r0
 8009da6:	db7e      	blt.n	8009ea6 <quorem+0x10c>
 8009da8:	3c01      	subs	r4, #1
 8009daa:	f101 0814 	add.w	r8, r1, #20
 8009dae:	00a3      	lsls	r3, r4, #2
 8009db0:	f100 0514 	add.w	r5, r0, #20
 8009db4:	9300      	str	r3, [sp, #0]
 8009db6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009dba:	9301      	str	r3, [sp, #4]
 8009dbc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009dc0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009dc4:	3301      	adds	r3, #1
 8009dc6:	429a      	cmp	r2, r3
 8009dc8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009dcc:	fbb2 f6f3 	udiv	r6, r2, r3
 8009dd0:	d32e      	bcc.n	8009e30 <quorem+0x96>
 8009dd2:	f04f 0a00 	mov.w	sl, #0
 8009dd6:	46c4      	mov	ip, r8
 8009dd8:	46ae      	mov	lr, r5
 8009dda:	46d3      	mov	fp, sl
 8009ddc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009de0:	b298      	uxth	r0, r3
 8009de2:	fb06 a000 	mla	r0, r6, r0, sl
 8009de6:	0c02      	lsrs	r2, r0, #16
 8009de8:	0c1b      	lsrs	r3, r3, #16
 8009dea:	fb06 2303 	mla	r3, r6, r3, r2
 8009dee:	f8de 2000 	ldr.w	r2, [lr]
 8009df2:	b280      	uxth	r0, r0
 8009df4:	b292      	uxth	r2, r2
 8009df6:	1a12      	subs	r2, r2, r0
 8009df8:	445a      	add	r2, fp
 8009dfa:	f8de 0000 	ldr.w	r0, [lr]
 8009dfe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009e02:	b29b      	uxth	r3, r3
 8009e04:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009e08:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009e0c:	b292      	uxth	r2, r2
 8009e0e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009e12:	45e1      	cmp	r9, ip
 8009e14:	f84e 2b04 	str.w	r2, [lr], #4
 8009e18:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009e1c:	d2de      	bcs.n	8009ddc <quorem+0x42>
 8009e1e:	9b00      	ldr	r3, [sp, #0]
 8009e20:	58eb      	ldr	r3, [r5, r3]
 8009e22:	b92b      	cbnz	r3, 8009e30 <quorem+0x96>
 8009e24:	9b01      	ldr	r3, [sp, #4]
 8009e26:	3b04      	subs	r3, #4
 8009e28:	429d      	cmp	r5, r3
 8009e2a:	461a      	mov	r2, r3
 8009e2c:	d32f      	bcc.n	8009e8e <quorem+0xf4>
 8009e2e:	613c      	str	r4, [r7, #16]
 8009e30:	4638      	mov	r0, r7
 8009e32:	f001 f97f 	bl	800b134 <__mcmp>
 8009e36:	2800      	cmp	r0, #0
 8009e38:	db25      	blt.n	8009e86 <quorem+0xec>
 8009e3a:	4629      	mov	r1, r5
 8009e3c:	2000      	movs	r0, #0
 8009e3e:	f858 2b04 	ldr.w	r2, [r8], #4
 8009e42:	f8d1 c000 	ldr.w	ip, [r1]
 8009e46:	fa1f fe82 	uxth.w	lr, r2
 8009e4a:	fa1f f38c 	uxth.w	r3, ip
 8009e4e:	eba3 030e 	sub.w	r3, r3, lr
 8009e52:	4403      	add	r3, r0
 8009e54:	0c12      	lsrs	r2, r2, #16
 8009e56:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009e5a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009e5e:	b29b      	uxth	r3, r3
 8009e60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e64:	45c1      	cmp	r9, r8
 8009e66:	f841 3b04 	str.w	r3, [r1], #4
 8009e6a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009e6e:	d2e6      	bcs.n	8009e3e <quorem+0xa4>
 8009e70:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e78:	b922      	cbnz	r2, 8009e84 <quorem+0xea>
 8009e7a:	3b04      	subs	r3, #4
 8009e7c:	429d      	cmp	r5, r3
 8009e7e:	461a      	mov	r2, r3
 8009e80:	d30b      	bcc.n	8009e9a <quorem+0x100>
 8009e82:	613c      	str	r4, [r7, #16]
 8009e84:	3601      	adds	r6, #1
 8009e86:	4630      	mov	r0, r6
 8009e88:	b003      	add	sp, #12
 8009e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e8e:	6812      	ldr	r2, [r2, #0]
 8009e90:	3b04      	subs	r3, #4
 8009e92:	2a00      	cmp	r2, #0
 8009e94:	d1cb      	bne.n	8009e2e <quorem+0x94>
 8009e96:	3c01      	subs	r4, #1
 8009e98:	e7c6      	b.n	8009e28 <quorem+0x8e>
 8009e9a:	6812      	ldr	r2, [r2, #0]
 8009e9c:	3b04      	subs	r3, #4
 8009e9e:	2a00      	cmp	r2, #0
 8009ea0:	d1ef      	bne.n	8009e82 <quorem+0xe8>
 8009ea2:	3c01      	subs	r4, #1
 8009ea4:	e7ea      	b.n	8009e7c <quorem+0xe2>
 8009ea6:	2000      	movs	r0, #0
 8009ea8:	e7ee      	b.n	8009e88 <quorem+0xee>
 8009eaa:	0000      	movs	r0, r0
 8009eac:	0000      	movs	r0, r0
	...

08009eb0 <_dtoa_r>:
 8009eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb4:	69c7      	ldr	r7, [r0, #28]
 8009eb6:	b097      	sub	sp, #92	@ 0x5c
 8009eb8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009ebc:	ec55 4b10 	vmov	r4, r5, d0
 8009ec0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009ec2:	9107      	str	r1, [sp, #28]
 8009ec4:	4681      	mov	r9, r0
 8009ec6:	920c      	str	r2, [sp, #48]	@ 0x30
 8009ec8:	9311      	str	r3, [sp, #68]	@ 0x44
 8009eca:	b97f      	cbnz	r7, 8009eec <_dtoa_r+0x3c>
 8009ecc:	2010      	movs	r0, #16
 8009ece:	f000 fe09 	bl	800aae4 <malloc>
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	f8c9 001c 	str.w	r0, [r9, #28]
 8009ed8:	b920      	cbnz	r0, 8009ee4 <_dtoa_r+0x34>
 8009eda:	4ba9      	ldr	r3, [pc, #676]	@ (800a180 <_dtoa_r+0x2d0>)
 8009edc:	21ef      	movs	r1, #239	@ 0xef
 8009ede:	48a9      	ldr	r0, [pc, #676]	@ (800a184 <_dtoa_r+0x2d4>)
 8009ee0:	f001 fc5e 	bl	800b7a0 <__assert_func>
 8009ee4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009ee8:	6007      	str	r7, [r0, #0]
 8009eea:	60c7      	str	r7, [r0, #12]
 8009eec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009ef0:	6819      	ldr	r1, [r3, #0]
 8009ef2:	b159      	cbz	r1, 8009f0c <_dtoa_r+0x5c>
 8009ef4:	685a      	ldr	r2, [r3, #4]
 8009ef6:	604a      	str	r2, [r1, #4]
 8009ef8:	2301      	movs	r3, #1
 8009efa:	4093      	lsls	r3, r2
 8009efc:	608b      	str	r3, [r1, #8]
 8009efe:	4648      	mov	r0, r9
 8009f00:	f000 fee6 	bl	800acd0 <_Bfree>
 8009f04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	601a      	str	r2, [r3, #0]
 8009f0c:	1e2b      	subs	r3, r5, #0
 8009f0e:	bfb9      	ittee	lt
 8009f10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009f14:	9305      	strlt	r3, [sp, #20]
 8009f16:	2300      	movge	r3, #0
 8009f18:	6033      	strge	r3, [r6, #0]
 8009f1a:	9f05      	ldr	r7, [sp, #20]
 8009f1c:	4b9a      	ldr	r3, [pc, #616]	@ (800a188 <_dtoa_r+0x2d8>)
 8009f1e:	bfbc      	itt	lt
 8009f20:	2201      	movlt	r2, #1
 8009f22:	6032      	strlt	r2, [r6, #0]
 8009f24:	43bb      	bics	r3, r7
 8009f26:	d112      	bne.n	8009f4e <_dtoa_r+0x9e>
 8009f28:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009f2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009f2e:	6013      	str	r3, [r2, #0]
 8009f30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009f34:	4323      	orrs	r3, r4
 8009f36:	f000 855a 	beq.w	800a9ee <_dtoa_r+0xb3e>
 8009f3a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f3c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a19c <_dtoa_r+0x2ec>
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	f000 855c 	beq.w	800a9fe <_dtoa_r+0xb4e>
 8009f46:	f10a 0303 	add.w	r3, sl, #3
 8009f4a:	f000 bd56 	b.w	800a9fa <_dtoa_r+0xb4a>
 8009f4e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009f52:	2200      	movs	r2, #0
 8009f54:	ec51 0b17 	vmov	r0, r1, d7
 8009f58:	2300      	movs	r3, #0
 8009f5a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009f5e:	f7f6 fdd3 	bl	8000b08 <__aeabi_dcmpeq>
 8009f62:	4680      	mov	r8, r0
 8009f64:	b158      	cbz	r0, 8009f7e <_dtoa_r+0xce>
 8009f66:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009f68:	2301      	movs	r3, #1
 8009f6a:	6013      	str	r3, [r2, #0]
 8009f6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f6e:	b113      	cbz	r3, 8009f76 <_dtoa_r+0xc6>
 8009f70:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009f72:	4b86      	ldr	r3, [pc, #536]	@ (800a18c <_dtoa_r+0x2dc>)
 8009f74:	6013      	str	r3, [r2, #0]
 8009f76:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a1a0 <_dtoa_r+0x2f0>
 8009f7a:	f000 bd40 	b.w	800a9fe <_dtoa_r+0xb4e>
 8009f7e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009f82:	aa14      	add	r2, sp, #80	@ 0x50
 8009f84:	a915      	add	r1, sp, #84	@ 0x54
 8009f86:	4648      	mov	r0, r9
 8009f88:	f001 f984 	bl	800b294 <__d2b>
 8009f8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009f90:	9002      	str	r0, [sp, #8]
 8009f92:	2e00      	cmp	r6, #0
 8009f94:	d078      	beq.n	800a088 <_dtoa_r+0x1d8>
 8009f96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f98:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009f9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009fa0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009fa4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009fa8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009fac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009fb0:	4619      	mov	r1, r3
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	4b76      	ldr	r3, [pc, #472]	@ (800a190 <_dtoa_r+0x2e0>)
 8009fb6:	f7f6 f987 	bl	80002c8 <__aeabi_dsub>
 8009fba:	a36b      	add	r3, pc, #428	@ (adr r3, 800a168 <_dtoa_r+0x2b8>)
 8009fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc0:	f7f6 fb3a 	bl	8000638 <__aeabi_dmul>
 8009fc4:	a36a      	add	r3, pc, #424	@ (adr r3, 800a170 <_dtoa_r+0x2c0>)
 8009fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fca:	f7f6 f97f 	bl	80002cc <__adddf3>
 8009fce:	4604      	mov	r4, r0
 8009fd0:	4630      	mov	r0, r6
 8009fd2:	460d      	mov	r5, r1
 8009fd4:	f7f6 fac6 	bl	8000564 <__aeabi_i2d>
 8009fd8:	a367      	add	r3, pc, #412	@ (adr r3, 800a178 <_dtoa_r+0x2c8>)
 8009fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fde:	f7f6 fb2b 	bl	8000638 <__aeabi_dmul>
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	460b      	mov	r3, r1
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	4629      	mov	r1, r5
 8009fea:	f7f6 f96f 	bl	80002cc <__adddf3>
 8009fee:	4604      	mov	r4, r0
 8009ff0:	460d      	mov	r5, r1
 8009ff2:	f7f6 fdd1 	bl	8000b98 <__aeabi_d2iz>
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	4607      	mov	r7, r0
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	4620      	mov	r0, r4
 8009ffe:	4629      	mov	r1, r5
 800a000:	f7f6 fd8c 	bl	8000b1c <__aeabi_dcmplt>
 800a004:	b140      	cbz	r0, 800a018 <_dtoa_r+0x168>
 800a006:	4638      	mov	r0, r7
 800a008:	f7f6 faac 	bl	8000564 <__aeabi_i2d>
 800a00c:	4622      	mov	r2, r4
 800a00e:	462b      	mov	r3, r5
 800a010:	f7f6 fd7a 	bl	8000b08 <__aeabi_dcmpeq>
 800a014:	b900      	cbnz	r0, 800a018 <_dtoa_r+0x168>
 800a016:	3f01      	subs	r7, #1
 800a018:	2f16      	cmp	r7, #22
 800a01a:	d852      	bhi.n	800a0c2 <_dtoa_r+0x212>
 800a01c:	4b5d      	ldr	r3, [pc, #372]	@ (800a194 <_dtoa_r+0x2e4>)
 800a01e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a026:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a02a:	f7f6 fd77 	bl	8000b1c <__aeabi_dcmplt>
 800a02e:	2800      	cmp	r0, #0
 800a030:	d049      	beq.n	800a0c6 <_dtoa_r+0x216>
 800a032:	3f01      	subs	r7, #1
 800a034:	2300      	movs	r3, #0
 800a036:	9310      	str	r3, [sp, #64]	@ 0x40
 800a038:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a03a:	1b9b      	subs	r3, r3, r6
 800a03c:	1e5a      	subs	r2, r3, #1
 800a03e:	bf45      	ittet	mi
 800a040:	f1c3 0301 	rsbmi	r3, r3, #1
 800a044:	9300      	strmi	r3, [sp, #0]
 800a046:	2300      	movpl	r3, #0
 800a048:	2300      	movmi	r3, #0
 800a04a:	9206      	str	r2, [sp, #24]
 800a04c:	bf54      	ite	pl
 800a04e:	9300      	strpl	r3, [sp, #0]
 800a050:	9306      	strmi	r3, [sp, #24]
 800a052:	2f00      	cmp	r7, #0
 800a054:	db39      	blt.n	800a0ca <_dtoa_r+0x21a>
 800a056:	9b06      	ldr	r3, [sp, #24]
 800a058:	970d      	str	r7, [sp, #52]	@ 0x34
 800a05a:	443b      	add	r3, r7
 800a05c:	9306      	str	r3, [sp, #24]
 800a05e:	2300      	movs	r3, #0
 800a060:	9308      	str	r3, [sp, #32]
 800a062:	9b07      	ldr	r3, [sp, #28]
 800a064:	2b09      	cmp	r3, #9
 800a066:	d863      	bhi.n	800a130 <_dtoa_r+0x280>
 800a068:	2b05      	cmp	r3, #5
 800a06a:	bfc4      	itt	gt
 800a06c:	3b04      	subgt	r3, #4
 800a06e:	9307      	strgt	r3, [sp, #28]
 800a070:	9b07      	ldr	r3, [sp, #28]
 800a072:	f1a3 0302 	sub.w	r3, r3, #2
 800a076:	bfcc      	ite	gt
 800a078:	2400      	movgt	r4, #0
 800a07a:	2401      	movle	r4, #1
 800a07c:	2b03      	cmp	r3, #3
 800a07e:	d863      	bhi.n	800a148 <_dtoa_r+0x298>
 800a080:	e8df f003 	tbb	[pc, r3]
 800a084:	2b375452 	.word	0x2b375452
 800a088:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a08c:	441e      	add	r6, r3
 800a08e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a092:	2b20      	cmp	r3, #32
 800a094:	bfc1      	itttt	gt
 800a096:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a09a:	409f      	lslgt	r7, r3
 800a09c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a0a0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a0a4:	bfd6      	itet	le
 800a0a6:	f1c3 0320 	rsble	r3, r3, #32
 800a0aa:	ea47 0003 	orrgt.w	r0, r7, r3
 800a0ae:	fa04 f003 	lslle.w	r0, r4, r3
 800a0b2:	f7f6 fa47 	bl	8000544 <__aeabi_ui2d>
 800a0b6:	2201      	movs	r2, #1
 800a0b8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a0bc:	3e01      	subs	r6, #1
 800a0be:	9212      	str	r2, [sp, #72]	@ 0x48
 800a0c0:	e776      	b.n	8009fb0 <_dtoa_r+0x100>
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	e7b7      	b.n	800a036 <_dtoa_r+0x186>
 800a0c6:	9010      	str	r0, [sp, #64]	@ 0x40
 800a0c8:	e7b6      	b.n	800a038 <_dtoa_r+0x188>
 800a0ca:	9b00      	ldr	r3, [sp, #0]
 800a0cc:	1bdb      	subs	r3, r3, r7
 800a0ce:	9300      	str	r3, [sp, #0]
 800a0d0:	427b      	negs	r3, r7
 800a0d2:	9308      	str	r3, [sp, #32]
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	930d      	str	r3, [sp, #52]	@ 0x34
 800a0d8:	e7c3      	b.n	800a062 <_dtoa_r+0x1b2>
 800a0da:	2301      	movs	r3, #1
 800a0dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0e0:	eb07 0b03 	add.w	fp, r7, r3
 800a0e4:	f10b 0301 	add.w	r3, fp, #1
 800a0e8:	2b01      	cmp	r3, #1
 800a0ea:	9303      	str	r3, [sp, #12]
 800a0ec:	bfb8      	it	lt
 800a0ee:	2301      	movlt	r3, #1
 800a0f0:	e006      	b.n	800a100 <_dtoa_r+0x250>
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	dd28      	ble.n	800a14e <_dtoa_r+0x29e>
 800a0fc:	469b      	mov	fp, r3
 800a0fe:	9303      	str	r3, [sp, #12]
 800a100:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a104:	2100      	movs	r1, #0
 800a106:	2204      	movs	r2, #4
 800a108:	f102 0514 	add.w	r5, r2, #20
 800a10c:	429d      	cmp	r5, r3
 800a10e:	d926      	bls.n	800a15e <_dtoa_r+0x2ae>
 800a110:	6041      	str	r1, [r0, #4]
 800a112:	4648      	mov	r0, r9
 800a114:	f000 fd9c 	bl	800ac50 <_Balloc>
 800a118:	4682      	mov	sl, r0
 800a11a:	2800      	cmp	r0, #0
 800a11c:	d142      	bne.n	800a1a4 <_dtoa_r+0x2f4>
 800a11e:	4b1e      	ldr	r3, [pc, #120]	@ (800a198 <_dtoa_r+0x2e8>)
 800a120:	4602      	mov	r2, r0
 800a122:	f240 11af 	movw	r1, #431	@ 0x1af
 800a126:	e6da      	b.n	8009ede <_dtoa_r+0x2e>
 800a128:	2300      	movs	r3, #0
 800a12a:	e7e3      	b.n	800a0f4 <_dtoa_r+0x244>
 800a12c:	2300      	movs	r3, #0
 800a12e:	e7d5      	b.n	800a0dc <_dtoa_r+0x22c>
 800a130:	2401      	movs	r4, #1
 800a132:	2300      	movs	r3, #0
 800a134:	9307      	str	r3, [sp, #28]
 800a136:	9409      	str	r4, [sp, #36]	@ 0x24
 800a138:	f04f 3bff 	mov.w	fp, #4294967295
 800a13c:	2200      	movs	r2, #0
 800a13e:	f8cd b00c 	str.w	fp, [sp, #12]
 800a142:	2312      	movs	r3, #18
 800a144:	920c      	str	r2, [sp, #48]	@ 0x30
 800a146:	e7db      	b.n	800a100 <_dtoa_r+0x250>
 800a148:	2301      	movs	r3, #1
 800a14a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a14c:	e7f4      	b.n	800a138 <_dtoa_r+0x288>
 800a14e:	f04f 0b01 	mov.w	fp, #1
 800a152:	f8cd b00c 	str.w	fp, [sp, #12]
 800a156:	465b      	mov	r3, fp
 800a158:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a15c:	e7d0      	b.n	800a100 <_dtoa_r+0x250>
 800a15e:	3101      	adds	r1, #1
 800a160:	0052      	lsls	r2, r2, #1
 800a162:	e7d1      	b.n	800a108 <_dtoa_r+0x258>
 800a164:	f3af 8000 	nop.w
 800a168:	636f4361 	.word	0x636f4361
 800a16c:	3fd287a7 	.word	0x3fd287a7
 800a170:	8b60c8b3 	.word	0x8b60c8b3
 800a174:	3fc68a28 	.word	0x3fc68a28
 800a178:	509f79fb 	.word	0x509f79fb
 800a17c:	3fd34413 	.word	0x3fd34413
 800a180:	0800d55d 	.word	0x0800d55d
 800a184:	0800d574 	.word	0x0800d574
 800a188:	7ff00000 	.word	0x7ff00000
 800a18c:	0800d52d 	.word	0x0800d52d
 800a190:	3ff80000 	.word	0x3ff80000
 800a194:	0800d6c8 	.word	0x0800d6c8
 800a198:	0800d5cc 	.word	0x0800d5cc
 800a19c:	0800d559 	.word	0x0800d559
 800a1a0:	0800d52c 	.word	0x0800d52c
 800a1a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a1a8:	6018      	str	r0, [r3, #0]
 800a1aa:	9b03      	ldr	r3, [sp, #12]
 800a1ac:	2b0e      	cmp	r3, #14
 800a1ae:	f200 80a1 	bhi.w	800a2f4 <_dtoa_r+0x444>
 800a1b2:	2c00      	cmp	r4, #0
 800a1b4:	f000 809e 	beq.w	800a2f4 <_dtoa_r+0x444>
 800a1b8:	2f00      	cmp	r7, #0
 800a1ba:	dd33      	ble.n	800a224 <_dtoa_r+0x374>
 800a1bc:	4b9c      	ldr	r3, [pc, #624]	@ (800a430 <_dtoa_r+0x580>)
 800a1be:	f007 020f 	and.w	r2, r7, #15
 800a1c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1c6:	ed93 7b00 	vldr	d7, [r3]
 800a1ca:	05f8      	lsls	r0, r7, #23
 800a1cc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a1d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a1d4:	d516      	bpl.n	800a204 <_dtoa_r+0x354>
 800a1d6:	4b97      	ldr	r3, [pc, #604]	@ (800a434 <_dtoa_r+0x584>)
 800a1d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a1dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a1e0:	f7f6 fb54 	bl	800088c <__aeabi_ddiv>
 800a1e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a1e8:	f004 040f 	and.w	r4, r4, #15
 800a1ec:	2603      	movs	r6, #3
 800a1ee:	4d91      	ldr	r5, [pc, #580]	@ (800a434 <_dtoa_r+0x584>)
 800a1f0:	b954      	cbnz	r4, 800a208 <_dtoa_r+0x358>
 800a1f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a1f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1fa:	f7f6 fb47 	bl	800088c <__aeabi_ddiv>
 800a1fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a202:	e028      	b.n	800a256 <_dtoa_r+0x3a6>
 800a204:	2602      	movs	r6, #2
 800a206:	e7f2      	b.n	800a1ee <_dtoa_r+0x33e>
 800a208:	07e1      	lsls	r1, r4, #31
 800a20a:	d508      	bpl.n	800a21e <_dtoa_r+0x36e>
 800a20c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a210:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a214:	f7f6 fa10 	bl	8000638 <__aeabi_dmul>
 800a218:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a21c:	3601      	adds	r6, #1
 800a21e:	1064      	asrs	r4, r4, #1
 800a220:	3508      	adds	r5, #8
 800a222:	e7e5      	b.n	800a1f0 <_dtoa_r+0x340>
 800a224:	f000 80af 	beq.w	800a386 <_dtoa_r+0x4d6>
 800a228:	427c      	negs	r4, r7
 800a22a:	4b81      	ldr	r3, [pc, #516]	@ (800a430 <_dtoa_r+0x580>)
 800a22c:	4d81      	ldr	r5, [pc, #516]	@ (800a434 <_dtoa_r+0x584>)
 800a22e:	f004 020f 	and.w	r2, r4, #15
 800a232:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a23a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a23e:	f7f6 f9fb 	bl	8000638 <__aeabi_dmul>
 800a242:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a246:	1124      	asrs	r4, r4, #4
 800a248:	2300      	movs	r3, #0
 800a24a:	2602      	movs	r6, #2
 800a24c:	2c00      	cmp	r4, #0
 800a24e:	f040 808f 	bne.w	800a370 <_dtoa_r+0x4c0>
 800a252:	2b00      	cmp	r3, #0
 800a254:	d1d3      	bne.n	800a1fe <_dtoa_r+0x34e>
 800a256:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a258:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	f000 8094 	beq.w	800a38a <_dtoa_r+0x4da>
 800a262:	4b75      	ldr	r3, [pc, #468]	@ (800a438 <_dtoa_r+0x588>)
 800a264:	2200      	movs	r2, #0
 800a266:	4620      	mov	r0, r4
 800a268:	4629      	mov	r1, r5
 800a26a:	f7f6 fc57 	bl	8000b1c <__aeabi_dcmplt>
 800a26e:	2800      	cmp	r0, #0
 800a270:	f000 808b 	beq.w	800a38a <_dtoa_r+0x4da>
 800a274:	9b03      	ldr	r3, [sp, #12]
 800a276:	2b00      	cmp	r3, #0
 800a278:	f000 8087 	beq.w	800a38a <_dtoa_r+0x4da>
 800a27c:	f1bb 0f00 	cmp.w	fp, #0
 800a280:	dd34      	ble.n	800a2ec <_dtoa_r+0x43c>
 800a282:	4620      	mov	r0, r4
 800a284:	4b6d      	ldr	r3, [pc, #436]	@ (800a43c <_dtoa_r+0x58c>)
 800a286:	2200      	movs	r2, #0
 800a288:	4629      	mov	r1, r5
 800a28a:	f7f6 f9d5 	bl	8000638 <__aeabi_dmul>
 800a28e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a292:	f107 38ff 	add.w	r8, r7, #4294967295
 800a296:	3601      	adds	r6, #1
 800a298:	465c      	mov	r4, fp
 800a29a:	4630      	mov	r0, r6
 800a29c:	f7f6 f962 	bl	8000564 <__aeabi_i2d>
 800a2a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2a4:	f7f6 f9c8 	bl	8000638 <__aeabi_dmul>
 800a2a8:	4b65      	ldr	r3, [pc, #404]	@ (800a440 <_dtoa_r+0x590>)
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	f7f6 f80e 	bl	80002cc <__adddf3>
 800a2b0:	4605      	mov	r5, r0
 800a2b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a2b6:	2c00      	cmp	r4, #0
 800a2b8:	d16a      	bne.n	800a390 <_dtoa_r+0x4e0>
 800a2ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a2be:	4b61      	ldr	r3, [pc, #388]	@ (800a444 <_dtoa_r+0x594>)
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	f7f6 f801 	bl	80002c8 <__aeabi_dsub>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	460b      	mov	r3, r1
 800a2ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a2ce:	462a      	mov	r2, r5
 800a2d0:	4633      	mov	r3, r6
 800a2d2:	f7f6 fc41 	bl	8000b58 <__aeabi_dcmpgt>
 800a2d6:	2800      	cmp	r0, #0
 800a2d8:	f040 8298 	bne.w	800a80c <_dtoa_r+0x95c>
 800a2dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a2e0:	462a      	mov	r2, r5
 800a2e2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a2e6:	f7f6 fc19 	bl	8000b1c <__aeabi_dcmplt>
 800a2ea:	bb38      	cbnz	r0, 800a33c <_dtoa_r+0x48c>
 800a2ec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a2f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a2f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	f2c0 8157 	blt.w	800a5aa <_dtoa_r+0x6fa>
 800a2fc:	2f0e      	cmp	r7, #14
 800a2fe:	f300 8154 	bgt.w	800a5aa <_dtoa_r+0x6fa>
 800a302:	4b4b      	ldr	r3, [pc, #300]	@ (800a430 <_dtoa_r+0x580>)
 800a304:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a308:	ed93 7b00 	vldr	d7, [r3]
 800a30c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a30e:	2b00      	cmp	r3, #0
 800a310:	ed8d 7b00 	vstr	d7, [sp]
 800a314:	f280 80e5 	bge.w	800a4e2 <_dtoa_r+0x632>
 800a318:	9b03      	ldr	r3, [sp, #12]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	f300 80e1 	bgt.w	800a4e2 <_dtoa_r+0x632>
 800a320:	d10c      	bne.n	800a33c <_dtoa_r+0x48c>
 800a322:	4b48      	ldr	r3, [pc, #288]	@ (800a444 <_dtoa_r+0x594>)
 800a324:	2200      	movs	r2, #0
 800a326:	ec51 0b17 	vmov	r0, r1, d7
 800a32a:	f7f6 f985 	bl	8000638 <__aeabi_dmul>
 800a32e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a332:	f7f6 fc07 	bl	8000b44 <__aeabi_dcmpge>
 800a336:	2800      	cmp	r0, #0
 800a338:	f000 8266 	beq.w	800a808 <_dtoa_r+0x958>
 800a33c:	2400      	movs	r4, #0
 800a33e:	4625      	mov	r5, r4
 800a340:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a342:	4656      	mov	r6, sl
 800a344:	ea6f 0803 	mvn.w	r8, r3
 800a348:	2700      	movs	r7, #0
 800a34a:	4621      	mov	r1, r4
 800a34c:	4648      	mov	r0, r9
 800a34e:	f000 fcbf 	bl	800acd0 <_Bfree>
 800a352:	2d00      	cmp	r5, #0
 800a354:	f000 80bd 	beq.w	800a4d2 <_dtoa_r+0x622>
 800a358:	b12f      	cbz	r7, 800a366 <_dtoa_r+0x4b6>
 800a35a:	42af      	cmp	r7, r5
 800a35c:	d003      	beq.n	800a366 <_dtoa_r+0x4b6>
 800a35e:	4639      	mov	r1, r7
 800a360:	4648      	mov	r0, r9
 800a362:	f000 fcb5 	bl	800acd0 <_Bfree>
 800a366:	4629      	mov	r1, r5
 800a368:	4648      	mov	r0, r9
 800a36a:	f000 fcb1 	bl	800acd0 <_Bfree>
 800a36e:	e0b0      	b.n	800a4d2 <_dtoa_r+0x622>
 800a370:	07e2      	lsls	r2, r4, #31
 800a372:	d505      	bpl.n	800a380 <_dtoa_r+0x4d0>
 800a374:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a378:	f7f6 f95e 	bl	8000638 <__aeabi_dmul>
 800a37c:	3601      	adds	r6, #1
 800a37e:	2301      	movs	r3, #1
 800a380:	1064      	asrs	r4, r4, #1
 800a382:	3508      	adds	r5, #8
 800a384:	e762      	b.n	800a24c <_dtoa_r+0x39c>
 800a386:	2602      	movs	r6, #2
 800a388:	e765      	b.n	800a256 <_dtoa_r+0x3a6>
 800a38a:	9c03      	ldr	r4, [sp, #12]
 800a38c:	46b8      	mov	r8, r7
 800a38e:	e784      	b.n	800a29a <_dtoa_r+0x3ea>
 800a390:	4b27      	ldr	r3, [pc, #156]	@ (800a430 <_dtoa_r+0x580>)
 800a392:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a394:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a398:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a39c:	4454      	add	r4, sl
 800a39e:	2900      	cmp	r1, #0
 800a3a0:	d054      	beq.n	800a44c <_dtoa_r+0x59c>
 800a3a2:	4929      	ldr	r1, [pc, #164]	@ (800a448 <_dtoa_r+0x598>)
 800a3a4:	2000      	movs	r0, #0
 800a3a6:	f7f6 fa71 	bl	800088c <__aeabi_ddiv>
 800a3aa:	4633      	mov	r3, r6
 800a3ac:	462a      	mov	r2, r5
 800a3ae:	f7f5 ff8b 	bl	80002c8 <__aeabi_dsub>
 800a3b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a3b6:	4656      	mov	r6, sl
 800a3b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3bc:	f7f6 fbec 	bl	8000b98 <__aeabi_d2iz>
 800a3c0:	4605      	mov	r5, r0
 800a3c2:	f7f6 f8cf 	bl	8000564 <__aeabi_i2d>
 800a3c6:	4602      	mov	r2, r0
 800a3c8:	460b      	mov	r3, r1
 800a3ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3ce:	f7f5 ff7b 	bl	80002c8 <__aeabi_dsub>
 800a3d2:	3530      	adds	r5, #48	@ 0x30
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	460b      	mov	r3, r1
 800a3d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a3dc:	f806 5b01 	strb.w	r5, [r6], #1
 800a3e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a3e4:	f7f6 fb9a 	bl	8000b1c <__aeabi_dcmplt>
 800a3e8:	2800      	cmp	r0, #0
 800a3ea:	d172      	bne.n	800a4d2 <_dtoa_r+0x622>
 800a3ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a3f0:	4911      	ldr	r1, [pc, #68]	@ (800a438 <_dtoa_r+0x588>)
 800a3f2:	2000      	movs	r0, #0
 800a3f4:	f7f5 ff68 	bl	80002c8 <__aeabi_dsub>
 800a3f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a3fc:	f7f6 fb8e 	bl	8000b1c <__aeabi_dcmplt>
 800a400:	2800      	cmp	r0, #0
 800a402:	f040 80b4 	bne.w	800a56e <_dtoa_r+0x6be>
 800a406:	42a6      	cmp	r6, r4
 800a408:	f43f af70 	beq.w	800a2ec <_dtoa_r+0x43c>
 800a40c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a410:	4b0a      	ldr	r3, [pc, #40]	@ (800a43c <_dtoa_r+0x58c>)
 800a412:	2200      	movs	r2, #0
 800a414:	f7f6 f910 	bl	8000638 <__aeabi_dmul>
 800a418:	4b08      	ldr	r3, [pc, #32]	@ (800a43c <_dtoa_r+0x58c>)
 800a41a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a41e:	2200      	movs	r2, #0
 800a420:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a424:	f7f6 f908 	bl	8000638 <__aeabi_dmul>
 800a428:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a42c:	e7c4      	b.n	800a3b8 <_dtoa_r+0x508>
 800a42e:	bf00      	nop
 800a430:	0800d6c8 	.word	0x0800d6c8
 800a434:	0800d6a0 	.word	0x0800d6a0
 800a438:	3ff00000 	.word	0x3ff00000
 800a43c:	40240000 	.word	0x40240000
 800a440:	401c0000 	.word	0x401c0000
 800a444:	40140000 	.word	0x40140000
 800a448:	3fe00000 	.word	0x3fe00000
 800a44c:	4631      	mov	r1, r6
 800a44e:	4628      	mov	r0, r5
 800a450:	f7f6 f8f2 	bl	8000638 <__aeabi_dmul>
 800a454:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a458:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a45a:	4656      	mov	r6, sl
 800a45c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a460:	f7f6 fb9a 	bl	8000b98 <__aeabi_d2iz>
 800a464:	4605      	mov	r5, r0
 800a466:	f7f6 f87d 	bl	8000564 <__aeabi_i2d>
 800a46a:	4602      	mov	r2, r0
 800a46c:	460b      	mov	r3, r1
 800a46e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a472:	f7f5 ff29 	bl	80002c8 <__aeabi_dsub>
 800a476:	3530      	adds	r5, #48	@ 0x30
 800a478:	f806 5b01 	strb.w	r5, [r6], #1
 800a47c:	4602      	mov	r2, r0
 800a47e:	460b      	mov	r3, r1
 800a480:	42a6      	cmp	r6, r4
 800a482:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a486:	f04f 0200 	mov.w	r2, #0
 800a48a:	d124      	bne.n	800a4d6 <_dtoa_r+0x626>
 800a48c:	4baf      	ldr	r3, [pc, #700]	@ (800a74c <_dtoa_r+0x89c>)
 800a48e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a492:	f7f5 ff1b 	bl	80002cc <__adddf3>
 800a496:	4602      	mov	r2, r0
 800a498:	460b      	mov	r3, r1
 800a49a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a49e:	f7f6 fb5b 	bl	8000b58 <__aeabi_dcmpgt>
 800a4a2:	2800      	cmp	r0, #0
 800a4a4:	d163      	bne.n	800a56e <_dtoa_r+0x6be>
 800a4a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a4aa:	49a8      	ldr	r1, [pc, #672]	@ (800a74c <_dtoa_r+0x89c>)
 800a4ac:	2000      	movs	r0, #0
 800a4ae:	f7f5 ff0b 	bl	80002c8 <__aeabi_dsub>
 800a4b2:	4602      	mov	r2, r0
 800a4b4:	460b      	mov	r3, r1
 800a4b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a4ba:	f7f6 fb2f 	bl	8000b1c <__aeabi_dcmplt>
 800a4be:	2800      	cmp	r0, #0
 800a4c0:	f43f af14 	beq.w	800a2ec <_dtoa_r+0x43c>
 800a4c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a4c6:	1e73      	subs	r3, r6, #1
 800a4c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a4ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a4ce:	2b30      	cmp	r3, #48	@ 0x30
 800a4d0:	d0f8      	beq.n	800a4c4 <_dtoa_r+0x614>
 800a4d2:	4647      	mov	r7, r8
 800a4d4:	e03b      	b.n	800a54e <_dtoa_r+0x69e>
 800a4d6:	4b9e      	ldr	r3, [pc, #632]	@ (800a750 <_dtoa_r+0x8a0>)
 800a4d8:	f7f6 f8ae 	bl	8000638 <__aeabi_dmul>
 800a4dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a4e0:	e7bc      	b.n	800a45c <_dtoa_r+0x5ac>
 800a4e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a4e6:	4656      	mov	r6, sl
 800a4e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4ec:	4620      	mov	r0, r4
 800a4ee:	4629      	mov	r1, r5
 800a4f0:	f7f6 f9cc 	bl	800088c <__aeabi_ddiv>
 800a4f4:	f7f6 fb50 	bl	8000b98 <__aeabi_d2iz>
 800a4f8:	4680      	mov	r8, r0
 800a4fa:	f7f6 f833 	bl	8000564 <__aeabi_i2d>
 800a4fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a502:	f7f6 f899 	bl	8000638 <__aeabi_dmul>
 800a506:	4602      	mov	r2, r0
 800a508:	460b      	mov	r3, r1
 800a50a:	4620      	mov	r0, r4
 800a50c:	4629      	mov	r1, r5
 800a50e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a512:	f7f5 fed9 	bl	80002c8 <__aeabi_dsub>
 800a516:	f806 4b01 	strb.w	r4, [r6], #1
 800a51a:	9d03      	ldr	r5, [sp, #12]
 800a51c:	eba6 040a 	sub.w	r4, r6, sl
 800a520:	42a5      	cmp	r5, r4
 800a522:	4602      	mov	r2, r0
 800a524:	460b      	mov	r3, r1
 800a526:	d133      	bne.n	800a590 <_dtoa_r+0x6e0>
 800a528:	f7f5 fed0 	bl	80002cc <__adddf3>
 800a52c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a530:	4604      	mov	r4, r0
 800a532:	460d      	mov	r5, r1
 800a534:	f7f6 fb10 	bl	8000b58 <__aeabi_dcmpgt>
 800a538:	b9c0      	cbnz	r0, 800a56c <_dtoa_r+0x6bc>
 800a53a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a53e:	4620      	mov	r0, r4
 800a540:	4629      	mov	r1, r5
 800a542:	f7f6 fae1 	bl	8000b08 <__aeabi_dcmpeq>
 800a546:	b110      	cbz	r0, 800a54e <_dtoa_r+0x69e>
 800a548:	f018 0f01 	tst.w	r8, #1
 800a54c:	d10e      	bne.n	800a56c <_dtoa_r+0x6bc>
 800a54e:	9902      	ldr	r1, [sp, #8]
 800a550:	4648      	mov	r0, r9
 800a552:	f000 fbbd 	bl	800acd0 <_Bfree>
 800a556:	2300      	movs	r3, #0
 800a558:	7033      	strb	r3, [r6, #0]
 800a55a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a55c:	3701      	adds	r7, #1
 800a55e:	601f      	str	r7, [r3, #0]
 800a560:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a562:	2b00      	cmp	r3, #0
 800a564:	f000 824b 	beq.w	800a9fe <_dtoa_r+0xb4e>
 800a568:	601e      	str	r6, [r3, #0]
 800a56a:	e248      	b.n	800a9fe <_dtoa_r+0xb4e>
 800a56c:	46b8      	mov	r8, r7
 800a56e:	4633      	mov	r3, r6
 800a570:	461e      	mov	r6, r3
 800a572:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a576:	2a39      	cmp	r2, #57	@ 0x39
 800a578:	d106      	bne.n	800a588 <_dtoa_r+0x6d8>
 800a57a:	459a      	cmp	sl, r3
 800a57c:	d1f8      	bne.n	800a570 <_dtoa_r+0x6c0>
 800a57e:	2230      	movs	r2, #48	@ 0x30
 800a580:	f108 0801 	add.w	r8, r8, #1
 800a584:	f88a 2000 	strb.w	r2, [sl]
 800a588:	781a      	ldrb	r2, [r3, #0]
 800a58a:	3201      	adds	r2, #1
 800a58c:	701a      	strb	r2, [r3, #0]
 800a58e:	e7a0      	b.n	800a4d2 <_dtoa_r+0x622>
 800a590:	4b6f      	ldr	r3, [pc, #444]	@ (800a750 <_dtoa_r+0x8a0>)
 800a592:	2200      	movs	r2, #0
 800a594:	f7f6 f850 	bl	8000638 <__aeabi_dmul>
 800a598:	2200      	movs	r2, #0
 800a59a:	2300      	movs	r3, #0
 800a59c:	4604      	mov	r4, r0
 800a59e:	460d      	mov	r5, r1
 800a5a0:	f7f6 fab2 	bl	8000b08 <__aeabi_dcmpeq>
 800a5a4:	2800      	cmp	r0, #0
 800a5a6:	d09f      	beq.n	800a4e8 <_dtoa_r+0x638>
 800a5a8:	e7d1      	b.n	800a54e <_dtoa_r+0x69e>
 800a5aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5ac:	2a00      	cmp	r2, #0
 800a5ae:	f000 80ea 	beq.w	800a786 <_dtoa_r+0x8d6>
 800a5b2:	9a07      	ldr	r2, [sp, #28]
 800a5b4:	2a01      	cmp	r2, #1
 800a5b6:	f300 80cd 	bgt.w	800a754 <_dtoa_r+0x8a4>
 800a5ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a5bc:	2a00      	cmp	r2, #0
 800a5be:	f000 80c1 	beq.w	800a744 <_dtoa_r+0x894>
 800a5c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a5c6:	9c08      	ldr	r4, [sp, #32]
 800a5c8:	9e00      	ldr	r6, [sp, #0]
 800a5ca:	9a00      	ldr	r2, [sp, #0]
 800a5cc:	441a      	add	r2, r3
 800a5ce:	9200      	str	r2, [sp, #0]
 800a5d0:	9a06      	ldr	r2, [sp, #24]
 800a5d2:	2101      	movs	r1, #1
 800a5d4:	441a      	add	r2, r3
 800a5d6:	4648      	mov	r0, r9
 800a5d8:	9206      	str	r2, [sp, #24]
 800a5da:	f000 fc2d 	bl	800ae38 <__i2b>
 800a5de:	4605      	mov	r5, r0
 800a5e0:	b166      	cbz	r6, 800a5fc <_dtoa_r+0x74c>
 800a5e2:	9b06      	ldr	r3, [sp, #24]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	dd09      	ble.n	800a5fc <_dtoa_r+0x74c>
 800a5e8:	42b3      	cmp	r3, r6
 800a5ea:	9a00      	ldr	r2, [sp, #0]
 800a5ec:	bfa8      	it	ge
 800a5ee:	4633      	movge	r3, r6
 800a5f0:	1ad2      	subs	r2, r2, r3
 800a5f2:	9200      	str	r2, [sp, #0]
 800a5f4:	9a06      	ldr	r2, [sp, #24]
 800a5f6:	1af6      	subs	r6, r6, r3
 800a5f8:	1ad3      	subs	r3, r2, r3
 800a5fa:	9306      	str	r3, [sp, #24]
 800a5fc:	9b08      	ldr	r3, [sp, #32]
 800a5fe:	b30b      	cbz	r3, 800a644 <_dtoa_r+0x794>
 800a600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a602:	2b00      	cmp	r3, #0
 800a604:	f000 80c6 	beq.w	800a794 <_dtoa_r+0x8e4>
 800a608:	2c00      	cmp	r4, #0
 800a60a:	f000 80c0 	beq.w	800a78e <_dtoa_r+0x8de>
 800a60e:	4629      	mov	r1, r5
 800a610:	4622      	mov	r2, r4
 800a612:	4648      	mov	r0, r9
 800a614:	f000 fcc8 	bl	800afa8 <__pow5mult>
 800a618:	9a02      	ldr	r2, [sp, #8]
 800a61a:	4601      	mov	r1, r0
 800a61c:	4605      	mov	r5, r0
 800a61e:	4648      	mov	r0, r9
 800a620:	f000 fc20 	bl	800ae64 <__multiply>
 800a624:	9902      	ldr	r1, [sp, #8]
 800a626:	4680      	mov	r8, r0
 800a628:	4648      	mov	r0, r9
 800a62a:	f000 fb51 	bl	800acd0 <_Bfree>
 800a62e:	9b08      	ldr	r3, [sp, #32]
 800a630:	1b1b      	subs	r3, r3, r4
 800a632:	9308      	str	r3, [sp, #32]
 800a634:	f000 80b1 	beq.w	800a79a <_dtoa_r+0x8ea>
 800a638:	9a08      	ldr	r2, [sp, #32]
 800a63a:	4641      	mov	r1, r8
 800a63c:	4648      	mov	r0, r9
 800a63e:	f000 fcb3 	bl	800afa8 <__pow5mult>
 800a642:	9002      	str	r0, [sp, #8]
 800a644:	2101      	movs	r1, #1
 800a646:	4648      	mov	r0, r9
 800a648:	f000 fbf6 	bl	800ae38 <__i2b>
 800a64c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a64e:	4604      	mov	r4, r0
 800a650:	2b00      	cmp	r3, #0
 800a652:	f000 81d8 	beq.w	800aa06 <_dtoa_r+0xb56>
 800a656:	461a      	mov	r2, r3
 800a658:	4601      	mov	r1, r0
 800a65a:	4648      	mov	r0, r9
 800a65c:	f000 fca4 	bl	800afa8 <__pow5mult>
 800a660:	9b07      	ldr	r3, [sp, #28]
 800a662:	2b01      	cmp	r3, #1
 800a664:	4604      	mov	r4, r0
 800a666:	f300 809f 	bgt.w	800a7a8 <_dtoa_r+0x8f8>
 800a66a:	9b04      	ldr	r3, [sp, #16]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	f040 8097 	bne.w	800a7a0 <_dtoa_r+0x8f0>
 800a672:	9b05      	ldr	r3, [sp, #20]
 800a674:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a678:	2b00      	cmp	r3, #0
 800a67a:	f040 8093 	bne.w	800a7a4 <_dtoa_r+0x8f4>
 800a67e:	9b05      	ldr	r3, [sp, #20]
 800a680:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a684:	0d1b      	lsrs	r3, r3, #20
 800a686:	051b      	lsls	r3, r3, #20
 800a688:	b133      	cbz	r3, 800a698 <_dtoa_r+0x7e8>
 800a68a:	9b00      	ldr	r3, [sp, #0]
 800a68c:	3301      	adds	r3, #1
 800a68e:	9300      	str	r3, [sp, #0]
 800a690:	9b06      	ldr	r3, [sp, #24]
 800a692:	3301      	adds	r3, #1
 800a694:	9306      	str	r3, [sp, #24]
 800a696:	2301      	movs	r3, #1
 800a698:	9308      	str	r3, [sp, #32]
 800a69a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	f000 81b8 	beq.w	800aa12 <_dtoa_r+0xb62>
 800a6a2:	6923      	ldr	r3, [r4, #16]
 800a6a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a6a8:	6918      	ldr	r0, [r3, #16]
 800a6aa:	f000 fb79 	bl	800ada0 <__hi0bits>
 800a6ae:	f1c0 0020 	rsb	r0, r0, #32
 800a6b2:	9b06      	ldr	r3, [sp, #24]
 800a6b4:	4418      	add	r0, r3
 800a6b6:	f010 001f 	ands.w	r0, r0, #31
 800a6ba:	f000 8082 	beq.w	800a7c2 <_dtoa_r+0x912>
 800a6be:	f1c0 0320 	rsb	r3, r0, #32
 800a6c2:	2b04      	cmp	r3, #4
 800a6c4:	dd73      	ble.n	800a7ae <_dtoa_r+0x8fe>
 800a6c6:	9b00      	ldr	r3, [sp, #0]
 800a6c8:	f1c0 001c 	rsb	r0, r0, #28
 800a6cc:	4403      	add	r3, r0
 800a6ce:	9300      	str	r3, [sp, #0]
 800a6d0:	9b06      	ldr	r3, [sp, #24]
 800a6d2:	4403      	add	r3, r0
 800a6d4:	4406      	add	r6, r0
 800a6d6:	9306      	str	r3, [sp, #24]
 800a6d8:	9b00      	ldr	r3, [sp, #0]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	dd05      	ble.n	800a6ea <_dtoa_r+0x83a>
 800a6de:	9902      	ldr	r1, [sp, #8]
 800a6e0:	461a      	mov	r2, r3
 800a6e2:	4648      	mov	r0, r9
 800a6e4:	f000 fcba 	bl	800b05c <__lshift>
 800a6e8:	9002      	str	r0, [sp, #8]
 800a6ea:	9b06      	ldr	r3, [sp, #24]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	dd05      	ble.n	800a6fc <_dtoa_r+0x84c>
 800a6f0:	4621      	mov	r1, r4
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	4648      	mov	r0, r9
 800a6f6:	f000 fcb1 	bl	800b05c <__lshift>
 800a6fa:	4604      	mov	r4, r0
 800a6fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d061      	beq.n	800a7c6 <_dtoa_r+0x916>
 800a702:	9802      	ldr	r0, [sp, #8]
 800a704:	4621      	mov	r1, r4
 800a706:	f000 fd15 	bl	800b134 <__mcmp>
 800a70a:	2800      	cmp	r0, #0
 800a70c:	da5b      	bge.n	800a7c6 <_dtoa_r+0x916>
 800a70e:	2300      	movs	r3, #0
 800a710:	9902      	ldr	r1, [sp, #8]
 800a712:	220a      	movs	r2, #10
 800a714:	4648      	mov	r0, r9
 800a716:	f000 fafd 	bl	800ad14 <__multadd>
 800a71a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a71c:	9002      	str	r0, [sp, #8]
 800a71e:	f107 38ff 	add.w	r8, r7, #4294967295
 800a722:	2b00      	cmp	r3, #0
 800a724:	f000 8177 	beq.w	800aa16 <_dtoa_r+0xb66>
 800a728:	4629      	mov	r1, r5
 800a72a:	2300      	movs	r3, #0
 800a72c:	220a      	movs	r2, #10
 800a72e:	4648      	mov	r0, r9
 800a730:	f000 faf0 	bl	800ad14 <__multadd>
 800a734:	f1bb 0f00 	cmp.w	fp, #0
 800a738:	4605      	mov	r5, r0
 800a73a:	dc6f      	bgt.n	800a81c <_dtoa_r+0x96c>
 800a73c:	9b07      	ldr	r3, [sp, #28]
 800a73e:	2b02      	cmp	r3, #2
 800a740:	dc49      	bgt.n	800a7d6 <_dtoa_r+0x926>
 800a742:	e06b      	b.n	800a81c <_dtoa_r+0x96c>
 800a744:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a746:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a74a:	e73c      	b.n	800a5c6 <_dtoa_r+0x716>
 800a74c:	3fe00000 	.word	0x3fe00000
 800a750:	40240000 	.word	0x40240000
 800a754:	9b03      	ldr	r3, [sp, #12]
 800a756:	1e5c      	subs	r4, r3, #1
 800a758:	9b08      	ldr	r3, [sp, #32]
 800a75a:	42a3      	cmp	r3, r4
 800a75c:	db09      	blt.n	800a772 <_dtoa_r+0x8c2>
 800a75e:	1b1c      	subs	r4, r3, r4
 800a760:	9b03      	ldr	r3, [sp, #12]
 800a762:	2b00      	cmp	r3, #0
 800a764:	f6bf af30 	bge.w	800a5c8 <_dtoa_r+0x718>
 800a768:	9b00      	ldr	r3, [sp, #0]
 800a76a:	9a03      	ldr	r2, [sp, #12]
 800a76c:	1a9e      	subs	r6, r3, r2
 800a76e:	2300      	movs	r3, #0
 800a770:	e72b      	b.n	800a5ca <_dtoa_r+0x71a>
 800a772:	9b08      	ldr	r3, [sp, #32]
 800a774:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a776:	9408      	str	r4, [sp, #32]
 800a778:	1ae3      	subs	r3, r4, r3
 800a77a:	441a      	add	r2, r3
 800a77c:	9e00      	ldr	r6, [sp, #0]
 800a77e:	9b03      	ldr	r3, [sp, #12]
 800a780:	920d      	str	r2, [sp, #52]	@ 0x34
 800a782:	2400      	movs	r4, #0
 800a784:	e721      	b.n	800a5ca <_dtoa_r+0x71a>
 800a786:	9c08      	ldr	r4, [sp, #32]
 800a788:	9e00      	ldr	r6, [sp, #0]
 800a78a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a78c:	e728      	b.n	800a5e0 <_dtoa_r+0x730>
 800a78e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a792:	e751      	b.n	800a638 <_dtoa_r+0x788>
 800a794:	9a08      	ldr	r2, [sp, #32]
 800a796:	9902      	ldr	r1, [sp, #8]
 800a798:	e750      	b.n	800a63c <_dtoa_r+0x78c>
 800a79a:	f8cd 8008 	str.w	r8, [sp, #8]
 800a79e:	e751      	b.n	800a644 <_dtoa_r+0x794>
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	e779      	b.n	800a698 <_dtoa_r+0x7e8>
 800a7a4:	9b04      	ldr	r3, [sp, #16]
 800a7a6:	e777      	b.n	800a698 <_dtoa_r+0x7e8>
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	9308      	str	r3, [sp, #32]
 800a7ac:	e779      	b.n	800a6a2 <_dtoa_r+0x7f2>
 800a7ae:	d093      	beq.n	800a6d8 <_dtoa_r+0x828>
 800a7b0:	9a00      	ldr	r2, [sp, #0]
 800a7b2:	331c      	adds	r3, #28
 800a7b4:	441a      	add	r2, r3
 800a7b6:	9200      	str	r2, [sp, #0]
 800a7b8:	9a06      	ldr	r2, [sp, #24]
 800a7ba:	441a      	add	r2, r3
 800a7bc:	441e      	add	r6, r3
 800a7be:	9206      	str	r2, [sp, #24]
 800a7c0:	e78a      	b.n	800a6d8 <_dtoa_r+0x828>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	e7f4      	b.n	800a7b0 <_dtoa_r+0x900>
 800a7c6:	9b03      	ldr	r3, [sp, #12]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	46b8      	mov	r8, r7
 800a7cc:	dc20      	bgt.n	800a810 <_dtoa_r+0x960>
 800a7ce:	469b      	mov	fp, r3
 800a7d0:	9b07      	ldr	r3, [sp, #28]
 800a7d2:	2b02      	cmp	r3, #2
 800a7d4:	dd1e      	ble.n	800a814 <_dtoa_r+0x964>
 800a7d6:	f1bb 0f00 	cmp.w	fp, #0
 800a7da:	f47f adb1 	bne.w	800a340 <_dtoa_r+0x490>
 800a7de:	4621      	mov	r1, r4
 800a7e0:	465b      	mov	r3, fp
 800a7e2:	2205      	movs	r2, #5
 800a7e4:	4648      	mov	r0, r9
 800a7e6:	f000 fa95 	bl	800ad14 <__multadd>
 800a7ea:	4601      	mov	r1, r0
 800a7ec:	4604      	mov	r4, r0
 800a7ee:	9802      	ldr	r0, [sp, #8]
 800a7f0:	f000 fca0 	bl	800b134 <__mcmp>
 800a7f4:	2800      	cmp	r0, #0
 800a7f6:	f77f ada3 	ble.w	800a340 <_dtoa_r+0x490>
 800a7fa:	4656      	mov	r6, sl
 800a7fc:	2331      	movs	r3, #49	@ 0x31
 800a7fe:	f806 3b01 	strb.w	r3, [r6], #1
 800a802:	f108 0801 	add.w	r8, r8, #1
 800a806:	e59f      	b.n	800a348 <_dtoa_r+0x498>
 800a808:	9c03      	ldr	r4, [sp, #12]
 800a80a:	46b8      	mov	r8, r7
 800a80c:	4625      	mov	r5, r4
 800a80e:	e7f4      	b.n	800a7fa <_dtoa_r+0x94a>
 800a810:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a814:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a816:	2b00      	cmp	r3, #0
 800a818:	f000 8101 	beq.w	800aa1e <_dtoa_r+0xb6e>
 800a81c:	2e00      	cmp	r6, #0
 800a81e:	dd05      	ble.n	800a82c <_dtoa_r+0x97c>
 800a820:	4629      	mov	r1, r5
 800a822:	4632      	mov	r2, r6
 800a824:	4648      	mov	r0, r9
 800a826:	f000 fc19 	bl	800b05c <__lshift>
 800a82a:	4605      	mov	r5, r0
 800a82c:	9b08      	ldr	r3, [sp, #32]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d05c      	beq.n	800a8ec <_dtoa_r+0xa3c>
 800a832:	6869      	ldr	r1, [r5, #4]
 800a834:	4648      	mov	r0, r9
 800a836:	f000 fa0b 	bl	800ac50 <_Balloc>
 800a83a:	4606      	mov	r6, r0
 800a83c:	b928      	cbnz	r0, 800a84a <_dtoa_r+0x99a>
 800a83e:	4b82      	ldr	r3, [pc, #520]	@ (800aa48 <_dtoa_r+0xb98>)
 800a840:	4602      	mov	r2, r0
 800a842:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a846:	f7ff bb4a 	b.w	8009ede <_dtoa_r+0x2e>
 800a84a:	692a      	ldr	r2, [r5, #16]
 800a84c:	3202      	adds	r2, #2
 800a84e:	0092      	lsls	r2, r2, #2
 800a850:	f105 010c 	add.w	r1, r5, #12
 800a854:	300c      	adds	r0, #12
 800a856:	f7ff fa92 	bl	8009d7e <memcpy>
 800a85a:	2201      	movs	r2, #1
 800a85c:	4631      	mov	r1, r6
 800a85e:	4648      	mov	r0, r9
 800a860:	f000 fbfc 	bl	800b05c <__lshift>
 800a864:	f10a 0301 	add.w	r3, sl, #1
 800a868:	9300      	str	r3, [sp, #0]
 800a86a:	eb0a 030b 	add.w	r3, sl, fp
 800a86e:	9308      	str	r3, [sp, #32]
 800a870:	9b04      	ldr	r3, [sp, #16]
 800a872:	f003 0301 	and.w	r3, r3, #1
 800a876:	462f      	mov	r7, r5
 800a878:	9306      	str	r3, [sp, #24]
 800a87a:	4605      	mov	r5, r0
 800a87c:	9b00      	ldr	r3, [sp, #0]
 800a87e:	9802      	ldr	r0, [sp, #8]
 800a880:	4621      	mov	r1, r4
 800a882:	f103 3bff 	add.w	fp, r3, #4294967295
 800a886:	f7ff fa88 	bl	8009d9a <quorem>
 800a88a:	4603      	mov	r3, r0
 800a88c:	3330      	adds	r3, #48	@ 0x30
 800a88e:	9003      	str	r0, [sp, #12]
 800a890:	4639      	mov	r1, r7
 800a892:	9802      	ldr	r0, [sp, #8]
 800a894:	9309      	str	r3, [sp, #36]	@ 0x24
 800a896:	f000 fc4d 	bl	800b134 <__mcmp>
 800a89a:	462a      	mov	r2, r5
 800a89c:	9004      	str	r0, [sp, #16]
 800a89e:	4621      	mov	r1, r4
 800a8a0:	4648      	mov	r0, r9
 800a8a2:	f000 fc63 	bl	800b16c <__mdiff>
 800a8a6:	68c2      	ldr	r2, [r0, #12]
 800a8a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8aa:	4606      	mov	r6, r0
 800a8ac:	bb02      	cbnz	r2, 800a8f0 <_dtoa_r+0xa40>
 800a8ae:	4601      	mov	r1, r0
 800a8b0:	9802      	ldr	r0, [sp, #8]
 800a8b2:	f000 fc3f 	bl	800b134 <__mcmp>
 800a8b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8b8:	4602      	mov	r2, r0
 800a8ba:	4631      	mov	r1, r6
 800a8bc:	4648      	mov	r0, r9
 800a8be:	920c      	str	r2, [sp, #48]	@ 0x30
 800a8c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8c2:	f000 fa05 	bl	800acd0 <_Bfree>
 800a8c6:	9b07      	ldr	r3, [sp, #28]
 800a8c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a8ca:	9e00      	ldr	r6, [sp, #0]
 800a8cc:	ea42 0103 	orr.w	r1, r2, r3
 800a8d0:	9b06      	ldr	r3, [sp, #24]
 800a8d2:	4319      	orrs	r1, r3
 800a8d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8d6:	d10d      	bne.n	800a8f4 <_dtoa_r+0xa44>
 800a8d8:	2b39      	cmp	r3, #57	@ 0x39
 800a8da:	d027      	beq.n	800a92c <_dtoa_r+0xa7c>
 800a8dc:	9a04      	ldr	r2, [sp, #16]
 800a8de:	2a00      	cmp	r2, #0
 800a8e0:	dd01      	ble.n	800a8e6 <_dtoa_r+0xa36>
 800a8e2:	9b03      	ldr	r3, [sp, #12]
 800a8e4:	3331      	adds	r3, #49	@ 0x31
 800a8e6:	f88b 3000 	strb.w	r3, [fp]
 800a8ea:	e52e      	b.n	800a34a <_dtoa_r+0x49a>
 800a8ec:	4628      	mov	r0, r5
 800a8ee:	e7b9      	b.n	800a864 <_dtoa_r+0x9b4>
 800a8f0:	2201      	movs	r2, #1
 800a8f2:	e7e2      	b.n	800a8ba <_dtoa_r+0xa0a>
 800a8f4:	9904      	ldr	r1, [sp, #16]
 800a8f6:	2900      	cmp	r1, #0
 800a8f8:	db04      	blt.n	800a904 <_dtoa_r+0xa54>
 800a8fa:	9807      	ldr	r0, [sp, #28]
 800a8fc:	4301      	orrs	r1, r0
 800a8fe:	9806      	ldr	r0, [sp, #24]
 800a900:	4301      	orrs	r1, r0
 800a902:	d120      	bne.n	800a946 <_dtoa_r+0xa96>
 800a904:	2a00      	cmp	r2, #0
 800a906:	ddee      	ble.n	800a8e6 <_dtoa_r+0xa36>
 800a908:	9902      	ldr	r1, [sp, #8]
 800a90a:	9300      	str	r3, [sp, #0]
 800a90c:	2201      	movs	r2, #1
 800a90e:	4648      	mov	r0, r9
 800a910:	f000 fba4 	bl	800b05c <__lshift>
 800a914:	4621      	mov	r1, r4
 800a916:	9002      	str	r0, [sp, #8]
 800a918:	f000 fc0c 	bl	800b134 <__mcmp>
 800a91c:	2800      	cmp	r0, #0
 800a91e:	9b00      	ldr	r3, [sp, #0]
 800a920:	dc02      	bgt.n	800a928 <_dtoa_r+0xa78>
 800a922:	d1e0      	bne.n	800a8e6 <_dtoa_r+0xa36>
 800a924:	07da      	lsls	r2, r3, #31
 800a926:	d5de      	bpl.n	800a8e6 <_dtoa_r+0xa36>
 800a928:	2b39      	cmp	r3, #57	@ 0x39
 800a92a:	d1da      	bne.n	800a8e2 <_dtoa_r+0xa32>
 800a92c:	2339      	movs	r3, #57	@ 0x39
 800a92e:	f88b 3000 	strb.w	r3, [fp]
 800a932:	4633      	mov	r3, r6
 800a934:	461e      	mov	r6, r3
 800a936:	3b01      	subs	r3, #1
 800a938:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a93c:	2a39      	cmp	r2, #57	@ 0x39
 800a93e:	d04e      	beq.n	800a9de <_dtoa_r+0xb2e>
 800a940:	3201      	adds	r2, #1
 800a942:	701a      	strb	r2, [r3, #0]
 800a944:	e501      	b.n	800a34a <_dtoa_r+0x49a>
 800a946:	2a00      	cmp	r2, #0
 800a948:	dd03      	ble.n	800a952 <_dtoa_r+0xaa2>
 800a94a:	2b39      	cmp	r3, #57	@ 0x39
 800a94c:	d0ee      	beq.n	800a92c <_dtoa_r+0xa7c>
 800a94e:	3301      	adds	r3, #1
 800a950:	e7c9      	b.n	800a8e6 <_dtoa_r+0xa36>
 800a952:	9a00      	ldr	r2, [sp, #0]
 800a954:	9908      	ldr	r1, [sp, #32]
 800a956:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a95a:	428a      	cmp	r2, r1
 800a95c:	d028      	beq.n	800a9b0 <_dtoa_r+0xb00>
 800a95e:	9902      	ldr	r1, [sp, #8]
 800a960:	2300      	movs	r3, #0
 800a962:	220a      	movs	r2, #10
 800a964:	4648      	mov	r0, r9
 800a966:	f000 f9d5 	bl	800ad14 <__multadd>
 800a96a:	42af      	cmp	r7, r5
 800a96c:	9002      	str	r0, [sp, #8]
 800a96e:	f04f 0300 	mov.w	r3, #0
 800a972:	f04f 020a 	mov.w	r2, #10
 800a976:	4639      	mov	r1, r7
 800a978:	4648      	mov	r0, r9
 800a97a:	d107      	bne.n	800a98c <_dtoa_r+0xadc>
 800a97c:	f000 f9ca 	bl	800ad14 <__multadd>
 800a980:	4607      	mov	r7, r0
 800a982:	4605      	mov	r5, r0
 800a984:	9b00      	ldr	r3, [sp, #0]
 800a986:	3301      	adds	r3, #1
 800a988:	9300      	str	r3, [sp, #0]
 800a98a:	e777      	b.n	800a87c <_dtoa_r+0x9cc>
 800a98c:	f000 f9c2 	bl	800ad14 <__multadd>
 800a990:	4629      	mov	r1, r5
 800a992:	4607      	mov	r7, r0
 800a994:	2300      	movs	r3, #0
 800a996:	220a      	movs	r2, #10
 800a998:	4648      	mov	r0, r9
 800a99a:	f000 f9bb 	bl	800ad14 <__multadd>
 800a99e:	4605      	mov	r5, r0
 800a9a0:	e7f0      	b.n	800a984 <_dtoa_r+0xad4>
 800a9a2:	f1bb 0f00 	cmp.w	fp, #0
 800a9a6:	bfcc      	ite	gt
 800a9a8:	465e      	movgt	r6, fp
 800a9aa:	2601      	movle	r6, #1
 800a9ac:	4456      	add	r6, sl
 800a9ae:	2700      	movs	r7, #0
 800a9b0:	9902      	ldr	r1, [sp, #8]
 800a9b2:	9300      	str	r3, [sp, #0]
 800a9b4:	2201      	movs	r2, #1
 800a9b6:	4648      	mov	r0, r9
 800a9b8:	f000 fb50 	bl	800b05c <__lshift>
 800a9bc:	4621      	mov	r1, r4
 800a9be:	9002      	str	r0, [sp, #8]
 800a9c0:	f000 fbb8 	bl	800b134 <__mcmp>
 800a9c4:	2800      	cmp	r0, #0
 800a9c6:	dcb4      	bgt.n	800a932 <_dtoa_r+0xa82>
 800a9c8:	d102      	bne.n	800a9d0 <_dtoa_r+0xb20>
 800a9ca:	9b00      	ldr	r3, [sp, #0]
 800a9cc:	07db      	lsls	r3, r3, #31
 800a9ce:	d4b0      	bmi.n	800a932 <_dtoa_r+0xa82>
 800a9d0:	4633      	mov	r3, r6
 800a9d2:	461e      	mov	r6, r3
 800a9d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9d8:	2a30      	cmp	r2, #48	@ 0x30
 800a9da:	d0fa      	beq.n	800a9d2 <_dtoa_r+0xb22>
 800a9dc:	e4b5      	b.n	800a34a <_dtoa_r+0x49a>
 800a9de:	459a      	cmp	sl, r3
 800a9e0:	d1a8      	bne.n	800a934 <_dtoa_r+0xa84>
 800a9e2:	2331      	movs	r3, #49	@ 0x31
 800a9e4:	f108 0801 	add.w	r8, r8, #1
 800a9e8:	f88a 3000 	strb.w	r3, [sl]
 800a9ec:	e4ad      	b.n	800a34a <_dtoa_r+0x49a>
 800a9ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a9f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800aa4c <_dtoa_r+0xb9c>
 800a9f4:	b11b      	cbz	r3, 800a9fe <_dtoa_r+0xb4e>
 800a9f6:	f10a 0308 	add.w	r3, sl, #8
 800a9fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a9fc:	6013      	str	r3, [r2, #0]
 800a9fe:	4650      	mov	r0, sl
 800aa00:	b017      	add	sp, #92	@ 0x5c
 800aa02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa06:	9b07      	ldr	r3, [sp, #28]
 800aa08:	2b01      	cmp	r3, #1
 800aa0a:	f77f ae2e 	ble.w	800a66a <_dtoa_r+0x7ba>
 800aa0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa10:	9308      	str	r3, [sp, #32]
 800aa12:	2001      	movs	r0, #1
 800aa14:	e64d      	b.n	800a6b2 <_dtoa_r+0x802>
 800aa16:	f1bb 0f00 	cmp.w	fp, #0
 800aa1a:	f77f aed9 	ble.w	800a7d0 <_dtoa_r+0x920>
 800aa1e:	4656      	mov	r6, sl
 800aa20:	9802      	ldr	r0, [sp, #8]
 800aa22:	4621      	mov	r1, r4
 800aa24:	f7ff f9b9 	bl	8009d9a <quorem>
 800aa28:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800aa2c:	f806 3b01 	strb.w	r3, [r6], #1
 800aa30:	eba6 020a 	sub.w	r2, r6, sl
 800aa34:	4593      	cmp	fp, r2
 800aa36:	ddb4      	ble.n	800a9a2 <_dtoa_r+0xaf2>
 800aa38:	9902      	ldr	r1, [sp, #8]
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	220a      	movs	r2, #10
 800aa3e:	4648      	mov	r0, r9
 800aa40:	f000 f968 	bl	800ad14 <__multadd>
 800aa44:	9002      	str	r0, [sp, #8]
 800aa46:	e7eb      	b.n	800aa20 <_dtoa_r+0xb70>
 800aa48:	0800d5cc 	.word	0x0800d5cc
 800aa4c:	0800d550 	.word	0x0800d550

0800aa50 <_free_r>:
 800aa50:	b538      	push	{r3, r4, r5, lr}
 800aa52:	4605      	mov	r5, r0
 800aa54:	2900      	cmp	r1, #0
 800aa56:	d041      	beq.n	800aadc <_free_r+0x8c>
 800aa58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa5c:	1f0c      	subs	r4, r1, #4
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	bfb8      	it	lt
 800aa62:	18e4      	addlt	r4, r4, r3
 800aa64:	f000 f8e8 	bl	800ac38 <__malloc_lock>
 800aa68:	4a1d      	ldr	r2, [pc, #116]	@ (800aae0 <_free_r+0x90>)
 800aa6a:	6813      	ldr	r3, [r2, #0]
 800aa6c:	b933      	cbnz	r3, 800aa7c <_free_r+0x2c>
 800aa6e:	6063      	str	r3, [r4, #4]
 800aa70:	6014      	str	r4, [r2, #0]
 800aa72:	4628      	mov	r0, r5
 800aa74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa78:	f000 b8e4 	b.w	800ac44 <__malloc_unlock>
 800aa7c:	42a3      	cmp	r3, r4
 800aa7e:	d908      	bls.n	800aa92 <_free_r+0x42>
 800aa80:	6820      	ldr	r0, [r4, #0]
 800aa82:	1821      	adds	r1, r4, r0
 800aa84:	428b      	cmp	r3, r1
 800aa86:	bf01      	itttt	eq
 800aa88:	6819      	ldreq	r1, [r3, #0]
 800aa8a:	685b      	ldreq	r3, [r3, #4]
 800aa8c:	1809      	addeq	r1, r1, r0
 800aa8e:	6021      	streq	r1, [r4, #0]
 800aa90:	e7ed      	b.n	800aa6e <_free_r+0x1e>
 800aa92:	461a      	mov	r2, r3
 800aa94:	685b      	ldr	r3, [r3, #4]
 800aa96:	b10b      	cbz	r3, 800aa9c <_free_r+0x4c>
 800aa98:	42a3      	cmp	r3, r4
 800aa9a:	d9fa      	bls.n	800aa92 <_free_r+0x42>
 800aa9c:	6811      	ldr	r1, [r2, #0]
 800aa9e:	1850      	adds	r0, r2, r1
 800aaa0:	42a0      	cmp	r0, r4
 800aaa2:	d10b      	bne.n	800aabc <_free_r+0x6c>
 800aaa4:	6820      	ldr	r0, [r4, #0]
 800aaa6:	4401      	add	r1, r0
 800aaa8:	1850      	adds	r0, r2, r1
 800aaaa:	4283      	cmp	r3, r0
 800aaac:	6011      	str	r1, [r2, #0]
 800aaae:	d1e0      	bne.n	800aa72 <_free_r+0x22>
 800aab0:	6818      	ldr	r0, [r3, #0]
 800aab2:	685b      	ldr	r3, [r3, #4]
 800aab4:	6053      	str	r3, [r2, #4]
 800aab6:	4408      	add	r0, r1
 800aab8:	6010      	str	r0, [r2, #0]
 800aaba:	e7da      	b.n	800aa72 <_free_r+0x22>
 800aabc:	d902      	bls.n	800aac4 <_free_r+0x74>
 800aabe:	230c      	movs	r3, #12
 800aac0:	602b      	str	r3, [r5, #0]
 800aac2:	e7d6      	b.n	800aa72 <_free_r+0x22>
 800aac4:	6820      	ldr	r0, [r4, #0]
 800aac6:	1821      	adds	r1, r4, r0
 800aac8:	428b      	cmp	r3, r1
 800aaca:	bf04      	itt	eq
 800aacc:	6819      	ldreq	r1, [r3, #0]
 800aace:	685b      	ldreq	r3, [r3, #4]
 800aad0:	6063      	str	r3, [r4, #4]
 800aad2:	bf04      	itt	eq
 800aad4:	1809      	addeq	r1, r1, r0
 800aad6:	6021      	streq	r1, [r4, #0]
 800aad8:	6054      	str	r4, [r2, #4]
 800aada:	e7ca      	b.n	800aa72 <_free_r+0x22>
 800aadc:	bd38      	pop	{r3, r4, r5, pc}
 800aade:	bf00      	nop
 800aae0:	20000ebc 	.word	0x20000ebc

0800aae4 <malloc>:
 800aae4:	4b02      	ldr	r3, [pc, #8]	@ (800aaf0 <malloc+0xc>)
 800aae6:	4601      	mov	r1, r0
 800aae8:	6818      	ldr	r0, [r3, #0]
 800aaea:	f000 b825 	b.w	800ab38 <_malloc_r>
 800aaee:	bf00      	nop
 800aaf0:	20000018 	.word	0x20000018

0800aaf4 <sbrk_aligned>:
 800aaf4:	b570      	push	{r4, r5, r6, lr}
 800aaf6:	4e0f      	ldr	r6, [pc, #60]	@ (800ab34 <sbrk_aligned+0x40>)
 800aaf8:	460c      	mov	r4, r1
 800aafa:	6831      	ldr	r1, [r6, #0]
 800aafc:	4605      	mov	r5, r0
 800aafe:	b911      	cbnz	r1, 800ab06 <sbrk_aligned+0x12>
 800ab00:	f000 fe3e 	bl	800b780 <_sbrk_r>
 800ab04:	6030      	str	r0, [r6, #0]
 800ab06:	4621      	mov	r1, r4
 800ab08:	4628      	mov	r0, r5
 800ab0a:	f000 fe39 	bl	800b780 <_sbrk_r>
 800ab0e:	1c43      	adds	r3, r0, #1
 800ab10:	d103      	bne.n	800ab1a <sbrk_aligned+0x26>
 800ab12:	f04f 34ff 	mov.w	r4, #4294967295
 800ab16:	4620      	mov	r0, r4
 800ab18:	bd70      	pop	{r4, r5, r6, pc}
 800ab1a:	1cc4      	adds	r4, r0, #3
 800ab1c:	f024 0403 	bic.w	r4, r4, #3
 800ab20:	42a0      	cmp	r0, r4
 800ab22:	d0f8      	beq.n	800ab16 <sbrk_aligned+0x22>
 800ab24:	1a21      	subs	r1, r4, r0
 800ab26:	4628      	mov	r0, r5
 800ab28:	f000 fe2a 	bl	800b780 <_sbrk_r>
 800ab2c:	3001      	adds	r0, #1
 800ab2e:	d1f2      	bne.n	800ab16 <sbrk_aligned+0x22>
 800ab30:	e7ef      	b.n	800ab12 <sbrk_aligned+0x1e>
 800ab32:	bf00      	nop
 800ab34:	20000eb8 	.word	0x20000eb8

0800ab38 <_malloc_r>:
 800ab38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab3c:	1ccd      	adds	r5, r1, #3
 800ab3e:	f025 0503 	bic.w	r5, r5, #3
 800ab42:	3508      	adds	r5, #8
 800ab44:	2d0c      	cmp	r5, #12
 800ab46:	bf38      	it	cc
 800ab48:	250c      	movcc	r5, #12
 800ab4a:	2d00      	cmp	r5, #0
 800ab4c:	4606      	mov	r6, r0
 800ab4e:	db01      	blt.n	800ab54 <_malloc_r+0x1c>
 800ab50:	42a9      	cmp	r1, r5
 800ab52:	d904      	bls.n	800ab5e <_malloc_r+0x26>
 800ab54:	230c      	movs	r3, #12
 800ab56:	6033      	str	r3, [r6, #0]
 800ab58:	2000      	movs	r0, #0
 800ab5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ac34 <_malloc_r+0xfc>
 800ab62:	f000 f869 	bl	800ac38 <__malloc_lock>
 800ab66:	f8d8 3000 	ldr.w	r3, [r8]
 800ab6a:	461c      	mov	r4, r3
 800ab6c:	bb44      	cbnz	r4, 800abc0 <_malloc_r+0x88>
 800ab6e:	4629      	mov	r1, r5
 800ab70:	4630      	mov	r0, r6
 800ab72:	f7ff ffbf 	bl	800aaf4 <sbrk_aligned>
 800ab76:	1c43      	adds	r3, r0, #1
 800ab78:	4604      	mov	r4, r0
 800ab7a:	d158      	bne.n	800ac2e <_malloc_r+0xf6>
 800ab7c:	f8d8 4000 	ldr.w	r4, [r8]
 800ab80:	4627      	mov	r7, r4
 800ab82:	2f00      	cmp	r7, #0
 800ab84:	d143      	bne.n	800ac0e <_malloc_r+0xd6>
 800ab86:	2c00      	cmp	r4, #0
 800ab88:	d04b      	beq.n	800ac22 <_malloc_r+0xea>
 800ab8a:	6823      	ldr	r3, [r4, #0]
 800ab8c:	4639      	mov	r1, r7
 800ab8e:	4630      	mov	r0, r6
 800ab90:	eb04 0903 	add.w	r9, r4, r3
 800ab94:	f000 fdf4 	bl	800b780 <_sbrk_r>
 800ab98:	4581      	cmp	r9, r0
 800ab9a:	d142      	bne.n	800ac22 <_malloc_r+0xea>
 800ab9c:	6821      	ldr	r1, [r4, #0]
 800ab9e:	1a6d      	subs	r5, r5, r1
 800aba0:	4629      	mov	r1, r5
 800aba2:	4630      	mov	r0, r6
 800aba4:	f7ff ffa6 	bl	800aaf4 <sbrk_aligned>
 800aba8:	3001      	adds	r0, #1
 800abaa:	d03a      	beq.n	800ac22 <_malloc_r+0xea>
 800abac:	6823      	ldr	r3, [r4, #0]
 800abae:	442b      	add	r3, r5
 800abb0:	6023      	str	r3, [r4, #0]
 800abb2:	f8d8 3000 	ldr.w	r3, [r8]
 800abb6:	685a      	ldr	r2, [r3, #4]
 800abb8:	bb62      	cbnz	r2, 800ac14 <_malloc_r+0xdc>
 800abba:	f8c8 7000 	str.w	r7, [r8]
 800abbe:	e00f      	b.n	800abe0 <_malloc_r+0xa8>
 800abc0:	6822      	ldr	r2, [r4, #0]
 800abc2:	1b52      	subs	r2, r2, r5
 800abc4:	d420      	bmi.n	800ac08 <_malloc_r+0xd0>
 800abc6:	2a0b      	cmp	r2, #11
 800abc8:	d917      	bls.n	800abfa <_malloc_r+0xc2>
 800abca:	1961      	adds	r1, r4, r5
 800abcc:	42a3      	cmp	r3, r4
 800abce:	6025      	str	r5, [r4, #0]
 800abd0:	bf18      	it	ne
 800abd2:	6059      	strne	r1, [r3, #4]
 800abd4:	6863      	ldr	r3, [r4, #4]
 800abd6:	bf08      	it	eq
 800abd8:	f8c8 1000 	streq.w	r1, [r8]
 800abdc:	5162      	str	r2, [r4, r5]
 800abde:	604b      	str	r3, [r1, #4]
 800abe0:	4630      	mov	r0, r6
 800abe2:	f000 f82f 	bl	800ac44 <__malloc_unlock>
 800abe6:	f104 000b 	add.w	r0, r4, #11
 800abea:	1d23      	adds	r3, r4, #4
 800abec:	f020 0007 	bic.w	r0, r0, #7
 800abf0:	1ac2      	subs	r2, r0, r3
 800abf2:	bf1c      	itt	ne
 800abf4:	1a1b      	subne	r3, r3, r0
 800abf6:	50a3      	strne	r3, [r4, r2]
 800abf8:	e7af      	b.n	800ab5a <_malloc_r+0x22>
 800abfa:	6862      	ldr	r2, [r4, #4]
 800abfc:	42a3      	cmp	r3, r4
 800abfe:	bf0c      	ite	eq
 800ac00:	f8c8 2000 	streq.w	r2, [r8]
 800ac04:	605a      	strne	r2, [r3, #4]
 800ac06:	e7eb      	b.n	800abe0 <_malloc_r+0xa8>
 800ac08:	4623      	mov	r3, r4
 800ac0a:	6864      	ldr	r4, [r4, #4]
 800ac0c:	e7ae      	b.n	800ab6c <_malloc_r+0x34>
 800ac0e:	463c      	mov	r4, r7
 800ac10:	687f      	ldr	r7, [r7, #4]
 800ac12:	e7b6      	b.n	800ab82 <_malloc_r+0x4a>
 800ac14:	461a      	mov	r2, r3
 800ac16:	685b      	ldr	r3, [r3, #4]
 800ac18:	42a3      	cmp	r3, r4
 800ac1a:	d1fb      	bne.n	800ac14 <_malloc_r+0xdc>
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	6053      	str	r3, [r2, #4]
 800ac20:	e7de      	b.n	800abe0 <_malloc_r+0xa8>
 800ac22:	230c      	movs	r3, #12
 800ac24:	6033      	str	r3, [r6, #0]
 800ac26:	4630      	mov	r0, r6
 800ac28:	f000 f80c 	bl	800ac44 <__malloc_unlock>
 800ac2c:	e794      	b.n	800ab58 <_malloc_r+0x20>
 800ac2e:	6005      	str	r5, [r0, #0]
 800ac30:	e7d6      	b.n	800abe0 <_malloc_r+0xa8>
 800ac32:	bf00      	nop
 800ac34:	20000ebc 	.word	0x20000ebc

0800ac38 <__malloc_lock>:
 800ac38:	4801      	ldr	r0, [pc, #4]	@ (800ac40 <__malloc_lock+0x8>)
 800ac3a:	f7ff b89e 	b.w	8009d7a <__retarget_lock_acquire_recursive>
 800ac3e:	bf00      	nop
 800ac40:	20000eb4 	.word	0x20000eb4

0800ac44 <__malloc_unlock>:
 800ac44:	4801      	ldr	r0, [pc, #4]	@ (800ac4c <__malloc_unlock+0x8>)
 800ac46:	f7ff b899 	b.w	8009d7c <__retarget_lock_release_recursive>
 800ac4a:	bf00      	nop
 800ac4c:	20000eb4 	.word	0x20000eb4

0800ac50 <_Balloc>:
 800ac50:	b570      	push	{r4, r5, r6, lr}
 800ac52:	69c6      	ldr	r6, [r0, #28]
 800ac54:	4604      	mov	r4, r0
 800ac56:	460d      	mov	r5, r1
 800ac58:	b976      	cbnz	r6, 800ac78 <_Balloc+0x28>
 800ac5a:	2010      	movs	r0, #16
 800ac5c:	f7ff ff42 	bl	800aae4 <malloc>
 800ac60:	4602      	mov	r2, r0
 800ac62:	61e0      	str	r0, [r4, #28]
 800ac64:	b920      	cbnz	r0, 800ac70 <_Balloc+0x20>
 800ac66:	4b18      	ldr	r3, [pc, #96]	@ (800acc8 <_Balloc+0x78>)
 800ac68:	4818      	ldr	r0, [pc, #96]	@ (800accc <_Balloc+0x7c>)
 800ac6a:	216b      	movs	r1, #107	@ 0x6b
 800ac6c:	f000 fd98 	bl	800b7a0 <__assert_func>
 800ac70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac74:	6006      	str	r6, [r0, #0]
 800ac76:	60c6      	str	r6, [r0, #12]
 800ac78:	69e6      	ldr	r6, [r4, #28]
 800ac7a:	68f3      	ldr	r3, [r6, #12]
 800ac7c:	b183      	cbz	r3, 800aca0 <_Balloc+0x50>
 800ac7e:	69e3      	ldr	r3, [r4, #28]
 800ac80:	68db      	ldr	r3, [r3, #12]
 800ac82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ac86:	b9b8      	cbnz	r0, 800acb8 <_Balloc+0x68>
 800ac88:	2101      	movs	r1, #1
 800ac8a:	fa01 f605 	lsl.w	r6, r1, r5
 800ac8e:	1d72      	adds	r2, r6, #5
 800ac90:	0092      	lsls	r2, r2, #2
 800ac92:	4620      	mov	r0, r4
 800ac94:	f000 fda2 	bl	800b7dc <_calloc_r>
 800ac98:	b160      	cbz	r0, 800acb4 <_Balloc+0x64>
 800ac9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ac9e:	e00e      	b.n	800acbe <_Balloc+0x6e>
 800aca0:	2221      	movs	r2, #33	@ 0x21
 800aca2:	2104      	movs	r1, #4
 800aca4:	4620      	mov	r0, r4
 800aca6:	f000 fd99 	bl	800b7dc <_calloc_r>
 800acaa:	69e3      	ldr	r3, [r4, #28]
 800acac:	60f0      	str	r0, [r6, #12]
 800acae:	68db      	ldr	r3, [r3, #12]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d1e4      	bne.n	800ac7e <_Balloc+0x2e>
 800acb4:	2000      	movs	r0, #0
 800acb6:	bd70      	pop	{r4, r5, r6, pc}
 800acb8:	6802      	ldr	r2, [r0, #0]
 800acba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800acbe:	2300      	movs	r3, #0
 800acc0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800acc4:	e7f7      	b.n	800acb6 <_Balloc+0x66>
 800acc6:	bf00      	nop
 800acc8:	0800d55d 	.word	0x0800d55d
 800accc:	0800d5dd 	.word	0x0800d5dd

0800acd0 <_Bfree>:
 800acd0:	b570      	push	{r4, r5, r6, lr}
 800acd2:	69c6      	ldr	r6, [r0, #28]
 800acd4:	4605      	mov	r5, r0
 800acd6:	460c      	mov	r4, r1
 800acd8:	b976      	cbnz	r6, 800acf8 <_Bfree+0x28>
 800acda:	2010      	movs	r0, #16
 800acdc:	f7ff ff02 	bl	800aae4 <malloc>
 800ace0:	4602      	mov	r2, r0
 800ace2:	61e8      	str	r0, [r5, #28]
 800ace4:	b920      	cbnz	r0, 800acf0 <_Bfree+0x20>
 800ace6:	4b09      	ldr	r3, [pc, #36]	@ (800ad0c <_Bfree+0x3c>)
 800ace8:	4809      	ldr	r0, [pc, #36]	@ (800ad10 <_Bfree+0x40>)
 800acea:	218f      	movs	r1, #143	@ 0x8f
 800acec:	f000 fd58 	bl	800b7a0 <__assert_func>
 800acf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800acf4:	6006      	str	r6, [r0, #0]
 800acf6:	60c6      	str	r6, [r0, #12]
 800acf8:	b13c      	cbz	r4, 800ad0a <_Bfree+0x3a>
 800acfa:	69eb      	ldr	r3, [r5, #28]
 800acfc:	6862      	ldr	r2, [r4, #4]
 800acfe:	68db      	ldr	r3, [r3, #12]
 800ad00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ad04:	6021      	str	r1, [r4, #0]
 800ad06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ad0a:	bd70      	pop	{r4, r5, r6, pc}
 800ad0c:	0800d55d 	.word	0x0800d55d
 800ad10:	0800d5dd 	.word	0x0800d5dd

0800ad14 <__multadd>:
 800ad14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad18:	690d      	ldr	r5, [r1, #16]
 800ad1a:	4607      	mov	r7, r0
 800ad1c:	460c      	mov	r4, r1
 800ad1e:	461e      	mov	r6, r3
 800ad20:	f101 0c14 	add.w	ip, r1, #20
 800ad24:	2000      	movs	r0, #0
 800ad26:	f8dc 3000 	ldr.w	r3, [ip]
 800ad2a:	b299      	uxth	r1, r3
 800ad2c:	fb02 6101 	mla	r1, r2, r1, r6
 800ad30:	0c1e      	lsrs	r6, r3, #16
 800ad32:	0c0b      	lsrs	r3, r1, #16
 800ad34:	fb02 3306 	mla	r3, r2, r6, r3
 800ad38:	b289      	uxth	r1, r1
 800ad3a:	3001      	adds	r0, #1
 800ad3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ad40:	4285      	cmp	r5, r0
 800ad42:	f84c 1b04 	str.w	r1, [ip], #4
 800ad46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ad4a:	dcec      	bgt.n	800ad26 <__multadd+0x12>
 800ad4c:	b30e      	cbz	r6, 800ad92 <__multadd+0x7e>
 800ad4e:	68a3      	ldr	r3, [r4, #8]
 800ad50:	42ab      	cmp	r3, r5
 800ad52:	dc19      	bgt.n	800ad88 <__multadd+0x74>
 800ad54:	6861      	ldr	r1, [r4, #4]
 800ad56:	4638      	mov	r0, r7
 800ad58:	3101      	adds	r1, #1
 800ad5a:	f7ff ff79 	bl	800ac50 <_Balloc>
 800ad5e:	4680      	mov	r8, r0
 800ad60:	b928      	cbnz	r0, 800ad6e <__multadd+0x5a>
 800ad62:	4602      	mov	r2, r0
 800ad64:	4b0c      	ldr	r3, [pc, #48]	@ (800ad98 <__multadd+0x84>)
 800ad66:	480d      	ldr	r0, [pc, #52]	@ (800ad9c <__multadd+0x88>)
 800ad68:	21ba      	movs	r1, #186	@ 0xba
 800ad6a:	f000 fd19 	bl	800b7a0 <__assert_func>
 800ad6e:	6922      	ldr	r2, [r4, #16]
 800ad70:	3202      	adds	r2, #2
 800ad72:	f104 010c 	add.w	r1, r4, #12
 800ad76:	0092      	lsls	r2, r2, #2
 800ad78:	300c      	adds	r0, #12
 800ad7a:	f7ff f800 	bl	8009d7e <memcpy>
 800ad7e:	4621      	mov	r1, r4
 800ad80:	4638      	mov	r0, r7
 800ad82:	f7ff ffa5 	bl	800acd0 <_Bfree>
 800ad86:	4644      	mov	r4, r8
 800ad88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ad8c:	3501      	adds	r5, #1
 800ad8e:	615e      	str	r6, [r3, #20]
 800ad90:	6125      	str	r5, [r4, #16]
 800ad92:	4620      	mov	r0, r4
 800ad94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad98:	0800d5cc 	.word	0x0800d5cc
 800ad9c:	0800d5dd 	.word	0x0800d5dd

0800ada0 <__hi0bits>:
 800ada0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ada4:	4603      	mov	r3, r0
 800ada6:	bf36      	itet	cc
 800ada8:	0403      	lslcc	r3, r0, #16
 800adaa:	2000      	movcs	r0, #0
 800adac:	2010      	movcc	r0, #16
 800adae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800adb2:	bf3c      	itt	cc
 800adb4:	021b      	lslcc	r3, r3, #8
 800adb6:	3008      	addcc	r0, #8
 800adb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800adbc:	bf3c      	itt	cc
 800adbe:	011b      	lslcc	r3, r3, #4
 800adc0:	3004      	addcc	r0, #4
 800adc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adc6:	bf3c      	itt	cc
 800adc8:	009b      	lslcc	r3, r3, #2
 800adca:	3002      	addcc	r0, #2
 800adcc:	2b00      	cmp	r3, #0
 800adce:	db05      	blt.n	800addc <__hi0bits+0x3c>
 800add0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800add4:	f100 0001 	add.w	r0, r0, #1
 800add8:	bf08      	it	eq
 800adda:	2020      	moveq	r0, #32
 800addc:	4770      	bx	lr

0800adde <__lo0bits>:
 800adde:	6803      	ldr	r3, [r0, #0]
 800ade0:	4602      	mov	r2, r0
 800ade2:	f013 0007 	ands.w	r0, r3, #7
 800ade6:	d00b      	beq.n	800ae00 <__lo0bits+0x22>
 800ade8:	07d9      	lsls	r1, r3, #31
 800adea:	d421      	bmi.n	800ae30 <__lo0bits+0x52>
 800adec:	0798      	lsls	r0, r3, #30
 800adee:	bf49      	itett	mi
 800adf0:	085b      	lsrmi	r3, r3, #1
 800adf2:	089b      	lsrpl	r3, r3, #2
 800adf4:	2001      	movmi	r0, #1
 800adf6:	6013      	strmi	r3, [r2, #0]
 800adf8:	bf5c      	itt	pl
 800adfa:	6013      	strpl	r3, [r2, #0]
 800adfc:	2002      	movpl	r0, #2
 800adfe:	4770      	bx	lr
 800ae00:	b299      	uxth	r1, r3
 800ae02:	b909      	cbnz	r1, 800ae08 <__lo0bits+0x2a>
 800ae04:	0c1b      	lsrs	r3, r3, #16
 800ae06:	2010      	movs	r0, #16
 800ae08:	b2d9      	uxtb	r1, r3
 800ae0a:	b909      	cbnz	r1, 800ae10 <__lo0bits+0x32>
 800ae0c:	3008      	adds	r0, #8
 800ae0e:	0a1b      	lsrs	r3, r3, #8
 800ae10:	0719      	lsls	r1, r3, #28
 800ae12:	bf04      	itt	eq
 800ae14:	091b      	lsreq	r3, r3, #4
 800ae16:	3004      	addeq	r0, #4
 800ae18:	0799      	lsls	r1, r3, #30
 800ae1a:	bf04      	itt	eq
 800ae1c:	089b      	lsreq	r3, r3, #2
 800ae1e:	3002      	addeq	r0, #2
 800ae20:	07d9      	lsls	r1, r3, #31
 800ae22:	d403      	bmi.n	800ae2c <__lo0bits+0x4e>
 800ae24:	085b      	lsrs	r3, r3, #1
 800ae26:	f100 0001 	add.w	r0, r0, #1
 800ae2a:	d003      	beq.n	800ae34 <__lo0bits+0x56>
 800ae2c:	6013      	str	r3, [r2, #0]
 800ae2e:	4770      	bx	lr
 800ae30:	2000      	movs	r0, #0
 800ae32:	4770      	bx	lr
 800ae34:	2020      	movs	r0, #32
 800ae36:	4770      	bx	lr

0800ae38 <__i2b>:
 800ae38:	b510      	push	{r4, lr}
 800ae3a:	460c      	mov	r4, r1
 800ae3c:	2101      	movs	r1, #1
 800ae3e:	f7ff ff07 	bl	800ac50 <_Balloc>
 800ae42:	4602      	mov	r2, r0
 800ae44:	b928      	cbnz	r0, 800ae52 <__i2b+0x1a>
 800ae46:	4b05      	ldr	r3, [pc, #20]	@ (800ae5c <__i2b+0x24>)
 800ae48:	4805      	ldr	r0, [pc, #20]	@ (800ae60 <__i2b+0x28>)
 800ae4a:	f240 1145 	movw	r1, #325	@ 0x145
 800ae4e:	f000 fca7 	bl	800b7a0 <__assert_func>
 800ae52:	2301      	movs	r3, #1
 800ae54:	6144      	str	r4, [r0, #20]
 800ae56:	6103      	str	r3, [r0, #16]
 800ae58:	bd10      	pop	{r4, pc}
 800ae5a:	bf00      	nop
 800ae5c:	0800d5cc 	.word	0x0800d5cc
 800ae60:	0800d5dd 	.word	0x0800d5dd

0800ae64 <__multiply>:
 800ae64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae68:	4617      	mov	r7, r2
 800ae6a:	690a      	ldr	r2, [r1, #16]
 800ae6c:	693b      	ldr	r3, [r7, #16]
 800ae6e:	429a      	cmp	r2, r3
 800ae70:	bfa8      	it	ge
 800ae72:	463b      	movge	r3, r7
 800ae74:	4689      	mov	r9, r1
 800ae76:	bfa4      	itt	ge
 800ae78:	460f      	movge	r7, r1
 800ae7a:	4699      	movge	r9, r3
 800ae7c:	693d      	ldr	r5, [r7, #16]
 800ae7e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	6879      	ldr	r1, [r7, #4]
 800ae86:	eb05 060a 	add.w	r6, r5, sl
 800ae8a:	42b3      	cmp	r3, r6
 800ae8c:	b085      	sub	sp, #20
 800ae8e:	bfb8      	it	lt
 800ae90:	3101      	addlt	r1, #1
 800ae92:	f7ff fedd 	bl	800ac50 <_Balloc>
 800ae96:	b930      	cbnz	r0, 800aea6 <__multiply+0x42>
 800ae98:	4602      	mov	r2, r0
 800ae9a:	4b41      	ldr	r3, [pc, #260]	@ (800afa0 <__multiply+0x13c>)
 800ae9c:	4841      	ldr	r0, [pc, #260]	@ (800afa4 <__multiply+0x140>)
 800ae9e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aea2:	f000 fc7d 	bl	800b7a0 <__assert_func>
 800aea6:	f100 0414 	add.w	r4, r0, #20
 800aeaa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800aeae:	4623      	mov	r3, r4
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	4573      	cmp	r3, lr
 800aeb4:	d320      	bcc.n	800aef8 <__multiply+0x94>
 800aeb6:	f107 0814 	add.w	r8, r7, #20
 800aeba:	f109 0114 	add.w	r1, r9, #20
 800aebe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800aec2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800aec6:	9302      	str	r3, [sp, #8]
 800aec8:	1beb      	subs	r3, r5, r7
 800aeca:	3b15      	subs	r3, #21
 800aecc:	f023 0303 	bic.w	r3, r3, #3
 800aed0:	3304      	adds	r3, #4
 800aed2:	3715      	adds	r7, #21
 800aed4:	42bd      	cmp	r5, r7
 800aed6:	bf38      	it	cc
 800aed8:	2304      	movcc	r3, #4
 800aeda:	9301      	str	r3, [sp, #4]
 800aedc:	9b02      	ldr	r3, [sp, #8]
 800aede:	9103      	str	r1, [sp, #12]
 800aee0:	428b      	cmp	r3, r1
 800aee2:	d80c      	bhi.n	800aefe <__multiply+0x9a>
 800aee4:	2e00      	cmp	r6, #0
 800aee6:	dd03      	ble.n	800aef0 <__multiply+0x8c>
 800aee8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d055      	beq.n	800af9c <__multiply+0x138>
 800aef0:	6106      	str	r6, [r0, #16]
 800aef2:	b005      	add	sp, #20
 800aef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aef8:	f843 2b04 	str.w	r2, [r3], #4
 800aefc:	e7d9      	b.n	800aeb2 <__multiply+0x4e>
 800aefe:	f8b1 a000 	ldrh.w	sl, [r1]
 800af02:	f1ba 0f00 	cmp.w	sl, #0
 800af06:	d01f      	beq.n	800af48 <__multiply+0xe4>
 800af08:	46c4      	mov	ip, r8
 800af0a:	46a1      	mov	r9, r4
 800af0c:	2700      	movs	r7, #0
 800af0e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800af12:	f8d9 3000 	ldr.w	r3, [r9]
 800af16:	fa1f fb82 	uxth.w	fp, r2
 800af1a:	b29b      	uxth	r3, r3
 800af1c:	fb0a 330b 	mla	r3, sl, fp, r3
 800af20:	443b      	add	r3, r7
 800af22:	f8d9 7000 	ldr.w	r7, [r9]
 800af26:	0c12      	lsrs	r2, r2, #16
 800af28:	0c3f      	lsrs	r7, r7, #16
 800af2a:	fb0a 7202 	mla	r2, sl, r2, r7
 800af2e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800af32:	b29b      	uxth	r3, r3
 800af34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af38:	4565      	cmp	r5, ip
 800af3a:	f849 3b04 	str.w	r3, [r9], #4
 800af3e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800af42:	d8e4      	bhi.n	800af0e <__multiply+0xaa>
 800af44:	9b01      	ldr	r3, [sp, #4]
 800af46:	50e7      	str	r7, [r4, r3]
 800af48:	9b03      	ldr	r3, [sp, #12]
 800af4a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800af4e:	3104      	adds	r1, #4
 800af50:	f1b9 0f00 	cmp.w	r9, #0
 800af54:	d020      	beq.n	800af98 <__multiply+0x134>
 800af56:	6823      	ldr	r3, [r4, #0]
 800af58:	4647      	mov	r7, r8
 800af5a:	46a4      	mov	ip, r4
 800af5c:	f04f 0a00 	mov.w	sl, #0
 800af60:	f8b7 b000 	ldrh.w	fp, [r7]
 800af64:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800af68:	fb09 220b 	mla	r2, r9, fp, r2
 800af6c:	4452      	add	r2, sl
 800af6e:	b29b      	uxth	r3, r3
 800af70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af74:	f84c 3b04 	str.w	r3, [ip], #4
 800af78:	f857 3b04 	ldr.w	r3, [r7], #4
 800af7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af80:	f8bc 3000 	ldrh.w	r3, [ip]
 800af84:	fb09 330a 	mla	r3, r9, sl, r3
 800af88:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800af8c:	42bd      	cmp	r5, r7
 800af8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af92:	d8e5      	bhi.n	800af60 <__multiply+0xfc>
 800af94:	9a01      	ldr	r2, [sp, #4]
 800af96:	50a3      	str	r3, [r4, r2]
 800af98:	3404      	adds	r4, #4
 800af9a:	e79f      	b.n	800aedc <__multiply+0x78>
 800af9c:	3e01      	subs	r6, #1
 800af9e:	e7a1      	b.n	800aee4 <__multiply+0x80>
 800afa0:	0800d5cc 	.word	0x0800d5cc
 800afa4:	0800d5dd 	.word	0x0800d5dd

0800afa8 <__pow5mult>:
 800afa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afac:	4615      	mov	r5, r2
 800afae:	f012 0203 	ands.w	r2, r2, #3
 800afb2:	4607      	mov	r7, r0
 800afb4:	460e      	mov	r6, r1
 800afb6:	d007      	beq.n	800afc8 <__pow5mult+0x20>
 800afb8:	4c25      	ldr	r4, [pc, #148]	@ (800b050 <__pow5mult+0xa8>)
 800afba:	3a01      	subs	r2, #1
 800afbc:	2300      	movs	r3, #0
 800afbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800afc2:	f7ff fea7 	bl	800ad14 <__multadd>
 800afc6:	4606      	mov	r6, r0
 800afc8:	10ad      	asrs	r5, r5, #2
 800afca:	d03d      	beq.n	800b048 <__pow5mult+0xa0>
 800afcc:	69fc      	ldr	r4, [r7, #28]
 800afce:	b97c      	cbnz	r4, 800aff0 <__pow5mult+0x48>
 800afd0:	2010      	movs	r0, #16
 800afd2:	f7ff fd87 	bl	800aae4 <malloc>
 800afd6:	4602      	mov	r2, r0
 800afd8:	61f8      	str	r0, [r7, #28]
 800afda:	b928      	cbnz	r0, 800afe8 <__pow5mult+0x40>
 800afdc:	4b1d      	ldr	r3, [pc, #116]	@ (800b054 <__pow5mult+0xac>)
 800afde:	481e      	ldr	r0, [pc, #120]	@ (800b058 <__pow5mult+0xb0>)
 800afe0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800afe4:	f000 fbdc 	bl	800b7a0 <__assert_func>
 800afe8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800afec:	6004      	str	r4, [r0, #0]
 800afee:	60c4      	str	r4, [r0, #12]
 800aff0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aff4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aff8:	b94c      	cbnz	r4, 800b00e <__pow5mult+0x66>
 800affa:	f240 2171 	movw	r1, #625	@ 0x271
 800affe:	4638      	mov	r0, r7
 800b000:	f7ff ff1a 	bl	800ae38 <__i2b>
 800b004:	2300      	movs	r3, #0
 800b006:	f8c8 0008 	str.w	r0, [r8, #8]
 800b00a:	4604      	mov	r4, r0
 800b00c:	6003      	str	r3, [r0, #0]
 800b00e:	f04f 0900 	mov.w	r9, #0
 800b012:	07eb      	lsls	r3, r5, #31
 800b014:	d50a      	bpl.n	800b02c <__pow5mult+0x84>
 800b016:	4631      	mov	r1, r6
 800b018:	4622      	mov	r2, r4
 800b01a:	4638      	mov	r0, r7
 800b01c:	f7ff ff22 	bl	800ae64 <__multiply>
 800b020:	4631      	mov	r1, r6
 800b022:	4680      	mov	r8, r0
 800b024:	4638      	mov	r0, r7
 800b026:	f7ff fe53 	bl	800acd0 <_Bfree>
 800b02a:	4646      	mov	r6, r8
 800b02c:	106d      	asrs	r5, r5, #1
 800b02e:	d00b      	beq.n	800b048 <__pow5mult+0xa0>
 800b030:	6820      	ldr	r0, [r4, #0]
 800b032:	b938      	cbnz	r0, 800b044 <__pow5mult+0x9c>
 800b034:	4622      	mov	r2, r4
 800b036:	4621      	mov	r1, r4
 800b038:	4638      	mov	r0, r7
 800b03a:	f7ff ff13 	bl	800ae64 <__multiply>
 800b03e:	6020      	str	r0, [r4, #0]
 800b040:	f8c0 9000 	str.w	r9, [r0]
 800b044:	4604      	mov	r4, r0
 800b046:	e7e4      	b.n	800b012 <__pow5mult+0x6a>
 800b048:	4630      	mov	r0, r6
 800b04a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b04e:	bf00      	nop
 800b050:	0800d690 	.word	0x0800d690
 800b054:	0800d55d 	.word	0x0800d55d
 800b058:	0800d5dd 	.word	0x0800d5dd

0800b05c <__lshift>:
 800b05c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b060:	460c      	mov	r4, r1
 800b062:	6849      	ldr	r1, [r1, #4]
 800b064:	6923      	ldr	r3, [r4, #16]
 800b066:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b06a:	68a3      	ldr	r3, [r4, #8]
 800b06c:	4607      	mov	r7, r0
 800b06e:	4691      	mov	r9, r2
 800b070:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b074:	f108 0601 	add.w	r6, r8, #1
 800b078:	42b3      	cmp	r3, r6
 800b07a:	db0b      	blt.n	800b094 <__lshift+0x38>
 800b07c:	4638      	mov	r0, r7
 800b07e:	f7ff fde7 	bl	800ac50 <_Balloc>
 800b082:	4605      	mov	r5, r0
 800b084:	b948      	cbnz	r0, 800b09a <__lshift+0x3e>
 800b086:	4602      	mov	r2, r0
 800b088:	4b28      	ldr	r3, [pc, #160]	@ (800b12c <__lshift+0xd0>)
 800b08a:	4829      	ldr	r0, [pc, #164]	@ (800b130 <__lshift+0xd4>)
 800b08c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b090:	f000 fb86 	bl	800b7a0 <__assert_func>
 800b094:	3101      	adds	r1, #1
 800b096:	005b      	lsls	r3, r3, #1
 800b098:	e7ee      	b.n	800b078 <__lshift+0x1c>
 800b09a:	2300      	movs	r3, #0
 800b09c:	f100 0114 	add.w	r1, r0, #20
 800b0a0:	f100 0210 	add.w	r2, r0, #16
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	4553      	cmp	r3, sl
 800b0a8:	db33      	blt.n	800b112 <__lshift+0xb6>
 800b0aa:	6920      	ldr	r0, [r4, #16]
 800b0ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b0b0:	f104 0314 	add.w	r3, r4, #20
 800b0b4:	f019 091f 	ands.w	r9, r9, #31
 800b0b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b0bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b0c0:	d02b      	beq.n	800b11a <__lshift+0xbe>
 800b0c2:	f1c9 0e20 	rsb	lr, r9, #32
 800b0c6:	468a      	mov	sl, r1
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	6818      	ldr	r0, [r3, #0]
 800b0cc:	fa00 f009 	lsl.w	r0, r0, r9
 800b0d0:	4310      	orrs	r0, r2
 800b0d2:	f84a 0b04 	str.w	r0, [sl], #4
 800b0d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0da:	459c      	cmp	ip, r3
 800b0dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800b0e0:	d8f3      	bhi.n	800b0ca <__lshift+0x6e>
 800b0e2:	ebac 0304 	sub.w	r3, ip, r4
 800b0e6:	3b15      	subs	r3, #21
 800b0e8:	f023 0303 	bic.w	r3, r3, #3
 800b0ec:	3304      	adds	r3, #4
 800b0ee:	f104 0015 	add.w	r0, r4, #21
 800b0f2:	4560      	cmp	r0, ip
 800b0f4:	bf88      	it	hi
 800b0f6:	2304      	movhi	r3, #4
 800b0f8:	50ca      	str	r2, [r1, r3]
 800b0fa:	b10a      	cbz	r2, 800b100 <__lshift+0xa4>
 800b0fc:	f108 0602 	add.w	r6, r8, #2
 800b100:	3e01      	subs	r6, #1
 800b102:	4638      	mov	r0, r7
 800b104:	612e      	str	r6, [r5, #16]
 800b106:	4621      	mov	r1, r4
 800b108:	f7ff fde2 	bl	800acd0 <_Bfree>
 800b10c:	4628      	mov	r0, r5
 800b10e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b112:	f842 0f04 	str.w	r0, [r2, #4]!
 800b116:	3301      	adds	r3, #1
 800b118:	e7c5      	b.n	800b0a6 <__lshift+0x4a>
 800b11a:	3904      	subs	r1, #4
 800b11c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b120:	f841 2f04 	str.w	r2, [r1, #4]!
 800b124:	459c      	cmp	ip, r3
 800b126:	d8f9      	bhi.n	800b11c <__lshift+0xc0>
 800b128:	e7ea      	b.n	800b100 <__lshift+0xa4>
 800b12a:	bf00      	nop
 800b12c:	0800d5cc 	.word	0x0800d5cc
 800b130:	0800d5dd 	.word	0x0800d5dd

0800b134 <__mcmp>:
 800b134:	690a      	ldr	r2, [r1, #16]
 800b136:	4603      	mov	r3, r0
 800b138:	6900      	ldr	r0, [r0, #16]
 800b13a:	1a80      	subs	r0, r0, r2
 800b13c:	b530      	push	{r4, r5, lr}
 800b13e:	d10e      	bne.n	800b15e <__mcmp+0x2a>
 800b140:	3314      	adds	r3, #20
 800b142:	3114      	adds	r1, #20
 800b144:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b148:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b14c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b150:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b154:	4295      	cmp	r5, r2
 800b156:	d003      	beq.n	800b160 <__mcmp+0x2c>
 800b158:	d205      	bcs.n	800b166 <__mcmp+0x32>
 800b15a:	f04f 30ff 	mov.w	r0, #4294967295
 800b15e:	bd30      	pop	{r4, r5, pc}
 800b160:	42a3      	cmp	r3, r4
 800b162:	d3f3      	bcc.n	800b14c <__mcmp+0x18>
 800b164:	e7fb      	b.n	800b15e <__mcmp+0x2a>
 800b166:	2001      	movs	r0, #1
 800b168:	e7f9      	b.n	800b15e <__mcmp+0x2a>
	...

0800b16c <__mdiff>:
 800b16c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b170:	4689      	mov	r9, r1
 800b172:	4606      	mov	r6, r0
 800b174:	4611      	mov	r1, r2
 800b176:	4648      	mov	r0, r9
 800b178:	4614      	mov	r4, r2
 800b17a:	f7ff ffdb 	bl	800b134 <__mcmp>
 800b17e:	1e05      	subs	r5, r0, #0
 800b180:	d112      	bne.n	800b1a8 <__mdiff+0x3c>
 800b182:	4629      	mov	r1, r5
 800b184:	4630      	mov	r0, r6
 800b186:	f7ff fd63 	bl	800ac50 <_Balloc>
 800b18a:	4602      	mov	r2, r0
 800b18c:	b928      	cbnz	r0, 800b19a <__mdiff+0x2e>
 800b18e:	4b3f      	ldr	r3, [pc, #252]	@ (800b28c <__mdiff+0x120>)
 800b190:	f240 2137 	movw	r1, #567	@ 0x237
 800b194:	483e      	ldr	r0, [pc, #248]	@ (800b290 <__mdiff+0x124>)
 800b196:	f000 fb03 	bl	800b7a0 <__assert_func>
 800b19a:	2301      	movs	r3, #1
 800b19c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b1a0:	4610      	mov	r0, r2
 800b1a2:	b003      	add	sp, #12
 800b1a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1a8:	bfbc      	itt	lt
 800b1aa:	464b      	movlt	r3, r9
 800b1ac:	46a1      	movlt	r9, r4
 800b1ae:	4630      	mov	r0, r6
 800b1b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b1b4:	bfba      	itte	lt
 800b1b6:	461c      	movlt	r4, r3
 800b1b8:	2501      	movlt	r5, #1
 800b1ba:	2500      	movge	r5, #0
 800b1bc:	f7ff fd48 	bl	800ac50 <_Balloc>
 800b1c0:	4602      	mov	r2, r0
 800b1c2:	b918      	cbnz	r0, 800b1cc <__mdiff+0x60>
 800b1c4:	4b31      	ldr	r3, [pc, #196]	@ (800b28c <__mdiff+0x120>)
 800b1c6:	f240 2145 	movw	r1, #581	@ 0x245
 800b1ca:	e7e3      	b.n	800b194 <__mdiff+0x28>
 800b1cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b1d0:	6926      	ldr	r6, [r4, #16]
 800b1d2:	60c5      	str	r5, [r0, #12]
 800b1d4:	f109 0310 	add.w	r3, r9, #16
 800b1d8:	f109 0514 	add.w	r5, r9, #20
 800b1dc:	f104 0e14 	add.w	lr, r4, #20
 800b1e0:	f100 0b14 	add.w	fp, r0, #20
 800b1e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b1e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b1ec:	9301      	str	r3, [sp, #4]
 800b1ee:	46d9      	mov	r9, fp
 800b1f0:	f04f 0c00 	mov.w	ip, #0
 800b1f4:	9b01      	ldr	r3, [sp, #4]
 800b1f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b1fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b1fe:	9301      	str	r3, [sp, #4]
 800b200:	fa1f f38a 	uxth.w	r3, sl
 800b204:	4619      	mov	r1, r3
 800b206:	b283      	uxth	r3, r0
 800b208:	1acb      	subs	r3, r1, r3
 800b20a:	0c00      	lsrs	r0, r0, #16
 800b20c:	4463      	add	r3, ip
 800b20e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b212:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b216:	b29b      	uxth	r3, r3
 800b218:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b21c:	4576      	cmp	r6, lr
 800b21e:	f849 3b04 	str.w	r3, [r9], #4
 800b222:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b226:	d8e5      	bhi.n	800b1f4 <__mdiff+0x88>
 800b228:	1b33      	subs	r3, r6, r4
 800b22a:	3b15      	subs	r3, #21
 800b22c:	f023 0303 	bic.w	r3, r3, #3
 800b230:	3415      	adds	r4, #21
 800b232:	3304      	adds	r3, #4
 800b234:	42a6      	cmp	r6, r4
 800b236:	bf38      	it	cc
 800b238:	2304      	movcc	r3, #4
 800b23a:	441d      	add	r5, r3
 800b23c:	445b      	add	r3, fp
 800b23e:	461e      	mov	r6, r3
 800b240:	462c      	mov	r4, r5
 800b242:	4544      	cmp	r4, r8
 800b244:	d30e      	bcc.n	800b264 <__mdiff+0xf8>
 800b246:	f108 0103 	add.w	r1, r8, #3
 800b24a:	1b49      	subs	r1, r1, r5
 800b24c:	f021 0103 	bic.w	r1, r1, #3
 800b250:	3d03      	subs	r5, #3
 800b252:	45a8      	cmp	r8, r5
 800b254:	bf38      	it	cc
 800b256:	2100      	movcc	r1, #0
 800b258:	440b      	add	r3, r1
 800b25a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b25e:	b191      	cbz	r1, 800b286 <__mdiff+0x11a>
 800b260:	6117      	str	r7, [r2, #16]
 800b262:	e79d      	b.n	800b1a0 <__mdiff+0x34>
 800b264:	f854 1b04 	ldr.w	r1, [r4], #4
 800b268:	46e6      	mov	lr, ip
 800b26a:	0c08      	lsrs	r0, r1, #16
 800b26c:	fa1c fc81 	uxtah	ip, ip, r1
 800b270:	4471      	add	r1, lr
 800b272:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b276:	b289      	uxth	r1, r1
 800b278:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b27c:	f846 1b04 	str.w	r1, [r6], #4
 800b280:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b284:	e7dd      	b.n	800b242 <__mdiff+0xd6>
 800b286:	3f01      	subs	r7, #1
 800b288:	e7e7      	b.n	800b25a <__mdiff+0xee>
 800b28a:	bf00      	nop
 800b28c:	0800d5cc 	.word	0x0800d5cc
 800b290:	0800d5dd 	.word	0x0800d5dd

0800b294 <__d2b>:
 800b294:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b298:	460f      	mov	r7, r1
 800b29a:	2101      	movs	r1, #1
 800b29c:	ec59 8b10 	vmov	r8, r9, d0
 800b2a0:	4616      	mov	r6, r2
 800b2a2:	f7ff fcd5 	bl	800ac50 <_Balloc>
 800b2a6:	4604      	mov	r4, r0
 800b2a8:	b930      	cbnz	r0, 800b2b8 <__d2b+0x24>
 800b2aa:	4602      	mov	r2, r0
 800b2ac:	4b23      	ldr	r3, [pc, #140]	@ (800b33c <__d2b+0xa8>)
 800b2ae:	4824      	ldr	r0, [pc, #144]	@ (800b340 <__d2b+0xac>)
 800b2b0:	f240 310f 	movw	r1, #783	@ 0x30f
 800b2b4:	f000 fa74 	bl	800b7a0 <__assert_func>
 800b2b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b2bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b2c0:	b10d      	cbz	r5, 800b2c6 <__d2b+0x32>
 800b2c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b2c6:	9301      	str	r3, [sp, #4]
 800b2c8:	f1b8 0300 	subs.w	r3, r8, #0
 800b2cc:	d023      	beq.n	800b316 <__d2b+0x82>
 800b2ce:	4668      	mov	r0, sp
 800b2d0:	9300      	str	r3, [sp, #0]
 800b2d2:	f7ff fd84 	bl	800adde <__lo0bits>
 800b2d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b2da:	b1d0      	cbz	r0, 800b312 <__d2b+0x7e>
 800b2dc:	f1c0 0320 	rsb	r3, r0, #32
 800b2e0:	fa02 f303 	lsl.w	r3, r2, r3
 800b2e4:	430b      	orrs	r3, r1
 800b2e6:	40c2      	lsrs	r2, r0
 800b2e8:	6163      	str	r3, [r4, #20]
 800b2ea:	9201      	str	r2, [sp, #4]
 800b2ec:	9b01      	ldr	r3, [sp, #4]
 800b2ee:	61a3      	str	r3, [r4, #24]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	bf0c      	ite	eq
 800b2f4:	2201      	moveq	r2, #1
 800b2f6:	2202      	movne	r2, #2
 800b2f8:	6122      	str	r2, [r4, #16]
 800b2fa:	b1a5      	cbz	r5, 800b326 <__d2b+0x92>
 800b2fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b300:	4405      	add	r5, r0
 800b302:	603d      	str	r5, [r7, #0]
 800b304:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b308:	6030      	str	r0, [r6, #0]
 800b30a:	4620      	mov	r0, r4
 800b30c:	b003      	add	sp, #12
 800b30e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b312:	6161      	str	r1, [r4, #20]
 800b314:	e7ea      	b.n	800b2ec <__d2b+0x58>
 800b316:	a801      	add	r0, sp, #4
 800b318:	f7ff fd61 	bl	800adde <__lo0bits>
 800b31c:	9b01      	ldr	r3, [sp, #4]
 800b31e:	6163      	str	r3, [r4, #20]
 800b320:	3020      	adds	r0, #32
 800b322:	2201      	movs	r2, #1
 800b324:	e7e8      	b.n	800b2f8 <__d2b+0x64>
 800b326:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b32a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b32e:	6038      	str	r0, [r7, #0]
 800b330:	6918      	ldr	r0, [r3, #16]
 800b332:	f7ff fd35 	bl	800ada0 <__hi0bits>
 800b336:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b33a:	e7e5      	b.n	800b308 <__d2b+0x74>
 800b33c:	0800d5cc 	.word	0x0800d5cc
 800b340:	0800d5dd 	.word	0x0800d5dd

0800b344 <__ssputs_r>:
 800b344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b348:	688e      	ldr	r6, [r1, #8]
 800b34a:	461f      	mov	r7, r3
 800b34c:	42be      	cmp	r6, r7
 800b34e:	680b      	ldr	r3, [r1, #0]
 800b350:	4682      	mov	sl, r0
 800b352:	460c      	mov	r4, r1
 800b354:	4690      	mov	r8, r2
 800b356:	d82d      	bhi.n	800b3b4 <__ssputs_r+0x70>
 800b358:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b35c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b360:	d026      	beq.n	800b3b0 <__ssputs_r+0x6c>
 800b362:	6965      	ldr	r5, [r4, #20]
 800b364:	6909      	ldr	r1, [r1, #16]
 800b366:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b36a:	eba3 0901 	sub.w	r9, r3, r1
 800b36e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b372:	1c7b      	adds	r3, r7, #1
 800b374:	444b      	add	r3, r9
 800b376:	106d      	asrs	r5, r5, #1
 800b378:	429d      	cmp	r5, r3
 800b37a:	bf38      	it	cc
 800b37c:	461d      	movcc	r5, r3
 800b37e:	0553      	lsls	r3, r2, #21
 800b380:	d527      	bpl.n	800b3d2 <__ssputs_r+0x8e>
 800b382:	4629      	mov	r1, r5
 800b384:	f7ff fbd8 	bl	800ab38 <_malloc_r>
 800b388:	4606      	mov	r6, r0
 800b38a:	b360      	cbz	r0, 800b3e6 <__ssputs_r+0xa2>
 800b38c:	6921      	ldr	r1, [r4, #16]
 800b38e:	464a      	mov	r2, r9
 800b390:	f7fe fcf5 	bl	8009d7e <memcpy>
 800b394:	89a3      	ldrh	r3, [r4, #12]
 800b396:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b39a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b39e:	81a3      	strh	r3, [r4, #12]
 800b3a0:	6126      	str	r6, [r4, #16]
 800b3a2:	6165      	str	r5, [r4, #20]
 800b3a4:	444e      	add	r6, r9
 800b3a6:	eba5 0509 	sub.w	r5, r5, r9
 800b3aa:	6026      	str	r6, [r4, #0]
 800b3ac:	60a5      	str	r5, [r4, #8]
 800b3ae:	463e      	mov	r6, r7
 800b3b0:	42be      	cmp	r6, r7
 800b3b2:	d900      	bls.n	800b3b6 <__ssputs_r+0x72>
 800b3b4:	463e      	mov	r6, r7
 800b3b6:	6820      	ldr	r0, [r4, #0]
 800b3b8:	4632      	mov	r2, r6
 800b3ba:	4641      	mov	r1, r8
 800b3bc:	f000 f9c6 	bl	800b74c <memmove>
 800b3c0:	68a3      	ldr	r3, [r4, #8]
 800b3c2:	1b9b      	subs	r3, r3, r6
 800b3c4:	60a3      	str	r3, [r4, #8]
 800b3c6:	6823      	ldr	r3, [r4, #0]
 800b3c8:	4433      	add	r3, r6
 800b3ca:	6023      	str	r3, [r4, #0]
 800b3cc:	2000      	movs	r0, #0
 800b3ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3d2:	462a      	mov	r2, r5
 800b3d4:	f000 fa28 	bl	800b828 <_realloc_r>
 800b3d8:	4606      	mov	r6, r0
 800b3da:	2800      	cmp	r0, #0
 800b3dc:	d1e0      	bne.n	800b3a0 <__ssputs_r+0x5c>
 800b3de:	6921      	ldr	r1, [r4, #16]
 800b3e0:	4650      	mov	r0, sl
 800b3e2:	f7ff fb35 	bl	800aa50 <_free_r>
 800b3e6:	230c      	movs	r3, #12
 800b3e8:	f8ca 3000 	str.w	r3, [sl]
 800b3ec:	89a3      	ldrh	r3, [r4, #12]
 800b3ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3f2:	81a3      	strh	r3, [r4, #12]
 800b3f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3f8:	e7e9      	b.n	800b3ce <__ssputs_r+0x8a>
	...

0800b3fc <_svfiprintf_r>:
 800b3fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b400:	4698      	mov	r8, r3
 800b402:	898b      	ldrh	r3, [r1, #12]
 800b404:	061b      	lsls	r3, r3, #24
 800b406:	b09d      	sub	sp, #116	@ 0x74
 800b408:	4607      	mov	r7, r0
 800b40a:	460d      	mov	r5, r1
 800b40c:	4614      	mov	r4, r2
 800b40e:	d510      	bpl.n	800b432 <_svfiprintf_r+0x36>
 800b410:	690b      	ldr	r3, [r1, #16]
 800b412:	b973      	cbnz	r3, 800b432 <_svfiprintf_r+0x36>
 800b414:	2140      	movs	r1, #64	@ 0x40
 800b416:	f7ff fb8f 	bl	800ab38 <_malloc_r>
 800b41a:	6028      	str	r0, [r5, #0]
 800b41c:	6128      	str	r0, [r5, #16]
 800b41e:	b930      	cbnz	r0, 800b42e <_svfiprintf_r+0x32>
 800b420:	230c      	movs	r3, #12
 800b422:	603b      	str	r3, [r7, #0]
 800b424:	f04f 30ff 	mov.w	r0, #4294967295
 800b428:	b01d      	add	sp, #116	@ 0x74
 800b42a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b42e:	2340      	movs	r3, #64	@ 0x40
 800b430:	616b      	str	r3, [r5, #20]
 800b432:	2300      	movs	r3, #0
 800b434:	9309      	str	r3, [sp, #36]	@ 0x24
 800b436:	2320      	movs	r3, #32
 800b438:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b43c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b440:	2330      	movs	r3, #48	@ 0x30
 800b442:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b5e0 <_svfiprintf_r+0x1e4>
 800b446:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b44a:	f04f 0901 	mov.w	r9, #1
 800b44e:	4623      	mov	r3, r4
 800b450:	469a      	mov	sl, r3
 800b452:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b456:	b10a      	cbz	r2, 800b45c <_svfiprintf_r+0x60>
 800b458:	2a25      	cmp	r2, #37	@ 0x25
 800b45a:	d1f9      	bne.n	800b450 <_svfiprintf_r+0x54>
 800b45c:	ebba 0b04 	subs.w	fp, sl, r4
 800b460:	d00b      	beq.n	800b47a <_svfiprintf_r+0x7e>
 800b462:	465b      	mov	r3, fp
 800b464:	4622      	mov	r2, r4
 800b466:	4629      	mov	r1, r5
 800b468:	4638      	mov	r0, r7
 800b46a:	f7ff ff6b 	bl	800b344 <__ssputs_r>
 800b46e:	3001      	adds	r0, #1
 800b470:	f000 80a7 	beq.w	800b5c2 <_svfiprintf_r+0x1c6>
 800b474:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b476:	445a      	add	r2, fp
 800b478:	9209      	str	r2, [sp, #36]	@ 0x24
 800b47a:	f89a 3000 	ldrb.w	r3, [sl]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	f000 809f 	beq.w	800b5c2 <_svfiprintf_r+0x1c6>
 800b484:	2300      	movs	r3, #0
 800b486:	f04f 32ff 	mov.w	r2, #4294967295
 800b48a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b48e:	f10a 0a01 	add.w	sl, sl, #1
 800b492:	9304      	str	r3, [sp, #16]
 800b494:	9307      	str	r3, [sp, #28]
 800b496:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b49a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b49c:	4654      	mov	r4, sl
 800b49e:	2205      	movs	r2, #5
 800b4a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4a4:	484e      	ldr	r0, [pc, #312]	@ (800b5e0 <_svfiprintf_r+0x1e4>)
 800b4a6:	f7f4 feb3 	bl	8000210 <memchr>
 800b4aa:	9a04      	ldr	r2, [sp, #16]
 800b4ac:	b9d8      	cbnz	r0, 800b4e6 <_svfiprintf_r+0xea>
 800b4ae:	06d0      	lsls	r0, r2, #27
 800b4b0:	bf44      	itt	mi
 800b4b2:	2320      	movmi	r3, #32
 800b4b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4b8:	0711      	lsls	r1, r2, #28
 800b4ba:	bf44      	itt	mi
 800b4bc:	232b      	movmi	r3, #43	@ 0x2b
 800b4be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4c2:	f89a 3000 	ldrb.w	r3, [sl]
 800b4c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4c8:	d015      	beq.n	800b4f6 <_svfiprintf_r+0xfa>
 800b4ca:	9a07      	ldr	r2, [sp, #28]
 800b4cc:	4654      	mov	r4, sl
 800b4ce:	2000      	movs	r0, #0
 800b4d0:	f04f 0c0a 	mov.w	ip, #10
 800b4d4:	4621      	mov	r1, r4
 800b4d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4da:	3b30      	subs	r3, #48	@ 0x30
 800b4dc:	2b09      	cmp	r3, #9
 800b4de:	d94b      	bls.n	800b578 <_svfiprintf_r+0x17c>
 800b4e0:	b1b0      	cbz	r0, 800b510 <_svfiprintf_r+0x114>
 800b4e2:	9207      	str	r2, [sp, #28]
 800b4e4:	e014      	b.n	800b510 <_svfiprintf_r+0x114>
 800b4e6:	eba0 0308 	sub.w	r3, r0, r8
 800b4ea:	fa09 f303 	lsl.w	r3, r9, r3
 800b4ee:	4313      	orrs	r3, r2
 800b4f0:	9304      	str	r3, [sp, #16]
 800b4f2:	46a2      	mov	sl, r4
 800b4f4:	e7d2      	b.n	800b49c <_svfiprintf_r+0xa0>
 800b4f6:	9b03      	ldr	r3, [sp, #12]
 800b4f8:	1d19      	adds	r1, r3, #4
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	9103      	str	r1, [sp, #12]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	bfbb      	ittet	lt
 800b502:	425b      	neglt	r3, r3
 800b504:	f042 0202 	orrlt.w	r2, r2, #2
 800b508:	9307      	strge	r3, [sp, #28]
 800b50a:	9307      	strlt	r3, [sp, #28]
 800b50c:	bfb8      	it	lt
 800b50e:	9204      	strlt	r2, [sp, #16]
 800b510:	7823      	ldrb	r3, [r4, #0]
 800b512:	2b2e      	cmp	r3, #46	@ 0x2e
 800b514:	d10a      	bne.n	800b52c <_svfiprintf_r+0x130>
 800b516:	7863      	ldrb	r3, [r4, #1]
 800b518:	2b2a      	cmp	r3, #42	@ 0x2a
 800b51a:	d132      	bne.n	800b582 <_svfiprintf_r+0x186>
 800b51c:	9b03      	ldr	r3, [sp, #12]
 800b51e:	1d1a      	adds	r2, r3, #4
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	9203      	str	r2, [sp, #12]
 800b524:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b528:	3402      	adds	r4, #2
 800b52a:	9305      	str	r3, [sp, #20]
 800b52c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b5f0 <_svfiprintf_r+0x1f4>
 800b530:	7821      	ldrb	r1, [r4, #0]
 800b532:	2203      	movs	r2, #3
 800b534:	4650      	mov	r0, sl
 800b536:	f7f4 fe6b 	bl	8000210 <memchr>
 800b53a:	b138      	cbz	r0, 800b54c <_svfiprintf_r+0x150>
 800b53c:	9b04      	ldr	r3, [sp, #16]
 800b53e:	eba0 000a 	sub.w	r0, r0, sl
 800b542:	2240      	movs	r2, #64	@ 0x40
 800b544:	4082      	lsls	r2, r0
 800b546:	4313      	orrs	r3, r2
 800b548:	3401      	adds	r4, #1
 800b54a:	9304      	str	r3, [sp, #16]
 800b54c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b550:	4824      	ldr	r0, [pc, #144]	@ (800b5e4 <_svfiprintf_r+0x1e8>)
 800b552:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b556:	2206      	movs	r2, #6
 800b558:	f7f4 fe5a 	bl	8000210 <memchr>
 800b55c:	2800      	cmp	r0, #0
 800b55e:	d036      	beq.n	800b5ce <_svfiprintf_r+0x1d2>
 800b560:	4b21      	ldr	r3, [pc, #132]	@ (800b5e8 <_svfiprintf_r+0x1ec>)
 800b562:	bb1b      	cbnz	r3, 800b5ac <_svfiprintf_r+0x1b0>
 800b564:	9b03      	ldr	r3, [sp, #12]
 800b566:	3307      	adds	r3, #7
 800b568:	f023 0307 	bic.w	r3, r3, #7
 800b56c:	3308      	adds	r3, #8
 800b56e:	9303      	str	r3, [sp, #12]
 800b570:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b572:	4433      	add	r3, r6
 800b574:	9309      	str	r3, [sp, #36]	@ 0x24
 800b576:	e76a      	b.n	800b44e <_svfiprintf_r+0x52>
 800b578:	fb0c 3202 	mla	r2, ip, r2, r3
 800b57c:	460c      	mov	r4, r1
 800b57e:	2001      	movs	r0, #1
 800b580:	e7a8      	b.n	800b4d4 <_svfiprintf_r+0xd8>
 800b582:	2300      	movs	r3, #0
 800b584:	3401      	adds	r4, #1
 800b586:	9305      	str	r3, [sp, #20]
 800b588:	4619      	mov	r1, r3
 800b58a:	f04f 0c0a 	mov.w	ip, #10
 800b58e:	4620      	mov	r0, r4
 800b590:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b594:	3a30      	subs	r2, #48	@ 0x30
 800b596:	2a09      	cmp	r2, #9
 800b598:	d903      	bls.n	800b5a2 <_svfiprintf_r+0x1a6>
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d0c6      	beq.n	800b52c <_svfiprintf_r+0x130>
 800b59e:	9105      	str	r1, [sp, #20]
 800b5a0:	e7c4      	b.n	800b52c <_svfiprintf_r+0x130>
 800b5a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5a6:	4604      	mov	r4, r0
 800b5a8:	2301      	movs	r3, #1
 800b5aa:	e7f0      	b.n	800b58e <_svfiprintf_r+0x192>
 800b5ac:	ab03      	add	r3, sp, #12
 800b5ae:	9300      	str	r3, [sp, #0]
 800b5b0:	462a      	mov	r2, r5
 800b5b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b5ec <_svfiprintf_r+0x1f0>)
 800b5b4:	a904      	add	r1, sp, #16
 800b5b6:	4638      	mov	r0, r7
 800b5b8:	f7fd fe12 	bl	80091e0 <_printf_float>
 800b5bc:	1c42      	adds	r2, r0, #1
 800b5be:	4606      	mov	r6, r0
 800b5c0:	d1d6      	bne.n	800b570 <_svfiprintf_r+0x174>
 800b5c2:	89ab      	ldrh	r3, [r5, #12]
 800b5c4:	065b      	lsls	r3, r3, #25
 800b5c6:	f53f af2d 	bmi.w	800b424 <_svfiprintf_r+0x28>
 800b5ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5cc:	e72c      	b.n	800b428 <_svfiprintf_r+0x2c>
 800b5ce:	ab03      	add	r3, sp, #12
 800b5d0:	9300      	str	r3, [sp, #0]
 800b5d2:	462a      	mov	r2, r5
 800b5d4:	4b05      	ldr	r3, [pc, #20]	@ (800b5ec <_svfiprintf_r+0x1f0>)
 800b5d6:	a904      	add	r1, sp, #16
 800b5d8:	4638      	mov	r0, r7
 800b5da:	f7fe f899 	bl	8009710 <_printf_i>
 800b5de:	e7ed      	b.n	800b5bc <_svfiprintf_r+0x1c0>
 800b5e0:	0800d636 	.word	0x0800d636
 800b5e4:	0800d640 	.word	0x0800d640
 800b5e8:	080091e1 	.word	0x080091e1
 800b5ec:	0800b345 	.word	0x0800b345
 800b5f0:	0800d63c 	.word	0x0800d63c

0800b5f4 <__sflush_r>:
 800b5f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b5f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5fc:	0716      	lsls	r6, r2, #28
 800b5fe:	4605      	mov	r5, r0
 800b600:	460c      	mov	r4, r1
 800b602:	d454      	bmi.n	800b6ae <__sflush_r+0xba>
 800b604:	684b      	ldr	r3, [r1, #4]
 800b606:	2b00      	cmp	r3, #0
 800b608:	dc02      	bgt.n	800b610 <__sflush_r+0x1c>
 800b60a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	dd48      	ble.n	800b6a2 <__sflush_r+0xae>
 800b610:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b612:	2e00      	cmp	r6, #0
 800b614:	d045      	beq.n	800b6a2 <__sflush_r+0xae>
 800b616:	2300      	movs	r3, #0
 800b618:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b61c:	682f      	ldr	r7, [r5, #0]
 800b61e:	6a21      	ldr	r1, [r4, #32]
 800b620:	602b      	str	r3, [r5, #0]
 800b622:	d030      	beq.n	800b686 <__sflush_r+0x92>
 800b624:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b626:	89a3      	ldrh	r3, [r4, #12]
 800b628:	0759      	lsls	r1, r3, #29
 800b62a:	d505      	bpl.n	800b638 <__sflush_r+0x44>
 800b62c:	6863      	ldr	r3, [r4, #4]
 800b62e:	1ad2      	subs	r2, r2, r3
 800b630:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b632:	b10b      	cbz	r3, 800b638 <__sflush_r+0x44>
 800b634:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b636:	1ad2      	subs	r2, r2, r3
 800b638:	2300      	movs	r3, #0
 800b63a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b63c:	6a21      	ldr	r1, [r4, #32]
 800b63e:	4628      	mov	r0, r5
 800b640:	47b0      	blx	r6
 800b642:	1c43      	adds	r3, r0, #1
 800b644:	89a3      	ldrh	r3, [r4, #12]
 800b646:	d106      	bne.n	800b656 <__sflush_r+0x62>
 800b648:	6829      	ldr	r1, [r5, #0]
 800b64a:	291d      	cmp	r1, #29
 800b64c:	d82b      	bhi.n	800b6a6 <__sflush_r+0xb2>
 800b64e:	4a2a      	ldr	r2, [pc, #168]	@ (800b6f8 <__sflush_r+0x104>)
 800b650:	40ca      	lsrs	r2, r1
 800b652:	07d6      	lsls	r6, r2, #31
 800b654:	d527      	bpl.n	800b6a6 <__sflush_r+0xb2>
 800b656:	2200      	movs	r2, #0
 800b658:	6062      	str	r2, [r4, #4]
 800b65a:	04d9      	lsls	r1, r3, #19
 800b65c:	6922      	ldr	r2, [r4, #16]
 800b65e:	6022      	str	r2, [r4, #0]
 800b660:	d504      	bpl.n	800b66c <__sflush_r+0x78>
 800b662:	1c42      	adds	r2, r0, #1
 800b664:	d101      	bne.n	800b66a <__sflush_r+0x76>
 800b666:	682b      	ldr	r3, [r5, #0]
 800b668:	b903      	cbnz	r3, 800b66c <__sflush_r+0x78>
 800b66a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b66c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b66e:	602f      	str	r7, [r5, #0]
 800b670:	b1b9      	cbz	r1, 800b6a2 <__sflush_r+0xae>
 800b672:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b676:	4299      	cmp	r1, r3
 800b678:	d002      	beq.n	800b680 <__sflush_r+0x8c>
 800b67a:	4628      	mov	r0, r5
 800b67c:	f7ff f9e8 	bl	800aa50 <_free_r>
 800b680:	2300      	movs	r3, #0
 800b682:	6363      	str	r3, [r4, #52]	@ 0x34
 800b684:	e00d      	b.n	800b6a2 <__sflush_r+0xae>
 800b686:	2301      	movs	r3, #1
 800b688:	4628      	mov	r0, r5
 800b68a:	47b0      	blx	r6
 800b68c:	4602      	mov	r2, r0
 800b68e:	1c50      	adds	r0, r2, #1
 800b690:	d1c9      	bne.n	800b626 <__sflush_r+0x32>
 800b692:	682b      	ldr	r3, [r5, #0]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d0c6      	beq.n	800b626 <__sflush_r+0x32>
 800b698:	2b1d      	cmp	r3, #29
 800b69a:	d001      	beq.n	800b6a0 <__sflush_r+0xac>
 800b69c:	2b16      	cmp	r3, #22
 800b69e:	d11e      	bne.n	800b6de <__sflush_r+0xea>
 800b6a0:	602f      	str	r7, [r5, #0]
 800b6a2:	2000      	movs	r0, #0
 800b6a4:	e022      	b.n	800b6ec <__sflush_r+0xf8>
 800b6a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6aa:	b21b      	sxth	r3, r3
 800b6ac:	e01b      	b.n	800b6e6 <__sflush_r+0xf2>
 800b6ae:	690f      	ldr	r7, [r1, #16]
 800b6b0:	2f00      	cmp	r7, #0
 800b6b2:	d0f6      	beq.n	800b6a2 <__sflush_r+0xae>
 800b6b4:	0793      	lsls	r3, r2, #30
 800b6b6:	680e      	ldr	r6, [r1, #0]
 800b6b8:	bf08      	it	eq
 800b6ba:	694b      	ldreq	r3, [r1, #20]
 800b6bc:	600f      	str	r7, [r1, #0]
 800b6be:	bf18      	it	ne
 800b6c0:	2300      	movne	r3, #0
 800b6c2:	eba6 0807 	sub.w	r8, r6, r7
 800b6c6:	608b      	str	r3, [r1, #8]
 800b6c8:	f1b8 0f00 	cmp.w	r8, #0
 800b6cc:	dde9      	ble.n	800b6a2 <__sflush_r+0xae>
 800b6ce:	6a21      	ldr	r1, [r4, #32]
 800b6d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b6d2:	4643      	mov	r3, r8
 800b6d4:	463a      	mov	r2, r7
 800b6d6:	4628      	mov	r0, r5
 800b6d8:	47b0      	blx	r6
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	dc08      	bgt.n	800b6f0 <__sflush_r+0xfc>
 800b6de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6e6:	81a3      	strh	r3, [r4, #12]
 800b6e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6f0:	4407      	add	r7, r0
 800b6f2:	eba8 0800 	sub.w	r8, r8, r0
 800b6f6:	e7e7      	b.n	800b6c8 <__sflush_r+0xd4>
 800b6f8:	20400001 	.word	0x20400001

0800b6fc <_fflush_r>:
 800b6fc:	b538      	push	{r3, r4, r5, lr}
 800b6fe:	690b      	ldr	r3, [r1, #16]
 800b700:	4605      	mov	r5, r0
 800b702:	460c      	mov	r4, r1
 800b704:	b913      	cbnz	r3, 800b70c <_fflush_r+0x10>
 800b706:	2500      	movs	r5, #0
 800b708:	4628      	mov	r0, r5
 800b70a:	bd38      	pop	{r3, r4, r5, pc}
 800b70c:	b118      	cbz	r0, 800b716 <_fflush_r+0x1a>
 800b70e:	6a03      	ldr	r3, [r0, #32]
 800b710:	b90b      	cbnz	r3, 800b716 <_fflush_r+0x1a>
 800b712:	f7fe f9a7 	bl	8009a64 <__sinit>
 800b716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d0f3      	beq.n	800b706 <_fflush_r+0xa>
 800b71e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b720:	07d0      	lsls	r0, r2, #31
 800b722:	d404      	bmi.n	800b72e <_fflush_r+0x32>
 800b724:	0599      	lsls	r1, r3, #22
 800b726:	d402      	bmi.n	800b72e <_fflush_r+0x32>
 800b728:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b72a:	f7fe fb26 	bl	8009d7a <__retarget_lock_acquire_recursive>
 800b72e:	4628      	mov	r0, r5
 800b730:	4621      	mov	r1, r4
 800b732:	f7ff ff5f 	bl	800b5f4 <__sflush_r>
 800b736:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b738:	07da      	lsls	r2, r3, #31
 800b73a:	4605      	mov	r5, r0
 800b73c:	d4e4      	bmi.n	800b708 <_fflush_r+0xc>
 800b73e:	89a3      	ldrh	r3, [r4, #12]
 800b740:	059b      	lsls	r3, r3, #22
 800b742:	d4e1      	bmi.n	800b708 <_fflush_r+0xc>
 800b744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b746:	f7fe fb19 	bl	8009d7c <__retarget_lock_release_recursive>
 800b74a:	e7dd      	b.n	800b708 <_fflush_r+0xc>

0800b74c <memmove>:
 800b74c:	4288      	cmp	r0, r1
 800b74e:	b510      	push	{r4, lr}
 800b750:	eb01 0402 	add.w	r4, r1, r2
 800b754:	d902      	bls.n	800b75c <memmove+0x10>
 800b756:	4284      	cmp	r4, r0
 800b758:	4623      	mov	r3, r4
 800b75a:	d807      	bhi.n	800b76c <memmove+0x20>
 800b75c:	1e43      	subs	r3, r0, #1
 800b75e:	42a1      	cmp	r1, r4
 800b760:	d008      	beq.n	800b774 <memmove+0x28>
 800b762:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b766:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b76a:	e7f8      	b.n	800b75e <memmove+0x12>
 800b76c:	4402      	add	r2, r0
 800b76e:	4601      	mov	r1, r0
 800b770:	428a      	cmp	r2, r1
 800b772:	d100      	bne.n	800b776 <memmove+0x2a>
 800b774:	bd10      	pop	{r4, pc}
 800b776:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b77a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b77e:	e7f7      	b.n	800b770 <memmove+0x24>

0800b780 <_sbrk_r>:
 800b780:	b538      	push	{r3, r4, r5, lr}
 800b782:	4d06      	ldr	r5, [pc, #24]	@ (800b79c <_sbrk_r+0x1c>)
 800b784:	2300      	movs	r3, #0
 800b786:	4604      	mov	r4, r0
 800b788:	4608      	mov	r0, r1
 800b78a:	602b      	str	r3, [r5, #0]
 800b78c:	f7f9 fb40 	bl	8004e10 <_sbrk>
 800b790:	1c43      	adds	r3, r0, #1
 800b792:	d102      	bne.n	800b79a <_sbrk_r+0x1a>
 800b794:	682b      	ldr	r3, [r5, #0]
 800b796:	b103      	cbz	r3, 800b79a <_sbrk_r+0x1a>
 800b798:	6023      	str	r3, [r4, #0]
 800b79a:	bd38      	pop	{r3, r4, r5, pc}
 800b79c:	20000eb0 	.word	0x20000eb0

0800b7a0 <__assert_func>:
 800b7a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7a2:	4614      	mov	r4, r2
 800b7a4:	461a      	mov	r2, r3
 800b7a6:	4b09      	ldr	r3, [pc, #36]	@ (800b7cc <__assert_func+0x2c>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	4605      	mov	r5, r0
 800b7ac:	68d8      	ldr	r0, [r3, #12]
 800b7ae:	b14c      	cbz	r4, 800b7c4 <__assert_func+0x24>
 800b7b0:	4b07      	ldr	r3, [pc, #28]	@ (800b7d0 <__assert_func+0x30>)
 800b7b2:	9100      	str	r1, [sp, #0]
 800b7b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b7b8:	4906      	ldr	r1, [pc, #24]	@ (800b7d4 <__assert_func+0x34>)
 800b7ba:	462b      	mov	r3, r5
 800b7bc:	f000 f870 	bl	800b8a0 <fiprintf>
 800b7c0:	f000 f880 	bl	800b8c4 <abort>
 800b7c4:	4b04      	ldr	r3, [pc, #16]	@ (800b7d8 <__assert_func+0x38>)
 800b7c6:	461c      	mov	r4, r3
 800b7c8:	e7f3      	b.n	800b7b2 <__assert_func+0x12>
 800b7ca:	bf00      	nop
 800b7cc:	20000018 	.word	0x20000018
 800b7d0:	0800d651 	.word	0x0800d651
 800b7d4:	0800d65e 	.word	0x0800d65e
 800b7d8:	0800d68c 	.word	0x0800d68c

0800b7dc <_calloc_r>:
 800b7dc:	b570      	push	{r4, r5, r6, lr}
 800b7de:	fba1 5402 	umull	r5, r4, r1, r2
 800b7e2:	b934      	cbnz	r4, 800b7f2 <_calloc_r+0x16>
 800b7e4:	4629      	mov	r1, r5
 800b7e6:	f7ff f9a7 	bl	800ab38 <_malloc_r>
 800b7ea:	4606      	mov	r6, r0
 800b7ec:	b928      	cbnz	r0, 800b7fa <_calloc_r+0x1e>
 800b7ee:	4630      	mov	r0, r6
 800b7f0:	bd70      	pop	{r4, r5, r6, pc}
 800b7f2:	220c      	movs	r2, #12
 800b7f4:	6002      	str	r2, [r0, #0]
 800b7f6:	2600      	movs	r6, #0
 800b7f8:	e7f9      	b.n	800b7ee <_calloc_r+0x12>
 800b7fa:	462a      	mov	r2, r5
 800b7fc:	4621      	mov	r1, r4
 800b7fe:	f7fe fa3f 	bl	8009c80 <memset>
 800b802:	e7f4      	b.n	800b7ee <_calloc_r+0x12>

0800b804 <__ascii_mbtowc>:
 800b804:	b082      	sub	sp, #8
 800b806:	b901      	cbnz	r1, 800b80a <__ascii_mbtowc+0x6>
 800b808:	a901      	add	r1, sp, #4
 800b80a:	b142      	cbz	r2, 800b81e <__ascii_mbtowc+0x1a>
 800b80c:	b14b      	cbz	r3, 800b822 <__ascii_mbtowc+0x1e>
 800b80e:	7813      	ldrb	r3, [r2, #0]
 800b810:	600b      	str	r3, [r1, #0]
 800b812:	7812      	ldrb	r2, [r2, #0]
 800b814:	1e10      	subs	r0, r2, #0
 800b816:	bf18      	it	ne
 800b818:	2001      	movne	r0, #1
 800b81a:	b002      	add	sp, #8
 800b81c:	4770      	bx	lr
 800b81e:	4610      	mov	r0, r2
 800b820:	e7fb      	b.n	800b81a <__ascii_mbtowc+0x16>
 800b822:	f06f 0001 	mvn.w	r0, #1
 800b826:	e7f8      	b.n	800b81a <__ascii_mbtowc+0x16>

0800b828 <_realloc_r>:
 800b828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b82c:	4607      	mov	r7, r0
 800b82e:	4614      	mov	r4, r2
 800b830:	460d      	mov	r5, r1
 800b832:	b921      	cbnz	r1, 800b83e <_realloc_r+0x16>
 800b834:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b838:	4611      	mov	r1, r2
 800b83a:	f7ff b97d 	b.w	800ab38 <_malloc_r>
 800b83e:	b92a      	cbnz	r2, 800b84c <_realloc_r+0x24>
 800b840:	f7ff f906 	bl	800aa50 <_free_r>
 800b844:	4625      	mov	r5, r4
 800b846:	4628      	mov	r0, r5
 800b848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b84c:	f000 f841 	bl	800b8d2 <_malloc_usable_size_r>
 800b850:	4284      	cmp	r4, r0
 800b852:	4606      	mov	r6, r0
 800b854:	d802      	bhi.n	800b85c <_realloc_r+0x34>
 800b856:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b85a:	d8f4      	bhi.n	800b846 <_realloc_r+0x1e>
 800b85c:	4621      	mov	r1, r4
 800b85e:	4638      	mov	r0, r7
 800b860:	f7ff f96a 	bl	800ab38 <_malloc_r>
 800b864:	4680      	mov	r8, r0
 800b866:	b908      	cbnz	r0, 800b86c <_realloc_r+0x44>
 800b868:	4645      	mov	r5, r8
 800b86a:	e7ec      	b.n	800b846 <_realloc_r+0x1e>
 800b86c:	42b4      	cmp	r4, r6
 800b86e:	4622      	mov	r2, r4
 800b870:	4629      	mov	r1, r5
 800b872:	bf28      	it	cs
 800b874:	4632      	movcs	r2, r6
 800b876:	f7fe fa82 	bl	8009d7e <memcpy>
 800b87a:	4629      	mov	r1, r5
 800b87c:	4638      	mov	r0, r7
 800b87e:	f7ff f8e7 	bl	800aa50 <_free_r>
 800b882:	e7f1      	b.n	800b868 <_realloc_r+0x40>

0800b884 <__ascii_wctomb>:
 800b884:	4603      	mov	r3, r0
 800b886:	4608      	mov	r0, r1
 800b888:	b141      	cbz	r1, 800b89c <__ascii_wctomb+0x18>
 800b88a:	2aff      	cmp	r2, #255	@ 0xff
 800b88c:	d904      	bls.n	800b898 <__ascii_wctomb+0x14>
 800b88e:	228a      	movs	r2, #138	@ 0x8a
 800b890:	601a      	str	r2, [r3, #0]
 800b892:	f04f 30ff 	mov.w	r0, #4294967295
 800b896:	4770      	bx	lr
 800b898:	700a      	strb	r2, [r1, #0]
 800b89a:	2001      	movs	r0, #1
 800b89c:	4770      	bx	lr
	...

0800b8a0 <fiprintf>:
 800b8a0:	b40e      	push	{r1, r2, r3}
 800b8a2:	b503      	push	{r0, r1, lr}
 800b8a4:	4601      	mov	r1, r0
 800b8a6:	ab03      	add	r3, sp, #12
 800b8a8:	4805      	ldr	r0, [pc, #20]	@ (800b8c0 <fiprintf+0x20>)
 800b8aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8ae:	6800      	ldr	r0, [r0, #0]
 800b8b0:	9301      	str	r3, [sp, #4]
 800b8b2:	f000 f83f 	bl	800b934 <_vfiprintf_r>
 800b8b6:	b002      	add	sp, #8
 800b8b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8bc:	b003      	add	sp, #12
 800b8be:	4770      	bx	lr
 800b8c0:	20000018 	.word	0x20000018

0800b8c4 <abort>:
 800b8c4:	b508      	push	{r3, lr}
 800b8c6:	2006      	movs	r0, #6
 800b8c8:	f000 fa08 	bl	800bcdc <raise>
 800b8cc:	2001      	movs	r0, #1
 800b8ce:	f7f9 fa26 	bl	8004d1e <_exit>

0800b8d2 <_malloc_usable_size_r>:
 800b8d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b8d6:	1f18      	subs	r0, r3, #4
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	bfbc      	itt	lt
 800b8dc:	580b      	ldrlt	r3, [r1, r0]
 800b8de:	18c0      	addlt	r0, r0, r3
 800b8e0:	4770      	bx	lr

0800b8e2 <__sfputc_r>:
 800b8e2:	6893      	ldr	r3, [r2, #8]
 800b8e4:	3b01      	subs	r3, #1
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	b410      	push	{r4}
 800b8ea:	6093      	str	r3, [r2, #8]
 800b8ec:	da08      	bge.n	800b900 <__sfputc_r+0x1e>
 800b8ee:	6994      	ldr	r4, [r2, #24]
 800b8f0:	42a3      	cmp	r3, r4
 800b8f2:	db01      	blt.n	800b8f8 <__sfputc_r+0x16>
 800b8f4:	290a      	cmp	r1, #10
 800b8f6:	d103      	bne.n	800b900 <__sfputc_r+0x1e>
 800b8f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b8fc:	f000 b932 	b.w	800bb64 <__swbuf_r>
 800b900:	6813      	ldr	r3, [r2, #0]
 800b902:	1c58      	adds	r0, r3, #1
 800b904:	6010      	str	r0, [r2, #0]
 800b906:	7019      	strb	r1, [r3, #0]
 800b908:	4608      	mov	r0, r1
 800b90a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b90e:	4770      	bx	lr

0800b910 <__sfputs_r>:
 800b910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b912:	4606      	mov	r6, r0
 800b914:	460f      	mov	r7, r1
 800b916:	4614      	mov	r4, r2
 800b918:	18d5      	adds	r5, r2, r3
 800b91a:	42ac      	cmp	r4, r5
 800b91c:	d101      	bne.n	800b922 <__sfputs_r+0x12>
 800b91e:	2000      	movs	r0, #0
 800b920:	e007      	b.n	800b932 <__sfputs_r+0x22>
 800b922:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b926:	463a      	mov	r2, r7
 800b928:	4630      	mov	r0, r6
 800b92a:	f7ff ffda 	bl	800b8e2 <__sfputc_r>
 800b92e:	1c43      	adds	r3, r0, #1
 800b930:	d1f3      	bne.n	800b91a <__sfputs_r+0xa>
 800b932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b934 <_vfiprintf_r>:
 800b934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b938:	460d      	mov	r5, r1
 800b93a:	b09d      	sub	sp, #116	@ 0x74
 800b93c:	4614      	mov	r4, r2
 800b93e:	4698      	mov	r8, r3
 800b940:	4606      	mov	r6, r0
 800b942:	b118      	cbz	r0, 800b94c <_vfiprintf_r+0x18>
 800b944:	6a03      	ldr	r3, [r0, #32]
 800b946:	b90b      	cbnz	r3, 800b94c <_vfiprintf_r+0x18>
 800b948:	f7fe f88c 	bl	8009a64 <__sinit>
 800b94c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b94e:	07d9      	lsls	r1, r3, #31
 800b950:	d405      	bmi.n	800b95e <_vfiprintf_r+0x2a>
 800b952:	89ab      	ldrh	r3, [r5, #12]
 800b954:	059a      	lsls	r2, r3, #22
 800b956:	d402      	bmi.n	800b95e <_vfiprintf_r+0x2a>
 800b958:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b95a:	f7fe fa0e 	bl	8009d7a <__retarget_lock_acquire_recursive>
 800b95e:	89ab      	ldrh	r3, [r5, #12]
 800b960:	071b      	lsls	r3, r3, #28
 800b962:	d501      	bpl.n	800b968 <_vfiprintf_r+0x34>
 800b964:	692b      	ldr	r3, [r5, #16]
 800b966:	b99b      	cbnz	r3, 800b990 <_vfiprintf_r+0x5c>
 800b968:	4629      	mov	r1, r5
 800b96a:	4630      	mov	r0, r6
 800b96c:	f000 f938 	bl	800bbe0 <__swsetup_r>
 800b970:	b170      	cbz	r0, 800b990 <_vfiprintf_r+0x5c>
 800b972:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b974:	07dc      	lsls	r4, r3, #31
 800b976:	d504      	bpl.n	800b982 <_vfiprintf_r+0x4e>
 800b978:	f04f 30ff 	mov.w	r0, #4294967295
 800b97c:	b01d      	add	sp, #116	@ 0x74
 800b97e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b982:	89ab      	ldrh	r3, [r5, #12]
 800b984:	0598      	lsls	r0, r3, #22
 800b986:	d4f7      	bmi.n	800b978 <_vfiprintf_r+0x44>
 800b988:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b98a:	f7fe f9f7 	bl	8009d7c <__retarget_lock_release_recursive>
 800b98e:	e7f3      	b.n	800b978 <_vfiprintf_r+0x44>
 800b990:	2300      	movs	r3, #0
 800b992:	9309      	str	r3, [sp, #36]	@ 0x24
 800b994:	2320      	movs	r3, #32
 800b996:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b99a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b99e:	2330      	movs	r3, #48	@ 0x30
 800b9a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bb50 <_vfiprintf_r+0x21c>
 800b9a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b9a8:	f04f 0901 	mov.w	r9, #1
 800b9ac:	4623      	mov	r3, r4
 800b9ae:	469a      	mov	sl, r3
 800b9b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9b4:	b10a      	cbz	r2, 800b9ba <_vfiprintf_r+0x86>
 800b9b6:	2a25      	cmp	r2, #37	@ 0x25
 800b9b8:	d1f9      	bne.n	800b9ae <_vfiprintf_r+0x7a>
 800b9ba:	ebba 0b04 	subs.w	fp, sl, r4
 800b9be:	d00b      	beq.n	800b9d8 <_vfiprintf_r+0xa4>
 800b9c0:	465b      	mov	r3, fp
 800b9c2:	4622      	mov	r2, r4
 800b9c4:	4629      	mov	r1, r5
 800b9c6:	4630      	mov	r0, r6
 800b9c8:	f7ff ffa2 	bl	800b910 <__sfputs_r>
 800b9cc:	3001      	adds	r0, #1
 800b9ce:	f000 80a7 	beq.w	800bb20 <_vfiprintf_r+0x1ec>
 800b9d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9d4:	445a      	add	r2, fp
 800b9d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b9d8:	f89a 3000 	ldrb.w	r3, [sl]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	f000 809f 	beq.w	800bb20 <_vfiprintf_r+0x1ec>
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	f04f 32ff 	mov.w	r2, #4294967295
 800b9e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b9ec:	f10a 0a01 	add.w	sl, sl, #1
 800b9f0:	9304      	str	r3, [sp, #16]
 800b9f2:	9307      	str	r3, [sp, #28]
 800b9f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b9f8:	931a      	str	r3, [sp, #104]	@ 0x68
 800b9fa:	4654      	mov	r4, sl
 800b9fc:	2205      	movs	r2, #5
 800b9fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba02:	4853      	ldr	r0, [pc, #332]	@ (800bb50 <_vfiprintf_r+0x21c>)
 800ba04:	f7f4 fc04 	bl	8000210 <memchr>
 800ba08:	9a04      	ldr	r2, [sp, #16]
 800ba0a:	b9d8      	cbnz	r0, 800ba44 <_vfiprintf_r+0x110>
 800ba0c:	06d1      	lsls	r1, r2, #27
 800ba0e:	bf44      	itt	mi
 800ba10:	2320      	movmi	r3, #32
 800ba12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba16:	0713      	lsls	r3, r2, #28
 800ba18:	bf44      	itt	mi
 800ba1a:	232b      	movmi	r3, #43	@ 0x2b
 800ba1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba20:	f89a 3000 	ldrb.w	r3, [sl]
 800ba24:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba26:	d015      	beq.n	800ba54 <_vfiprintf_r+0x120>
 800ba28:	9a07      	ldr	r2, [sp, #28]
 800ba2a:	4654      	mov	r4, sl
 800ba2c:	2000      	movs	r0, #0
 800ba2e:	f04f 0c0a 	mov.w	ip, #10
 800ba32:	4621      	mov	r1, r4
 800ba34:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba38:	3b30      	subs	r3, #48	@ 0x30
 800ba3a:	2b09      	cmp	r3, #9
 800ba3c:	d94b      	bls.n	800bad6 <_vfiprintf_r+0x1a2>
 800ba3e:	b1b0      	cbz	r0, 800ba6e <_vfiprintf_r+0x13a>
 800ba40:	9207      	str	r2, [sp, #28]
 800ba42:	e014      	b.n	800ba6e <_vfiprintf_r+0x13a>
 800ba44:	eba0 0308 	sub.w	r3, r0, r8
 800ba48:	fa09 f303 	lsl.w	r3, r9, r3
 800ba4c:	4313      	orrs	r3, r2
 800ba4e:	9304      	str	r3, [sp, #16]
 800ba50:	46a2      	mov	sl, r4
 800ba52:	e7d2      	b.n	800b9fa <_vfiprintf_r+0xc6>
 800ba54:	9b03      	ldr	r3, [sp, #12]
 800ba56:	1d19      	adds	r1, r3, #4
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	9103      	str	r1, [sp, #12]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	bfbb      	ittet	lt
 800ba60:	425b      	neglt	r3, r3
 800ba62:	f042 0202 	orrlt.w	r2, r2, #2
 800ba66:	9307      	strge	r3, [sp, #28]
 800ba68:	9307      	strlt	r3, [sp, #28]
 800ba6a:	bfb8      	it	lt
 800ba6c:	9204      	strlt	r2, [sp, #16]
 800ba6e:	7823      	ldrb	r3, [r4, #0]
 800ba70:	2b2e      	cmp	r3, #46	@ 0x2e
 800ba72:	d10a      	bne.n	800ba8a <_vfiprintf_r+0x156>
 800ba74:	7863      	ldrb	r3, [r4, #1]
 800ba76:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba78:	d132      	bne.n	800bae0 <_vfiprintf_r+0x1ac>
 800ba7a:	9b03      	ldr	r3, [sp, #12]
 800ba7c:	1d1a      	adds	r2, r3, #4
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	9203      	str	r2, [sp, #12]
 800ba82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ba86:	3402      	adds	r4, #2
 800ba88:	9305      	str	r3, [sp, #20]
 800ba8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bb60 <_vfiprintf_r+0x22c>
 800ba8e:	7821      	ldrb	r1, [r4, #0]
 800ba90:	2203      	movs	r2, #3
 800ba92:	4650      	mov	r0, sl
 800ba94:	f7f4 fbbc 	bl	8000210 <memchr>
 800ba98:	b138      	cbz	r0, 800baaa <_vfiprintf_r+0x176>
 800ba9a:	9b04      	ldr	r3, [sp, #16]
 800ba9c:	eba0 000a 	sub.w	r0, r0, sl
 800baa0:	2240      	movs	r2, #64	@ 0x40
 800baa2:	4082      	lsls	r2, r0
 800baa4:	4313      	orrs	r3, r2
 800baa6:	3401      	adds	r4, #1
 800baa8:	9304      	str	r3, [sp, #16]
 800baaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800baae:	4829      	ldr	r0, [pc, #164]	@ (800bb54 <_vfiprintf_r+0x220>)
 800bab0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bab4:	2206      	movs	r2, #6
 800bab6:	f7f4 fbab 	bl	8000210 <memchr>
 800baba:	2800      	cmp	r0, #0
 800babc:	d03f      	beq.n	800bb3e <_vfiprintf_r+0x20a>
 800babe:	4b26      	ldr	r3, [pc, #152]	@ (800bb58 <_vfiprintf_r+0x224>)
 800bac0:	bb1b      	cbnz	r3, 800bb0a <_vfiprintf_r+0x1d6>
 800bac2:	9b03      	ldr	r3, [sp, #12]
 800bac4:	3307      	adds	r3, #7
 800bac6:	f023 0307 	bic.w	r3, r3, #7
 800baca:	3308      	adds	r3, #8
 800bacc:	9303      	str	r3, [sp, #12]
 800bace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bad0:	443b      	add	r3, r7
 800bad2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bad4:	e76a      	b.n	800b9ac <_vfiprintf_r+0x78>
 800bad6:	fb0c 3202 	mla	r2, ip, r2, r3
 800bada:	460c      	mov	r4, r1
 800badc:	2001      	movs	r0, #1
 800bade:	e7a8      	b.n	800ba32 <_vfiprintf_r+0xfe>
 800bae0:	2300      	movs	r3, #0
 800bae2:	3401      	adds	r4, #1
 800bae4:	9305      	str	r3, [sp, #20]
 800bae6:	4619      	mov	r1, r3
 800bae8:	f04f 0c0a 	mov.w	ip, #10
 800baec:	4620      	mov	r0, r4
 800baee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800baf2:	3a30      	subs	r2, #48	@ 0x30
 800baf4:	2a09      	cmp	r2, #9
 800baf6:	d903      	bls.n	800bb00 <_vfiprintf_r+0x1cc>
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d0c6      	beq.n	800ba8a <_vfiprintf_r+0x156>
 800bafc:	9105      	str	r1, [sp, #20]
 800bafe:	e7c4      	b.n	800ba8a <_vfiprintf_r+0x156>
 800bb00:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb04:	4604      	mov	r4, r0
 800bb06:	2301      	movs	r3, #1
 800bb08:	e7f0      	b.n	800baec <_vfiprintf_r+0x1b8>
 800bb0a:	ab03      	add	r3, sp, #12
 800bb0c:	9300      	str	r3, [sp, #0]
 800bb0e:	462a      	mov	r2, r5
 800bb10:	4b12      	ldr	r3, [pc, #72]	@ (800bb5c <_vfiprintf_r+0x228>)
 800bb12:	a904      	add	r1, sp, #16
 800bb14:	4630      	mov	r0, r6
 800bb16:	f7fd fb63 	bl	80091e0 <_printf_float>
 800bb1a:	4607      	mov	r7, r0
 800bb1c:	1c78      	adds	r0, r7, #1
 800bb1e:	d1d6      	bne.n	800bace <_vfiprintf_r+0x19a>
 800bb20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb22:	07d9      	lsls	r1, r3, #31
 800bb24:	d405      	bmi.n	800bb32 <_vfiprintf_r+0x1fe>
 800bb26:	89ab      	ldrh	r3, [r5, #12]
 800bb28:	059a      	lsls	r2, r3, #22
 800bb2a:	d402      	bmi.n	800bb32 <_vfiprintf_r+0x1fe>
 800bb2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb2e:	f7fe f925 	bl	8009d7c <__retarget_lock_release_recursive>
 800bb32:	89ab      	ldrh	r3, [r5, #12]
 800bb34:	065b      	lsls	r3, r3, #25
 800bb36:	f53f af1f 	bmi.w	800b978 <_vfiprintf_r+0x44>
 800bb3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bb3c:	e71e      	b.n	800b97c <_vfiprintf_r+0x48>
 800bb3e:	ab03      	add	r3, sp, #12
 800bb40:	9300      	str	r3, [sp, #0]
 800bb42:	462a      	mov	r2, r5
 800bb44:	4b05      	ldr	r3, [pc, #20]	@ (800bb5c <_vfiprintf_r+0x228>)
 800bb46:	a904      	add	r1, sp, #16
 800bb48:	4630      	mov	r0, r6
 800bb4a:	f7fd fde1 	bl	8009710 <_printf_i>
 800bb4e:	e7e4      	b.n	800bb1a <_vfiprintf_r+0x1e6>
 800bb50:	0800d636 	.word	0x0800d636
 800bb54:	0800d640 	.word	0x0800d640
 800bb58:	080091e1 	.word	0x080091e1
 800bb5c:	0800b911 	.word	0x0800b911
 800bb60:	0800d63c 	.word	0x0800d63c

0800bb64 <__swbuf_r>:
 800bb64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb66:	460e      	mov	r6, r1
 800bb68:	4614      	mov	r4, r2
 800bb6a:	4605      	mov	r5, r0
 800bb6c:	b118      	cbz	r0, 800bb76 <__swbuf_r+0x12>
 800bb6e:	6a03      	ldr	r3, [r0, #32]
 800bb70:	b90b      	cbnz	r3, 800bb76 <__swbuf_r+0x12>
 800bb72:	f7fd ff77 	bl	8009a64 <__sinit>
 800bb76:	69a3      	ldr	r3, [r4, #24]
 800bb78:	60a3      	str	r3, [r4, #8]
 800bb7a:	89a3      	ldrh	r3, [r4, #12]
 800bb7c:	071a      	lsls	r2, r3, #28
 800bb7e:	d501      	bpl.n	800bb84 <__swbuf_r+0x20>
 800bb80:	6923      	ldr	r3, [r4, #16]
 800bb82:	b943      	cbnz	r3, 800bb96 <__swbuf_r+0x32>
 800bb84:	4621      	mov	r1, r4
 800bb86:	4628      	mov	r0, r5
 800bb88:	f000 f82a 	bl	800bbe0 <__swsetup_r>
 800bb8c:	b118      	cbz	r0, 800bb96 <__swbuf_r+0x32>
 800bb8e:	f04f 37ff 	mov.w	r7, #4294967295
 800bb92:	4638      	mov	r0, r7
 800bb94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb96:	6823      	ldr	r3, [r4, #0]
 800bb98:	6922      	ldr	r2, [r4, #16]
 800bb9a:	1a98      	subs	r0, r3, r2
 800bb9c:	6963      	ldr	r3, [r4, #20]
 800bb9e:	b2f6      	uxtb	r6, r6
 800bba0:	4283      	cmp	r3, r0
 800bba2:	4637      	mov	r7, r6
 800bba4:	dc05      	bgt.n	800bbb2 <__swbuf_r+0x4e>
 800bba6:	4621      	mov	r1, r4
 800bba8:	4628      	mov	r0, r5
 800bbaa:	f7ff fda7 	bl	800b6fc <_fflush_r>
 800bbae:	2800      	cmp	r0, #0
 800bbb0:	d1ed      	bne.n	800bb8e <__swbuf_r+0x2a>
 800bbb2:	68a3      	ldr	r3, [r4, #8]
 800bbb4:	3b01      	subs	r3, #1
 800bbb6:	60a3      	str	r3, [r4, #8]
 800bbb8:	6823      	ldr	r3, [r4, #0]
 800bbba:	1c5a      	adds	r2, r3, #1
 800bbbc:	6022      	str	r2, [r4, #0]
 800bbbe:	701e      	strb	r6, [r3, #0]
 800bbc0:	6962      	ldr	r2, [r4, #20]
 800bbc2:	1c43      	adds	r3, r0, #1
 800bbc4:	429a      	cmp	r2, r3
 800bbc6:	d004      	beq.n	800bbd2 <__swbuf_r+0x6e>
 800bbc8:	89a3      	ldrh	r3, [r4, #12]
 800bbca:	07db      	lsls	r3, r3, #31
 800bbcc:	d5e1      	bpl.n	800bb92 <__swbuf_r+0x2e>
 800bbce:	2e0a      	cmp	r6, #10
 800bbd0:	d1df      	bne.n	800bb92 <__swbuf_r+0x2e>
 800bbd2:	4621      	mov	r1, r4
 800bbd4:	4628      	mov	r0, r5
 800bbd6:	f7ff fd91 	bl	800b6fc <_fflush_r>
 800bbda:	2800      	cmp	r0, #0
 800bbdc:	d0d9      	beq.n	800bb92 <__swbuf_r+0x2e>
 800bbde:	e7d6      	b.n	800bb8e <__swbuf_r+0x2a>

0800bbe0 <__swsetup_r>:
 800bbe0:	b538      	push	{r3, r4, r5, lr}
 800bbe2:	4b29      	ldr	r3, [pc, #164]	@ (800bc88 <__swsetup_r+0xa8>)
 800bbe4:	4605      	mov	r5, r0
 800bbe6:	6818      	ldr	r0, [r3, #0]
 800bbe8:	460c      	mov	r4, r1
 800bbea:	b118      	cbz	r0, 800bbf4 <__swsetup_r+0x14>
 800bbec:	6a03      	ldr	r3, [r0, #32]
 800bbee:	b90b      	cbnz	r3, 800bbf4 <__swsetup_r+0x14>
 800bbf0:	f7fd ff38 	bl	8009a64 <__sinit>
 800bbf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbf8:	0719      	lsls	r1, r3, #28
 800bbfa:	d422      	bmi.n	800bc42 <__swsetup_r+0x62>
 800bbfc:	06da      	lsls	r2, r3, #27
 800bbfe:	d407      	bmi.n	800bc10 <__swsetup_r+0x30>
 800bc00:	2209      	movs	r2, #9
 800bc02:	602a      	str	r2, [r5, #0]
 800bc04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc08:	81a3      	strh	r3, [r4, #12]
 800bc0a:	f04f 30ff 	mov.w	r0, #4294967295
 800bc0e:	e033      	b.n	800bc78 <__swsetup_r+0x98>
 800bc10:	0758      	lsls	r0, r3, #29
 800bc12:	d512      	bpl.n	800bc3a <__swsetup_r+0x5a>
 800bc14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc16:	b141      	cbz	r1, 800bc2a <__swsetup_r+0x4a>
 800bc18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc1c:	4299      	cmp	r1, r3
 800bc1e:	d002      	beq.n	800bc26 <__swsetup_r+0x46>
 800bc20:	4628      	mov	r0, r5
 800bc22:	f7fe ff15 	bl	800aa50 <_free_r>
 800bc26:	2300      	movs	r3, #0
 800bc28:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc2a:	89a3      	ldrh	r3, [r4, #12]
 800bc2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bc30:	81a3      	strh	r3, [r4, #12]
 800bc32:	2300      	movs	r3, #0
 800bc34:	6063      	str	r3, [r4, #4]
 800bc36:	6923      	ldr	r3, [r4, #16]
 800bc38:	6023      	str	r3, [r4, #0]
 800bc3a:	89a3      	ldrh	r3, [r4, #12]
 800bc3c:	f043 0308 	orr.w	r3, r3, #8
 800bc40:	81a3      	strh	r3, [r4, #12]
 800bc42:	6923      	ldr	r3, [r4, #16]
 800bc44:	b94b      	cbnz	r3, 800bc5a <__swsetup_r+0x7a>
 800bc46:	89a3      	ldrh	r3, [r4, #12]
 800bc48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bc4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc50:	d003      	beq.n	800bc5a <__swsetup_r+0x7a>
 800bc52:	4621      	mov	r1, r4
 800bc54:	4628      	mov	r0, r5
 800bc56:	f000 f883 	bl	800bd60 <__smakebuf_r>
 800bc5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc5e:	f013 0201 	ands.w	r2, r3, #1
 800bc62:	d00a      	beq.n	800bc7a <__swsetup_r+0x9a>
 800bc64:	2200      	movs	r2, #0
 800bc66:	60a2      	str	r2, [r4, #8]
 800bc68:	6962      	ldr	r2, [r4, #20]
 800bc6a:	4252      	negs	r2, r2
 800bc6c:	61a2      	str	r2, [r4, #24]
 800bc6e:	6922      	ldr	r2, [r4, #16]
 800bc70:	b942      	cbnz	r2, 800bc84 <__swsetup_r+0xa4>
 800bc72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bc76:	d1c5      	bne.n	800bc04 <__swsetup_r+0x24>
 800bc78:	bd38      	pop	{r3, r4, r5, pc}
 800bc7a:	0799      	lsls	r1, r3, #30
 800bc7c:	bf58      	it	pl
 800bc7e:	6962      	ldrpl	r2, [r4, #20]
 800bc80:	60a2      	str	r2, [r4, #8]
 800bc82:	e7f4      	b.n	800bc6e <__swsetup_r+0x8e>
 800bc84:	2000      	movs	r0, #0
 800bc86:	e7f7      	b.n	800bc78 <__swsetup_r+0x98>
 800bc88:	20000018 	.word	0x20000018

0800bc8c <_raise_r>:
 800bc8c:	291f      	cmp	r1, #31
 800bc8e:	b538      	push	{r3, r4, r5, lr}
 800bc90:	4605      	mov	r5, r0
 800bc92:	460c      	mov	r4, r1
 800bc94:	d904      	bls.n	800bca0 <_raise_r+0x14>
 800bc96:	2316      	movs	r3, #22
 800bc98:	6003      	str	r3, [r0, #0]
 800bc9a:	f04f 30ff 	mov.w	r0, #4294967295
 800bc9e:	bd38      	pop	{r3, r4, r5, pc}
 800bca0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bca2:	b112      	cbz	r2, 800bcaa <_raise_r+0x1e>
 800bca4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bca8:	b94b      	cbnz	r3, 800bcbe <_raise_r+0x32>
 800bcaa:	4628      	mov	r0, r5
 800bcac:	f000 f830 	bl	800bd10 <_getpid_r>
 800bcb0:	4622      	mov	r2, r4
 800bcb2:	4601      	mov	r1, r0
 800bcb4:	4628      	mov	r0, r5
 800bcb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcba:	f000 b817 	b.w	800bcec <_kill_r>
 800bcbe:	2b01      	cmp	r3, #1
 800bcc0:	d00a      	beq.n	800bcd8 <_raise_r+0x4c>
 800bcc2:	1c59      	adds	r1, r3, #1
 800bcc4:	d103      	bne.n	800bcce <_raise_r+0x42>
 800bcc6:	2316      	movs	r3, #22
 800bcc8:	6003      	str	r3, [r0, #0]
 800bcca:	2001      	movs	r0, #1
 800bccc:	e7e7      	b.n	800bc9e <_raise_r+0x12>
 800bcce:	2100      	movs	r1, #0
 800bcd0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bcd4:	4620      	mov	r0, r4
 800bcd6:	4798      	blx	r3
 800bcd8:	2000      	movs	r0, #0
 800bcda:	e7e0      	b.n	800bc9e <_raise_r+0x12>

0800bcdc <raise>:
 800bcdc:	4b02      	ldr	r3, [pc, #8]	@ (800bce8 <raise+0xc>)
 800bcde:	4601      	mov	r1, r0
 800bce0:	6818      	ldr	r0, [r3, #0]
 800bce2:	f7ff bfd3 	b.w	800bc8c <_raise_r>
 800bce6:	bf00      	nop
 800bce8:	20000018 	.word	0x20000018

0800bcec <_kill_r>:
 800bcec:	b538      	push	{r3, r4, r5, lr}
 800bcee:	4d07      	ldr	r5, [pc, #28]	@ (800bd0c <_kill_r+0x20>)
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	4604      	mov	r4, r0
 800bcf4:	4608      	mov	r0, r1
 800bcf6:	4611      	mov	r1, r2
 800bcf8:	602b      	str	r3, [r5, #0]
 800bcfa:	f7f9 f800 	bl	8004cfe <_kill>
 800bcfe:	1c43      	adds	r3, r0, #1
 800bd00:	d102      	bne.n	800bd08 <_kill_r+0x1c>
 800bd02:	682b      	ldr	r3, [r5, #0]
 800bd04:	b103      	cbz	r3, 800bd08 <_kill_r+0x1c>
 800bd06:	6023      	str	r3, [r4, #0]
 800bd08:	bd38      	pop	{r3, r4, r5, pc}
 800bd0a:	bf00      	nop
 800bd0c:	20000eb0 	.word	0x20000eb0

0800bd10 <_getpid_r>:
 800bd10:	f7f8 bfed 	b.w	8004cee <_getpid>

0800bd14 <__swhatbuf_r>:
 800bd14:	b570      	push	{r4, r5, r6, lr}
 800bd16:	460c      	mov	r4, r1
 800bd18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd1c:	2900      	cmp	r1, #0
 800bd1e:	b096      	sub	sp, #88	@ 0x58
 800bd20:	4615      	mov	r5, r2
 800bd22:	461e      	mov	r6, r3
 800bd24:	da0d      	bge.n	800bd42 <__swhatbuf_r+0x2e>
 800bd26:	89a3      	ldrh	r3, [r4, #12]
 800bd28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bd2c:	f04f 0100 	mov.w	r1, #0
 800bd30:	bf14      	ite	ne
 800bd32:	2340      	movne	r3, #64	@ 0x40
 800bd34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bd38:	2000      	movs	r0, #0
 800bd3a:	6031      	str	r1, [r6, #0]
 800bd3c:	602b      	str	r3, [r5, #0]
 800bd3e:	b016      	add	sp, #88	@ 0x58
 800bd40:	bd70      	pop	{r4, r5, r6, pc}
 800bd42:	466a      	mov	r2, sp
 800bd44:	f000 f848 	bl	800bdd8 <_fstat_r>
 800bd48:	2800      	cmp	r0, #0
 800bd4a:	dbec      	blt.n	800bd26 <__swhatbuf_r+0x12>
 800bd4c:	9901      	ldr	r1, [sp, #4]
 800bd4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bd52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bd56:	4259      	negs	r1, r3
 800bd58:	4159      	adcs	r1, r3
 800bd5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd5e:	e7eb      	b.n	800bd38 <__swhatbuf_r+0x24>

0800bd60 <__smakebuf_r>:
 800bd60:	898b      	ldrh	r3, [r1, #12]
 800bd62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd64:	079d      	lsls	r5, r3, #30
 800bd66:	4606      	mov	r6, r0
 800bd68:	460c      	mov	r4, r1
 800bd6a:	d507      	bpl.n	800bd7c <__smakebuf_r+0x1c>
 800bd6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bd70:	6023      	str	r3, [r4, #0]
 800bd72:	6123      	str	r3, [r4, #16]
 800bd74:	2301      	movs	r3, #1
 800bd76:	6163      	str	r3, [r4, #20]
 800bd78:	b003      	add	sp, #12
 800bd7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd7c:	ab01      	add	r3, sp, #4
 800bd7e:	466a      	mov	r2, sp
 800bd80:	f7ff ffc8 	bl	800bd14 <__swhatbuf_r>
 800bd84:	9f00      	ldr	r7, [sp, #0]
 800bd86:	4605      	mov	r5, r0
 800bd88:	4639      	mov	r1, r7
 800bd8a:	4630      	mov	r0, r6
 800bd8c:	f7fe fed4 	bl	800ab38 <_malloc_r>
 800bd90:	b948      	cbnz	r0, 800bda6 <__smakebuf_r+0x46>
 800bd92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd96:	059a      	lsls	r2, r3, #22
 800bd98:	d4ee      	bmi.n	800bd78 <__smakebuf_r+0x18>
 800bd9a:	f023 0303 	bic.w	r3, r3, #3
 800bd9e:	f043 0302 	orr.w	r3, r3, #2
 800bda2:	81a3      	strh	r3, [r4, #12]
 800bda4:	e7e2      	b.n	800bd6c <__smakebuf_r+0xc>
 800bda6:	89a3      	ldrh	r3, [r4, #12]
 800bda8:	6020      	str	r0, [r4, #0]
 800bdaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdae:	81a3      	strh	r3, [r4, #12]
 800bdb0:	9b01      	ldr	r3, [sp, #4]
 800bdb2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bdb6:	b15b      	cbz	r3, 800bdd0 <__smakebuf_r+0x70>
 800bdb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bdbc:	4630      	mov	r0, r6
 800bdbe:	f000 f81d 	bl	800bdfc <_isatty_r>
 800bdc2:	b128      	cbz	r0, 800bdd0 <__smakebuf_r+0x70>
 800bdc4:	89a3      	ldrh	r3, [r4, #12]
 800bdc6:	f023 0303 	bic.w	r3, r3, #3
 800bdca:	f043 0301 	orr.w	r3, r3, #1
 800bdce:	81a3      	strh	r3, [r4, #12]
 800bdd0:	89a3      	ldrh	r3, [r4, #12]
 800bdd2:	431d      	orrs	r5, r3
 800bdd4:	81a5      	strh	r5, [r4, #12]
 800bdd6:	e7cf      	b.n	800bd78 <__smakebuf_r+0x18>

0800bdd8 <_fstat_r>:
 800bdd8:	b538      	push	{r3, r4, r5, lr}
 800bdda:	4d07      	ldr	r5, [pc, #28]	@ (800bdf8 <_fstat_r+0x20>)
 800bddc:	2300      	movs	r3, #0
 800bdde:	4604      	mov	r4, r0
 800bde0:	4608      	mov	r0, r1
 800bde2:	4611      	mov	r1, r2
 800bde4:	602b      	str	r3, [r5, #0]
 800bde6:	f7f8 ffea 	bl	8004dbe <_fstat>
 800bdea:	1c43      	adds	r3, r0, #1
 800bdec:	d102      	bne.n	800bdf4 <_fstat_r+0x1c>
 800bdee:	682b      	ldr	r3, [r5, #0]
 800bdf0:	b103      	cbz	r3, 800bdf4 <_fstat_r+0x1c>
 800bdf2:	6023      	str	r3, [r4, #0]
 800bdf4:	bd38      	pop	{r3, r4, r5, pc}
 800bdf6:	bf00      	nop
 800bdf8:	20000eb0 	.word	0x20000eb0

0800bdfc <_isatty_r>:
 800bdfc:	b538      	push	{r3, r4, r5, lr}
 800bdfe:	4d06      	ldr	r5, [pc, #24]	@ (800be18 <_isatty_r+0x1c>)
 800be00:	2300      	movs	r3, #0
 800be02:	4604      	mov	r4, r0
 800be04:	4608      	mov	r0, r1
 800be06:	602b      	str	r3, [r5, #0]
 800be08:	f7f8 ffe9 	bl	8004dde <_isatty>
 800be0c:	1c43      	adds	r3, r0, #1
 800be0e:	d102      	bne.n	800be16 <_isatty_r+0x1a>
 800be10:	682b      	ldr	r3, [r5, #0]
 800be12:	b103      	cbz	r3, 800be16 <_isatty_r+0x1a>
 800be14:	6023      	str	r3, [r4, #0]
 800be16:	bd38      	pop	{r3, r4, r5, pc}
 800be18:	20000eb0 	.word	0x20000eb0

0800be1c <powf>:
 800be1c:	b508      	push	{r3, lr}
 800be1e:	ed2d 8b04 	vpush	{d8-d9}
 800be22:	eeb0 8a60 	vmov.f32	s16, s1
 800be26:	eeb0 9a40 	vmov.f32	s18, s0
 800be2a:	f000 f859 	bl	800bee0 <__ieee754_powf>
 800be2e:	eeb4 8a48 	vcmp.f32	s16, s16
 800be32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be36:	eef0 8a40 	vmov.f32	s17, s0
 800be3a:	d63e      	bvs.n	800beba <powf+0x9e>
 800be3c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800be40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be44:	d112      	bne.n	800be6c <powf+0x50>
 800be46:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800be4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be4e:	d039      	beq.n	800bec4 <powf+0xa8>
 800be50:	eeb0 0a48 	vmov.f32	s0, s16
 800be54:	f000 f839 	bl	800beca <finitef>
 800be58:	b378      	cbz	r0, 800beba <powf+0x9e>
 800be5a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800be5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be62:	d52a      	bpl.n	800beba <powf+0x9e>
 800be64:	f7fd ff5e 	bl	8009d24 <__errno>
 800be68:	2322      	movs	r3, #34	@ 0x22
 800be6a:	e014      	b.n	800be96 <powf+0x7a>
 800be6c:	f000 f82d 	bl	800beca <finitef>
 800be70:	b998      	cbnz	r0, 800be9a <powf+0x7e>
 800be72:	eeb0 0a49 	vmov.f32	s0, s18
 800be76:	f000 f828 	bl	800beca <finitef>
 800be7a:	b170      	cbz	r0, 800be9a <powf+0x7e>
 800be7c:	eeb0 0a48 	vmov.f32	s0, s16
 800be80:	f000 f823 	bl	800beca <finitef>
 800be84:	b148      	cbz	r0, 800be9a <powf+0x7e>
 800be86:	eef4 8a68 	vcmp.f32	s17, s17
 800be8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be8e:	d7e9      	bvc.n	800be64 <powf+0x48>
 800be90:	f7fd ff48 	bl	8009d24 <__errno>
 800be94:	2321      	movs	r3, #33	@ 0x21
 800be96:	6003      	str	r3, [r0, #0]
 800be98:	e00f      	b.n	800beba <powf+0x9e>
 800be9a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800be9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bea2:	d10a      	bne.n	800beba <powf+0x9e>
 800bea4:	eeb0 0a49 	vmov.f32	s0, s18
 800bea8:	f000 f80f 	bl	800beca <finitef>
 800beac:	b128      	cbz	r0, 800beba <powf+0x9e>
 800beae:	eeb0 0a48 	vmov.f32	s0, s16
 800beb2:	f000 f80a 	bl	800beca <finitef>
 800beb6:	2800      	cmp	r0, #0
 800beb8:	d1d4      	bne.n	800be64 <powf+0x48>
 800beba:	eeb0 0a68 	vmov.f32	s0, s17
 800bebe:	ecbd 8b04 	vpop	{d8-d9}
 800bec2:	bd08      	pop	{r3, pc}
 800bec4:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800bec8:	e7f7      	b.n	800beba <powf+0x9e>

0800beca <finitef>:
 800beca:	ee10 3a10 	vmov	r3, s0
 800bece:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800bed2:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800bed6:	bfac      	ite	ge
 800bed8:	2000      	movge	r0, #0
 800beda:	2001      	movlt	r0, #1
 800bedc:	4770      	bx	lr
	...

0800bee0 <__ieee754_powf>:
 800bee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bee4:	ee10 4a90 	vmov	r4, s1
 800bee8:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800beec:	ed2d 8b02 	vpush	{d8}
 800bef0:	ee10 6a10 	vmov	r6, s0
 800bef4:	eeb0 8a40 	vmov.f32	s16, s0
 800bef8:	eef0 8a60 	vmov.f32	s17, s1
 800befc:	d10c      	bne.n	800bf18 <__ieee754_powf+0x38>
 800befe:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800bf02:	0076      	lsls	r6, r6, #1
 800bf04:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800bf08:	f240 8274 	bls.w	800c3f4 <__ieee754_powf+0x514>
 800bf0c:	ee38 0a28 	vadd.f32	s0, s16, s17
 800bf10:	ecbd 8b02 	vpop	{d8}
 800bf14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf18:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800bf1c:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800bf20:	d802      	bhi.n	800bf28 <__ieee754_powf+0x48>
 800bf22:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800bf26:	d908      	bls.n	800bf3a <__ieee754_powf+0x5a>
 800bf28:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800bf2c:	d1ee      	bne.n	800bf0c <__ieee754_powf+0x2c>
 800bf2e:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800bf32:	0064      	lsls	r4, r4, #1
 800bf34:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800bf38:	e7e6      	b.n	800bf08 <__ieee754_powf+0x28>
 800bf3a:	2e00      	cmp	r6, #0
 800bf3c:	da1f      	bge.n	800bf7e <__ieee754_powf+0x9e>
 800bf3e:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800bf42:	f080 8260 	bcs.w	800c406 <__ieee754_powf+0x526>
 800bf46:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800bf4a:	d32f      	bcc.n	800bfac <__ieee754_powf+0xcc>
 800bf4c:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800bf50:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800bf54:	fa49 f503 	asr.w	r5, r9, r3
 800bf58:	fa05 f303 	lsl.w	r3, r5, r3
 800bf5c:	454b      	cmp	r3, r9
 800bf5e:	d123      	bne.n	800bfa8 <__ieee754_powf+0xc8>
 800bf60:	f005 0501 	and.w	r5, r5, #1
 800bf64:	f1c5 0502 	rsb	r5, r5, #2
 800bf68:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800bf6c:	d11f      	bne.n	800bfae <__ieee754_powf+0xce>
 800bf6e:	2c00      	cmp	r4, #0
 800bf70:	f280 8246 	bge.w	800c400 <__ieee754_powf+0x520>
 800bf74:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bf78:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800bf7c:	e7c8      	b.n	800bf10 <__ieee754_powf+0x30>
 800bf7e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800bf82:	d111      	bne.n	800bfa8 <__ieee754_powf+0xc8>
 800bf84:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800bf88:	f000 8234 	beq.w	800c3f4 <__ieee754_powf+0x514>
 800bf8c:	d906      	bls.n	800bf9c <__ieee754_powf+0xbc>
 800bf8e:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800c2a4 <__ieee754_powf+0x3c4>
 800bf92:	2c00      	cmp	r4, #0
 800bf94:	bfa8      	it	ge
 800bf96:	eeb0 0a68 	vmovge.f32	s0, s17
 800bf9a:	e7b9      	b.n	800bf10 <__ieee754_powf+0x30>
 800bf9c:	2c00      	cmp	r4, #0
 800bf9e:	f280 822c 	bge.w	800c3fa <__ieee754_powf+0x51a>
 800bfa2:	eeb1 0a68 	vneg.f32	s0, s17
 800bfa6:	e7b3      	b.n	800bf10 <__ieee754_powf+0x30>
 800bfa8:	2500      	movs	r5, #0
 800bfaa:	e7dd      	b.n	800bf68 <__ieee754_powf+0x88>
 800bfac:	2500      	movs	r5, #0
 800bfae:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800bfb2:	d102      	bne.n	800bfba <__ieee754_powf+0xda>
 800bfb4:	ee28 0a08 	vmul.f32	s0, s16, s16
 800bfb8:	e7aa      	b.n	800bf10 <__ieee754_powf+0x30>
 800bfba:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800bfbe:	f040 8227 	bne.w	800c410 <__ieee754_powf+0x530>
 800bfc2:	2e00      	cmp	r6, #0
 800bfc4:	f2c0 8224 	blt.w	800c410 <__ieee754_powf+0x530>
 800bfc8:	eeb0 0a48 	vmov.f32	s0, s16
 800bfcc:	ecbd 8b02 	vpop	{d8}
 800bfd0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfd4:	f000 bae6 	b.w	800c5a4 <__ieee754_sqrtf>
 800bfd8:	2d01      	cmp	r5, #1
 800bfda:	d199      	bne.n	800bf10 <__ieee754_powf+0x30>
 800bfdc:	eeb1 0a40 	vneg.f32	s0, s0
 800bfe0:	e796      	b.n	800bf10 <__ieee754_powf+0x30>
 800bfe2:	0ff0      	lsrs	r0, r6, #31
 800bfe4:	3801      	subs	r0, #1
 800bfe6:	ea55 0300 	orrs.w	r3, r5, r0
 800bfea:	d104      	bne.n	800bff6 <__ieee754_powf+0x116>
 800bfec:	ee38 8a48 	vsub.f32	s16, s16, s16
 800bff0:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800bff4:	e78c      	b.n	800bf10 <__ieee754_powf+0x30>
 800bff6:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800bffa:	d96d      	bls.n	800c0d8 <__ieee754_powf+0x1f8>
 800bffc:	4baa      	ldr	r3, [pc, #680]	@ (800c2a8 <__ieee754_powf+0x3c8>)
 800bffe:	4598      	cmp	r8, r3
 800c000:	d808      	bhi.n	800c014 <__ieee754_powf+0x134>
 800c002:	2c00      	cmp	r4, #0
 800c004:	da0b      	bge.n	800c01e <__ieee754_powf+0x13e>
 800c006:	2000      	movs	r0, #0
 800c008:	ecbd 8b02 	vpop	{d8}
 800c00c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c010:	f000 bac2 	b.w	800c598 <__math_oflowf>
 800c014:	4ba5      	ldr	r3, [pc, #660]	@ (800c2ac <__ieee754_powf+0x3cc>)
 800c016:	4598      	cmp	r8, r3
 800c018:	d908      	bls.n	800c02c <__ieee754_powf+0x14c>
 800c01a:	2c00      	cmp	r4, #0
 800c01c:	dcf3      	bgt.n	800c006 <__ieee754_powf+0x126>
 800c01e:	2000      	movs	r0, #0
 800c020:	ecbd 8b02 	vpop	{d8}
 800c024:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c028:	f000 bab0 	b.w	800c58c <__math_uflowf>
 800c02c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c030:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c034:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800c2b0 <__ieee754_powf+0x3d0>
 800c038:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800c03c:	eee0 6a67 	vfms.f32	s13, s0, s15
 800c040:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c044:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800c048:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c04c:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800c2b4 <__ieee754_powf+0x3d4>
 800c050:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c054:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800c2b8 <__ieee754_powf+0x3d8>
 800c058:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800c05c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800c2bc <__ieee754_powf+0x3dc>
 800c060:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c064:	eeb0 7a67 	vmov.f32	s14, s15
 800c068:	eea0 7a26 	vfma.f32	s14, s0, s13
 800c06c:	ee17 3a10 	vmov	r3, s14
 800c070:	f36f 030b 	bfc	r3, #0, #12
 800c074:	ee07 3a10 	vmov	s14, r3
 800c078:	eeb0 6a47 	vmov.f32	s12, s14
 800c07c:	eea0 6a66 	vfms.f32	s12, s0, s13
 800c080:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800c084:	3d01      	subs	r5, #1
 800c086:	4305      	orrs	r5, r0
 800c088:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c08c:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800c090:	f36f 040b 	bfc	r4, #0, #12
 800c094:	bf18      	it	ne
 800c096:	eeb0 8a66 	vmovne.f32	s16, s13
 800c09a:	ee06 4a90 	vmov	s13, r4
 800c09e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800c0a2:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800c0a6:	ee67 7a26 	vmul.f32	s15, s14, s13
 800c0aa:	eee6 0a07 	vfma.f32	s1, s12, s14
 800c0ae:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800c0b2:	ee17 1a10 	vmov	r1, s14
 800c0b6:	2900      	cmp	r1, #0
 800c0b8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c0bc:	f340 80dd 	ble.w	800c27a <__ieee754_powf+0x39a>
 800c0c0:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800c0c4:	f240 80ca 	bls.w	800c25c <__ieee754_powf+0x37c>
 800c0c8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c0cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0d0:	bf4c      	ite	mi
 800c0d2:	2001      	movmi	r0, #1
 800c0d4:	2000      	movpl	r0, #0
 800c0d6:	e797      	b.n	800c008 <__ieee754_powf+0x128>
 800c0d8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800c0dc:	bf01      	itttt	eq
 800c0de:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800c2c0 <__ieee754_powf+0x3e0>
 800c0e2:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800c0e6:	f06f 0317 	mvneq.w	r3, #23
 800c0ea:	ee17 7a90 	vmoveq	r7, s15
 800c0ee:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800c0f2:	bf18      	it	ne
 800c0f4:	2300      	movne	r3, #0
 800c0f6:	3a7f      	subs	r2, #127	@ 0x7f
 800c0f8:	441a      	add	r2, r3
 800c0fa:	4b72      	ldr	r3, [pc, #456]	@ (800c2c4 <__ieee754_powf+0x3e4>)
 800c0fc:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800c100:	429f      	cmp	r7, r3
 800c102:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800c106:	dd06      	ble.n	800c116 <__ieee754_powf+0x236>
 800c108:	4b6f      	ldr	r3, [pc, #444]	@ (800c2c8 <__ieee754_powf+0x3e8>)
 800c10a:	429f      	cmp	r7, r3
 800c10c:	f340 80a4 	ble.w	800c258 <__ieee754_powf+0x378>
 800c110:	3201      	adds	r2, #1
 800c112:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800c116:	2600      	movs	r6, #0
 800c118:	4b6c      	ldr	r3, [pc, #432]	@ (800c2cc <__ieee754_powf+0x3ec>)
 800c11a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800c11e:	ee07 1a10 	vmov	s14, r1
 800c122:	edd3 5a00 	vldr	s11, [r3]
 800c126:	4b6a      	ldr	r3, [pc, #424]	@ (800c2d0 <__ieee754_powf+0x3f0>)
 800c128:	ee75 7a87 	vadd.f32	s15, s11, s14
 800c12c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c130:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800c134:	1049      	asrs	r1, r1, #1
 800c136:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800c13a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800c13e:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800c142:	ee37 6a65 	vsub.f32	s12, s14, s11
 800c146:	ee07 1a90 	vmov	s15, r1
 800c14a:	ee26 5a24 	vmul.f32	s10, s12, s9
 800c14e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800c152:	ee15 7a10 	vmov	r7, s10
 800c156:	401f      	ands	r7, r3
 800c158:	ee06 7a90 	vmov	s13, r7
 800c15c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800c160:	ee37 7a65 	vsub.f32	s14, s14, s11
 800c164:	ee65 7a05 	vmul.f32	s15, s10, s10
 800c168:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800c16c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800c2d4 <__ieee754_powf+0x3f4>
 800c170:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800c2d8 <__ieee754_powf+0x3f8>
 800c174:	eee7 5a87 	vfma.f32	s11, s15, s14
 800c178:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800c2dc <__ieee754_powf+0x3fc>
 800c17c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c180:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800c2b0 <__ieee754_powf+0x3d0>
 800c184:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c188:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800c2e0 <__ieee754_powf+0x400>
 800c18c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c190:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800c2e4 <__ieee754_powf+0x404>
 800c194:	ee26 6a24 	vmul.f32	s12, s12, s9
 800c198:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c19c:	ee35 7a26 	vadd.f32	s14, s10, s13
 800c1a0:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800c1a4:	ee27 7a06 	vmul.f32	s14, s14, s12
 800c1a8:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800c1ac:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800c1b0:	eef0 5a67 	vmov.f32	s11, s15
 800c1b4:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800c1b8:	ee75 5a87 	vadd.f32	s11, s11, s14
 800c1bc:	ee15 1a90 	vmov	r1, s11
 800c1c0:	4019      	ands	r1, r3
 800c1c2:	ee05 1a90 	vmov	s11, r1
 800c1c6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800c1ca:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800c1ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c1d2:	ee67 7a85 	vmul.f32	s15, s15, s10
 800c1d6:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c1da:	eeb0 6a67 	vmov.f32	s12, s15
 800c1de:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800c1e2:	ee16 1a10 	vmov	r1, s12
 800c1e6:	4019      	ands	r1, r3
 800c1e8:	ee06 1a10 	vmov	s12, r1
 800c1ec:	eeb0 7a46 	vmov.f32	s14, s12
 800c1f0:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800c1f4:	493c      	ldr	r1, [pc, #240]	@ (800c2e8 <__ieee754_powf+0x408>)
 800c1f6:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800c1fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c1fe:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800c2ec <__ieee754_powf+0x40c>
 800c202:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800c2f0 <__ieee754_powf+0x410>
 800c206:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c20a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800c2f4 <__ieee754_powf+0x414>
 800c20e:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c212:	ed91 7a00 	vldr	s14, [r1]
 800c216:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c21a:	ee07 2a10 	vmov	s14, r2
 800c21e:	4a36      	ldr	r2, [pc, #216]	@ (800c2f8 <__ieee754_powf+0x418>)
 800c220:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800c224:	eeb0 7a67 	vmov.f32	s14, s15
 800c228:	eea6 7a25 	vfma.f32	s14, s12, s11
 800c22c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800c230:	ed92 5a00 	vldr	s10, [r2]
 800c234:	ee37 7a05 	vadd.f32	s14, s14, s10
 800c238:	ee37 7a26 	vadd.f32	s14, s14, s13
 800c23c:	ee17 2a10 	vmov	r2, s14
 800c240:	401a      	ands	r2, r3
 800c242:	ee07 2a10 	vmov	s14, r2
 800c246:	ee77 6a66 	vsub.f32	s13, s14, s13
 800c24a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800c24e:	eee6 6a65 	vfms.f32	s13, s12, s11
 800c252:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c256:	e715      	b.n	800c084 <__ieee754_powf+0x1a4>
 800c258:	2601      	movs	r6, #1
 800c25a:	e75d      	b.n	800c118 <__ieee754_powf+0x238>
 800c25c:	d152      	bne.n	800c304 <__ieee754_powf+0x424>
 800c25e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800c2fc <__ieee754_powf+0x41c>
 800c262:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c266:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800c26a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800c26e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c272:	f73f af29 	bgt.w	800c0c8 <__ieee754_powf+0x1e8>
 800c276:	2386      	movs	r3, #134	@ 0x86
 800c278:	e048      	b.n	800c30c <__ieee754_powf+0x42c>
 800c27a:	4a21      	ldr	r2, [pc, #132]	@ (800c300 <__ieee754_powf+0x420>)
 800c27c:	4293      	cmp	r3, r2
 800c27e:	d907      	bls.n	800c290 <__ieee754_powf+0x3b0>
 800c280:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c288:	bf4c      	ite	mi
 800c28a:	2001      	movmi	r0, #1
 800c28c:	2000      	movpl	r0, #0
 800c28e:	e6c7      	b.n	800c020 <__ieee754_powf+0x140>
 800c290:	d138      	bne.n	800c304 <__ieee754_powf+0x424>
 800c292:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c296:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800c29a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c29e:	dbea      	blt.n	800c276 <__ieee754_powf+0x396>
 800c2a0:	e7ee      	b.n	800c280 <__ieee754_powf+0x3a0>
 800c2a2:	bf00      	nop
 800c2a4:	00000000 	.word	0x00000000
 800c2a8:	3f7ffff3 	.word	0x3f7ffff3
 800c2ac:	3f800007 	.word	0x3f800007
 800c2b0:	3eaaaaab 	.word	0x3eaaaaab
 800c2b4:	3fb8aa00 	.word	0x3fb8aa00
 800c2b8:	3fb8aa3b 	.word	0x3fb8aa3b
 800c2bc:	36eca570 	.word	0x36eca570
 800c2c0:	4b800000 	.word	0x4b800000
 800c2c4:	001cc471 	.word	0x001cc471
 800c2c8:	005db3d6 	.word	0x005db3d6
 800c2cc:	0800d8a4 	.word	0x0800d8a4
 800c2d0:	fffff000 	.word	0xfffff000
 800c2d4:	3e6c3255 	.word	0x3e6c3255
 800c2d8:	3e53f142 	.word	0x3e53f142
 800c2dc:	3e8ba305 	.word	0x3e8ba305
 800c2e0:	3edb6db7 	.word	0x3edb6db7
 800c2e4:	3f19999a 	.word	0x3f19999a
 800c2e8:	0800d894 	.word	0x0800d894
 800c2ec:	3f76384f 	.word	0x3f76384f
 800c2f0:	3f763800 	.word	0x3f763800
 800c2f4:	369dc3a0 	.word	0x369dc3a0
 800c2f8:	0800d89c 	.word	0x0800d89c
 800c2fc:	3338aa3c 	.word	0x3338aa3c
 800c300:	43160000 	.word	0x43160000
 800c304:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800c308:	d96f      	bls.n	800c3ea <__ieee754_powf+0x50a>
 800c30a:	15db      	asrs	r3, r3, #23
 800c30c:	3b7e      	subs	r3, #126	@ 0x7e
 800c30e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800c312:	4118      	asrs	r0, r3
 800c314:	4408      	add	r0, r1
 800c316:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c31a:	4a4e      	ldr	r2, [pc, #312]	@ (800c454 <__ieee754_powf+0x574>)
 800c31c:	3b7f      	subs	r3, #127	@ 0x7f
 800c31e:	411a      	asrs	r2, r3
 800c320:	4002      	ands	r2, r0
 800c322:	ee07 2a10 	vmov	s14, r2
 800c326:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800c32a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800c32e:	f1c3 0317 	rsb	r3, r3, #23
 800c332:	4118      	asrs	r0, r3
 800c334:	2900      	cmp	r1, #0
 800c336:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c33a:	bfb8      	it	lt
 800c33c:	4240      	neglt	r0, r0
 800c33e:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800c342:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800c458 <__ieee754_powf+0x578>
 800c346:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800c45c <__ieee754_powf+0x57c>
 800c34a:	ee16 3a90 	vmov	r3, s13
 800c34e:	f36f 030b 	bfc	r3, #0, #12
 800c352:	ee06 3a90 	vmov	s13, r3
 800c356:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c35a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c35e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800c362:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800c460 <__ieee754_powf+0x580>
 800c366:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c36a:	eee0 7a87 	vfma.f32	s15, s1, s14
 800c36e:	eeb0 7a67 	vmov.f32	s14, s15
 800c372:	eea6 7a86 	vfma.f32	s14, s13, s12
 800c376:	eef0 5a47 	vmov.f32	s11, s14
 800c37a:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800c37e:	ee67 6a07 	vmul.f32	s13, s14, s14
 800c382:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c386:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800c464 <__ieee754_powf+0x584>
 800c38a:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800c468 <__ieee754_powf+0x588>
 800c38e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800c392:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800c46c <__ieee754_powf+0x58c>
 800c396:	eee6 5a26 	vfma.f32	s11, s12, s13
 800c39a:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800c470 <__ieee754_powf+0x590>
 800c39e:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800c3a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c474 <__ieee754_powf+0x594>
 800c3a6:	eee6 5a26 	vfma.f32	s11, s12, s13
 800c3aa:	eeb0 6a47 	vmov.f32	s12, s14
 800c3ae:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800c3b2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800c3b6:	ee67 5a06 	vmul.f32	s11, s14, s12
 800c3ba:	ee36 6a66 	vsub.f32	s12, s12, s13
 800c3be:	eee7 7a27 	vfma.f32	s15, s14, s15
 800c3c2:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800c3c6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c3ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c3ce:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c3d2:	ee10 3a10 	vmov	r3, s0
 800c3d6:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800c3da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c3de:	da06      	bge.n	800c3ee <__ieee754_powf+0x50e>
 800c3e0:	f000 f854 	bl	800c48c <scalbnf>
 800c3e4:	ee20 0a08 	vmul.f32	s0, s0, s16
 800c3e8:	e592      	b.n	800bf10 <__ieee754_powf+0x30>
 800c3ea:	2000      	movs	r0, #0
 800c3ec:	e7a7      	b.n	800c33e <__ieee754_powf+0x45e>
 800c3ee:	ee00 3a10 	vmov	s0, r3
 800c3f2:	e7f7      	b.n	800c3e4 <__ieee754_powf+0x504>
 800c3f4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c3f8:	e58a      	b.n	800bf10 <__ieee754_powf+0x30>
 800c3fa:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800c478 <__ieee754_powf+0x598>
 800c3fe:	e587      	b.n	800bf10 <__ieee754_powf+0x30>
 800c400:	eeb0 0a48 	vmov.f32	s0, s16
 800c404:	e584      	b.n	800bf10 <__ieee754_powf+0x30>
 800c406:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800c40a:	f43f adbb 	beq.w	800bf84 <__ieee754_powf+0xa4>
 800c40e:	2502      	movs	r5, #2
 800c410:	eeb0 0a48 	vmov.f32	s0, s16
 800c414:	f000 f832 	bl	800c47c <fabsf>
 800c418:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800c41c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800c420:	4647      	mov	r7, r8
 800c422:	d003      	beq.n	800c42c <__ieee754_powf+0x54c>
 800c424:	f1b8 0f00 	cmp.w	r8, #0
 800c428:	f47f addb 	bne.w	800bfe2 <__ieee754_powf+0x102>
 800c42c:	2c00      	cmp	r4, #0
 800c42e:	bfbc      	itt	lt
 800c430:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800c434:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800c438:	2e00      	cmp	r6, #0
 800c43a:	f6bf ad69 	bge.w	800bf10 <__ieee754_powf+0x30>
 800c43e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800c442:	ea58 0805 	orrs.w	r8, r8, r5
 800c446:	f47f adc7 	bne.w	800bfd8 <__ieee754_powf+0xf8>
 800c44a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c44e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c452:	e55d      	b.n	800bf10 <__ieee754_powf+0x30>
 800c454:	ff800000 	.word	0xff800000
 800c458:	3f317218 	.word	0x3f317218
 800c45c:	3f317200 	.word	0x3f317200
 800c460:	35bfbe8c 	.word	0x35bfbe8c
 800c464:	b5ddea0e 	.word	0xb5ddea0e
 800c468:	3331bb4c 	.word	0x3331bb4c
 800c46c:	388ab355 	.word	0x388ab355
 800c470:	bb360b61 	.word	0xbb360b61
 800c474:	3e2aaaab 	.word	0x3e2aaaab
 800c478:	00000000 	.word	0x00000000

0800c47c <fabsf>:
 800c47c:	ee10 3a10 	vmov	r3, s0
 800c480:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c484:	ee00 3a10 	vmov	s0, r3
 800c488:	4770      	bx	lr
	...

0800c48c <scalbnf>:
 800c48c:	ee10 3a10 	vmov	r3, s0
 800c490:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800c494:	d02b      	beq.n	800c4ee <scalbnf+0x62>
 800c496:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c49a:	d302      	bcc.n	800c4a2 <scalbnf+0x16>
 800c49c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c4a0:	4770      	bx	lr
 800c4a2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800c4a6:	d123      	bne.n	800c4f0 <scalbnf+0x64>
 800c4a8:	4b24      	ldr	r3, [pc, #144]	@ (800c53c <scalbnf+0xb0>)
 800c4aa:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800c540 <scalbnf+0xb4>
 800c4ae:	4298      	cmp	r0, r3
 800c4b0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c4b4:	db17      	blt.n	800c4e6 <scalbnf+0x5a>
 800c4b6:	ee10 3a10 	vmov	r3, s0
 800c4ba:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c4be:	3a19      	subs	r2, #25
 800c4c0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800c4c4:	4288      	cmp	r0, r1
 800c4c6:	dd15      	ble.n	800c4f4 <scalbnf+0x68>
 800c4c8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800c544 <scalbnf+0xb8>
 800c4cc:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800c548 <scalbnf+0xbc>
 800c4d0:	ee10 3a10 	vmov	r3, s0
 800c4d4:	eeb0 7a67 	vmov.f32	s14, s15
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	bfb8      	it	lt
 800c4dc:	eef0 7a66 	vmovlt.f32	s15, s13
 800c4e0:	ee27 0a87 	vmul.f32	s0, s15, s14
 800c4e4:	4770      	bx	lr
 800c4e6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c54c <scalbnf+0xc0>
 800c4ea:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c4ee:	4770      	bx	lr
 800c4f0:	0dd2      	lsrs	r2, r2, #23
 800c4f2:	e7e5      	b.n	800c4c0 <scalbnf+0x34>
 800c4f4:	4410      	add	r0, r2
 800c4f6:	28fe      	cmp	r0, #254	@ 0xfe
 800c4f8:	dce6      	bgt.n	800c4c8 <scalbnf+0x3c>
 800c4fa:	2800      	cmp	r0, #0
 800c4fc:	dd06      	ble.n	800c50c <scalbnf+0x80>
 800c4fe:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c502:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c506:	ee00 3a10 	vmov	s0, r3
 800c50a:	4770      	bx	lr
 800c50c:	f110 0f16 	cmn.w	r0, #22
 800c510:	da09      	bge.n	800c526 <scalbnf+0x9a>
 800c512:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800c54c <scalbnf+0xc0>
 800c516:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800c550 <scalbnf+0xc4>
 800c51a:	ee10 3a10 	vmov	r3, s0
 800c51e:	eeb0 7a67 	vmov.f32	s14, s15
 800c522:	2b00      	cmp	r3, #0
 800c524:	e7d9      	b.n	800c4da <scalbnf+0x4e>
 800c526:	3019      	adds	r0, #25
 800c528:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c52c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c530:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800c554 <scalbnf+0xc8>
 800c534:	ee07 3a90 	vmov	s15, r3
 800c538:	e7d7      	b.n	800c4ea <scalbnf+0x5e>
 800c53a:	bf00      	nop
 800c53c:	ffff3cb0 	.word	0xffff3cb0
 800c540:	4c000000 	.word	0x4c000000
 800c544:	7149f2ca 	.word	0x7149f2ca
 800c548:	f149f2ca 	.word	0xf149f2ca
 800c54c:	0da24260 	.word	0x0da24260
 800c550:	8da24260 	.word	0x8da24260
 800c554:	33000000 	.word	0x33000000

0800c558 <with_errnof>:
 800c558:	b510      	push	{r4, lr}
 800c55a:	ed2d 8b02 	vpush	{d8}
 800c55e:	eeb0 8a40 	vmov.f32	s16, s0
 800c562:	4604      	mov	r4, r0
 800c564:	f7fd fbde 	bl	8009d24 <__errno>
 800c568:	eeb0 0a48 	vmov.f32	s0, s16
 800c56c:	ecbd 8b02 	vpop	{d8}
 800c570:	6004      	str	r4, [r0, #0]
 800c572:	bd10      	pop	{r4, pc}

0800c574 <xflowf>:
 800c574:	b130      	cbz	r0, 800c584 <xflowf+0x10>
 800c576:	eef1 7a40 	vneg.f32	s15, s0
 800c57a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c57e:	2022      	movs	r0, #34	@ 0x22
 800c580:	f7ff bfea 	b.w	800c558 <with_errnof>
 800c584:	eef0 7a40 	vmov.f32	s15, s0
 800c588:	e7f7      	b.n	800c57a <xflowf+0x6>
	...

0800c58c <__math_uflowf>:
 800c58c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c594 <__math_uflowf+0x8>
 800c590:	f7ff bff0 	b.w	800c574 <xflowf>
 800c594:	10000000 	.word	0x10000000

0800c598 <__math_oflowf>:
 800c598:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c5a0 <__math_oflowf+0x8>
 800c59c:	f7ff bfea 	b.w	800c574 <xflowf>
 800c5a0:	70000000 	.word	0x70000000

0800c5a4 <__ieee754_sqrtf>:
 800c5a4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c5a8:	4770      	bx	lr
	...

0800c5ac <_init>:
 800c5ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5ae:	bf00      	nop
 800c5b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5b2:	bc08      	pop	{r3}
 800c5b4:	469e      	mov	lr, r3
 800c5b6:	4770      	bx	lr

0800c5b8 <_fini>:
 800c5b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5ba:	bf00      	nop
 800c5bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5be:	bc08      	pop	{r3}
 800c5c0:	469e      	mov	lr, r3
 800c5c2:	4770      	bx	lr
