[openram.globals/init_openram]: Initializing OpenRAM...
[openram.globals/setup_paths]: OpenRAM source code found in /opt/OpenRAM/compiler
[openram.globals/setup_paths]: Temporary files saved in /tmp/openram_s4sivali_8799_temp/
[openram.globals/read_config]: Configuration file is /home/s4sivali/ece627-f23/labs/s4sivali-lab5/config_sram_1r_1w.py
[openram.globals/read_config]: Output saved in /home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/
[openram.globals/install_conda]: Creating conda setup...
[openram.globals/import_tech]: Tech directory found in /opt/OpenRAM/technology:/opt/OpenRAM/compiler/../technology
[openram.globals/import_tech]: Adding technology path: /opt/OpenRAM/technology
[openram.globals/import_tech]: Adding technology path: /opt/OpenRAM/compiler/../technology
[openram.globals/init_paths]: Creating temp directory: /tmp/openram_s4sivali_8799_temp/
[openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[openram.characterizer/<module>]: Initializing characterizer...
[openram.characterizer/<module>]: Analytical model enabled.
[openram.verify/<module>]: Initializing verify...
[openram.verify/<module>]: LVS/DRC/PEX disabled.
[openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
|==============================================================================|
|=========                      OpenRAM v1.2.32                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 12/01/2023 03:19:19
Technology: freepdk45
Total size: 128 bits
Word size: 8
Words: 16
Banks: 1
RW ports: 0
R-only ports: 1
W-only ports: 1
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only generating nominal corner timing.
Words per row: None
Output files are: 
/home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.lvs
/home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.sp
/home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.v
/home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.lib
/home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.py
/home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.html
/home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.log
/home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.lef
/home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.gds
[openram.sram_config/recompute_sizes]: Recomputing with words per row: 1
[openram.sram_config/recompute_sizes]: Rows: 16 Cols: 8
[openram.sram_config/recompute_sizes]: Row addr size: 4 Col addr size: 0 Bank addr size: 4
[openram.sram_config/compute_sizes]: Set SRAM Words Per Row=1
[openram.modules.bitcell_base_array/__init__]: Creating sram_s2mm_capped_replica_bitcell_array 16 x 8
[openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_s2mm_capped_replica_bitcell_array 16 x 8 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[openram.modules.bitcell_base_array/__init__]: Creating sram_s2mm_replica_bitcell_array 16 x 8
[openram.modules.replica_bitcell_array/__init__]: Creating sram_s2mm_replica_bitcell_array 16 x 8 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[openram.modules.bitcell_base_array/__init__]: Creating sram_s2mm_bitcell_array 16 x 8
[openram.modules.bitcell_array/__init__]: Creating sram_s2mm_bitcell_array 16 x 8
[openram.modules.bitcell_base_array/__init__]: Creating sram_s2mm_replica_column 18 x 1
[openram.modules.bitcell_base_array/__init__]: Creating sram_s2mm_replica_column_0 18 x 1
[openram.modules.bitcell_base_array/__init__]: Creating sram_s2mm_dummy_array 1 x 8
[openram.modules.bitcell_base_array/__init__]: Creating sram_s2mm_dummy_array_0 1 x 10
[openram.modules.bitcell_base_array/__init__]: Creating sram_s2mm_dummy_array_1 1 x 10
[openram.modules.bitcell_base_array/__init__]: Creating sram_s2mm_dummy_array_2 20 x 1
[openram.modules.bitcell_base_array/__init__]: Creating sram_s2mm_dummy_array_3 20 x 1
[openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[openram.modules.wordline_driver_array/__init__]: Creating sram_s2mm_wordline_driver_array
[openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[openram.modules.precharge_array/__init__]: Creating sram_s2mm_precharge_array
[openram.modules.write_driver_array/__init__]: Creating sram_s2mm_write_driver_array
[openram.modules.precharge_array/__init__]: Creating sram_s2mm_precharge_array_0
[openram.modules.sense_amp_array/__init__]: Creating sram_s2mm_sense_amp_array
[openram.modules.dff_array/__init__]: Creating sram_s2mm_row_addr_dff rows=4 cols=1
[openram.modules.dff_array/__init__]: Creating sram_s2mm_data_dff rows=1 cols=8
[openram.modules.control_logic_base/__init__]: Creating control_logic_w
[openram.modules.dff_buf/__init__]: Creating sram_s2mm_dff_buf
[openram.modules.dff_buf_array/__init__]: Creating sram_s2mm_dff_buf_array
[openram.modules.dff_buf/__init__]: Creating sram_s2mm_dff_buf_0
[openram.modules.pand2/__init__]: Creating pand2 pand2
[openram.modules.pdriver/__init__]: creating pdriver pdriver
[openram.modules.pbuf/__init__]: creating pbuf with size of 8
[openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[openram.modules.pand3/__init__]: Creating pand3 pand3
[openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[openram.modules.pand3/__init__]: Creating pand3 pand3_0
[openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[openram.modules.control_logic_base/__init__]: Creating control_logic_r
** Submodules: 0.7 seconds
** Placement: 0.0 seconds
[openram.base.hierarchy_layout/get_bbox]: Size: 60.785000000000004 x 62.81 with perimeter margin 0
[openram.router.router_tech/__init__]: Minimum track width: 0.280
[openram.router.router_tech/__init__]: Minimum track space: 0.140
[openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[openram.router.supply_router/route]: Running router for vdd and gnd...
** Routing: 46.3 seconds
** Verification: 0.0 seconds
** SRAM creation: 47.0 seconds
SP: Writing to /home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.sp
[openram.characterizer.functional/__init__]: Random seed for functional simulation: 1701418806689451095
** Spice writing: 0.0 seconds
DELAY: Writing stimulus...
[openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_s2mm.xbank0.bl_1_7
** DELAY: 0.1 seconds
GDS: Writing to /home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.gds
** GDS: 0.1 seconds
LEF: Writing to /home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.lef
** LEF: 0.0 seconds
LVS: Writing to /home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.lvs.sp
** LVS writing: 0.0 seconds
LIB: Characterizing... 
[openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[openram.characterizer.lib/prepare_tables]: self.load_slews : [(0.052275, 0.00125), (0.2091, 0.00125), (0.8364, 0.00125), (0.052275, 0.005), (0.2091, 0.005), (0.8364, 0.005), (0.052275, 0.04), (0.2091, 0.04), (0.8364, 0.04)]
[openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[openram.characterizer.lib/characterize_corners]: Writing to /home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm_TT_1p0V_25C.lib
WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[openram.characterizer.elmore/analytical_power]: Dynamic Power: 0.19523588536577777 mW
[openram.characterizer.elmore/analytical_power]: Leakage Power: 0.000445 mW
[openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.20724674541440216, 0.000716101171875
[openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.20746728057065217, 0.0007381546875
[openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.2083494211956522, 0.00082636875
[openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.20724674541440216, 0.000716101171875
[openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.20746728057065217, 0.0007381546875
[openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.2083494211956522, 0.00082636875
[openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.20724674541440216, 0.000716101171875
[openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.20746728057065217, 0.0007381546875
[openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.2083494211956522, 0.00082636875
** Characterization: 0.1 seconds
Config: Writing to /home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.py
** Config: 0.0 seconds
Datasheet: Writing to /home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.html
** Datasheet: 0.0 seconds
Verilog: Writing to /home/s4sivali/ece627-f23/labs/s4sivali-lab5/sram_macros/sram_s2mm/sram_s2mm.v
** Verilog: 0.0 seconds
[openram.globals/purge_temp]: Purging temp directory: /tmp/openram_s4sivali_8799_temp/
** End: 47.4 seconds
