[ActiveSupport MAP]
Device = LIF-MD6000;
Package = CKFBGA80;
Performance = 6;
LUTS_avail = 5936;
LUTS_used = 1463;
FF_avail = 5973;
FF_used = 798;
INPUT_LVCMOS25 = 4;
OUTPUT_LVCMOS25 = 19;
IO_avail = 37;
IO_used = 23;
EBR_avail = 20;
EBR_used = 11;
; Begin EBR Section
Instance_Name = mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/RX_FIFO_ON.u_rx_fifo/rx_fifo_single.rx_fifo_single_inst/pmi_genpmi_fifo_dcLIFMDasyncreg151105125125123232/pdp_ram_0_1_0;
Type = PDPW8KE;
Width = 14;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_fifo_dcELar151105125125123232104c3636__PMIX__512__32__32__-1A;
Instance_Name = mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/RX_FIFO_ON.u_rx_fifo/rx_fifo_single.rx_fifo_single_inst/pmi_genpmi_fifo_dcLIFMDasyncreg151105125125123232/pdp_ram_0_0_1;
Type = PDPW8KE;
Width = 18;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_fifo_dcELar151105125125123232104c3636__PMIX__512__32__32__-1A;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_1_3_0;
Type = DP8KE;
Width_B = 6;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr33112048331120481218f65e__PMIP__2048__33__33__-1B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_0_0_7;
Type = DP8KE;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr33112048331120481218f65e__PMIP__2048__33__33__-1B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_0_1_6;
Type = DP8KE;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr33112048331120481218f65e__PMIP__2048__33__33__-1B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_0_2_5;
Type = DP8KE;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr33112048331120481218f65e__PMIP__2048__33__33__-1B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_0_3_4;
Type = DP8KE;
Width_B = 6;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr33112048331120481218f65e__PMIP__2048__33__33__-1B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_1_0_3;
Type = DP8KE;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr33112048331120481218f65e__PMIP__2048__33__33__-1B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_1_1_2;
Type = DP8KE;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr33112048331120481218f65e__PMIP__2048__33__33__-1B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_1_2_1;
Type = DP8KE;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr33112048331120481218f65e__PMIP__2048__33__33__-1B;
Instance_Name = top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg112112/pmi_ram_dpLbnonesadr1121121164d4da_0_0_0;
Type = DP8KE;
Width_B = 1;
Depth_A = 2;
Depth_B = 2;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpLbnonesadr1121121164d4da__PMIP__2__1__1__-1B;
; End EBR Section
