
mStack-stm32f411re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085d4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  08008778  08008778  00018778  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c44  08008c44  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08008c44  08008c44  00018c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c4c  08008c4c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c4c  08008c4c  00018c4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c50  08008c50  00018c50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008c54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002bb8  20000078  08008cc8  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002c30  08008cc8  00022c30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024ef6  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000065be  00000000  00000000  00044f9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001668  00000000  00000000  0004b558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015d8  00000000  00000000  0004cbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e1ab  00000000  00000000  0004e198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a27  00000000  00000000  0006c343  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000977fc  00000000  00000000  00080d6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00118566  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d98  00000000  00000000  001185bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800875c 	.word	0x0800875c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	0800875c 	.word	0x0800875c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_uldivmod>:
 8000b7c:	b953      	cbnz	r3, 8000b94 <__aeabi_uldivmod+0x18>
 8000b7e:	b94a      	cbnz	r2, 8000b94 <__aeabi_uldivmod+0x18>
 8000b80:	2900      	cmp	r1, #0
 8000b82:	bf08      	it	eq
 8000b84:	2800      	cmpeq	r0, #0
 8000b86:	bf1c      	itt	ne
 8000b88:	f04f 31ff 	movne.w	r1, #4294967295
 8000b8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b90:	f000 b96e 	b.w	8000e70 <__aeabi_idiv0>
 8000b94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b9c:	f000 f806 	bl	8000bac <__udivmoddi4>
 8000ba0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba8:	b004      	add	sp, #16
 8000baa:	4770      	bx	lr

08000bac <__udivmoddi4>:
 8000bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb0:	9d08      	ldr	r5, [sp, #32]
 8000bb2:	4604      	mov	r4, r0
 8000bb4:	468c      	mov	ip, r1
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	f040 8083 	bne.w	8000cc2 <__udivmoddi4+0x116>
 8000bbc:	428a      	cmp	r2, r1
 8000bbe:	4617      	mov	r7, r2
 8000bc0:	d947      	bls.n	8000c52 <__udivmoddi4+0xa6>
 8000bc2:	fab2 f282 	clz	r2, r2
 8000bc6:	b142      	cbz	r2, 8000bda <__udivmoddi4+0x2e>
 8000bc8:	f1c2 0020 	rsb	r0, r2, #32
 8000bcc:	fa24 f000 	lsr.w	r0, r4, r0
 8000bd0:	4091      	lsls	r1, r2
 8000bd2:	4097      	lsls	r7, r2
 8000bd4:	ea40 0c01 	orr.w	ip, r0, r1
 8000bd8:	4094      	lsls	r4, r2
 8000bda:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bde:	0c23      	lsrs	r3, r4, #16
 8000be0:	fbbc f6f8 	udiv	r6, ip, r8
 8000be4:	fa1f fe87 	uxth.w	lr, r7
 8000be8:	fb08 c116 	mls	r1, r8, r6, ip
 8000bec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bf0:	fb06 f10e 	mul.w	r1, r6, lr
 8000bf4:	4299      	cmp	r1, r3
 8000bf6:	d909      	bls.n	8000c0c <__udivmoddi4+0x60>
 8000bf8:	18fb      	adds	r3, r7, r3
 8000bfa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bfe:	f080 8119 	bcs.w	8000e34 <__udivmoddi4+0x288>
 8000c02:	4299      	cmp	r1, r3
 8000c04:	f240 8116 	bls.w	8000e34 <__udivmoddi4+0x288>
 8000c08:	3e02      	subs	r6, #2
 8000c0a:	443b      	add	r3, r7
 8000c0c:	1a5b      	subs	r3, r3, r1
 8000c0e:	b2a4      	uxth	r4, r4
 8000c10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c14:	fb08 3310 	mls	r3, r8, r0, r3
 8000c18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c1c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c20:	45a6      	cmp	lr, r4
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x8c>
 8000c24:	193c      	adds	r4, r7, r4
 8000c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2a:	f080 8105 	bcs.w	8000e38 <__udivmoddi4+0x28c>
 8000c2e:	45a6      	cmp	lr, r4
 8000c30:	f240 8102 	bls.w	8000e38 <__udivmoddi4+0x28c>
 8000c34:	3802      	subs	r0, #2
 8000c36:	443c      	add	r4, r7
 8000c38:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c3c:	eba4 040e 	sub.w	r4, r4, lr
 8000c40:	2600      	movs	r6, #0
 8000c42:	b11d      	cbz	r5, 8000c4c <__udivmoddi4+0xa0>
 8000c44:	40d4      	lsrs	r4, r2
 8000c46:	2300      	movs	r3, #0
 8000c48:	e9c5 4300 	strd	r4, r3, [r5]
 8000c4c:	4631      	mov	r1, r6
 8000c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c52:	b902      	cbnz	r2, 8000c56 <__udivmoddi4+0xaa>
 8000c54:	deff      	udf	#255	; 0xff
 8000c56:	fab2 f282 	clz	r2, r2
 8000c5a:	2a00      	cmp	r2, #0
 8000c5c:	d150      	bne.n	8000d00 <__udivmoddi4+0x154>
 8000c5e:	1bcb      	subs	r3, r1, r7
 8000c60:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c64:	fa1f f887 	uxth.w	r8, r7
 8000c68:	2601      	movs	r6, #1
 8000c6a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c6e:	0c21      	lsrs	r1, r4, #16
 8000c70:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c78:	fb08 f30c 	mul.w	r3, r8, ip
 8000c7c:	428b      	cmp	r3, r1
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0xe4>
 8000c80:	1879      	adds	r1, r7, r1
 8000c82:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c86:	d202      	bcs.n	8000c8e <__udivmoddi4+0xe2>
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	f200 80e9 	bhi.w	8000e60 <__udivmoddi4+0x2b4>
 8000c8e:	4684      	mov	ip, r0
 8000c90:	1ac9      	subs	r1, r1, r3
 8000c92:	b2a3      	uxth	r3, r4
 8000c94:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c98:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c9c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ca0:	fb08 f800 	mul.w	r8, r8, r0
 8000ca4:	45a0      	cmp	r8, r4
 8000ca6:	d907      	bls.n	8000cb8 <__udivmoddi4+0x10c>
 8000ca8:	193c      	adds	r4, r7, r4
 8000caa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x10a>
 8000cb0:	45a0      	cmp	r8, r4
 8000cb2:	f200 80d9 	bhi.w	8000e68 <__udivmoddi4+0x2bc>
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	eba4 0408 	sub.w	r4, r4, r8
 8000cbc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cc0:	e7bf      	b.n	8000c42 <__udivmoddi4+0x96>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x12e>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80b1 	beq.w	8000e2e <__udivmoddi4+0x282>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x1cc>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0x140>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80b8 	bhi.w	8000e5c <__udivmoddi4+0x2b0>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0103 	sbc.w	r1, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	468c      	mov	ip, r1
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0a8      	beq.n	8000c4c <__udivmoddi4+0xa0>
 8000cfa:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cfe:	e7a5      	b.n	8000c4c <__udivmoddi4+0xa0>
 8000d00:	f1c2 0320 	rsb	r3, r2, #32
 8000d04:	fa20 f603 	lsr.w	r6, r0, r3
 8000d08:	4097      	lsls	r7, r2
 8000d0a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d0e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d12:	40d9      	lsrs	r1, r3
 8000d14:	4330      	orrs	r0, r6
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d1c:	fa1f f887 	uxth.w	r8, r7
 8000d20:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d28:	fb06 f108 	mul.w	r1, r6, r8
 8000d2c:	4299      	cmp	r1, r3
 8000d2e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x19c>
 8000d34:	18fb      	adds	r3, r7, r3
 8000d36:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d3a:	f080 808d 	bcs.w	8000e58 <__udivmoddi4+0x2ac>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 808a 	bls.w	8000e58 <__udivmoddi4+0x2ac>
 8000d44:	3e02      	subs	r6, #2
 8000d46:	443b      	add	r3, r7
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b281      	uxth	r1, r0
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d58:	fb00 f308 	mul.w	r3, r0, r8
 8000d5c:	428b      	cmp	r3, r1
 8000d5e:	d907      	bls.n	8000d70 <__udivmoddi4+0x1c4>
 8000d60:	1879      	adds	r1, r7, r1
 8000d62:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d66:	d273      	bcs.n	8000e50 <__udivmoddi4+0x2a4>
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	d971      	bls.n	8000e50 <__udivmoddi4+0x2a4>
 8000d6c:	3802      	subs	r0, #2
 8000d6e:	4439      	add	r1, r7
 8000d70:	1acb      	subs	r3, r1, r3
 8000d72:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d76:	e778      	b.n	8000c6a <__udivmoddi4+0xbe>
 8000d78:	f1c6 0c20 	rsb	ip, r6, #32
 8000d7c:	fa03 f406 	lsl.w	r4, r3, r6
 8000d80:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d84:	431c      	orrs	r4, r3
 8000d86:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d92:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d96:	431f      	orrs	r7, r3
 8000d98:	0c3b      	lsrs	r3, r7, #16
 8000d9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d9e:	fa1f f884 	uxth.w	r8, r4
 8000da2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000da6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000daa:	fb09 fa08 	mul.w	sl, r9, r8
 8000dae:	458a      	cmp	sl, r1
 8000db0:	fa02 f206 	lsl.w	r2, r2, r6
 8000db4:	fa00 f306 	lsl.w	r3, r0, r6
 8000db8:	d908      	bls.n	8000dcc <__udivmoddi4+0x220>
 8000dba:	1861      	adds	r1, r4, r1
 8000dbc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dc0:	d248      	bcs.n	8000e54 <__udivmoddi4+0x2a8>
 8000dc2:	458a      	cmp	sl, r1
 8000dc4:	d946      	bls.n	8000e54 <__udivmoddi4+0x2a8>
 8000dc6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dca:	4421      	add	r1, r4
 8000dcc:	eba1 010a 	sub.w	r1, r1, sl
 8000dd0:	b2bf      	uxth	r7, r7
 8000dd2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dd6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dda:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dde:	fb00 f808 	mul.w	r8, r0, r8
 8000de2:	45b8      	cmp	r8, r7
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x24a>
 8000de6:	19e7      	adds	r7, r4, r7
 8000de8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dec:	d22e      	bcs.n	8000e4c <__udivmoddi4+0x2a0>
 8000dee:	45b8      	cmp	r8, r7
 8000df0:	d92c      	bls.n	8000e4c <__udivmoddi4+0x2a0>
 8000df2:	3802      	subs	r0, #2
 8000df4:	4427      	add	r7, r4
 8000df6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dfa:	eba7 0708 	sub.w	r7, r7, r8
 8000dfe:	fba0 8902 	umull	r8, r9, r0, r2
 8000e02:	454f      	cmp	r7, r9
 8000e04:	46c6      	mov	lr, r8
 8000e06:	4649      	mov	r1, r9
 8000e08:	d31a      	bcc.n	8000e40 <__udivmoddi4+0x294>
 8000e0a:	d017      	beq.n	8000e3c <__udivmoddi4+0x290>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x27a>
 8000e0e:	ebb3 020e 	subs.w	r2, r3, lr
 8000e12:	eb67 0701 	sbc.w	r7, r7, r1
 8000e16:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e1a:	40f2      	lsrs	r2, r6
 8000e1c:	ea4c 0202 	orr.w	r2, ip, r2
 8000e20:	40f7      	lsrs	r7, r6
 8000e22:	e9c5 2700 	strd	r2, r7, [r5]
 8000e26:	2600      	movs	r6, #0
 8000e28:	4631      	mov	r1, r6
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	462e      	mov	r6, r5
 8000e30:	4628      	mov	r0, r5
 8000e32:	e70b      	b.n	8000c4c <__udivmoddi4+0xa0>
 8000e34:	4606      	mov	r6, r0
 8000e36:	e6e9      	b.n	8000c0c <__udivmoddi4+0x60>
 8000e38:	4618      	mov	r0, r3
 8000e3a:	e6fd      	b.n	8000c38 <__udivmoddi4+0x8c>
 8000e3c:	4543      	cmp	r3, r8
 8000e3e:	d2e5      	bcs.n	8000e0c <__udivmoddi4+0x260>
 8000e40:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e44:	eb69 0104 	sbc.w	r1, r9, r4
 8000e48:	3801      	subs	r0, #1
 8000e4a:	e7df      	b.n	8000e0c <__udivmoddi4+0x260>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	e7d2      	b.n	8000df6 <__udivmoddi4+0x24a>
 8000e50:	4660      	mov	r0, ip
 8000e52:	e78d      	b.n	8000d70 <__udivmoddi4+0x1c4>
 8000e54:	4681      	mov	r9, r0
 8000e56:	e7b9      	b.n	8000dcc <__udivmoddi4+0x220>
 8000e58:	4666      	mov	r6, ip
 8000e5a:	e775      	b.n	8000d48 <__udivmoddi4+0x19c>
 8000e5c:	4630      	mov	r0, r6
 8000e5e:	e74a      	b.n	8000cf6 <__udivmoddi4+0x14a>
 8000e60:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e64:	4439      	add	r1, r7
 8000e66:	e713      	b.n	8000c90 <__udivmoddi4+0xe4>
 8000e68:	3802      	subs	r0, #2
 8000e6a:	443c      	add	r4, r7
 8000e6c:	e724      	b.n	8000cb8 <__udivmoddi4+0x10c>
 8000e6e:	bf00      	nop

08000e70 <__aeabi_idiv0>:
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop

08000e74 <_ZN4core5QueueC1EPht>:
{

class Queue
{
public:
    Queue(uint8_t* buf, uint16_t size)
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60f8      	str	r0, [r7, #12]
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	4613      	mov	r3, r2
 8000e80:	80fb      	strh	r3, [r7, #6]
    {
        first_ = buf;
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	68ba      	ldr	r2, [r7, #8]
 8000e86:	605a      	str	r2, [r3, #4]
        size_ = size;
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	88fa      	ldrh	r2, [r7, #6]
 8000e8c:	801a      	strh	r2, [r3, #0]
        last_ = first_ + size;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	685a      	ldr	r2, [r3, #4]
 8000e92:	88fb      	ldrh	r3, [r7, #6]
 8000e94:	441a      	add	r2, r3
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	609a      	str	r2, [r3, #8]
        inPtr_ = first_;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	685a      	ldr	r2, [r3, #4]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	60da      	str	r2, [r3, #12]
        outPtr_ = first_;
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	685a      	ldr	r2, [r3, #4]
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	611a      	str	r2, [r3, #16]
    }
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	4618      	mov	r0, r3
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <_ZN4core5Queue9availableEv>:
    uint16_t available()
 8000eb8:	b480      	push	{r7}
 8000eba:	b085      	sub	sp, #20
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
    {
    	uint16_t ret = size_+outPtr_-inPtr_;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	691b      	ldr	r3, [r3, #16]
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	8812      	ldrh	r2, [r2, #0]
 8000ec8:	441a      	add	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	68db      	ldr	r3, [r3, #12]
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	81fb      	strh	r3, [r7, #14]
    	if (ret > size_) ret -= (size_ - 1);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	89fa      	ldrh	r2, [r7, #14]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d906      	bls.n	8000eea <_ZN4core5Queue9availableEv+0x32>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	881b      	ldrh	r3, [r3, #0]
 8000ee0:	89fa      	ldrh	r2, [r7, #14]
 8000ee2:	1ad3      	subs	r3, r2, r3
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	81fb      	strh	r3, [r7, #14]
    	return ret;
 8000eea:	89fb      	ldrh	r3, [r7, #14]
    }
 8000eec:	4618      	mov	r0, r3
 8000eee:	3714      	adds	r7, #20
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <_ZN4core9Component4initEv>:
{

class Component
{
public:
    virtual void init(){/*empty*/}
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	bf00      	nop
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <_ZN4core9ComponentD1Ev>:
    virtual ~Component(){}
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	4a04      	ldr	r2, [pc, #16]	; (8000f28 <_ZN4core9ComponentD1Ev+0x1c>)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	08008844 	.word	0x08008844

08000f2c <_ZN4core9ComponentD0Ev>:
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff ffe9 	bl	8000f0c <_ZN4core9ComponentD1Ev>
 8000f3a:	2104      	movs	r1, #4
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f005 f8e3 	bl	8006108 <_ZdlPvj>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4618      	mov	r0, r3
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <_ZN4core5EventD1Ev>:

class Event
{
public:
    Event();
    virtual ~Event(){};
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	4a04      	ldr	r2, [pc, #16]	; (8000f68 <_ZN4core5EventD1Ev+0x1c>)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	08008830 	.word	0x08008830

08000f6c <_ZN4core5EventD0Ev>:
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f7ff ffe9 	bl	8000f4c <_ZN4core5EventD1Ev>
 8000f7a:	210c      	movs	r1, #12
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f005 f8c3 	bl	8006108 <_ZdlPvj>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4618      	mov	r0, r3
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <_ZN4core5Event7executeEv>:

protected:
    virtual void execute(){};
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <_ZN7console10ControllerD1Ev>:
#include <core/queue.h>
#include <core/engine.h>
#include <core/task.h>
#include "command.h"

COMPONENT(console, Controller)
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	4a05      	ldr	r2, [pc, #20]	; (8000fc0 <_ZN7console10ControllerD1Ev+0x20>)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ffab 	bl	8000f0c <_ZN4core9ComponentD1Ev>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	0800881c 	.word	0x0800881c

08000fc4 <_ZN7console10ControllerD0Ev>:
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff ffe7 	bl	8000fa0 <_ZN7console10ControllerD1Ev>
 8000fd2:	2158      	movs	r1, #88	; 0x58
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f005 f897 	bl	8006108 <_ZdlPvj>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <_ZN4core9ComponentC1Ev>:
class Component
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	4a04      	ldr	r2, [pc, #16]	; (8001000 <_ZN4core9ComponentC1Ev+0x1c>)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	601a      	str	r2, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	08008844 	.word	0x08008844

08001004 <_ZN4core10EmptyEventC1EPNS_9ComponentEMS1_FvvE>:

class EmptyEvent: public Event
{
public:
    typedef void (Component::*Handler) ();
    EmptyEvent(Component* component, Handler handler):component_(component), handler_(handler){}
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	4639      	mov	r1, r7
 8001010:	e881 000c 	stmia.w	r1, {r2, r3}
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	4618      	mov	r0, r3
 8001018:	f001 fbb6 	bl	8002788 <_ZN4core5EventC1Ev>
 800101c:	4a08      	ldr	r2, [pc, #32]	; (8001040 <_ZN4core10EmptyEventC1EPNS_9ComponentEMS1_FvvE+0x3c>)
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	68ba      	ldr	r2, [r7, #8]
 8001026:	60da      	str	r2, [r3, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	3310      	adds	r3, #16
 800102c:	463a      	mov	r2, r7
 800102e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001032:	e883 0003 	stmia.w	r3, {r0, r1}
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	4618      	mov	r0, r3
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	08008808 	.word	0x08008808

08001044 <_ZN4core10EmptyEvent7executeEv>:
    void post()
    {
        core::Engine::instance().events().post(container_);
    }
private:
    void execute() override
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
    {
        (component_->*handler_)();
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	687a      	ldr	r2, [r7, #4]
 8001052:	6952      	ldr	r2, [r2, #20]
 8001054:	1052      	asrs	r2, r2, #1
 8001056:	1899      	adds	r1, r3, r2
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	695b      	ldr	r3, [r3, #20]
 800105c:	f003 0301 	and.w	r3, r3, #1
 8001060:	2b00      	cmp	r3, #0
 8001062:	d102      	bne.n	800106a <_ZN4core10EmptyEvent7executeEv+0x26>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	691b      	ldr	r3, [r3, #16]
 8001068:	e00a      	b.n	8001080 <_ZN4core10EmptyEvent7executeEv+0x3c>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	6952      	ldr	r2, [r2, #20]
 8001072:	1052      	asrs	r2, r2, #1
 8001074:	4413      	add	r3, r2
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	6912      	ldr	r2, [r2, #16]
 800107c:	4413      	add	r3, r2
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4608      	mov	r0, r1
 8001082:	4798      	blx	r3
    }
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <_ZN4core7Machine9NullStateEv>:
class Machine: public core::Component
{
public:
    typedef void (Machine::*State)();
protected:
    void NullState(){}
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <_ZN4core7Machine6check_EhMS0_FvvE>:
    State nextState_ = nullptr;
    State currentState_ = &Machine::NullState;
    virtual bool check_(uint8_t event, State next){return false;}
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	60f8      	str	r0, [r7, #12]
 80010a8:	4608      	mov	r0, r1
 80010aa:	4639      	mov	r1, r7
 80010ac:	e881 000c 	stmia.w	r1, {r2, r3}
 80010b0:	4603      	mov	r3, r0
 80010b2:	72fb      	strb	r3, [r7, #11]
 80010b4:	2300      	movs	r3, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	3714      	adds	r7, #20
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr

080010c2 <_ZN4core7Machine6start_EMS0_FvvE>:
    virtual void start_(State state){currentState_ = state;}
 80010c2:	b480      	push	{r7}
 80010c4:	b085      	sub	sp, #20
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	60f8      	str	r0, [r7, #12]
 80010ca:	1d3b      	adds	r3, r7, #4
 80010cc:	e883 0006 	stmia.w	r3, {r1, r2}
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	330c      	adds	r3, #12
 80010d4:	1d3a      	adds	r2, r7, #4
 80010d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010da:	e883 0003 	stmia.w	r3, {r0, r1}
 80010de:	bf00      	nop
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
	...

080010ec <__tcf_3>:
#define TX_BUF_SIZE   		2048
#define HEADER_INDICATOR	0xFE
#define FOOTER_INDICATOR	0xFD
#define MAX_PACKET_LENGTH	250

MACHINE(console, Driver, uint8_t)
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	4801      	ldr	r0, [pc, #4]	; (80010f8 <__tcf_3+0xc>)
 80010f2:	f000 f87b 	bl	80011ec <_ZN7console6DriverD1Ev>
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000094 	.word	0x20000094

080010fc <_ZN7console6Driver8instanceEv>:
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
 8001100:	4b12      	ldr	r3, [pc, #72]	; (800114c <_ZN7console6Driver8instanceEv+0x50>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	f3bf 8f5b 	dmb	ish
 8001108:	b2db      	uxtb	r3, r3
 800110a:	f003 0301 	and.w	r3, r3, #1
 800110e:	2b00      	cmp	r3, #0
 8001110:	bf0c      	ite	eq
 8001112:	2301      	moveq	r3, #1
 8001114:	2300      	movne	r3, #0
 8001116:	b2db      	uxtb	r3, r3
 8001118:	2b00      	cmp	r3, #0
 800111a:	d013      	beq.n	8001144 <_ZN7console6Driver8instanceEv+0x48>
 800111c:	480b      	ldr	r0, [pc, #44]	; (800114c <_ZN7console6Driver8instanceEv+0x50>)
 800111e:	f004 fff5 	bl	800610c <__cxa_guard_acquire>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	bf14      	ite	ne
 8001128:	2301      	movne	r3, #1
 800112a:	2300      	moveq	r3, #0
 800112c:	b2db      	uxtb	r3, r3
 800112e:	2b00      	cmp	r3, #0
 8001130:	d008      	beq.n	8001144 <_ZN7console6Driver8instanceEv+0x48>
 8001132:	4807      	ldr	r0, [pc, #28]	; (8001150 <_ZN7console6Driver8instanceEv+0x54>)
 8001134:	f000 f8c6 	bl	80012c4 <_ZN7console6DriverC1Ev>
 8001138:	4804      	ldr	r0, [pc, #16]	; (800114c <_ZN7console6Driver8instanceEv+0x50>)
 800113a:	f004 fff3 	bl	8006124 <__cxa_guard_release>
 800113e:	4805      	ldr	r0, [pc, #20]	; (8001154 <_ZN7console6Driver8instanceEv+0x58>)
 8001140:	f006 f89b 	bl	800727a <atexit>
 8001144:	4b02      	ldr	r3, [pc, #8]	; (8001150 <_ZN7console6Driver8instanceEv+0x54>)
 8001146:	4618      	mov	r0, r3
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	200009f4 	.word	0x200009f4
 8001150:	20000094 	.word	0x20000094
 8001154:	080010ed 	.word	0x080010ed

08001158 <_ZN4core7MachineD1Ev>:
class Machine: public core::Component
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	4a05      	ldr	r2, [pc, #20]	; (8001178 <_ZN4core7MachineD1Ev+0x20>)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff fecf 	bl	8000f0c <_ZN4core9ComponentD1Ev>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4618      	mov	r0, r3
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	080087ec 	.word	0x080087ec

0800117c <_ZN4core7MachineD0Ev>:
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ffe7 	bl	8001158 <_ZN4core7MachineD1Ev>
 800118a:	2114      	movs	r1, #20
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f004 ffbb 	bl	8006108 <_ZdlPvj>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4618      	mov	r0, r3
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <_ZN4core11ByteMachineIhED1Ev>:
        (this->*currentState_)();
    }
};

template <typename T>
class ByteMachine: public core::Machine
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	4a08      	ldr	r2, [pc, #32]	; (80011c8 <_ZN4core11ByteMachineIhED1Ev+0x2c>)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	3318      	adds	r3, #24
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 faf8 	bl	80017a4 <_ZN4core10FixedEventIhED1Ev>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff ffce 	bl	8001158 <_ZN4core7MachineD1Ev>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	4618      	mov	r0, r3
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	080087bc 	.word	0x080087bc

080011cc <_ZN4core11ByteMachineIhED0Ev>:
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff ffe1 	bl	800119c <_ZN4core11ByteMachineIhED1Ev>
 80011da:	2134      	movs	r1, #52	; 0x34
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f004 ff93 	bl	8006108 <_ZdlPvj>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4618      	mov	r0, r3
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <_ZN7console6DriverD1Ev>:
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	4a08      	ldr	r2, [pc, #32]	; (8001218 <_ZN7console6DriverD1Ev+0x2c>)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	3334      	adds	r3, #52	; 0x34
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 faf2 	bl	80017e8 <_ZN4core10EmptyEventD1Ev>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff ffc8 	bl	800119c <_ZN4core11ByteMachineIhED1Ev>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	4618      	mov	r0, r3
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	08008858 	.word	0x08008858

0800121c <_ZN7console6DriverD0Ev>:
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f7ff ffe1 	bl	80011ec <_ZN7console6DriverD1Ev>
 800122a:	f44f 6116 	mov.w	r1, #2400	; 0x960
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f004 ff6a 	bl	8006108 <_ZdlPvj>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <_ZN4core7MachineC1Ev>:
class Machine: public core::Component
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff feca 	bl	8000fe4 <_ZN4core9ComponentC1Ev>
 8001250:	4a09      	ldr	r2, [pc, #36]	; (8001278 <_ZN4core7MachineC1Ev+0x38>)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2200      	movs	r2, #0
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a05      	ldr	r2, [pc, #20]	; (800127c <_ZN4core7MachineC1Ev+0x3c>)
 8001266:	60da      	str	r2, [r3, #12]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	611a      	str	r2, [r3, #16]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4618      	mov	r0, r3
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	080087ec 	.word	0x080087ec
 800127c:	0800108d 	.word	0x0800108d

08001280 <_ZN4core11ByteMachineIhEC1Ev>:
class ByteMachine: public core::Machine
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ffd8 	bl	8001240 <_ZN4core7MachineC1Ev>
 8001290:	4a0a      	ldr	r2, [pc, #40]	; (80012bc <_ZN4core11ByteMachineIhEC1Ev+0x3c>)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f103 0018 	add.w	r0, r3, #24
 800129c:	6879      	ldr	r1, [r7, #4]
 800129e:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <_ZN4core11ByteMachineIhEC1Ev+0x40>)
 80012a0:	60bb      	str	r3, [r7, #8]
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	f107 0308 	add.w	r3, r7, #8
 80012aa:	cb0c      	ldmia	r3, {r2, r3}
 80012ac:	f000 f9ca 	bl	8001644 <_ZN4core10FixedEventIhEC1EPNS_9ComponentEMS2_FvRKhE>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4618      	mov	r0, r3
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	080087bc 	.word	0x080087bc
 80012c0:	080016a1 	.word	0x080016a1

080012c4 <_ZN7console6DriverC1Ev>:
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff ffd6 	bl	8001280 <_ZN4core11ByteMachineIhEC1Ev>
 80012d4:	4a11      	ldr	r2, [pc, #68]	; (800131c <_ZN7console6DriverC1Ev+0x58>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f103 0034 	add.w	r0, r3, #52	; 0x34
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	4b0f      	ldr	r3, [pc, #60]	; (8001320 <_ZN7console6DriverC1Ev+0x5c>)
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	2300      	movs	r3, #0
 80012e8:	60fb      	str	r3, [r7, #12]
 80012ea:	f107 0308 	add.w	r3, r7, #8
 80012ee:	cb0c      	ldmia	r3, {r2, r3}
 80012f0:	f7ff fe88 	bl	8001004 <_ZN4core10EmptyEventC1EPNS_9ComponentEMS1_FvvE>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f603 004c 	addw	r0, r3, #2124	; 0x84c
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	334c      	adds	r3, #76	; 0x4c
 80012fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001302:	4619      	mov	r1, r3
 8001304:	f7ff fdb6 	bl	8000e74 <_ZN4core5QueueC1EPht>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2200      	movs	r2, #0
 800130c:	f883 2860 	strb.w	r2, [r3, #2144]	; 0x860
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4618      	mov	r0, r3
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	08008858 	.word	0x08008858
 8001320:	08001fe7 	.word	0x08001fe7

08001324 <_ZN7console6Driver15checkBeforeSendEh>:
    M_EVENT(send);
public:
	void init();
	bool sendPacket(uint16_t type, uint8_t length, const uint8_t* data);
    bool checkBeforeSend(uint8_t lenth){return (txQueue_.available()>lenth);}
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	460b      	mov	r3, r1
 800132e:	70fb      	strb	r3, [r7, #3]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f603 034c 	addw	r3, r3, #2124	; 0x84c
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff fdbe 	bl	8000eb8 <_ZN4core5Queue9availableEv>
 800133c:	4603      	mov	r3, r0
 800133e:	461a      	mov	r2, r3
 8001340:	78fb      	ldrb	r3, [r7, #3]
 8001342:	b29b      	uxth	r3, r3
 8001344:	429a      	cmp	r2, r3
 8001346:	bf8c      	ite	hi
 8001348:	2301      	movhi	r3, #1
 800134a:	2300      	movls	r3, #0
 800134c:	b2db      	uxtb	r3, r3
 800134e:	4618      	mov	r0, r3
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <_ZN7console10Controller4initEv>:
#include <stdio.h>
#include <stdarg.h>
#include <console/driver.h>

void console::Controller::init()
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
    console::Driver::instance().init();
 800135e:	f7ff fecd 	bl	80010fc <_ZN7console6Driver8instanceEv>
 8001362:	4603      	mov	r3, r0
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	6812      	ldr	r2, [r2, #0]
 8001368:	4618      	mov	r0, r3
 800136a:	4790      	blx	r2
    plotTask_.start(20);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3308      	adds	r3, #8
 8001370:	f04f 32ff 	mov.w	r2, #4294967295
 8001374:	2114      	movs	r1, #20
 8001376:	4618      	mov	r0, r3
 8001378:	f001 fbc0 	bl	8002afc <_ZN4core4Task5startEml>
}
 800137c:	bf00      	nop
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <_ZN7console10Controller7sendOSCEhhtPKh>:
//    	Error_Handler();
//    }
}

bool console::Controller::sendOSC(uint8_t channel, uint8_t length, uint16_t index, const uint8_t* data)
{
 8001384:	b590      	push	{r4, r7, lr}
 8001386:	b0c5      	sub	sp, #276	; 0x114
 8001388:	af00      	add	r7, sp, #0
 800138a:	1d3c      	adds	r4, r7, #4
 800138c:	6020      	str	r0, [r4, #0]
 800138e:	460c      	mov	r4, r1
 8001390:	4610      	mov	r0, r2
 8001392:	4619      	mov	r1, r3
 8001394:	1cfb      	adds	r3, r7, #3
 8001396:	4622      	mov	r2, r4
 8001398:	701a      	strb	r2, [r3, #0]
 800139a:	1cbb      	adds	r3, r7, #2
 800139c:	4602      	mov	r2, r0
 800139e:	701a      	strb	r2, [r3, #0]
 80013a0:	463b      	mov	r3, r7
 80013a2:	460a      	mov	r2, r1
 80013a4:	801a      	strh	r2, [r3, #0]
    if (!console::Driver::instance().checkBeforeSend(length + 100)) return false;
 80013a6:	f7ff fea9 	bl	80010fc <_ZN7console6Driver8instanceEv>
 80013aa:	4602      	mov	r2, r0
 80013ac:	1cbb      	adds	r3, r7, #2
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	3364      	adds	r3, #100	; 0x64
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	4619      	mov	r1, r3
 80013b6:	4610      	mov	r0, r2
 80013b8:	f7ff ffb4 	bl	8001324 <_ZN7console6Driver15checkBeforeSendEh>
 80013bc:	4603      	mov	r3, r0
 80013be:	f083 0301 	eor.w	r3, r3, #1
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <_ZN7console10Controller7sendOSCEhhtPKh+0x48>
 80013c8:	2300      	movs	r3, #0
 80013ca:	e039      	b.n	8001440 <_ZN7console10Controller7sendOSCEhhtPKh+0xbc>
    uint8_t buf[256];
    buf[0] = channel;
 80013cc:	f107 030c 	add.w	r3, r7, #12
 80013d0:	1cfa      	adds	r2, r7, #3
 80013d2:	7812      	ldrb	r2, [r2, #0]
 80013d4:	701a      	strb	r2, [r3, #0]
    buf[1] = (index >> 8) & 0xFF;
 80013d6:	463b      	mov	r3, r7
 80013d8:	881b      	ldrh	r3, [r3, #0]
 80013da:	0a1b      	lsrs	r3, r3, #8
 80013dc:	b29b      	uxth	r3, r3
 80013de:	b2da      	uxtb	r2, r3
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	705a      	strb	r2, [r3, #1]
    buf[2] = index & 0xFF;
 80013e6:	463b      	mov	r3, r7
 80013e8:	881b      	ldrh	r3, [r3, #0]
 80013ea:	b2da      	uxtb	r2, r3
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	709a      	strb	r2, [r3, #2]

    for (int i =0;i < length;i++)
 80013f2:	2300      	movs	r3, #0
 80013f4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80013f8:	1cbb      	adds	r3, r7, #2
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8001400:	429a      	cmp	r2, r3
 8001402:	da11      	bge.n	8001428 <_ZN7console10Controller7sendOSCEhhtPKh+0xa4>
    {
        buf[i+3] = data[i];
 8001404:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001408:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800140c:	441a      	add	r2, r3
 800140e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001412:	3303      	adds	r3, #3
 8001414:	7811      	ldrb	r1, [r2, #0]
 8001416:	f107 020c 	add.w	r2, r7, #12
 800141a:	54d1      	strb	r1, [r2, r3]
    for (int i =0;i < length;i++)
 800141c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001420:	3301      	adds	r3, #1
 8001422:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001426:	e7e7      	b.n	80013f8 <_ZN7console10Controller7sendOSCEhhtPKh+0x74>
    }
    console::Driver::instance().sendPacket(console::Controller::Oscilloscope, length+3, buf);
 8001428:	f7ff fe68 	bl	80010fc <_ZN7console6Driver8instanceEv>
 800142c:	1cbb      	adds	r3, r7, #2
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	3303      	adds	r3, #3
 8001432:	b2da      	uxtb	r2, r3
 8001434:	f107 030c 	add.w	r3, r7, #12
 8001438:	2106      	movs	r1, #6
 800143a:	f000 fd41 	bl	8001ec0 <_ZN7console6Driver10sendPacketEthPKh>
//    if(!ret)
//    {
//    	Error_Handler();
//    }

    return true;
 800143e:	2301      	movs	r3, #1
}
 8001440:	4618      	mov	r0, r3
 8001442:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001446:	46bd      	mov	sp, r7
 8001448:	bd90      	pop	{r4, r7, pc}

0800144a <_ZN7console10Controller6printfEPKcz>:

void console::Controller::printf(const char* format, ...)
{
 800144a:	b40e      	push	{r1, r2, r3}
 800144c:	b580      	push	{r7, lr}
 800144e:	b0c5      	sub	sp, #276	; 0x114
 8001450:	af00      	add	r7, sp, #0
 8001452:	1d3b      	adds	r3, r7, #4
 8001454:	6018      	str	r0, [r3, #0]
    char buf[256];
    va_list args;
    va_start (args, format);
 8001456:	f507 7290 	add.w	r2, r7, #288	; 0x120
 800145a:	f107 0308 	add.w	r3, r7, #8
 800145e:	601a      	str	r2, [r3, #0]
    int l = vsprintf(buf, format ,args) + 1;
 8001460:	f107 0308 	add.w	r3, r7, #8
 8001464:	f107 000c 	add.w	r0, r7, #12
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800146e:	f006 f8a1 	bl	80075b4 <vsiprintf>
 8001472:	4603      	mov	r3, r0
 8001474:	3301      	adds	r3, #1
 8001476:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    va_end(args);
    console::Driver::instance().sendPacket(console::Controller::MessageReceived, l, (uint8_t*)buf);
 800147a:	f7ff fe3f 	bl	80010fc <_ZN7console6Driver8instanceEv>
 800147e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001482:	b2da      	uxtb	r2, r3
 8001484:	f107 030c 	add.w	r3, r7, #12
 8001488:	2101      	movs	r1, #1
 800148a:	f000 fd19 	bl	8001ec0 <_ZN7console6Driver10sendPacketEthPKh>
//    bool ret = console::Driver::instance().sendPacket(console::Controller::MessageReceived, l, (uint8_t*)buf);
//    if(!ret)
//    {
//    	Error_Handler();
//    }
}
 800148e:	bf00      	nop
 8001490:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001494:	46bd      	mov	sp, r7
 8001496:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800149a:	b003      	add	sp, #12
 800149c:	4770      	bx	lr

0800149e <_ZN7console10Controller15registerCommandEtPFvthPhE>:

console::Command* console::Controller::registerCommand(uint16_t type, Handler handler)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b086      	sub	sp, #24
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	60f8      	str	r0, [r7, #12]
 80014a6:	460b      	mov	r3, r1
 80014a8:	607a      	str	r2, [r7, #4]
 80014aa:	817b      	strh	r3, [r7, #10]
    Command* cmd = new Command();
 80014ac:	200c      	movs	r0, #12
 80014ae:	f004 fe3c 	bl	800612a <_Znwj>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2200      	movs	r2, #0
 80014b6:	801a      	strh	r2, [r3, #0]
 80014b8:	2200      	movs	r2, #0
 80014ba:	605a      	str	r2, [r3, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	617b      	str	r3, [r7, #20]
    cmd->type = type;
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	897a      	ldrh	r2, [r7, #10]
 80014c6:	801a      	strh	r2, [r3, #0]
    cmd->handler = handler;
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	605a      	str	r2, [r3, #4]
    cmd->next = commands_;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	609a      	str	r2, [r3, #8]
    commands_ = cmd;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	697a      	ldr	r2, [r7, #20]
 80014da:	629a      	str	r2, [r3, #40]	; 0x28
    return cmd;
 80014dc:	697b      	ldr	r3, [r7, #20]
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3718      	adds	r7, #24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}

080014e6 <_ZN7console10Controller14updateIntFieldEtl>:

void console::Controller::updateIntField(uint16_t command, int32_t value)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b086      	sub	sp, #24
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	60f8      	str	r0, [r7, #12]
 80014ee:	460b      	mov	r3, r1
 80014f0:	607a      	str	r2, [r7, #4]
 80014f2:	817b      	strh	r3, [r7, #10]
    uint8_t buf[6];
    ENCODE_16(command,buf,0);
 80014f4:	897b      	ldrh	r3, [r7, #10]
 80014f6:	0a1b      	lsrs	r3, r3, #8
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	743b      	strb	r3, [r7, #16]
 80014fe:	897b      	ldrh	r3, [r7, #10]
 8001500:	b2db      	uxtb	r3, r3
 8001502:	747b      	strb	r3, [r7, #17]
    ENCODE_32(value,buf,2);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	0e1b      	lsrs	r3, r3, #24
 8001508:	b2db      	uxtb	r3, r3
 800150a:	74bb      	strb	r3, [r7, #18]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	141b      	asrs	r3, r3, #16
 8001510:	b2db      	uxtb	r3, r3
 8001512:	74fb      	strb	r3, [r7, #19]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	121b      	asrs	r3, r3, #8
 8001518:	b2db      	uxtb	r3, r3
 800151a:	753b      	strb	r3, [r7, #20]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	b2db      	uxtb	r3, r3
 8001520:	757b      	strb	r3, [r7, #21]
    console::Driver::instance().sendPacket(console::Controller::IntFieldReceived, 6, buf);
 8001522:	f7ff fdeb 	bl	80010fc <_ZN7console6Driver8instanceEv>
 8001526:	f107 0310 	add.w	r3, r7, #16
 800152a:	2206      	movs	r2, #6
 800152c:	2102      	movs	r1, #2
 800152e:	f000 fcc7 	bl	8001ec0 <_ZN7console6Driver10sendPacketEthPKh>
//    bool ret = console::Driver::instance().sendPacket(console::Controller::IntFieldReceived, 6, buf);
//    if(!ret)
//    {
//    	Error_Handler();
//    }
}
 8001532:	bf00      	nop
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <_ZN7console10Controller14processCommandEthPh>:

void console::Controller::processCommand(uint16_t type, uint8_t length, uint8_t* data)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b086      	sub	sp, #24
 800153e:	af00      	add	r7, sp, #0
 8001540:	60f8      	str	r0, [r7, #12]
 8001542:	607b      	str	r3, [r7, #4]
 8001544:	460b      	mov	r3, r1
 8001546:	817b      	strh	r3, [r7, #10]
 8001548:	4613      	mov	r3, r2
 800154a:	727b      	strb	r3, [r7, #9]
	Command* it = commands_;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001550:	617b      	str	r3, [r7, #20]
	while (it!=nullptr)
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d010      	beq.n	800157a <_ZN7console10Controller14processCommandEthPh+0x40>
	{
		if (it->type==type)
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	897a      	ldrh	r2, [r7, #10]
 800155e:	429a      	cmp	r2, r3
 8001560:	d107      	bne.n	8001572 <_ZN7console10Controller14processCommandEthPh+0x38>
		{
			(*it->handler)(type, length,data);
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	7a79      	ldrb	r1, [r7, #9]
 8001568:	8978      	ldrh	r0, [r7, #10]
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	4798      	blx	r3
			break;
 800156e:	bf00      	nop
		}
		it=it->next;
	}
}
 8001570:	e003      	b.n	800157a <_ZN7console10Controller14processCommandEthPh+0x40>
		it=it->next;
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	617b      	str	r3, [r7, #20]
	while (it!=nullptr)
 8001578:	e7eb      	b.n	8001552 <_ZN7console10Controller14processCommandEthPh+0x18>
}
 800157a:	bf00      	nop
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <_ZN7console10Controller15updateTextFieldEthPh>:
    int8_t length = strlen(data);
    updateTextField(command, length, (uint8_t*)data);
}

void console::Controller::updateTextField(uint16_t command, uint8_t length, uint8_t* data)
{
 8001582:	b5b0      	push	{r4, r5, r7, lr}
 8001584:	b088      	sub	sp, #32
 8001586:	af00      	add	r7, sp, #0
 8001588:	60f8      	str	r0, [r7, #12]
 800158a:	607b      	str	r3, [r7, #4]
 800158c:	460b      	mov	r3, r1
 800158e:	817b      	strh	r3, [r7, #10]
 8001590:	4613      	mov	r3, r2
 8001592:	727b      	strb	r3, [r7, #9]
    if (length > MAX_PACKET_LENGTH-6) return;
    uint8_t buf[length+2];
    ENCODE_16(command,buf,0);
    for (int i=0;i<length;i++) buf[i+2] = data[i];
    console::Driver::instance().sendPacket(console::Controller::TextFieldReceived, length+2, buf);
 8001594:	466b      	mov	r3, sp
 8001596:	461d      	mov	r5, r3
    if (length > MAX_PACKET_LENGTH-6) return;
 8001598:	7a7b      	ldrb	r3, [r7, #9]
 800159a:	2bf4      	cmp	r3, #244	; 0xf4
 800159c:	d901      	bls.n	80015a2 <_ZN7console10Controller15updateTextFieldEthPh+0x20>
 800159e:	46ad      	mov	sp, r5
 80015a0:	e04c      	b.n	800163c <_ZN7console10Controller15updateTextFieldEthPh+0xba>
    uint8_t buf[length+2];
 80015a2:	7a7b      	ldrb	r3, [r7, #9]
 80015a4:	1c5c      	adds	r4, r3, #1
 80015a6:	61bc      	str	r4, [r7, #24]
 80015a8:	4623      	mov	r3, r4
 80015aa:	3301      	adds	r3, #1
 80015ac:	4618      	mov	r0, r3
 80015ae:	f04f 0100 	mov.w	r1, #0
 80015b2:	f04f 0200 	mov.w	r2, #0
 80015b6:	f04f 0300 	mov.w	r3, #0
 80015ba:	00cb      	lsls	r3, r1, #3
 80015bc:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80015c0:	00c2      	lsls	r2, r0, #3
 80015c2:	4623      	mov	r3, r4
 80015c4:	3301      	adds	r3, #1
 80015c6:	4618      	mov	r0, r3
 80015c8:	f04f 0100 	mov.w	r1, #0
 80015cc:	f04f 0200 	mov.w	r2, #0
 80015d0:	f04f 0300 	mov.w	r3, #0
 80015d4:	00cb      	lsls	r3, r1, #3
 80015d6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80015da:	00c2      	lsls	r2, r0, #3
 80015dc:	4623      	mov	r3, r4
 80015de:	3301      	adds	r3, #1
 80015e0:	3307      	adds	r3, #7
 80015e2:	08db      	lsrs	r3, r3, #3
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	ebad 0d03 	sub.w	sp, sp, r3
 80015ea:	466b      	mov	r3, sp
 80015ec:	3300      	adds	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
    ENCODE_16(command,buf,0);
 80015f0:	897b      	ldrh	r3, [r7, #10]
 80015f2:	0a1b      	lsrs	r3, r3, #8
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	b2da      	uxtb	r2, r3
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	701a      	strb	r2, [r3, #0]
 80015fc:	897b      	ldrh	r3, [r7, #10]
 80015fe:	b2da      	uxtb	r2, r3
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	705a      	strb	r2, [r3, #1]
    for (int i=0;i<length;i++) buf[i+2] = data[i];
 8001604:	2300      	movs	r3, #0
 8001606:	61fb      	str	r3, [r7, #28]
 8001608:	7a7b      	ldrb	r3, [r7, #9]
 800160a:	69fa      	ldr	r2, [r7, #28]
 800160c:	429a      	cmp	r2, r3
 800160e:	da0b      	bge.n	8001628 <_ZN7console10Controller15updateTextFieldEthPh+0xa6>
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	441a      	add	r2, r3
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	3302      	adds	r3, #2
 800161a:	7811      	ldrb	r1, [r2, #0]
 800161c:	697a      	ldr	r2, [r7, #20]
 800161e:	54d1      	strb	r1, [r2, r3]
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	3301      	adds	r3, #1
 8001624:	61fb      	str	r3, [r7, #28]
 8001626:	e7ef      	b.n	8001608 <_ZN7console10Controller15updateTextFieldEthPh+0x86>
    console::Driver::instance().sendPacket(console::Controller::TextFieldReceived, length+2, buf);
 8001628:	f7ff fd68 	bl	80010fc <_ZN7console6Driver8instanceEv>
 800162c:	7a7b      	ldrb	r3, [r7, #9]
 800162e:	3302      	adds	r3, #2
 8001630:	b2da      	uxtb	r2, r3
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	2103      	movs	r1, #3
 8001636:	f000 fc43 	bl	8001ec0 <_ZN7console6Driver10sendPacketEthPKh>
 800163a:	46ad      	mov	sp, r5
//    bool ret = console::Driver::instance().sendPacket(console::Controller::TextFieldReceived, length+2, buf);
//    if(!ret)
//    {
//    	Error_Handler();
//    }
}
 800163c:	3720      	adds	r7, #32
 800163e:	46bd      	mov	sp, r7
 8001640:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001644 <_ZN4core10FixedEventIhEC1EPNS_9ComponentEMS2_FvRKhE>:
template <typename E>
class FixedEvent: public Event
{
public:
    typedef void (Component::*Handler) (const E&);
    FixedEvent(Component* component, Handler handler)
 8001644:	b590      	push	{r4, r7, lr}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	4639      	mov	r1, r7
 8001650:	e881 000c 	stmia.w	r1, {r2, r3}
    {
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	4618      	mov	r0, r3
 8001658:	f001 f896 	bl	8002788 <_ZN4core5EventC1Ev>
 800165c:	4a0f      	ldr	r2, [pc, #60]	; (800169c <_ZN4core10FixedEventIhEC1EPNS_9ComponentEMS2_FvRKhE+0x58>)
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	2200      	movs	r2, #0
 8001666:	60da      	str	r2, [r3, #12]
    	component_ = component;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	68ba      	ldr	r2, [r7, #8]
 800166c:	60da      	str	r2, [r3, #12]
    	handler_ = handler;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	3310      	adds	r3, #16
 8001672:	463a      	mov	r2, r7
 8001674:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001678:	e883 0003 	stmia.w	r3, {r0, r1}
//    	Declare MemPool with correspond type here
    	pool_ = new MemPool<E>(3);	//FIXME: 2 is constant
 800167c:	200c      	movs	r0, #12
 800167e:	f004 fd54 	bl	800612a <_Znwj>
 8001682:	4603      	mov	r3, r0
 8001684:	461c      	mov	r4, r3
 8001686:	2103      	movs	r1, #3
 8001688:	4620      	mov	r0, r4
 800168a:	f000 f84d 	bl	8001728 <_ZN7MemPoolIhEC1Em>
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	619c      	str	r4, [r3, #24]
    }
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	4618      	mov	r0, r3
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	bd90      	pop	{r4, r7, pc}
 800169c:	080087d8 	.word	0x080087d8

080016a0 <_ZN4core11ByteMachineIhE8execute_ERKh>:
protected:
    T data_;
    typedef void (Component::*Handler) (const T&);
    core::FixedEvent<T> postEvent_ = core::FixedEvent<T>(this, (Handler)&ByteMachine<T>::execute_);

    void execute_(const T& c)
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
    {
        data_ = c;
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	781a      	ldrb	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	751a      	strb	r2, [r3, #20]
        nextState_ = nullptr;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2200      	movs	r2, #0
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
        (this->*currentState_)();
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	6912      	ldr	r2, [r2, #16]
 80016c4:	1052      	asrs	r2, r2, #1
 80016c6:	1899      	adds	r1, r3, r2
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	691b      	ldr	r3, [r3, #16]
 80016cc:	f003 0301 	and.w	r3, r3, #1
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d102      	bne.n	80016da <_ZN4core11ByteMachineIhE8execute_ERKh+0x3a>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	e009      	b.n	80016ee <_ZN4core11ByteMachineIhE8execute_ERKh+0x4e>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	6912      	ldr	r2, [r2, #16]
 80016e0:	1052      	asrs	r2, r2, #1
 80016e2:	4413      	add	r3, r2
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	68d2      	ldr	r2, [r2, #12]
 80016ea:	4413      	add	r3, r2
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4608      	mov	r0, r1
 80016f0:	4798      	blx	r3
        if (nextState_ != nullptr) currentState_ = nextState_;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d107      	bne.n	800170a <_ZN4core11ByteMachineIhE8execute_ERKh+0x6a>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	2b00      	cmp	r3, #0
 8001704:	d101      	bne.n	800170a <_ZN4core11ByteMachineIhE8execute_ERKh+0x6a>
 8001706:	2301      	movs	r3, #1
 8001708:	e000      	b.n	800170c <_ZN4core11ByteMachineIhE8execute_ERKh+0x6c>
 800170a:	2300      	movs	r3, #0
 800170c:	2b01      	cmp	r3, #1
 800170e:	d007      	beq.n	8001720 <_ZN4core11ByteMachineIhE8execute_ERKh+0x80>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	330c      	adds	r3, #12
 8001716:	3204      	adds	r2, #4
 8001718:	e892 0003 	ldmia.w	r2, {r0, r1}
 800171c:	e883 0003 	stmia.w	r3, {r0, r1}
    }
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <_ZN7MemPoolIhEC1Em>:
    struct _Unit*    m_pAllocatedMemBlock; //Head pointer to Allocated linkedlist.
    struct _Unit*    m_pFreeMemBlock;      //Head pointer to Free linkedlist.

public:

    MemPool(unsigned long ulUnitNum):
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	6039      	str	r1, [r7, #0]
            m_pMemBlock(nullptr),
            m_pAllocatedMemBlock(nullptr),
            m_pFreeMemBlock(nullptr)//,
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2200      	movs	r2, #0
 800173c:	605a      	str	r2, [r3, #4]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	609a      	str	r2, [r3, #8]
    {
        m_pMemBlock = malloc(ulUnitNum * (sizeof(T) + sizeof(struct _Unit))); //Allocate a memory block.
 8001744:	683a      	ldr	r2, [r7, #0]
 8001746:	4613      	mov	r3, r2
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	4413      	add	r3, r2
 800174c:	4618      	mov	r0, r3
 800174e:	f005 fdc5 	bl	80072dc <malloc>
 8001752:	4603      	mov	r3, r0
 8001754:	461a      	mov	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	601a      	str	r2, [r3, #0]
        if(m_pMemBlock)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d018      	beq.n	8001794 <_ZN7MemPoolIhEC1Em+0x6c>
        {
            for(unsigned long i=0; i<ulUnitNum; i++)  //Link all mem unit . Create linked list.
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	429a      	cmp	r2, r3
 800176c:	d214      	bcs.n	8001798 <_ZN7MemPoolIhEC1Em+0x70>
            {
                struct _Unit *pCurUnit = (struct _Unit *)( (uint8_t*)m_pMemBlock + i*(sizeof(T)+sizeof(struct _Unit)) );
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6819      	ldr	r1, [r3, #0]
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	4613      	mov	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	4413      	add	r3, r2
 800177a:	440b      	add	r3, r1
 800177c:	60bb      	str	r3, [r7, #8]

                pCurUnit->pNext = m_pFreeMemBlock;    //Insert the new unit at head.
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	689a      	ldr	r2, [r3, #8]
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	601a      	str	r2, [r3, #0]

                m_pFreeMemBlock = pCurUnit;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	68ba      	ldr	r2, [r7, #8]
 800178a:	609a      	str	r2, [r3, #8]
            for(unsigned long i=0; i<ulUnitNum; i++)  //Link all mem unit . Create linked list.
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	3301      	adds	r3, #1
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	e7e8      	b.n	8001766 <_ZN7MemPoolIhEC1Em+0x3e>
            }
        }
        else
        {
        	Error_Handler();
 8001794:	f002 ffd2 	bl	800473c <Error_Handler>
        }
    }
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4618      	mov	r0, r3
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
	...

080017a4 <_ZN4core10FixedEventIhED1Ev>:
class FixedEvent: public Event
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	4a05      	ldr	r2, [pc, #20]	; (80017c4 <_ZN4core10FixedEventIhED1Ev+0x20>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff fbc9 	bl	8000f4c <_ZN4core5EventD1Ev>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4618      	mov	r0, r3
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	080087d8 	.word	0x080087d8

080017c8 <_ZN4core10FixedEventIhED0Ev>:
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f7ff ffe7 	bl	80017a4 <_ZN4core10FixedEventIhED1Ev>
 80017d6:	211c      	movs	r1, #28
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f004 fc95 	bl	8006108 <_ZdlPvj>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4618      	mov	r0, r3
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <_ZN4core10EmptyEventD1Ev>:
class EmptyEvent: public Event
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	4a05      	ldr	r2, [pc, #20]	; (8001808 <_ZN4core10EmptyEventD1Ev+0x20>)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff fba7 	bl	8000f4c <_ZN4core5EventD1Ev>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	08008808 	.word	0x08008808

0800180c <_ZN4core10EmptyEventD0Ev>:
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff ffe7 	bl	80017e8 <_ZN4core10EmptyEventD1Ev>
 800181a:	2118      	movs	r1, #24
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f004 fc73 	bl	8006108 <_ZdlPvj>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}

0800182c <_ZN4core11ByteMachineIhE6start_EMNS_7MachineEFvvE>:
    void start_(State s) override
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	1d3b      	adds	r3, r7, #4
 8001836:	e883 0006 	stmia.w	r3, {r1, r2}
    {
        currentState_ = s;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	330c      	adds	r3, #12
 800183e:	1d3a      	adds	r2, r7, #4
 8001840:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001844:	e883 0003 	stmia.w	r3, {r0, r1}
    }
 8001848:	bf00      	nop
 800184a:	3714      	adds	r7, #20
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <_ZN4core10FixedEventIhE7executeEv>:
    	memcpy(container_.payload_, &e, sizeof(E));

    	core::Engine::instance().events().post(container_);
    }
protected:
    void execute() override
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
    {
    	E* e = (E*)container_.payload_;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	60fb      	str	r3, [r7, #12]
        (component_->*handler_)(*e);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	6952      	ldr	r2, [r2, #20]
 800186a:	1052      	asrs	r2, r2, #1
 800186c:	1898      	adds	r0, r3, r2
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	2b00      	cmp	r3, #0
 8001878:	d102      	bne.n	8001880 <_ZN4core10FixedEventIhE7executeEv+0x2c>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	e00a      	b.n	8001896 <_ZN4core10FixedEventIhE7executeEv+0x42>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	6952      	ldr	r2, [r2, #20]
 8001888:	1052      	asrs	r2, r2, #1
 800188a:	4413      	add	r3, r2
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	6912      	ldr	r2, [r2, #16]
 8001892:	4413      	add	r3, r2
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	68f9      	ldr	r1, [r7, #12]
 8001898:	4798      	blx	r3
        pool_->Free(e);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	699b      	ldr	r3, [r3, #24]
 800189e:	68f9      	ldr	r1, [r7, #12]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f000 f804 	bl	80018ae <_ZN7MemPoolIhE4FreeEPh>
    }
 80018a6:	bf00      	nop
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <_ZN7MemPoolIhE4FreeEPh>:
        m_pAllocatedMemBlock = pCurUnit;

        return (void *)((char *)pCurUnit + sizeof(struct _Unit) );
    }

    void Free(T* p)
 80018ae:	b480      	push	{r7}
 80018b0:	b087      	sub	sp, #28
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
 80018b6:	6039      	str	r1, [r7, #0]
    {
		struct _Unit *pCurUnit = (struct _Unit *)((char *)p - sizeof(struct _Unit) );
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	3b04      	subs	r3, #4
 80018bc:	60fb      	str	r3, [r7, #12]
		struct _Unit* prev = nullptr;
 80018be:	2300      	movs	r3, #0
 80018c0:	617b      	str	r3, [r7, #20]
		for(struct _Unit* it = m_pAllocatedMemBlock; it!= nullptr; it = it->pNext)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	613b      	str	r3, [r7, #16]
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d01e      	beq.n	800190c <_ZN7MemPoolIhE4FreeEPh+0x5e>
		{
			if(it == pCurUnit)
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d114      	bne.n	8001900 <_ZN7MemPoolIhE4FreeEPh+0x52>
			{
				if(prev == nullptr) m_pAllocatedMemBlock = it->pNext;
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d104      	bne.n	80018e6 <_ZN7MemPoolIhE4FreeEPh+0x38>
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	605a      	str	r2, [r3, #4]
 80018e4:	e003      	b.n	80018ee <_ZN7MemPoolIhE4FreeEPh+0x40>
				else prev->pNext = it->pNext;
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	601a      	str	r2, [r3, #0]
				pCurUnit->pNext = m_pFreeMemBlock;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689a      	ldr	r2, [r3, #8]
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	601a      	str	r2, [r3, #0]
				m_pFreeMemBlock = pCurUnit;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	68fa      	ldr	r2, [r7, #12]
 80018fa:	609a      	str	r2, [r3, #8]
				break;
 80018fc:	bf00      	nop
			}
			prev = it;
		}
    }
 80018fe:	e005      	b.n	800190c <_ZN7MemPoolIhE4FreeEPh+0x5e>
			prev = it;
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	617b      	str	r3, [r7, #20]
		for(struct _Unit* it = m_pAllocatedMemBlock; it!= nullptr; it = it->pNext)
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	613b      	str	r3, [r7, #16]
 800190a:	e7dd      	b.n	80018c8 <_ZN7MemPoolIhE4FreeEPh+0x1a>
    }
 800190c:	bf00      	nop
 800190e:	371c      	adds	r7, #28
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <_ZN4core5Queue5emptyEv>:
    bool notEmpty(){return (inPtr_ != outPtr_);}
    bool empty(){return (inPtr_ == outPtr_);}
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	68da      	ldr	r2, [r3, #12]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	691b      	ldr	r3, [r3, #16]
 8001928:	429a      	cmp	r2, r3
 800192a:	bf0c      	ite	eq
 800192c:	2301      	moveq	r3, #1
 800192e:	2300      	movne	r3, #0
 8001930:	b2db      	uxtb	r3, r3
 8001932:	4618      	mov	r0, r3
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <_ZN4core5Queue4pushEh>:
    {
        inPtr_ = first_;
        outPtr_ = first_;
    }

    void push(uint8_t val)
 800193e:	b480      	push	{r7}
 8001940:	b085      	sub	sp, #20
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
 8001946:	460b      	mov	r3, r1
 8001948:	70fb      	strb	r3, [r7, #3]
    {
    	uint8_t* next = inPtr_ + 1;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	3301      	adds	r3, #1
 8001950:	60fb      	str	r3, [r7, #12]
    	if (next == last_) next = first_;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	429a      	cmp	r2, r3
 800195a:	d102      	bne.n	8001962 <_ZN4core5Queue4pushEh+0x24>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	60fb      	str	r3, [r7, #12]
		if (next!=outPtr_) //queue not full
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	429a      	cmp	r2, r3
 800196a:	d006      	beq.n	800197a <_ZN4core5Queue4pushEh+0x3c>
		{
			*inPtr_ = val;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	78fa      	ldrb	r2, [r7, #3]
 8001972:	701a      	strb	r2, [r3, #0]
			inPtr_ = next;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	68fa      	ldr	r2, [r7, #12]
 8001978:	60da      	str	r2, [r3, #12]
		}
    }
 800197a:	bf00      	nop
 800197c:	3714      	adds	r7, #20
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <_ZN4core5Queue3popEv>:

    uint8_t pop()
 8001986:	b480      	push	{r7}
 8001988:	b085      	sub	sp, #20
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
    {
    	if (outPtr_ != inPtr_)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	691a      	ldr	r2, [r3, #16]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	429a      	cmp	r2, r3
 8001998:	d014      	beq.n	80019c4 <_ZN4core5Queue3popEv+0x3e>
		{
			uint8_t ret = *outPtr_;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	691b      	ldr	r3, [r3, #16]
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	73fb      	strb	r3, [r7, #15]
			outPtr_++;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	691b      	ldr	r3, [r3, #16]
 80019a6:	1c5a      	adds	r2, r3, #1
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	611a      	str	r2, [r3, #16]
			if (outPtr_ == last_) outPtr_ = first_;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	691a      	ldr	r2, [r3, #16]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d103      	bne.n	80019c0 <_ZN4core5Queue3popEv+0x3a>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685a      	ldr	r2, [r3, #4]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	611a      	str	r2, [r3, #16]
			return ret;
 80019c0:	7bfb      	ldrb	r3, [r7, #15]
 80019c2:	e000      	b.n	80019c6 <_ZN4core5Queue3popEv+0x40>
		}
        return 0;
 80019c4:	2300      	movs	r3, #0
    }
 80019c6:	4618      	mov	r0, r3
 80019c8:	3714      	adds	r7, #20
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
	...

080019d4 <_ZN4core10EventQueueD1Ev>:
{

class EventQueue//: public AbstractEventQueue
{
public:
	virtual ~EventQueue(){}
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	4a04      	ldr	r2, [pc, #16]	; (80019f0 <_ZN4core10EventQueueD1Ev+0x1c>)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4618      	mov	r0, r3
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	08008874 	.word	0x08008874

080019f4 <_ZN4core10EventQueueD0Ev>:
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff ffe9 	bl	80019d4 <_ZN4core10EventQueueD1Ev>
 8001a02:	f240 611c 	movw	r1, #1564	; 0x61c
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f004 fb7e 	bl	8006108 <_ZdlPvj>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <_ZN4core10EventQueue4postENS_9ContainerE>:
        	Error_Handler();
        }
		return true;
	}

    inline void post(container_t container)
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b084      	sub	sp, #16
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	60f8      	str	r0, [r7, #12]
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	e883 0006 	stmia.w	r3, {r1, r2}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a24:	b672      	cpsid	i
}
 8001a26:	bf00      	nop
//        {
//        	Error_Handler();
//        }

        DISABLE_INTERRUPT;
        push_(container);
 8001a28:	1d3b      	adds	r3, r7, #4
 8001a2a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001a2e:	68f8      	ldr	r0, [r7, #12]
 8001a30:	f000 f806 	bl	8001a40 <_ZN4core10EventQueue5push_ENS_9ContainerE>
  __ASM volatile ("cpsie i" : : : "memory");
 8001a34:	b662      	cpsie	i
}
 8001a36:	bf00      	nop
        ENABLE_INTERRUPT;
    }
 8001a38:	bf00      	nop
 8001a3a:	3710      	adds	r7, #16
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_ZN4core10EventQueue5push_ENS_9ContainerE>:

private:
    inline void push_(container_t val)
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	1d3b      	adds	r3, r7, #4
 8001a4a:	e883 0006 	stmia.w	r3, {r1, r2}
    {
    	container_t* next = inPtr_ + 1;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8001a54:	3308      	adds	r3, #8
 8001a56:	617b      	str	r3, [r7, #20]
    	if (next == last_) next = first_;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001a5e:	697a      	ldr	r2, [r7, #20]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d103      	bne.n	8001a6c <_ZN4core10EventQueue5push_ENS_9ContainerE+0x2c>
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001a6a:	617b      	str	r3, [r7, #20]
		if (next!=outPtr_) //Queue not Full
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8001a72:	697a      	ldr	r2, [r7, #20]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d00d      	beq.n	8001a94 <_ZN4core10EventQueue5push_ENS_9ContainerE+0x54>
		{
			*inPtr_ = val;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8001a7e:	461a      	mov	r2, r3
 8001a80:	1d3b      	adds	r3, r7, #4
 8001a82:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001a86:	e882 0003 	stmia.w	r2, {r0, r1}
			inPtr_ = next;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
			Error_Handler();
		}
//        *(inPtr_) = val;
//        inPtr_++;
//        if (inPtr_ == last_) inPtr_ = first_;
    }
 8001a92:	e001      	b.n	8001a98 <_ZN4core10EventQueue5push_ENS_9ContainerE+0x58>
			Error_Handler();
 8001a94:	f002 fe52 	bl	800473c <Error_Handler>
    }
 8001a98:	bf00      	nop
 8001a9a:	3718      	adds	r7, #24
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <_ZN4core6EngineD1Ev>:
class Task;

class Engine: public Event
{
public:
    ~Engine(){}
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	4a08      	ldr	r2, [pc, #32]	; (8001acc <_ZN4core6EngineD1Ev+0x2c>)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	330c      	adds	r3, #12
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff ff8e 	bl	80019d4 <_ZN4core10EventQueueD1Ev>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7ff fa46 	bl	8000f4c <_ZN4core5EventD1Ev>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	08008884 	.word	0x08008884

08001ad0 <_ZN4core6EngineD0Ev>:
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f7ff ffe1 	bl	8001aa0 <_ZN4core6EngineD1Ev>
 8001ade:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f004 fb10 	bl	8006108 <_ZdlPvj>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4618      	mov	r0, r3
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <_ZN4core6Engine6eventsEv>:
    void run();
    inline void tick(); /*must be called in timer interrupt or SysTick interrupt, 1ms usually*/
    inline uint64_t tickCount(){return tickCount_;}
    void delay(uint32_t t); //t in ms, WARNING: this function is blocking, use in some limited context only
    EventQueue& events(){return events_;}
 8001af2:	b480      	push	{r7}
 8001af4:	b083      	sub	sp, #12
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	330c      	adds	r3, #12
 8001afe:	4618      	mov	r0, r3
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
	...

08001b0c <__tcf_0>:
    static Engine& instance()
    {
        static Engine engine;
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	4801      	ldr	r0, [pc, #4]	; (8001b18 <__tcf_0+0xc>)
 8001b12:	f7ff ffc5 	bl	8001aa0 <_ZN4core6EngineD1Ev>
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	200009f8 	.word	0x200009f8

08001b1c <_ZN4core6Engine8instanceEv>:
    static Engine& instance()
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
        static Engine engine;
 8001b20:	4b12      	ldr	r3, [pc, #72]	; (8001b6c <_ZN4core6Engine8instanceEv+0x50>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	f3bf 8f5b 	dmb	ish
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	bf0c      	ite	eq
 8001b32:	2301      	moveq	r3, #1
 8001b34:	2300      	movne	r3, #0
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d013      	beq.n	8001b64 <_ZN4core6Engine8instanceEv+0x48>
 8001b3c:	480b      	ldr	r0, [pc, #44]	; (8001b6c <_ZN4core6Engine8instanceEv+0x50>)
 8001b3e:	f004 fae5 	bl	800610c <__cxa_guard_acquire>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	bf14      	ite	ne
 8001b48:	2301      	movne	r3, #1
 8001b4a:	2300      	moveq	r3, #0
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d008      	beq.n	8001b64 <_ZN4core6Engine8instanceEv+0x48>
 8001b52:	4807      	ldr	r0, [pc, #28]	; (8001b70 <_ZN4core6Engine8instanceEv+0x54>)
 8001b54:	f000 fe38 	bl	80027c8 <_ZN4core6EngineC1Ev>
 8001b58:	4804      	ldr	r0, [pc, #16]	; (8001b6c <_ZN4core6Engine8instanceEv+0x50>)
 8001b5a:	f004 fae3 	bl	8006124 <__cxa_guard_release>
 8001b5e:	4805      	ldr	r0, [pc, #20]	; (8001b74 <_ZN4core6Engine8instanceEv+0x58>)
 8001b60:	f005 fb8b 	bl	800727a <atexit>
        return engine;
 8001b64:	4b02      	ldr	r3, [pc, #8]	; (8001b70 <_ZN4core6Engine8instanceEv+0x54>)
    }
 8001b66:	4618      	mov	r0, r3
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20001038 	.word	0x20001038
 8001b70:	200009f8 	.word	0x200009f8
 8001b74:	08001b0d 	.word	0x08001b0d

08001b78 <__tcf_1>:
#include <core/queue.h>
#include <core/engine.h>
#include <core/task.h>
#include "command.h"

COMPONENT(console, Controller)
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	4801      	ldr	r0, [pc, #4]	; (8001b84 <__tcf_1+0xc>)
 8001b7e:	f7ff fa0f 	bl	8000fa0 <_ZN7console10ControllerD1Ev>
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20001040 	.word	0x20001040

08001b88 <_ZN7console10Controller8instanceEv>:
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	4b12      	ldr	r3, [pc, #72]	; (8001bd8 <_ZN7console10Controller8instanceEv+0x50>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	f3bf 8f5b 	dmb	ish
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	bf0c      	ite	eq
 8001b9e:	2301      	moveq	r3, #1
 8001ba0:	2300      	movne	r3, #0
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d013      	beq.n	8001bd0 <_ZN7console10Controller8instanceEv+0x48>
 8001ba8:	480b      	ldr	r0, [pc, #44]	; (8001bd8 <_ZN7console10Controller8instanceEv+0x50>)
 8001baa:	f004 faaf 	bl	800610c <__cxa_guard_acquire>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	bf14      	ite	ne
 8001bb4:	2301      	movne	r3, #1
 8001bb6:	2300      	moveq	r3, #0
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d008      	beq.n	8001bd0 <_ZN7console10Controller8instanceEv+0x48>
 8001bbe:	4807      	ldr	r0, [pc, #28]	; (8001bdc <_ZN7console10Controller8instanceEv+0x54>)
 8001bc0:	f000 f810 	bl	8001be4 <_ZN7console10ControllerC1Ev>
 8001bc4:	4804      	ldr	r0, [pc, #16]	; (8001bd8 <_ZN7console10Controller8instanceEv+0x50>)
 8001bc6:	f004 faad 	bl	8006124 <__cxa_guard_release>
 8001bca:	4805      	ldr	r0, [pc, #20]	; (8001be0 <_ZN7console10Controller8instanceEv+0x58>)
 8001bcc:	f005 fb55 	bl	800727a <atexit>
 8001bd0:	4b02      	ldr	r3, [pc, #8]	; (8001bdc <_ZN7console10Controller8instanceEv+0x54>)
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20001098 	.word	0x20001098
 8001bdc:	20001040 	.word	0x20001040
 8001be0:	08001b79 	.word	0x08001b79

08001be4 <_ZN7console10ControllerC1Ev>:
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff f9f8 	bl	8000fe4 <_ZN4core9ComponentC1Ev>
 8001bf4:	4a0f      	ldr	r2, [pc, #60]	; (8001c34 <_ZN7console10ControllerC1Ev+0x50>)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f103 0008 	add.w	r0, r3, #8
 8001c00:	6879      	ldr	r1, [r7, #4]
 8001c02:	4b0d      	ldr	r3, [pc, #52]	; (8001c38 <_ZN7console10ControllerC1Ev+0x54>)
 8001c04:	60bb      	str	r3, [r7, #8]
 8001c06:	2300      	movs	r3, #0
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	f107 0308 	add.w	r3, r7, #8
 8001c0e:	cb0c      	ldmia	r3, {r2, r3}
 8001c10:	f000 ff50 	bl	8002ab4 <_ZN4core4TaskC1EPNS_9ComponentEMS1_FvvE>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	629a      	str	r2, [r3, #40]	; 0x28
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	651a      	str	r2, [r3, #80]	; 0x50
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	0800881c 	.word	0x0800881c
 8001c38:	08002465 	.word	0x08002465

08001c3c <_ZN4core10EmptyEvent4postEv>:
    void post()
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
        core::Engine::instance().events().post(container_);
 8001c44:	f7ff ff6a 	bl	8001b1c <_ZN4core6Engine8instanceEv>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff ff51 	bl	8001af2 <_ZN4core6Engine6eventsEv>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3304      	adds	r3, #4
 8001c54:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001c58:	f7ff fedd 	bl	8001a16 <_ZN4core10EventQueue4postENS_9ContainerE>
    }
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <_ZN7console6Driver4initEv>:
#include <console/controller.h>
#include <console/driver.h>
#include <console/hal.h>

void console::Driver::init()
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
    console::HAL::init();
 8001c6c:	f000 fafa 	bl	8002264 <_ZN7console3HAL4initEv>
    SM_START(ReceiveHeader);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	3310      	adds	r3, #16
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a06      	ldr	r2, [pc, #24]	; (8001c94 <_ZN7console6Driver4initEv+0x30>)
 8001c7c:	60ba      	str	r2, [r7, #8]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	60fa      	str	r2, [r7, #12]
 8001c82:	f107 0208 	add.w	r2, r7, #8
 8001c86:	ca06      	ldmia	r2, {r1, r2}
 8001c88:	4798      	blx	r3
}
 8001c8a:	bf00      	nop
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	08001c99 	.word	0x08001c99

08001c98 <_ZN7console6Driver13ReceiveHeaderEv>:

STATE_BODY(console::Driver::ReceiveHeader)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
    if (data_ == HEADER_INDICATOR) SM_SWITCH(Driver::ReceiveLength);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	7d1b      	ldrb	r3, [r3, #20]
 8001ca4:	2bfe      	cmp	r3, #254	; 0xfe
 8001ca6:	d105      	bne.n	8001cb4 <_ZN7console6Driver13ReceiveHeaderEv+0x1c>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a05      	ldr	r2, [pc, #20]	; (8001cc0 <_ZN7console6Driver13ReceiveHeaderEv+0x28>)
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	609a      	str	r2, [r3, #8]
}
 8001cb4:	bf00      	nop
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	08001cc5 	.word	0x08001cc5

08001cc4 <_ZN7console6Driver13ReceiveLengthEv>:

STATE_BODY(console::Driver::ReceiveLength)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
    rxLength_ = data_;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	7d1a      	ldrb	r2, [r3, #20]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f883 295b 	strb.w	r2, [r3, #2395]	; 0x95b
    if (rxLength_ < MAX_PACKET_LENGTH)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f893 395b 	ldrb.w	r3, [r3, #2395]	; 0x95b
 8001cdc:	2bf9      	cmp	r3, #249	; 0xf9
 8001cde:	d816      	bhi.n	8001d0e <_ZN7console6Driver13ReceiveLengthEv+0x4a>
    {
        rxIndex_ = 2;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2202      	movs	r2, #2
 8001ce4:	f883 295d 	strb.w	r2, [r3, #2397]	; 0x95d
        rxType_ = 0;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2200      	movs	r2, #0
 8001cec:	f8a3 295e 	strh.w	r2, [r3, #2398]	; 0x95e
        checksum_ = HEADER_INDICATOR + rxLength_;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f893 395b 	ldrb.w	r3, [r3, #2395]	; 0x95b
 8001cf6:	3b02      	subs	r3, #2
 8001cf8:	b2da      	uxtb	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f883 295c 	strb.w	r2, [r3, #2396]	; 0x95c
        SM_SWITCH(ReceiveType);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4a09      	ldr	r2, [pc, #36]	; (8001d28 <_ZN7console6Driver13ReceiveLengthEv+0x64>)
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
    }
    else SM_SWITCH(ReceiveHeader);
}
 8001d0c:	e005      	b.n	8001d1a <_ZN7console6Driver13ReceiveLengthEv+0x56>
    else SM_SWITCH(ReceiveHeader);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a06      	ldr	r2, [pc, #24]	; (8001d2c <_ZN7console6Driver13ReceiveLengthEv+0x68>)
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	609a      	str	r2, [r3, #8]
}
 8001d1a:	bf00      	nop
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	08001d31 	.word	0x08001d31
 8001d2c:	08001c99 	.word	0x08001c99

08001d30 <_ZN7console6Driver11ReceiveTypeEv>:

STATE_BODY(console::Driver::ReceiveType)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
    checksum_ += data_;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f893 295c 	ldrb.w	r2, [r3, #2396]	; 0x95c
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	7d1b      	ldrb	r3, [r3, #20]
 8001d42:	4413      	add	r3, r2
 8001d44:	b2da      	uxtb	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	f883 295c 	strb.w	r2, [r3, #2396]	; 0x95c
    rxType_ <<= 8;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f8b3 395e 	ldrh.w	r3, [r3, #2398]	; 0x95e
 8001d52:	021b      	lsls	r3, r3, #8
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f8a3 295e 	strh.w	r2, [r3, #2398]	; 0x95e
    rxType_+= data_;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f8b3 295e 	ldrh.w	r2, [r3, #2398]	; 0x95e
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	7d1b      	ldrb	r3, [r3, #20]
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	4413      	add	r3, r2
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f8a3 295e 	strh.w	r2, [r3, #2398]	; 0x95e
    if (--rxIndex_ == 0)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 395d 	ldrb.w	r3, [r3, #2397]	; 0x95d
 8001d78:	3b01      	subs	r3, #1
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f883 295d 	strb.w	r2, [r3, #2397]	; 0x95d
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f893 395d 	ldrb.w	r3, [r3, #2397]	; 0x95d
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	bf0c      	ite	eq
 8001d8c:	2301      	moveq	r3, #1
 8001d8e:	2300      	movne	r3, #0
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d011      	beq.n	8001dba <_ZN7console6Driver11ReceiveTypeEv+0x8a>
    {
        if (rxLength_ > 0) SM_SWITCH(ReceiveData);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f893 395b 	ldrb.w	r3, [r3, #2395]	; 0x95b
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d006      	beq.n	8001dae <_ZN7console6Driver11ReceiveTypeEv+0x7e>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a09      	ldr	r2, [pc, #36]	; (8001dc8 <_ZN7console6Driver11ReceiveTypeEv+0x98>)
 8001da4:	605a      	str	r2, [r3, #4]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]
        else SM_SWITCH(ReceiveChecksum);
    }
}
 8001dac:	e005      	b.n	8001dba <_ZN7console6Driver11ReceiveTypeEv+0x8a>
        else SM_SWITCH(ReceiveChecksum);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a06      	ldr	r2, [pc, #24]	; (8001dcc <_ZN7console6Driver11ReceiveTypeEv+0x9c>)
 8001db2:	605a      	str	r2, [r3, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	609a      	str	r2, [r3, #8]
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	08001dd1 	.word	0x08001dd1
 8001dcc:	08001e39 	.word	0x08001e39

08001dd0 <_ZN7console6Driver11ReceiveDataEv>:

STATE_BODY(console::Driver::ReceiveData)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
    checksum_ += data_;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f893 295c 	ldrb.w	r2, [r3, #2396]	; 0x95c
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	7d1b      	ldrb	r3, [r3, #20]
 8001de2:	4413      	add	r3, r2
 8001de4:	b2da      	uxtb	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f883 295c 	strb.w	r2, [r3, #2396]	; 0x95c
    rxBuffer_[rxIndex_++] = data_;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f893 395d 	ldrb.w	r3, [r3, #2397]	; 0x95d
 8001df2:	1c5a      	adds	r2, r3, #1
 8001df4:	b2d1      	uxtb	r1, r2
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	f882 195d 	strb.w	r1, [r2, #2397]	; 0x95d
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	7d1a      	ldrb	r2, [r3, #20]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	440b      	add	r3, r1
 8001e06:	f883 2861 	strb.w	r2, [r3, #2145]	; 0x861
    if (rxIndex_==rxLength_) SM_SWITCH(ReceiveChecksum);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f893 295d 	ldrb.w	r2, [r3, #2397]	; 0x95d
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f893 395b 	ldrb.w	r3, [r3, #2395]	; 0x95b
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d105      	bne.n	8001e26 <_ZN7console6Driver11ReceiveDataEv+0x56>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a05      	ldr	r2, [pc, #20]	; (8001e34 <_ZN7console6Driver11ReceiveDataEv+0x64>)
 8001e1e:	605a      	str	r2, [r3, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	609a      	str	r2, [r3, #8]
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	08001e39 	.word	0x08001e39

08001e38 <_ZN7console6Driver15ReceiveChecksumEv>:
STATE_BODY(console::Driver::ReceiveChecksum)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
    if (data_ == checksum_) SM_SWITCH(ReceiveFooter);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	7d1a      	ldrb	r2, [r3, #20]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 395c 	ldrb.w	r3, [r3, #2396]	; 0x95c
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d106      	bne.n	8001e5c <_ZN7console6Driver15ReceiveChecksumEv+0x24>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a08      	ldr	r2, [pc, #32]	; (8001e74 <_ZN7console6Driver15ReceiveChecksumEv+0x3c>)
 8001e52:	605a      	str	r2, [r3, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	609a      	str	r2, [r3, #8]
    else SM_SWITCH(ReceiveHeader);
}
 8001e5a:	e005      	b.n	8001e68 <_ZN7console6Driver15ReceiveChecksumEv+0x30>
    else SM_SWITCH(ReceiveHeader);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a06      	ldr	r2, [pc, #24]	; (8001e78 <_ZN7console6Driver15ReceiveChecksumEv+0x40>)
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	08001e7d 	.word	0x08001e7d
 8001e78:	08001c99 	.word	0x08001c99

08001e7c <_ZN7console6Driver13ReceiveFooterEv>:

STATE_BODY(console::Driver::ReceiveFooter)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
    if (data_ == FOOTER_INDICATOR)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	7d1b      	ldrb	r3, [r3, #20]
 8001e88:	2bfd      	cmp	r3, #253	; 0xfd
 8001e8a:	d10c      	bne.n	8001ea6 <_ZN7console6Driver13ReceiveFooterEv+0x2a>
    {
        Controller::instance().processCommand(rxType_, rxLength_, rxBuffer_);
 8001e8c:	f7ff fe7c 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f8b3 195e 	ldrh.w	r1, [r3, #2398]	; 0x95e
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 295b 	ldrb.w	r2, [r3, #2395]	; 0x95b
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f603 0361 	addw	r3, r3, #2145	; 0x861
 8001ea2:	f7ff fb4a 	bl	800153a <_ZN7console10Controller14processCommandEthPh>
    }
    SM_SWITCH(ReceiveHeader);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a04      	ldr	r2, [pc, #16]	; (8001ebc <_ZN7console6Driver13ReceiveFooterEv+0x40>)
 8001eaa:	605a      	str	r2, [r3, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	609a      	str	r2, [r3, #8]
}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	08001c99 	.word	0x08001c99

08001ec0 <_ZN7console6Driver10sendPacketEthPKh>:

bool console::Driver::sendPacket(uint16_t type, uint8_t length, const uint8_t* data)
{
 8001ec0:	b590      	push	{r4, r7, lr}
 8001ec2:	b087      	sub	sp, #28
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	607b      	str	r3, [r7, #4]
 8001eca:	460b      	mov	r3, r1
 8001ecc:	817b      	strh	r3, [r7, #10]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	727b      	strb	r3, [r7, #9]
    uint8_t checksum = 0u;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	75fb      	strb	r3, [r7, #23]
    if (txQueue_.available() < length + 5)
 8001ed6:	7a7b      	ldrb	r3, [r7, #9]
 8001ed8:	1d1c      	adds	r4, r3, #4
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f603 034c 	addw	r3, r3, #2124	; 0x84c
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7fe ffe9 	bl	8000eb8 <_ZN4core5Queue9availableEv>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	429c      	cmp	r4, r3
 8001eea:	bfac      	ite	ge
 8001eec:	2301      	movge	r3, #1
 8001eee:	2300      	movlt	r3, #0
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <_ZN7console6Driver10sendPacketEthPKh+0x3a>
    {
    	//TODO: Warning here
    	return false;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	e071      	b.n	8001fde <_ZN7console6Driver10sendPacketEthPKh+0x11e>
    }
    txQueue_.push(HEADER_INDICATOR);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	f603 034c 	addw	r3, r3, #2124	; 0x84c
 8001f00:	21fe      	movs	r1, #254	; 0xfe
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff fd1b 	bl	800193e <_ZN4core5Queue4pushEh>
    checksum += (uint8_t) HEADER_INDICATOR;
 8001f08:	7dfb      	ldrb	r3, [r7, #23]
 8001f0a:	3b02      	subs	r3, #2
 8001f0c:	75fb      	strb	r3, [r7, #23]
    txQueue_.push(length);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f603 034c 	addw	r3, r3, #2124	; 0x84c
 8001f14:	7a7a      	ldrb	r2, [r7, #9]
 8001f16:	4611      	mov	r1, r2
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff fd10 	bl	800193e <_ZN4core5Queue4pushEh>
    checksum += length;
 8001f1e:	7dfa      	ldrb	r2, [r7, #23]
 8001f20:	7a7b      	ldrb	r3, [r7, #9]
 8001f22:	4413      	add	r3, r2
 8001f24:	75fb      	strb	r3, [r7, #23]
    txQueue_.push((type >> 8) & 0xFF);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	f603 024c 	addw	r2, r3, #2124	; 0x84c
 8001f2c:	897b      	ldrh	r3, [r7, #10]
 8001f2e:	0a1b      	lsrs	r3, r3, #8
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	4619      	mov	r1, r3
 8001f36:	4610      	mov	r0, r2
 8001f38:	f7ff fd01 	bl	800193e <_ZN4core5Queue4pushEh>
    checksum += (uint8_t) ((type >> 8) & 0xFF);
 8001f3c:	897b      	ldrh	r3, [r7, #10]
 8001f3e:	0a1b      	lsrs	r3, r3, #8
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	7dfb      	ldrb	r3, [r7, #23]
 8001f46:	4413      	add	r3, r2
 8001f48:	75fb      	strb	r3, [r7, #23]
    txQueue_.push(type & 0xFF);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	f603 034c 	addw	r3, r3, #2124	; 0x84c
 8001f50:	897a      	ldrh	r2, [r7, #10]
 8001f52:	b2d2      	uxtb	r2, r2
 8001f54:	4611      	mov	r1, r2
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff fcf1 	bl	800193e <_ZN4core5Queue4pushEh>
    checksum += (uint8_t) (type & 0xFF);
 8001f5c:	897b      	ldrh	r3, [r7, #10]
 8001f5e:	b2da      	uxtb	r2, r3
 8001f60:	7dfb      	ldrb	r3, [r7, #23]
 8001f62:	4413      	add	r3, r2
 8001f64:	75fb      	strb	r3, [r7, #23]

    for (int i =0;i < length;i++)
 8001f66:	2300      	movs	r3, #0
 8001f68:	613b      	str	r3, [r7, #16]
 8001f6a:	7a7b      	ldrb	r3, [r7, #9]
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	da14      	bge.n	8001f9c <_ZN7console6Driver10sendPacketEthPKh+0xdc>
    {
        txQueue_.push(data[i]);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f603 004c 	addw	r0, r3, #2124	; 0x84c
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	4619      	mov	r1, r3
 8001f82:	f7ff fcdc 	bl	800193e <_ZN4core5Queue4pushEh>
        checksum += data[i];
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	781a      	ldrb	r2, [r3, #0]
 8001f8e:	7dfb      	ldrb	r3, [r7, #23]
 8001f90:	4413      	add	r3, r2
 8001f92:	75fb      	strb	r3, [r7, #23]
    for (int i =0;i < length;i++)
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	3301      	adds	r3, #1
 8001f98:	613b      	str	r3, [r7, #16]
 8001f9a:	e7e6      	b.n	8001f6a <_ZN7console6Driver10sendPacketEthPKh+0xaa>
    }
    txQueue_.push(checksum);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f603 034c 	addw	r3, r3, #2124	; 0x84c
 8001fa2:	7dfa      	ldrb	r2, [r7, #23]
 8001fa4:	4611      	mov	r1, r2
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff fcc9 	bl	800193e <_ZN4core5Queue4pushEh>
    txQueue_.push(FOOTER_INDICATOR);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f603 034c 	addw	r3, r3, #2124	; 0x84c
 8001fb2:	21fd      	movs	r1, #253	; 0xfd
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7ff fcc2 	bl	800193e <_ZN4core5Queue4pushEh>

    if (!sending_)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f893 3860 	ldrb.w	r3, [r3, #2144]	; 0x860
 8001fc0:	f083 0301 	eor.w	r3, r3, #1
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d008      	beq.n	8001fdc <_ZN7console6Driver10sendPacketEthPKh+0x11c>
    {
        sendEvent.post();
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	3334      	adds	r3, #52	; 0x34
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fe34 	bl	8001c3c <_ZN4core10EmptyEvent4postEv>
        sending_ = true;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2860 	strb.w	r2, [r3, #2144]	; 0x860
    }
    return true;
 8001fdc:	2301      	movs	r3, #1
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	371c      	adds	r7, #28
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd90      	pop	{r4, r7, pc}

08001fe6 <_ZN7console6Driver12sendHandler_Ev>:

M_EVENT_HANDLER(console::Driver,send)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b082      	sub	sp, #8
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
    if (txQueue_.empty())
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f603 034c 	addw	r3, r3, #2124	; 0x84c
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff fc8f 	bl	8001918 <_ZN4core5Queue5emptyEv>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d004      	beq.n	800200a <_ZN7console6Driver12sendHandler_Ev+0x24>
    {
    	sending_ = false;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2860 	strb.w	r2, [r3, #2144]	; 0x860
    	return;
 8002008:	e013      	b.n	8002032 <_ZN7console6Driver12sendHandler_Ev+0x4c>
    }
    if (console::HAL::txReady()) console::HAL::write(txQueue_.pop());
 800200a:	f000 f93f 	bl	800228c <_ZN7console3HAL7txReadyEv>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d009      	beq.n	8002028 <_ZN7console6Driver12sendHandler_Ev+0x42>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f603 034c 	addw	r3, r3, #2124	; 0x84c
 800201a:	4618      	mov	r0, r3
 800201c:	f7ff fcb3 	bl	8001986 <_ZN4core5Queue3popEv>
 8002020:	4603      	mov	r3, r0
 8002022:	4618      	mov	r0, r3
 8002024:	f000 f942 	bl	80022ac <_ZN7console3HAL5writeEh>
    sendEvent.post();
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3334      	adds	r3, #52	; 0x34
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff fe05 	bl	8001c3c <_ZN4core10EmptyEvent4postEv>
}
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0320 	and.w	r3, r3, #32
 8002048:	2b20      	cmp	r3, #32
 800204a:	bf0c      	ite	eq
 800204c:	2301      	moveq	r3, #1
 800204e:	2300      	movne	r3, #0
 8002050:	b2db      	uxtb	r3, r3
}
 8002052:	4618      	mov	r0, r3
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 800205e:	b480      	push	{r7}
 8002060:	b083      	sub	sp, #12
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800206e:	2b40      	cmp	r3, #64	; 0x40
 8002070:	bf0c      	ite	eq
 8002072:	2301      	moveq	r3, #1
 8002074:	2300      	movne	r3, #0
 8002076:	b2db      	uxtb	r3, r3
}
 8002078:	4618      	mov	r0, r3
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002094:	2b80      	cmp	r3, #128	; 0x80
 8002096:	bf0c      	ite	eq
 8002098:	2301      	moveq	r3, #1
 800209a:	2300      	movne	r3, #0
 800209c:	b2db      	uxtb	r3, r3
}
 800209e:	4618      	mov	r0, r3
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <LL_USART_ClearFlag_TC>:
  * @rmtoll SR           TC            LL_USART_ClearFlag_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_TC));
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80020b8:	601a      	str	r2, [r3, #0]
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80020c6:	b480      	push	{r7}
 80020c8:	b089      	sub	sp, #36	; 0x24
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	330c      	adds	r3, #12
 80020d2:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	e853 3f00 	ldrex	r3, [r3]
 80020da:	60bb      	str	r3, [r7, #8]
   return(result);
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	f043 0320 	orr.w	r3, r3, #32
 80020e2:	61fb      	str	r3, [r7, #28]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	330c      	adds	r3, #12
 80020e8:	69fa      	ldr	r2, [r7, #28]
 80020ea:	61ba      	str	r2, [r7, #24]
 80020ec:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ee:	6979      	ldr	r1, [r7, #20]
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	e841 2300 	strex	r3, r2, [r1]
 80020f6:	613b      	str	r3, [r7, #16]
   return(result);
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	bf14      	ite	ne
 80020fe:	2301      	movne	r3, #1
 8002100:	2300      	moveq	r3, #0
 8002102:	b2db      	uxtb	r3, r3
 8002104:	2b00      	cmp	r3, #0
 8002106:	d000      	beq.n	800210a <LL_USART_EnableIT_RXNE+0x44>
 8002108:	e7e1      	b.n	80020ce <LL_USART_EnableIT_RXNE+0x8>
}
 800210a:	bf00      	nop
 800210c:	3724      	adds	r7, #36	; 0x24
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 8002116:	b480      	push	{r7}
 8002118:	b089      	sub	sp, #36	; 0x24
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	3314      	adds	r3, #20
 8002122:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	e853 3f00 	ldrex	r3, [r3]
 800212a:	60bb      	str	r3, [r7, #8]
   return(result);
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	f043 0301 	orr.w	r3, r3, #1
 8002132:	61fb      	str	r3, [r7, #28]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3314      	adds	r3, #20
 8002138:	69fa      	ldr	r2, [r7, #28]
 800213a:	61ba      	str	r2, [r7, #24]
 800213c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800213e:	6979      	ldr	r1, [r7, #20]
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	e841 2300 	strex	r3, r2, [r1]
 8002146:	613b      	str	r3, [r7, #16]
   return(result);
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	2b00      	cmp	r3, #0
 800214c:	bf14      	ite	ne
 800214e:	2301      	movne	r3, #1
 8002150:	2300      	moveq	r3, #0
 8002152:	b2db      	uxtb	r3, r3
 8002154:	2b00      	cmp	r3, #0
 8002156:	d000      	beq.n	800215a <LL_USART_EnableIT_ERROR+0x44>
 8002158:	e7e1      	b.n	800211e <LL_USART_EnableIT_ERROR+0x8>
}
 800215a:	bf00      	nop
 800215c:	3724      	adds	r7, #36	; 0x24
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <LL_USART_DisableIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_DisableIT_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx)
{
 8002166:	b480      	push	{r7}
 8002168:	b089      	sub	sp, #36	; 0x24
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	330c      	adds	r3, #12
 8002172:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	e853 3f00 	ldrex	r3, [r3]
 800217a:	60bb      	str	r3, [r7, #8]
   return(result);
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002182:	61fb      	str	r3, [r7, #28]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	330c      	adds	r3, #12
 8002188:	69fa      	ldr	r2, [r7, #28]
 800218a:	61ba      	str	r2, [r7, #24]
 800218c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800218e:	6979      	ldr	r1, [r7, #20]
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	e841 2300 	strex	r3, r2, [r1]
 8002196:	613b      	str	r3, [r7, #16]
   return(result);
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	2b00      	cmp	r3, #0
 800219c:	bf14      	ite	ne
 800219e:	2301      	movne	r3, #1
 80021a0:	2300      	moveq	r3, #0
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d000      	beq.n	80021aa <LL_USART_DisableIT_TC+0x44>
 80021a8:	e7e1      	b.n	800216e <LL_USART_DisableIT_TC+0x8>
}
 80021aa:	bf00      	nop
 80021ac:	3724      	adds	r7, #36	; 0x24
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr

080021b6 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b089      	sub	sp, #36	; 0x24
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	330c      	adds	r3, #12
 80021c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	e853 3f00 	ldrex	r3, [r3]
 80021ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021d2:	61fb      	str	r3, [r7, #28]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	330c      	adds	r3, #12
 80021d8:	69fa      	ldr	r2, [r7, #28]
 80021da:	61ba      	str	r2, [r7, #24]
 80021dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021de:	6979      	ldr	r1, [r7, #20]
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	e841 2300 	strex	r3, r2, [r1]
 80021e6:	613b      	str	r3, [r7, #16]
   return(result);
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	bf14      	ite	ne
 80021ee:	2301      	movne	r3, #1
 80021f0:	2300      	moveq	r3, #0
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d000      	beq.n	80021fa <LL_USART_DisableIT_TXE+0x44>
 80021f8:	e7e1      	b.n	80021be <LL_USART_DisableIT_TXE+0x8>
}
 80021fa:	bf00      	nop
 80021fc:	3724      	adds	r7, #36	; 0x24
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <LL_USART_IsEnabledIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(USART_TypeDef *USARTx)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	f003 0320 	and.w	r3, r3, #32
 8002216:	2b20      	cmp	r3, #32
 8002218:	bf0c      	ite	eq
 800221a:	2301      	moveq	r3, #1
 800221c:	2300      	movne	r3, #0
 800221e:	b2db      	uxtb	r3, r3
}
 8002220:	4618      	mov	r0, r3
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	b2db      	uxtb	r3, r3
}
 800223a:	4618      	mov	r0, r3
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8002246:	b480      	push	{r7}
 8002248:	b083      	sub	sp, #12
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
 800224e:	460b      	mov	r3, r1
 8002250:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8002252:	78fa      	ldrb	r2, [r7, #3]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	605a      	str	r2, [r3, #4]
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <_ZN7console3HAL4initEv>:

#define UART_PORT			USART2
#define UART_ISR_HANDLER()	extern "C" void USART2_IRQHandler(void)

void console::HAL::init()
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
	MX_USART2_UART_Init();
 8002268:	f002 fc4e 	bl	8004b08 <MX_USART2_UART_Init>
	LL_USART_EnableIT_RXNE(UART_PORT);
 800226c:	4806      	ldr	r0, [pc, #24]	; (8002288 <_ZN7console3HAL4initEv+0x24>)
 800226e:	f7ff ff2a 	bl	80020c6 <LL_USART_EnableIT_RXNE>
	LL_USART_EnableIT_ERROR(UART_PORT);
 8002272:	4805      	ldr	r0, [pc, #20]	; (8002288 <_ZN7console3HAL4initEv+0x24>)
 8002274:	f7ff ff4f 	bl	8002116 <LL_USART_EnableIT_ERROR>
	LL_USART_DisableIT_TC(UART_PORT);
 8002278:	4803      	ldr	r0, [pc, #12]	; (8002288 <_ZN7console3HAL4initEv+0x24>)
 800227a:	f7ff ff74 	bl	8002166 <LL_USART_DisableIT_TC>
	LL_USART_DisableIT_TXE(UART_PORT);
 800227e:	4802      	ldr	r0, [pc, #8]	; (8002288 <_ZN7console3HAL4initEv+0x24>)
 8002280:	f7ff ff99 	bl	80021b6 <LL_USART_DisableIT_TXE>
}
 8002284:	bf00      	nop
 8002286:	bd80      	pop	{r7, pc}
 8002288:	40004400 	.word	0x40004400

0800228c <_ZN7console3HAL7txReadyEv>:

bool console::HAL::txReady()
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
	return (LL_USART_IsActiveFlag_TXE(UART_PORT));
 8002290:	4805      	ldr	r0, [pc, #20]	; (80022a8 <_ZN7console3HAL7txReadyEv+0x1c>)
 8002292:	f7ff fef7 	bl	8002084 <LL_USART_IsActiveFlag_TXE>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	bf14      	ite	ne
 800229c:	2301      	movne	r3, #1
 800229e:	2300      	moveq	r3, #0
 80022a0:	b2db      	uxtb	r3, r3
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40004400 	.word	0x40004400

080022ac <_ZN7console3HAL5writeEh>:

void console::HAL::write(uint8_t c)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(UART_PORT, c);
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	4619      	mov	r1, r3
 80022ba:	4803      	ldr	r0, [pc, #12]	; (80022c8 <_ZN7console3HAL5writeEh+0x1c>)
 80022bc:	f7ff ffc3 	bl	8002246 <LL_USART_TransmitData8>
}
 80022c0:	bf00      	nop
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40004400 	.word	0x40004400

080022cc <USART2_IRQHandler>:

UART_ISR_HANDLER()
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(UART_PORT) && LL_USART_IsEnabledIT_RXNE(UART_PORT))
 80022d2:	4822      	ldr	r0, [pc, #136]	; (800235c <USART2_IRQHandler+0x90>)
 80022d4:	f7ff feb0 	bl	8002038 <LL_USART_IsActiveFlag_RXNE>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d007      	beq.n	80022ee <USART2_IRQHandler+0x22>
 80022de:	481f      	ldr	r0, [pc, #124]	; (800235c <USART2_IRQHandler+0x90>)
 80022e0:	f7ff ff91 	bl	8002206 <LL_USART_IsEnabledIT_RXNE>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <USART2_IRQHandler+0x22>
 80022ea:	2301      	movs	r3, #1
 80022ec:	e000      	b.n	80022f0 <USART2_IRQHandler+0x24>
 80022ee:	2300      	movs	r3, #0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00e      	beq.n	8002312 <USART2_IRQHandler+0x46>
	{
		uint8_t c = LL_USART_ReceiveData8(UART_PORT);
 80022f4:	4819      	ldr	r0, [pc, #100]	; (800235c <USART2_IRQHandler+0x90>)
 80022f6:	f7ff ff99 	bl	800222c <LL_USART_ReceiveData8>
 80022fa:	4603      	mov	r3, r0
 80022fc:	71fb      	strb	r3, [r7, #7]
		console::Driver::instance().post(c);
 80022fe:	f7fe fefd 	bl	80010fc <_ZN7console6Driver8instanceEv>
 8002302:	4603      	mov	r3, r0
 8002304:	461a      	mov	r2, r3
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	4619      	mov	r1, r3
 800230a:	4610      	mov	r0, r2
 800230c:	f000 f84f 	bl	80023ae <_ZN4core11ByteMachineIhE4postEh>
	}
	else if(LL_USART_IsActiveFlag_TXE(UART_PORT))
	{
		LL_USART_DisableIT_TXE(UART_PORT);
	}
}
 8002310:	e01f      	b.n	8002352 <USART2_IRQHandler+0x86>
	else if(LL_USART_IsActiveFlag_TC(UART_PORT))
 8002312:	4812      	ldr	r0, [pc, #72]	; (800235c <USART2_IRQHandler+0x90>)
 8002314:	f7ff fea3 	bl	800205e <LL_USART_IsActiveFlag_TC>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	bf14      	ite	ne
 800231e:	2301      	movne	r3, #1
 8002320:	2300      	moveq	r3, #0
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	d006      	beq.n	8002336 <USART2_IRQHandler+0x6a>
		LL_USART_ClearFlag_TC(UART_PORT);
 8002328:	480c      	ldr	r0, [pc, #48]	; (800235c <USART2_IRQHandler+0x90>)
 800232a:	f7ff febe 	bl	80020aa <LL_USART_ClearFlag_TC>
		LL_USART_DisableIT_TC(UART_PORT);
 800232e:	480b      	ldr	r0, [pc, #44]	; (800235c <USART2_IRQHandler+0x90>)
 8002330:	f7ff ff19 	bl	8002166 <LL_USART_DisableIT_TC>
}
 8002334:	e00d      	b.n	8002352 <USART2_IRQHandler+0x86>
	else if(LL_USART_IsActiveFlag_TXE(UART_PORT))
 8002336:	4809      	ldr	r0, [pc, #36]	; (800235c <USART2_IRQHandler+0x90>)
 8002338:	f7ff fea4 	bl	8002084 <LL_USART_IsActiveFlag_TXE>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	bf14      	ite	ne
 8002342:	2301      	movne	r3, #1
 8002344:	2300      	moveq	r3, #0
 8002346:	b2db      	uxtb	r3, r3
 8002348:	2b00      	cmp	r3, #0
 800234a:	d002      	beq.n	8002352 <USART2_IRQHandler+0x86>
		LL_USART_DisableIT_TXE(UART_PORT);
 800234c:	4803      	ldr	r0, [pc, #12]	; (800235c <USART2_IRQHandler+0x90>)
 800234e:	f7ff ff32 	bl	80021b6 <LL_USART_DisableIT_TXE>
}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40004400 	.word	0x40004400

08002360 <_ZN4core10FixedEventIhE4postERKh>:
    void post(const E& e)
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
    	void* p = pool_->Alloc();
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	4618      	mov	r0, r3
 8002370:	f000 f82e 	bl	80023d0 <_ZN7MemPoolIhE5AllocEv>
 8002374:	60f8      	str	r0, [r7, #12]
    	if(p  == nullptr)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d014      	beq.n	80023a6 <_ZN4core10FixedEventIhE4postERKh+0x46>
    	container_.payload_ = p;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	68fa      	ldr	r2, [r7, #12]
 8002380:	609a      	str	r2, [r3, #8]
    	memcpy(container_.payload_, &e, sizeof(E));
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	7812      	ldrb	r2, [r2, #0]
 800238a:	701a      	strb	r2, [r3, #0]
    	core::Engine::instance().events().post(container_);
 800238c:	f7ff fbc6 	bl	8001b1c <_ZN4core6Engine8instanceEv>
 8002390:	4603      	mov	r3, r0
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff fbad 	bl	8001af2 <_ZN4core6Engine6eventsEv>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3304      	adds	r3, #4
 800239c:	e893 0006 	ldmia.w	r3, {r1, r2}
 80023a0:	f7ff fb39 	bl	8001a16 <_ZN4core10EventQueue4postENS_9ContainerE>
 80023a4:	e000      	b.n	80023a8 <_ZN4core10FixedEventIhE4postERKh+0x48>
    		return;
 80023a6:	bf00      	nop
    }
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <_ZN4core11ByteMachineIhE4postEh>:
    void post(T c)
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b082      	sub	sp, #8
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
 80023b6:	460b      	mov	r3, r1
 80023b8:	70fb      	strb	r3, [r7, #3]
        postEvent_.post(c);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	3318      	adds	r3, #24
 80023be:	1cfa      	adds	r2, r7, #3
 80023c0:	4611      	mov	r1, r2
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff ffcc 	bl	8002360 <_ZN4core10FixedEventIhE4postERKh>
    }
 80023c8:	bf00      	nop
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <_ZN7MemPoolIhE5AllocEv>:
    void* Alloc()
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
        if(nullptr == m_pMemBlock   || nullptr == m_pFreeMemBlock)	// Pool Full
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d003      	beq.n	80023e8 <_ZN7MemPoolIhE5AllocEv+0x18>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <_ZN7MemPoolIhE5AllocEv+0x1c>
			return nullptr;
 80023e8:	2300      	movs	r3, #0
 80023ea:	e00f      	b.n	800240c <_ZN7MemPoolIhE5AllocEv+0x3c>
        struct _Unit *pCurUnit = m_pFreeMemBlock;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	60fb      	str	r3, [r7, #12]
        m_pFreeMemBlock = pCurUnit->pNext;  //Get a unit from free linkedlist.
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	609a      	str	r2, [r3, #8]
        pCurUnit->pNext = m_pAllocatedMemBlock;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685a      	ldr	r2, [r3, #4]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	601a      	str	r2, [r3, #0]
        m_pAllocatedMemBlock = pCurUnit;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	605a      	str	r2, [r3, #4]
        return (void *)((char *)pCurUnit + sizeof(struct _Unit) );
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	3304      	adds	r3, #4
    }
 800240c:	4618      	mov	r0, r3
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <_ZN7console10Controller4plotEhl>:

#define MAX_ONE (1<<7)
#define MAX_TWO (1<<15)

void console::Controller::plot(uint8_t channel, int32_t value)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	460b      	mov	r3, r1
 8002422:	607a      	str	r2, [r7, #4]
 8002424:	72fb      	strb	r3, [r7, #11]
    if (channel>7) return;
 8002426:	7afb      	ldrb	r3, [r7, #11]
 8002428:	2b07      	cmp	r3, #7
 800242a:	d815      	bhi.n	8002458 <_ZN7console10Controller4plotEhl+0x40>
    plotReg_ |= (1<<channel);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002432:	b25a      	sxtb	r2, r3
 8002434:	7afb      	ldrb	r3, [r7, #11]
 8002436:	2101      	movs	r1, #1
 8002438:	fa01 f303 	lsl.w	r3, r1, r3
 800243c:	b25b      	sxtb	r3, r3
 800243e:	4313      	orrs	r3, r2
 8002440:	b25b      	sxtb	r3, r3
 8002442:	b2da      	uxtb	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    plotValues_[channel] = value;
 800244a:	7afa      	ldrb	r2, [r7, #11]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	320c      	adds	r2, #12
 8002450:	6879      	ldr	r1, [r7, #4]
 8002452:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002456:	e000      	b.n	800245a <_ZN7console10Controller4plotEhl+0x42>
    if (channel>7) return;
 8002458:	bf00      	nop
}
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <_ZN7console10Controller12plotHandler_Ev>:

M_TASK_HANDLER(console::Controller,plot)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b08e      	sub	sp, #56	; 0x38
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
    if (plotReg_ == 0) return;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002472:	2b00      	cmp	r3, #0
 8002474:	f000 80bf 	beq.w	80025f6 <_ZN7console10Controller12plotHandler_Ev+0x192>
    uint16_t plotMask = 0;
 8002478:	2300      	movs	r3, #0
 800247a:	86fb      	strh	r3, [r7, #54]	; 0x36
    uint8_t buf[34];
    uint8_t index = 2;
 800247c:	2302      	movs	r3, #2
 800247e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    for (int i=0;i<8;i++)
 8002482:	2300      	movs	r3, #0
 8002484:	633b      	str	r3, [r7, #48]	; 0x30
 8002486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002488:	2b07      	cmp	r3, #7
 800248a:	f300 80a2 	bgt.w	80025d2 <_ZN7console10Controller12plotHandler_Ev+0x16e>
    {
    	if (((plotReg_>>i) & 0x01) == 0) continue;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002494:	461a      	mov	r2, r3
 8002496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002498:	fa42 f303 	asr.w	r3, r2, r3
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	f000 8091 	beq.w	80025c8 <_ZN7console10Controller12plotHandler_Ev+0x164>
        int32_t value = plotValues_[i];
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024aa:	320c      	adds	r2, #12
 80024ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (value < MAX_ONE && value > -MAX_ONE)
 80024b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024b4:	2b7f      	cmp	r3, #127	; 0x7f
 80024b6:	dc1b      	bgt.n	80024f0 <_ZN7console10Controller12plotHandler_Ev+0x8c>
 80024b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024ba:	f113 0f7f 	cmn.w	r3, #127	; 0x7f
 80024be:	db17      	blt.n	80024f0 <_ZN7console10Controller12plotHandler_Ev+0x8c>
        {
        	plotMask |= (1 << (i*2));
 80024c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	2201      	movs	r2, #1
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	b21a      	sxth	r2, r3
 80024cc:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80024d0:	4313      	orrs	r3, r2
 80024d2:	b21b      	sxth	r3, r3
 80024d4:	86fb      	strh	r3, [r7, #54]	; 0x36
        	buf[index++] = (value & 0xFF);
 80024d6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80024da:	1c5a      	adds	r2, r3, #1
 80024dc:	f887 2035 	strb.w	r2, [r7, #53]	; 0x35
 80024e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024e2:	b2d2      	uxtb	r2, r2
 80024e4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80024e8:	440b      	add	r3, r1
 80024ea:	f803 2c30 	strb.w	r2, [r3, #-48]
 80024ee:	e06c      	b.n	80025ca <_ZN7console10Controller12plotHandler_Ev+0x166>
        }
        else if (value < MAX_TWO && value > -MAX_TWO)
 80024f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024f6:	da28      	bge.n	800254a <_ZN7console10Controller12plotHandler_Ev+0xe6>
 80024f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024fa:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80024fe:	dd24      	ble.n	800254a <_ZN7console10Controller12plotHandler_Ev+0xe6>
        {
        	plotMask |= (2 << (i*2));
 8002500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	2202      	movs	r2, #2
 8002506:	fa02 f303 	lsl.w	r3, r2, r3
 800250a:	b21a      	sxth	r2, r3
 800250c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8002510:	4313      	orrs	r3, r2
 8002512:	b21b      	sxth	r3, r3
 8002514:	86fb      	strh	r3, [r7, #54]	; 0x36
            buf[index++] = ((value >>8) & 0xFF);
 8002516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002518:	121a      	asrs	r2, r3, #8
 800251a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800251e:	1c59      	adds	r1, r3, #1
 8002520:	f887 1035 	strb.w	r1, [r7, #53]	; 0x35
 8002524:	b2d2      	uxtb	r2, r2
 8002526:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800252a:	440b      	add	r3, r1
 800252c:	f803 2c30 	strb.w	r2, [r3, #-48]
            buf[index++] = (value & 0xFF);
 8002530:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002534:	1c5a      	adds	r2, r3, #1
 8002536:	f887 2035 	strb.w	r2, [r7, #53]	; 0x35
 800253a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800253c:	b2d2      	uxtb	r2, r2
 800253e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002542:	440b      	add	r3, r1
 8002544:	f803 2c30 	strb.w	r2, [r3, #-48]
 8002548:	e03f      	b.n	80025ca <_ZN7console10Controller12plotHandler_Ev+0x166>
        }
        else
        {
        	plotMask |= (3 << (i*2));
 800254a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	2203      	movs	r2, #3
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	b21a      	sxth	r2, r3
 8002556:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800255a:	4313      	orrs	r3, r2
 800255c:	b21b      	sxth	r3, r3
 800255e:	86fb      	strh	r3, [r7, #54]	; 0x36
            buf[index++] = ((value>>24) & 0xFF);
 8002560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002562:	0e1a      	lsrs	r2, r3, #24
 8002564:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002568:	1c59      	adds	r1, r3, #1
 800256a:	f887 1035 	strb.w	r1, [r7, #53]	; 0x35
 800256e:	b2d2      	uxtb	r2, r2
 8002570:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002574:	440b      	add	r3, r1
 8002576:	f803 2c30 	strb.w	r2, [r3, #-48]
            buf[index++] = ((value>>16) & 0xFF);
 800257a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800257c:	141a      	asrs	r2, r3, #16
 800257e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002582:	1c59      	adds	r1, r3, #1
 8002584:	f887 1035 	strb.w	r1, [r7, #53]	; 0x35
 8002588:	b2d2      	uxtb	r2, r2
 800258a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800258e:	440b      	add	r3, r1
 8002590:	f803 2c30 	strb.w	r2, [r3, #-48]
            buf[index++] = ((value>>8) & 0xFF);
 8002594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002596:	121a      	asrs	r2, r3, #8
 8002598:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800259c:	1c59      	adds	r1, r3, #1
 800259e:	f887 1035 	strb.w	r1, [r7, #53]	; 0x35
 80025a2:	b2d2      	uxtb	r2, r2
 80025a4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80025a8:	440b      	add	r3, r1
 80025aa:	f803 2c30 	strb.w	r2, [r3, #-48]
            buf[index++] = (value & 0xFF);
 80025ae:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80025b2:	1c5a      	adds	r2, r3, #1
 80025b4:	f887 2035 	strb.w	r2, [r7, #53]	; 0x35
 80025b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025ba:	b2d2      	uxtb	r2, r2
 80025bc:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80025c0:	440b      	add	r3, r1
 80025c2:	f803 2c30 	strb.w	r2, [r3, #-48]
 80025c6:	e000      	b.n	80025ca <_ZN7console10Controller12plotHandler_Ev+0x166>
    	if (((plotReg_>>i) & 0x01) == 0) continue;
 80025c8:	bf00      	nop
    for (int i=0;i<8;i++)
 80025ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025cc:	3301      	adds	r3, #1
 80025ce:	633b      	str	r3, [r7, #48]	; 0x30
 80025d0:	e759      	b.n	8002486 <_ZN7console10Controller12plotHandler_Ev+0x22>
        }
    }

    buf[0] = ((plotMask>>8) & 0xFF);
 80025d2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80025d4:	0a1b      	lsrs	r3, r3, #8
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	723b      	strb	r3, [r7, #8]
    buf[1] = (plotMask& 0xFF);
 80025dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	727b      	strb	r3, [r7, #9]

    console::Driver::instance().sendPacket(PlotReceived,index,buf);
 80025e2:	f7fe fd8b 	bl	80010fc <_ZN7console6Driver8instanceEv>
 80025e6:	f107 0308 	add.w	r3, r7, #8
 80025ea:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 80025ee:	2104      	movs	r1, #4
 80025f0:	f7ff fc66 	bl	8001ec0 <_ZN7console6Driver10sendPacketEthPKh>
 80025f4:	e000      	b.n	80025f8 <_ZN7console10Controller12plotHandler_Ev+0x194>
    if (plotReg_ == 0) return;
 80025f6:	bf00      	nop
}
 80025f8:	3738      	adds	r7, #56	; 0x38
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
	...

08002600 <_ZN4core5EventC1Eh>:
    Event(uint8_t index)
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	460b      	mov	r3, r1
 800260a:	70fb      	strb	r3, [r7, #3]
    {
 800260c:	4a07      	ldr	r2, [pc, #28]	; (800262c <_ZN4core5EventC1Eh+0x2c>)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	601a      	str	r2, [r3, #0]
    	container_.index_ = index;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	78fa      	ldrb	r2, [r7, #3]
 8002616:	711a      	strb	r2, [r3, #4]
    	container_.payload_ = nullptr;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	609a      	str	r2, [r3, #8]
    }
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4618      	mov	r0, r3
 8002622:	370c      	adds	r7, #12
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	08008830 	.word	0x08008830

08002630 <_ZN4core10EventQueueC1Ev>:
    EventQueue(){}
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	4a13      	ldr	r2, [pc, #76]	; (8002688 <_ZN4core10EventQueueC1Ev+0x58>)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2280      	movs	r2, #128	; 0x80
 8002642:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	1d1a      	adds	r2, r3, #4
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	3304      	adds	r3, #4
 8002654:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	1d1a      	adds	r2, r3, #4
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	1d1a      	adds	r2, r3, #4
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4618      	mov	r0, r3
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	08008874 	.word	0x08008874

0800268c <_ZN4core10EventQueue4nextEv>:
	inline bool next()
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
		if (inPtr_ == outPtr_) return false;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f8d3 2410 	ldr.w	r2, [r3, #1040]	; 0x410
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d101      	bne.n	80026a8 <_ZN4core10EventQueue4nextEv+0x1c>
 80026a4:	2300      	movs	r3, #0
 80026a6:	e01d      	b.n	80026e4 <_ZN4core10EventQueue4nextEv+0x58>
        container_t container_ = pop_();
 80026a8:	f107 030c 	add.w	r3, r7, #12
 80026ac:	6879      	ldr	r1, [r7, #4]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f000 f81c 	bl	80026ec <_ZN4core10EventQueue4pop_Ev>
        if (container_.index_ < poolSize_)
 80026b4:	7b3a      	ldrb	r2, [r7, #12]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f893 3618 	ldrb.w	r3, [r3, #1560]	; 0x618
 80026bc:	429a      	cmp	r2, r3
 80026be:	d20e      	bcs.n	80026de <_ZN4core10EventQueue4nextEv+0x52>
            Event* e = events_[container_.index_];
 80026c0:	7b3b      	ldrb	r3, [r7, #12]
 80026c2:	461a      	mov	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80026ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ce:	617b      	str	r3, [r7, #20]
            e->execute();
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	3308      	adds	r3, #8
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6978      	ldr	r0, [r7, #20]
 80026da:	4798      	blx	r3
 80026dc:	e001      	b.n	80026e2 <_ZN4core10EventQueue4nextEv+0x56>
        	Error_Handler();
 80026de:	f002 f82d 	bl	800473c <Error_Handler>
		return true;
 80026e2:	2301      	movs	r3, #1
	}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3718      	adds	r7, #24
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <_ZN4core10EventQueue4pop_Ev>:

    inline container_t pop_()
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
    {
    	container_t ret = *(outPtr_);
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002702:	e883 0003 	stmia.w	r3, {r0, r1}
		outPtr_++;
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 800270c:	f103 0208 	add.w	r2, r3, #8
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
		if (outPtr_ == last_) outPtr_ = first_;
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002722:	429a      	cmp	r2, r3
 8002724:	d105      	bne.n	8002732 <_ZN4core10EventQueue4pop_Ev+0x46>
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
		return ret;
 8002732:	bf00      	nop
    }
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <_ZN4core10EventQueue14registerEvent_EPNS_5EventE>:
    container_t* outPtr_ = buffer_;
private:
    Event* events_[EVENT_POOL_SIZE];
    uint8_t poolSize_ = 0;

    uint8_t registerEvent_(Event* event)
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
    {
        events_[poolSize_] = event;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f893 3618 	ldrb.w	r3, [r3, #1560]	; 0x618
 8002750:	461a      	mov	r2, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8002758:	6839      	ldr	r1, [r7, #0]
 800275a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        if (poolSize_>= EVENT_POOL_SIZE)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 3618 	ldrb.w	r3, [r3, #1560]	; 0x618
 8002764:	b25b      	sxtb	r3, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	da01      	bge.n	800276e <_ZN4core10EventQueue14registerEvent_EPNS_5EventE+0x2e>
        {
            /*TODO: warning here. Over Event Pool*/
        	Error_Handler();
 800276a:	f001 ffe7 	bl	800473c <Error_Handler>
        }
        return poolSize_++;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 3618 	ldrb.w	r3, [r3, #1560]	; 0x618
 8002774:	1c5a      	adds	r2, r3, #1
 8002776:	b2d1      	uxtb	r1, r2
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	f882 1618 	strb.w	r1, [r2, #1560]	; 0x618
    }
 800277e:	4618      	mov	r0, r3
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
	...

08002788 <_ZN4core5EventC1Ev>:
#include "engine.h"
#include <core/system.h>
#include <core/event.h>
#include <console/log.h>

core::Event::Event()
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	4a0c      	ldr	r2, [pc, #48]	; (80027c4 <_ZN4core5EventC1Ev+0x3c>)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	601a      	str	r2, [r3, #0]
{
    container_.index_ = core::Engine::instance().events().registerEvent_(this);
 8002796:	f7ff f9c1 	bl	8001b1c <_ZN4core6Engine8instanceEv>
 800279a:	4603      	mov	r3, r0
 800279c:	4618      	mov	r0, r3
 800279e:	f7ff f9a8 	bl	8001af2 <_ZN4core6Engine6eventsEv>
 80027a2:	4603      	mov	r3, r0
 80027a4:	6879      	ldr	r1, [r7, #4]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff ffca 	bl	8002740 <_ZN4core10EventQueue14registerEvent_EPNS_5EventE>
 80027ac:	4603      	mov	r3, r0
 80027ae:	461a      	mov	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	711a      	strb	r2, [r3, #4]
    container_.payload_ = nullptr;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	609a      	str	r2, [r3, #8]
}
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4618      	mov	r0, r3
 80027be:	3708      	adds	r7, #8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	08008830 	.word	0x08008830

080027c8 <_ZN4core6EngineC1Ev>:

core::Engine::Engine(): Event(0)
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2100      	movs	r1, #0
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff ff13 	bl	8002600 <_ZN4core5EventC1Eh>
 80027da:	4a18      	ldr	r2, [pc, #96]	; (800283c <_ZN4core6EngineC1Ev+0x74>)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	330c      	adds	r3, #12
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7ff ff23 	bl	8002630 <_ZN4core10EventQueueC1Ev>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f8c3 2628 	str.w	r2, [r3, #1576]	; 0x628
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f503 61c6 	add.w	r1, r3, #1584	; 0x630
 8002800:	f04f 0200 	mov.w	r2, #0
 8002804:	f04f 0300 	mov.w	r3, #0
 8002808:	e9c1 2300 	strd	r2, r3, [r1]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f503 61c7 	add.w	r1, r3, #1592	; 0x638
 8002812:	f04f 32ff 	mov.w	r2, #4294967295
 8002816:	f04f 33ff 	mov.w	r3, #4294967295
 800281a:	e9c1 2300 	strd	r2, r3, [r1]
{
    events_.registerEvent_(this);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	330c      	adds	r3, #12
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	4611      	mov	r1, r2
 8002826:	4618      	mov	r0, r3
 8002828:	f7ff ff8a 	bl	8002740 <_ZN4core10EventQueue14registerEvent_EPNS_5EventE>
    systemInit();
 800282c:	f000 f936 	bl	8002a9c <_Z10systemInitv>
}
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4618      	mov	r0, r3
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	08008884 	.word	0x08008884

08002840 <_ZN4core6Engine3runEv>:

void core::Engine::run()
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
    while (true)
    {
        if (events_.next()) continue;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	330c      	adds	r3, #12
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff ff1d 	bl	800268c <_ZN4core10EventQueue4nextEv>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <_ZN4core6Engine3runEv+0x1c>
        WAIT_FOR_INTERUPT;
 8002858:	bf30      	wfi
 800285a:	e7f5      	b.n	8002848 <_ZN4core6Engine3runEv+0x8>
        if (events_.next()) continue;
 800285c:	bf00      	nop
 800285e:	e7f3      	b.n	8002848 <_ZN4core6Engine3runEv+0x8>

08002860 <_ZN4core6Engine13registerTask_EPNS_4TaskE>:
    }
}

void core::Engine::registerTask_(Task* task)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
    task->next_ = tasks_;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f8d3 2628 	ldr.w	r2, [r3, #1576]	; 0x628
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	601a      	str	r2, [r3, #0]
    tasks_ = task;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	683a      	ldr	r2, [r7, #0]
 8002878:	f8c3 2628 	str.w	r2, [r3, #1576]	; 0x628
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <_ZN4core6Engine10startTask_EPNS_4TaskE>:

void core::Engine::startTask_(Task* task)
{
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
    Task* prev = nullptr;
 8002892:	2300      	movs	r3, #0
 8002894:	60fb      	str	r3, [r7, #12]
    for (Task* it = tasks_; it!=nullptr; it = it->next_)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f8d3 3628 	ldr.w	r3, [r3, #1576]	; 0x628
 800289c:	60bb      	str	r3, [r7, #8]
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d020      	beq.n	80028e6 <_ZN4core6Engine10startTask_EPNS_4TaskE+0x5e>
    {
        if (it == task)
 80028a4:	68ba      	ldr	r2, [r7, #8]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d116      	bne.n	80028da <_ZN4core6Engine10startTask_EPNS_4TaskE+0x52>
        {
            if (prev == nullptr) tasks_ = it->next_;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d105      	bne.n	80028be <_ZN4core6Engine10startTask_EPNS_4TaskE+0x36>
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f8c3 2628 	str.w	r2, [r3, #1576]	; 0x628
 80028bc:	e003      	b.n	80028c6 <_ZN4core6Engine10startTask_EPNS_4TaskE+0x3e>
            else prev->next_ = it->next_;
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	601a      	str	r2, [r3, #0]
            task->next_ = activeTasks_;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	601a      	str	r2, [r3, #0]
            activeTasks_ = task;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
            break;
 80028d8:	e005      	b.n	80028e6 <_ZN4core6Engine10startTask_EPNS_4TaskE+0x5e>
        }
        prev = it;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	60fb      	str	r3, [r7, #12]
    for (Task* it = tasks_; it!=nullptr; it = it->next_)
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	60bb      	str	r3, [r7, #8]
 80028e4:	e7db      	b.n	800289e <_ZN4core6Engine10startTask_EPNS_4TaskE+0x16>
    }
    if (nextTick_ > task->nextTick_) nextTick_ = task->nextTick_;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f503 63c7 	add.w	r3, r3, #1592	; 0x638
 80028ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f0:	6839      	ldr	r1, [r7, #0]
 80028f2:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 80028f6:	4299      	cmp	r1, r3
 80028f8:	bf08      	it	eq
 80028fa:	4290      	cmpeq	r0, r2
 80028fc:	d207      	bcs.n	800290e <_ZN4core6Engine10startTask_EPNS_4TaskE+0x86>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002904:	6879      	ldr	r1, [r7, #4]
 8002906:	f501 61c7 	add.w	r1, r1, #1592	; 0x638
 800290a:	e9c1 2300 	strd	r2, r3, [r1]
}
 800290e:	bf00      	nop
 8002910:	3714      	adds	r7, #20
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr

0800291a <_ZN4core6Engine9stopTask_EPNS_4TaskE>:

void core::Engine::stopTask_(Task* task)
{
 800291a:	b480      	push	{r7}
 800291c:	b085      	sub	sp, #20
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
 8002922:	6039      	str	r1, [r7, #0]
    Task* prev = nullptr;
 8002924:	2300      	movs	r3, #0
 8002926:	60fb      	str	r3, [r7, #12]
    for (Task* it = activeTasks_; it!=nullptr; it = it->next_)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f8d3 362c 	ldr.w	r3, [r3, #1580]	; 0x62c
 800292e:	60bb      	str	r3, [r7, #8]
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d021      	beq.n	800297a <_ZN4core6Engine9stopTask_EPNS_4TaskE+0x60>
    {
        if (it == task)
 8002936:	68ba      	ldr	r2, [r7, #8]
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	429a      	cmp	r2, r3
 800293c:	d117      	bne.n	800296e <_ZN4core6Engine9stopTask_EPNS_4TaskE+0x54>
        {
            if (prev == nullptr) activeTasks_ = it->next_;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d105      	bne.n	8002950 <_ZN4core6Engine9stopTask_EPNS_4TaskE+0x36>
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
 800294e:	e003      	b.n	8002958 <_ZN4core6Engine9stopTask_EPNS_4TaskE+0x3e>
            else prev->next_ = it->next_;
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	601a      	str	r2, [r3, #0]
            task->next_ = tasks_;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f8d3 2628 	ldr.w	r2, [r3, #1576]	; 0x628
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	601a      	str	r2, [r3, #0]
            tasks_ = task;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	f8c3 2628 	str.w	r2, [r3, #1576]	; 0x628
            break;
 800296a:	bf00      	nop
        }
        prev = it;
    }
}
 800296c:	e005      	b.n	800297a <_ZN4core6Engine9stopTask_EPNS_4TaskE+0x60>
        prev = it;
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	60fb      	str	r3, [r7, #12]
    for (Task* it = activeTasks_; it!=nullptr; it = it->next_)
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	60bb      	str	r3, [r7, #8]
 8002978:	e7da      	b.n	8002930 <_ZN4core6Engine9stopTask_EPNS_4TaskE+0x16>
}
 800297a:	bf00      	nop
 800297c:	3714      	adds	r7, #20
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr

08002986 <_ZN4core6Engine7executeEv>:
    auto timeout = tickCount_ + t;
    while (tickCount_ < timeout){NO_OPERATION;}
}

void core::Engine::execute()
{
 8002986:	b580      	push	{r7, lr}
 8002988:	b086      	sub	sp, #24
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
    uint64_t min = LAST_TICK;
 800298e:	f04f 32ff 	mov.w	r2, #4294967295
 8002992:	f04f 33ff 	mov.w	r3, #4294967295
 8002996:	e9c7 2304 	strd	r2, r3, [r7, #16]
    Task* it = activeTasks_;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f8d3 362c 	ldr.w	r3, [r3, #1580]	; 0x62c
 80029a0:	60fb      	str	r3, [r7, #12]
    Task* next;
    while (it!=nullptr)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d027      	beq.n	80029f8 <_ZN4core6Engine7executeEv+0x72>
    {
        next = it->next_;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	60bb      	str	r3, [r7, #8]
        if (tickCount_ >= it->nextTick_) it->run_();
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f503 63c6 	add.w	r3, r3, #1584	; 0x630
 80029b4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80029be:	4299      	cmp	r1, r3
 80029c0:	bf08      	it	eq
 80029c2:	4290      	cmpeq	r0, r2
 80029c4:	bf2c      	ite	cs
 80029c6:	2301      	movcs	r3, #1
 80029c8:	2300      	movcc	r3, #0
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d002      	beq.n	80029d6 <_ZN4core6Engine7executeEv+0x50>
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f000 f8b9 	bl	8002b48 <_ZN4core4Task4run_Ev>
        if (min > it->nextTick_) min = it->nextTick_;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80029dc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80029e0:	4299      	cmp	r1, r3
 80029e2:	bf08      	it	eq
 80029e4:	4290      	cmpeq	r0, r2
 80029e6:	d204      	bcs.n	80029f2 <_ZN4core6Engine7executeEv+0x6c>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80029ee:	e9c7 2304 	strd	r2, r3, [r7, #16]
        it = next;
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	60fb      	str	r3, [r7, #12]
    while (it!=nullptr)
 80029f6:	e7d4      	b.n	80029a2 <_ZN4core6Engine7executeEv+0x1c>
    }
    nextTick_ = min;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f503 61c7 	add.w	r1, r3, #1592	; 0x638
 80029fe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002a02:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002a06:	bf00      	nop
 8002a08:	3718      	adds	r7, #24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
	...

08002a10 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002a14:	4b05      	ldr	r3, [pc, #20]	; (8002a2c <LL_SYSTICK_EnableIT+0x1c>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a04      	ldr	r2, [pc, #16]	; (8002a2c <LL_SYSTICK_EnableIT+0x1c>)
 8002a1a:	f043 0302 	orr.w	r3, r3, #2
 8002a1e:	6013      	str	r3, [r2, #0]
}
 8002a20:	bf00      	nop
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	e000e010 	.word	0xe000e010

08002a30 <_ZN4core6Engine4tickEv>:
private:
    friend class Task;
};

inline void core::Engine::tick()
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
    if (++tickCount_ >= nextTick_) events_.post(container_);
 8002a38:	6879      	ldr	r1, [r7, #4]
 8002a3a:	f501 61c6 	add.w	r1, r1, #1584	; 0x630
 8002a3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a42:	1c42      	adds	r2, r0, #1
 8002a44:	f141 0300 	adc.w	r3, r1, #0
 8002a48:	6879      	ldr	r1, [r7, #4]
 8002a4a:	f501 61c6 	add.w	r1, r1, #1584	; 0x630
 8002a4e:	e9c1 2300 	strd	r2, r3, [r1]
 8002a52:	6879      	ldr	r1, [r7, #4]
 8002a54:	f501 61c7 	add.w	r1, r1, #1592	; 0x638
 8002a58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a5c:	428b      	cmp	r3, r1
 8002a5e:	bf08      	it	eq
 8002a60:	4282      	cmpeq	r2, r0
 8002a62:	bf2c      	ite	cs
 8002a64:	2301      	movcs	r3, #1
 8002a66:	2300      	movcc	r3, #0
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d008      	beq.n	8002a80 <_ZN4core6Engine4tickEv+0x50>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f103 000c 	add.w	r0, r3, #12
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	3304      	adds	r3, #4
 8002a78:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002a7c:	f7fe ffcb 	bl	8001a16 <_ZN4core10EventQueue4postENS_9ContainerE>
}
 8002a80:	bf00      	nop
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <SysTick_Handler>:
#include "gpio.h"

extern "C" void SystemClock_Config(void);

extern "C" void SysTick_Handler(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
	core::Engine::instance().tick();
 8002a8c:	f7ff f846 	bl	8001b1c <_ZN4core6Engine8instanceEv>
 8002a90:	4603      	mov	r3, r0
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff ffcc 	bl	8002a30 <_ZN4core6Engine4tickEv>
}
 8002a98:	bf00      	nop
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <_Z10systemInitv>:

void systemInit()
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
	HAL_Init();
 8002aa0:	f002 f8ce 	bl	8004c40 <HAL_Init>
	SystemClock_Config();
 8002aa4:	f001 fde2 	bl	800466c <SystemClock_Config>
	MX_GPIO_Init();
 8002aa8:	f001 fdb6 	bl	8004618 <MX_GPIO_Init>
	LL_SYSTICK_EnableIT();
 8002aac:	f7ff ffb0 	bl	8002a10 <LL_SYSTICK_EnableIT>
}
 8002ab0:	bf00      	nop
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <_ZN4core4TaskC1EPNS_9ComponentEMS1_FvvE>:
#include <core/task.h>
#include <core/engine.h>

core::Task::Task(Component* component, Handler handler): component_(component), handler_(handler)
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	4639      	mov	r1, r7
 8002ac0:	e881 000c 	stmia.w	r1, {r2, r3}
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	601a      	str	r2, [r3, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	611a      	str	r2, [r3, #16]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	68ba      	ldr	r2, [r7, #8]
 8002ad4:	615a      	str	r2, [r3, #20]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	3318      	adds	r3, #24
 8002ada:	463a      	mov	r2, r7
 8002adc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ae0:	e883 0003 	stmia.w	r3, {r0, r1}
{
    core::Engine::instance().registerTask_(this);
 8002ae4:	f7ff f81a 	bl	8001b1c <_ZN4core6Engine8instanceEv>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	68f9      	ldr	r1, [r7, #12]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7ff feb7 	bl	8002860 <_ZN4core6Engine13registerTask_EPNS_4TaskE>
}
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	4618      	mov	r0, r3
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <_ZN4core4Task5startEml>:

void core::Task::start(uint32_t interval, int32_t loop)
{
 8002afc:	b5b0      	push	{r4, r5, r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
    core::Engine& engine = core::Engine::instance();
 8002b08:	f7ff f808 	bl	8001b1c <_ZN4core6Engine8instanceEv>
 8002b0c:	6178      	str	r0, [r7, #20]
    this->interval_ = interval;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	68ba      	ldr	r2, [r7, #8]
 8002b12:	605a      	str	r2, [r3, #4]
    this->nextTick_ = engine.tickCount_ + interval;
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	f503 63c6 	add.w	r3, r3, #1584	; 0x630
 8002b1a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	461a      	mov	r2, r3
 8002b22:	f04f 0300 	mov.w	r3, #0
 8002b26:	1884      	adds	r4, r0, r2
 8002b28:	eb41 0503 	adc.w	r5, r1, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	e9c3 4502 	strd	r4, r5, [r3, #8]
    this->loop_ = loop;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	611a      	str	r2, [r3, #16]
    engine.startTask_(this);
 8002b38:	68f9      	ldr	r1, [r7, #12]
 8002b3a:	6978      	ldr	r0, [r7, #20]
 8002b3c:	f7ff fea4 	bl	8002888 <_ZN4core6Engine10startTask_EPNS_4TaskE>
}
 8002b40:	bf00      	nop
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bdb0      	pop	{r4, r5, r7, pc}

08002b48 <_ZN4core4Task4run_Ev>:
    core::Engine::instance().stopTask_(this);
    this->nextTick_ = LAST_TICK - 1;
}

void core::Task::run_()
{
 8002b48:	b5b0      	push	{r4, r5, r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
    if (--loop_ == 0)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	691b      	ldr	r3, [r3, #16]
 8002b54:	1e5a      	subs	r2, r3, #1
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	611a      	str	r2, [r3, #16]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	bf0c      	ite	eq
 8002b62:	2301      	moveq	r3, #1
 8002b64:	2300      	movne	r3, #0
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d00e      	beq.n	8002b8a <_ZN4core4Task4run_Ev+0x42>
    {
        core::Engine::instance().stopTask_(this);
 8002b6c:	f7fe ffd6 	bl	8001b1c <_ZN4core6Engine8instanceEv>
 8002b70:	4603      	mov	r3, r0
 8002b72:	6879      	ldr	r1, [r7, #4]
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff fed0 	bl	800291a <_ZN4core6Engine9stopTask_EPNS_4TaskE>
        this->nextTick_ = LAST_TICK - 1;
 8002b7a:	6879      	ldr	r1, [r7, #4]
 8002b7c:	f06f 0201 	mvn.w	r2, #1
 8002b80:	f04f 33ff 	mov.w	r3, #4294967295
 8002b84:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8002b88:	e015      	b.n	8002bb6 <_ZN4core4Task4run_Ev+0x6e>
    }
    else
    {
        nextTick_ += interval_;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	461a      	mov	r2, r3
 8002b96:	f04f 0300 	mov.w	r3, #0
 8002b9a:	1884      	adds	r4, r0, r2
 8002b9c:	eb41 0503 	adc.w	r5, r1, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	e9c3 4502 	strd	r4, r5, [r3, #8]
        if (loop_ < 0) loop_ = -1;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	da03      	bge.n	8002bb6 <_ZN4core4Task4run_Ev+0x6e>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb4:	611a      	str	r2, [r3, #16]
    }

    (component_->*handler_)();
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	69d2      	ldr	r2, [r2, #28]
 8002bbe:	1052      	asrs	r2, r2, #1
 8002bc0:	1899      	adds	r1, r3, r2
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d102      	bne.n	8002bd4 <_ZN4core4Task4run_Ev+0x8c>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	e00a      	b.n	8002bea <_ZN4core4Task4run_Ev+0xa2>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	695b      	ldr	r3, [r3, #20]
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	69d2      	ldr	r2, [r2, #28]
 8002bdc:	1052      	asrs	r2, r2, #1
 8002bde:	4413      	add	r3, r2
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6992      	ldr	r2, [r2, #24]
 8002be6:	4413      	add	r3, r2
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4608      	mov	r0, r1
 8002bec:	4798      	blx	r3
}
 8002bee:	bf00      	nop
 8002bf0:	3708      	adds	r7, #8
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bdb0      	pop	{r4, r5, r7, pc}

08002bf6 <_ZN3osc4Data5resetEt>:
    uint16_t lastVal;
    uint8_t buffer[1200];
    uint16_t index;
    uint16_t countIndex;

    void reset(uint16_t v)
 8002bf6:	b480      	push	{r7}
 8002bf8:	b083      	sub	sp, #12
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
 8002bfe:	460b      	mov	r3, r1
 8002c00:	807b      	strh	r3, [r7, #2]
    {
        countIndex = 0;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f8a3 24b6 	strh.w	r2, [r3, #1206]	; 0x4b6
        buffer[0] = 1;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	711a      	strb	r2, [r3, #4]
        buffer[1] = ((v>>8) & 0xFF);
 8002c10:	887b      	ldrh	r3, [r7, #2]
 8002c12:	0a1b      	lsrs	r3, r3, #8
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	715a      	strb	r2, [r3, #5]
        buffer[2] = (v & 0xFF);
 8002c1c:	887b      	ldrh	r3, [r7, #2]
 8002c1e:	b2da      	uxtb	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	719a      	strb	r2, [r3, #6]
        index = 3;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2203      	movs	r2, #3
 8002c28:	f8a3 24b4 	strh.w	r2, [r3, #1204]	; 0x4b4
    }
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <_ZN3osc4Data3addEt>:

    void add(uint16_t v)
 8002c38:	b480      	push	{r7}
 8002c3a:	b085      	sub	sp, #20
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	807b      	strh	r3, [r7, #2]
    {
        int16_t d = v - lastVal;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	885b      	ldrh	r3, [r3, #2]
 8002c48:	887a      	ldrh	r2, [r7, #2]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	81fb      	strh	r3, [r7, #14]
        if ((d > 127) || (d < -127) || (buffer[countIndex] > 80))
 8002c50:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c54:	2b7f      	cmp	r3, #127	; 0x7f
 8002c56:	dc0d      	bgt.n	8002c74 <_ZN3osc4Data3addEt+0x3c>
 8002c58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c5c:	f113 0f7f 	cmn.w	r3, #127	; 0x7f
 8002c60:	db08      	blt.n	8002c74 <_ZN3osc4Data3addEt+0x3c>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f8b3 34b6 	ldrh.w	r3, [r3, #1206]	; 0x4b6
 8002c68:	461a      	mov	r2, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	791b      	ldrb	r3, [r3, #4]
 8002c70:	2b50      	cmp	r3, #80	; 0x50
 8002c72:	d931      	bls.n	8002cd8 <_ZN3osc4Data3addEt+0xa0>
        {
            countIndex = index;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f8b3 24b4 	ldrh.w	r2, [r3, #1204]	; 0x4b4
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f8a3 24b6 	strh.w	r2, [r3, #1206]	; 0x4b6
            buffer[index++] = 1;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f8b3 34b4 	ldrh.w	r3, [r3, #1204]	; 0x4b4
 8002c86:	1c5a      	adds	r2, r3, #1
 8002c88:	b291      	uxth	r1, r2
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	f8a2 14b4 	strh.w	r1, [r2, #1204]	; 0x4b4
 8002c90:	461a      	mov	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4413      	add	r3, r2
 8002c96:	2201      	movs	r2, #1
 8002c98:	711a      	strb	r2, [r3, #4]
            buffer[index++] = ((v >> 8)& 0xFF);
 8002c9a:	887b      	ldrh	r3, [r7, #2]
 8002c9c:	0a1b      	lsrs	r3, r3, #8
 8002c9e:	b298      	uxth	r0, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f8b3 34b4 	ldrh.w	r3, [r3, #1204]	; 0x4b4
 8002ca6:	1c5a      	adds	r2, r3, #1
 8002ca8:	b291      	uxth	r1, r2
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	f8a2 14b4 	strh.w	r1, [r2, #1204]	; 0x4b4
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	b2c2      	uxtb	r2, r0
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	440b      	add	r3, r1
 8002cb8:	711a      	strb	r2, [r3, #4]
            buffer[index++] = (v & 0xFF);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f8b3 34b4 	ldrh.w	r3, [r3, #1204]	; 0x4b4
 8002cc0:	1c5a      	adds	r2, r3, #1
 8002cc2:	b291      	uxth	r1, r2
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	f8a2 14b4 	strh.w	r1, [r2, #1204]	; 0x4b4
 8002cca:	4619      	mov	r1, r3
 8002ccc:	887b      	ldrh	r3, [r7, #2]
 8002cce:	b2da      	uxtb	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	440b      	add	r3, r1
 8002cd4:	711a      	strb	r2, [r3, #4]
 8002cd6:	e01a      	b.n	8002d0e <_ZN3osc4Data3addEt+0xd6>
        }
        else
        {
            buffer[countIndex]++;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f8b3 34b6 	ldrh.w	r3, [r3, #1206]	; 0x4b6
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	441a      	add	r2, r3
 8002ce2:	7912      	ldrb	r2, [r2, #4]
 8002ce4:	3201      	adds	r2, #1
 8002ce6:	b2d1      	uxtb	r1, r2
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	4413      	add	r3, r2
 8002cec:	460a      	mov	r2, r1
 8002cee:	711a      	strb	r2, [r3, #4]
            buffer[index++] = d;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f8b3 34b4 	ldrh.w	r3, [r3, #1204]	; 0x4b4
 8002cf6:	1c5a      	adds	r2, r3, #1
 8002cf8:	b291      	uxth	r1, r2
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	f8a2 14b4 	strh.w	r1, [r2, #1204]	; 0x4b4
 8002d00:	4619      	mov	r1, r3
 8002d02:	89fb      	ldrh	r3, [r7, #14]
 8002d04:	b2da      	uxtb	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	440b      	add	r3, r1
 8002d0a:	711a      	strb	r2, [r3, #4]
        }
    }
 8002d0c:	bf00      	nop
 8002d0e:	bf00      	nop
 8002d10:	3714      	adds	r7, #20
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr

08002d1a <_ZN3osc4Data5flushEv>:

    bool flush()
 8002d1a:	b5b0      	push	{r4, r5, r7, lr}
 8002d1c:	b086      	sub	sp, #24
 8002d1e:	af02      	add	r7, sp, #8
 8002d20:	6078      	str	r0, [r7, #4]
    {
        uint8_t count = buffer[index];
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f8b3 34b4 	ldrh.w	r3, [r3, #1204]	; 0x4b4
 8002d28:	461a      	mov	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	791b      	ldrb	r3, [r3, #4]
 8002d30:	73fb      	strb	r3, [r7, #15]
        if (console::Controller::instance().sendOSC(channel, count+1, countIndex, buffer+index+1))
 8002d32:	f7fe ff29 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 8002d36:	4605      	mov	r5, r0
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	7819      	ldrb	r1, [r3, #0]
 8002d3c:	7bfb      	ldrb	r3, [r7, #15]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	b2d8      	uxtb	r0, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f8b3 44b6 	ldrh.w	r4, [r3, #1206]	; 0x4b6
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	1d1a      	adds	r2, r3, #4
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f8b3 34b4 	ldrh.w	r3, [r3, #1204]	; 0x4b4
 8002d52:	3301      	adds	r3, #1
 8002d54:	4413      	add	r3, r2
 8002d56:	9300      	str	r3, [sp, #0]
 8002d58:	4623      	mov	r3, r4
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	4628      	mov	r0, r5
 8002d5e:	f7fe fb11 	bl	8001384 <_ZN7console10Controller7sendOSCEhhtPKh>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d02c      	beq.n	8002dc2 <_ZN3osc4Data5flushEv+0xa8>
        {
            countIndex += count;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	f8b3 24b6 	ldrh.w	r2, [r3, #1206]	; 0x4b6
 8002d6e:	7bfb      	ldrb	r3, [r7, #15]
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	4413      	add	r3, r2
 8002d74:	b29a      	uxth	r2, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f8a3 24b6 	strh.w	r2, [r3, #1206]	; 0x4b6
            index += count+2;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f8b3 24b4 	ldrh.w	r2, [r3, #1204]	; 0x4b4
 8002d82:	7bfb      	ldrb	r3, [r7, #15]
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	4413      	add	r3, r2
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	3302      	adds	r3, #2
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f8a3 24b4 	strh.w	r2, [r3, #1204]	; 0x4b4
            if ((countIndex > 999) || (index > 1198))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f8b3 34b6 	ldrh.w	r3, [r3, #1206]	; 0x4b6
 8002d9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d9e:	d206      	bcs.n	8002dae <_ZN3osc4Data5flushEv+0x94>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f8b3 34b4 	ldrh.w	r3, [r3, #1204]	; 0x4b4
 8002da6:	f240 42ae 	movw	r2, #1198	; 0x4ae
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d909      	bls.n	8002dc2 <_ZN3osc4Data5flushEv+0xa8>
            {
                index = 0;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f8a3 24b4 	strh.w	r2, [r3, #1204]	; 0x4b4
                countIndex = 0;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f8a3 24b6 	strh.w	r2, [r3, #1206]	; 0x4b6
                return true;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e000      	b.n	8002dc4 <_ZN3osc4Data5flushEv+0xaa>
            }
        }
        return false;
 8002dc2:	2300      	movs	r3, #0
    }
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3710      	adds	r7, #16
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bdb0      	pop	{r4, r5, r7, pc}

08002dcc <_ZN3osc4Data12prepareFlushEv>:
    void prepareFlush()
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
    {
        index = 0;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f8a3 24b4 	strh.w	r2, [r3, #1204]	; 0x4b4
        countIndex = 0;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f8a3 24b6 	strh.w	r2, [r3, #1206]	; 0x4b6
    }
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <_ZN3osc4Quad5idle_Etttt>:
        c2_.lastVal = v2;
        c3_.lastVal = v3;
        c4_.lastVal = v4;
    }
private:
    void idle_(uint16_t, uint16_t, uint16_t v3, uint16_t v4){}
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	4608      	mov	r0, r1
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4603      	mov	r3, r0
 8002e00:	817b      	strh	r3, [r7, #10]
 8002e02:	460b      	mov	r3, r1
 8002e04:	813b      	strh	r3, [r7, #8]
 8002e06:	4613      	mov	r3, r2
 8002e08:	80fb      	strh	r3, [r7, #6]
 8002e0a:	bf00      	nop
 8002e0c:	3714      	adds	r7, #20
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
	...

08002e18 <_ZN3osc4QuadC1Ehttt>:
#include "quad.h"
#include <console/controller.h>

osc::Quad::Quad(uint8_t c1, uint16_t c2, uint16_t c3, uint16_t c4)
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b08c      	sub	sp, #48	; 0x30
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	4608      	mov	r0, r1
 8002e22:	4611      	mov	r1, r2
 8002e24:	461a      	mov	r2, r3
 8002e26:	4603      	mov	r3, r0
 8002e28:	72fb      	strb	r3, [r7, #11]
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	813b      	strh	r3, [r7, #8]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	80fb      	strh	r3, [r7, #6]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7fe f8d5 	bl	8000fe4 <_ZN4core9ComponentC1Ev>
 8002e3a:	4a34      	ldr	r2, [pc, #208]	; (8002f0c <_ZN3osc4QuadC1Ehttt+0xf4>)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	601a      	str	r2, [r3, #0]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	4a33      	ldr	r2, [pc, #204]	; (8002f10 <_ZN3osc4QuadC1Ehttt+0xf8>)
 8002e44:	605a      	str	r2, [r3, #4]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	609a      	str	r2, [r3, #8]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e52:	819a      	strh	r2, [r3, #12]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2200      	movs	r2, #0
 8002e58:	81da      	strh	r2, [r3, #14]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e60:	821a      	strh	r2, [r3, #16]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002e68:	3312      	adds	r3, #18
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	801a      	strh	r2, [r3, #0]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f503 5097 	add.w	r0, r3, #4832	; 0x12e0
 8002e74:	3014      	adds	r0, #20
 8002e76:	68f9      	ldr	r1, [r7, #12]
 8002e78:	4b26      	ldr	r3, [pc, #152]	; (8002f14 <_ZN3osc4QuadC1Ehttt+0xfc>)
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	617b      	str	r3, [r7, #20]
 8002e80:	f107 0310 	add.w	r3, r7, #16
 8002e84:	cb0c      	ldmia	r3, {r2, r3}
 8002e86:	f7fe f8bd 	bl	8001004 <_ZN4core10EmptyEventC1EPNS_9ComponentEMS1_FvvE>
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f503 5098 	add.w	r0, r3, #4864	; 0x1300
 8002e90:	300c      	adds	r0, #12
 8002e92:	68f9      	ldr	r1, [r7, #12]
 8002e94:	4b20      	ldr	r3, [pc, #128]	; (8002f18 <_ZN3osc4QuadC1Ehttt+0x100>)
 8002e96:	61bb      	str	r3, [r7, #24]
 8002e98:	2300      	movs	r3, #0
 8002e9a:	61fb      	str	r3, [r7, #28]
 8002e9c:	f107 0318 	add.w	r3, r7, #24
 8002ea0:	cb0c      	ldmia	r3, {r2, r3}
 8002ea2:	f7fe f8af 	bl	8001004 <_ZN4core10EmptyEventC1EPNS_9ComponentEMS1_FvvE>
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f503 5099 	add.w	r0, r3, #4896	; 0x1320
 8002eac:	3004      	adds	r0, #4
 8002eae:	68f9      	ldr	r1, [r7, #12]
 8002eb0:	4b1a      	ldr	r3, [pc, #104]	; (8002f1c <_ZN3osc4QuadC1Ehttt+0x104>)
 8002eb2:	623b      	str	r3, [r7, #32]
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	627b      	str	r3, [r7, #36]	; 0x24
 8002eb8:	f107 0320 	add.w	r3, r7, #32
 8002ebc:	cb0c      	ldmia	r3, {r2, r3}
 8002ebe:	f7fe f8a1 	bl	8001004 <_ZN4core10EmptyEventC1EPNS_9ComponentEMS1_FvvE>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f503 5099 	add.w	r0, r3, #4896	; 0x1320
 8002ec8:	301c      	adds	r0, #28
 8002eca:	68f9      	ldr	r1, [r7, #12]
 8002ecc:	4b14      	ldr	r3, [pc, #80]	; (8002f20 <_ZN3osc4QuadC1Ehttt+0x108>)
 8002ece:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ed4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ed8:	cb0c      	ldmia	r3, {r2, r3}
 8002eda:	f7fe f893 	bl	8001004 <_ZN4core10EmptyEventC1EPNS_9ComponentEMS1_FvvE>
{
    c1_.channel = c1;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	7afa      	ldrb	r2, [r7, #11]
 8002ee2:	749a      	strb	r2, [r3, #18]
    c2_.channel = c2;
 8002ee4:	893b      	ldrh	r3, [r7, #8]
 8002ee6:	b2da      	uxtb	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f883 24ca 	strb.w	r2, [r3, #1226]	; 0x4ca
    c3_.channel = c3;
 8002eee:	88fb      	ldrh	r3, [r7, #6]
 8002ef0:	b2da      	uxtb	r2, r3
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f883 2982 	strb.w	r2, [r3, #2434]	; 0x982
    c4_.channel = c4;
 8002ef8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002efa:	b2da      	uxtb	r2, r3
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f883 2e3a 	strb.w	r2, [r3, #3642]	; 0xe3a
}
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	4618      	mov	r0, r3
 8002f06:	3730      	adds	r7, #48	; 0x30
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	08008898 	.word	0x08008898
 8002f10:	08002f25 	.word	0x08002f25
 8002f14:	08003241 	.word	0x08003241
 8002f18:	0800327f 	.word	0x0800327f
 8002f1c:	080032bf 	.word	0x080032bf
 8002f20:	08003301 	.word	0x08003301

08002f24 <_ZN3osc4Quad13thresholding_Etttt>:

void osc::Quad::thresholding_(uint16_t v1, uint16_t v2, uint16_t v3, uint16_t v4)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	4608      	mov	r0, r1
 8002f2e:	4611      	mov	r1, r2
 8002f30:	461a      	mov	r2, r3
 8002f32:	4603      	mov	r3, r0
 8002f34:	817b      	strh	r3, [r7, #10]
 8002f36:	460b      	mov	r3, r1
 8002f38:	813b      	strh	r3, [r7, #8]
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	80fb      	strh	r3, [r7, #6]
    if (threshold_ > 0)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	dd0c      	ble.n	8002f62 <_ZN3osc4Quad13thresholding_Etttt+0x3e>
    {
        total_ = 0;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002f4e:	3312      	adds	r3, #18
 8002f50:	2200      	movs	r2, #0
 8002f52:	801a      	strh	r2, [r3, #0]
        state_ = &osc::Quad::probing_;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	4a2a      	ldr	r2, [pc, #168]	; (8003000 <_ZN3osc4Quad13thresholding_Etttt+0xdc>)
 8002f58:	605a      	str	r2, [r3, #4]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	609a      	str	r2, [r3, #8]
        return;
 8002f60:	e04b      	b.n	8002ffa <_ZN3osc4Quad13thresholding_Etttt+0xd6>
    }

    if (v1 < min_) min_ = v1;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	899b      	ldrh	r3, [r3, #12]
 8002f66:	897a      	ldrh	r2, [r7, #10]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d202      	bcs.n	8002f72 <_ZN3osc4Quad13thresholding_Etttt+0x4e>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	897a      	ldrh	r2, [r7, #10]
 8002f70:	819a      	strh	r2, [r3, #12]
    if (v1 > max_) max_ = v1;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	89db      	ldrh	r3, [r3, #14]
 8002f76:	897a      	ldrh	r2, [r7, #10]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d902      	bls.n	8002f82 <_ZN3osc4Quad13thresholding_Etttt+0x5e>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	897a      	ldrh	r2, [r7, #10]
 8002f80:	81da      	strh	r2, [r3, #14]
    if (total_++ > 1000)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002f88:	3312      	adds	r3, #18
 8002f8a:	881a      	ldrh	r2, [r3, #0]
 8002f8c:	1c53      	adds	r3, r2, #1
 8002f8e:	b299      	uxth	r1, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002f96:	3312      	adds	r3, #18
 8002f98:	8019      	strh	r1, [r3, #0]
 8002f9a:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8002f9e:	bf8c      	ite	hi
 8002fa0:	2301      	movhi	r3, #1
 8002fa2:	2300      	movls	r3, #0
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d027      	beq.n	8002ffa <_ZN3osc4Quad13thresholding_Etttt+0xd6>
    {
        threshold_ = (min_+max_)/2;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	899b      	ldrh	r3, [r3, #12]
 8002fae:	461a      	mov	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	89db      	ldrh	r3, [r3, #14]
 8002fb4:	4413      	add	r3, r2
 8002fb6:	0fda      	lsrs	r2, r3, #31
 8002fb8:	4413      	add	r3, r2
 8002fba:	105b      	asrs	r3, r3, #1
 8002fbc:	b21a      	sxth	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	821a      	strh	r2, [r3, #16]
        min_ = 65535;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fc8:	819a      	strh	r2, [r3, #12]
        max_ = 0;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	81da      	strh	r2, [r3, #14]
        total_ = 0;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002fd6:	3312      	adds	r3, #18
 8002fd8:	2200      	movs	r2, #0
 8002fda:	801a      	strh	r2, [r3, #0]
        console::Controller::instance().printf("Auto detect threshold:%d", threshold_);
 8002fdc:	f7fe fdd4 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	4906      	ldr	r1, [pc, #24]	; (8003004 <_ZN3osc4Quad13thresholding_Etttt+0xe0>)
 8002fea:	f7fe fa2e 	bl	800144a <_ZN7console10Controller6printfEPKcz>
        state_ = &osc::Quad::probing_;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	4a03      	ldr	r2, [pc, #12]	; (8003000 <_ZN3osc4Quad13thresholding_Etttt+0xdc>)
 8002ff2:	605a      	str	r2, [r3, #4]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	609a      	str	r2, [r3, #8]
    }
}
 8002ffa:	3710      	adds	r7, #16
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	08003009 	.word	0x08003009
 8003004:	08008778 	.word	0x08008778

08003008 <_ZN3osc4Quad8probing_Etttt>:

void osc::Quad::probing_(uint16_t v1, uint16_t v2, uint16_t v3, uint16_t v4)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	4608      	mov	r0, r1
 8003012:	4611      	mov	r1, r2
 8003014:	461a      	mov	r2, r3
 8003016:	4603      	mov	r3, r0
 8003018:	817b      	strh	r3, [r7, #10]
 800301a:	460b      	mov	r3, r1
 800301c:	813b      	strh	r3, [r7, #8]
 800301e:	4613      	mov	r3, r2
 8003020:	80fb      	strh	r3, [r7, #6]
    if (++total_ > 1000)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8003028:	3312      	adds	r3, #18
 800302a:	881b      	ldrh	r3, [r3, #0]
 800302c:	3301      	adds	r3, #1
 800302e:	b29a      	uxth	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8003036:	3312      	adds	r3, #18
 8003038:	801a      	strh	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8003040:	3312      	adds	r3, #18
 8003042:	881b      	ldrh	r3, [r3, #0]
 8003044:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003048:	bf8c      	ite	hi
 800304a:	2301      	movhi	r3, #1
 800304c:	2300      	movls	r3, #0
 800304e:	b2db      	uxtb	r3, r3
 8003050:	2b00      	cmp	r3, #0
 8003052:	d00f      	beq.n	8003074 <_ZN3osc4Quad8probing_Etttt+0x6c>
    {
        total_ = 0;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800305a:	3312      	adds	r3, #18
 800305c:	2200      	movs	r2, #0
 800305e:	801a      	strh	r2, [r3, #0]
        threshold_ = -1;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003066:	821a      	strh	r2, [r3, #16]
        state_ = &osc::Quad::thresholding_;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4a0f      	ldr	r2, [pc, #60]	; (80030a8 <_ZN3osc4Quad8probing_Etttt+0xa0>)
 800306c:	605a      	str	r2, [r3, #4]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	609a      	str	r2, [r3, #8]
    }

    if ((c1_.lastVal < threshold_) && (v1 >= threshold_))
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8a9b      	ldrh	r3, [r3, #20]
 8003078:	461a      	mov	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8003080:	429a      	cmp	r2, r3
 8003082:	da0b      	bge.n	800309c <_ZN3osc4Quad8probing_Etttt+0x94>
 8003084:	897b      	ldrh	r3, [r7, #10]
 8003086:	68fa      	ldr	r2, [r7, #12]
 8003088:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 800308c:	4293      	cmp	r3, r2
 800308e:	db05      	blt.n	800309c <_ZN3osc4Quad8probing_Etttt+0x94>
    {
        state_ = &osc::Quad::first_;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	4a06      	ldr	r2, [pc, #24]	; (80030ac <_ZN3osc4Quad8probing_Etttt+0xa4>)
 8003094:	605a      	str	r2, [r3, #4]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	609a      	str	r2, [r3, #8]
    }
}
 800309c:	bf00      	nop
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	08002f25 	.word	0x08002f25
 80030ac:	080030b1 	.word	0x080030b1

080030b0 <_ZN3osc4Quad6first_Etttt>:

void osc::Quad::first_(uint16_t v1, uint16_t v2, uint16_t v3, uint16_t v4)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	4608      	mov	r0, r1
 80030ba:	4611      	mov	r1, r2
 80030bc:	461a      	mov	r2, r3
 80030be:	4603      	mov	r3, r0
 80030c0:	817b      	strh	r3, [r7, #10]
 80030c2:	460b      	mov	r3, r1
 80030c4:	813b      	strh	r3, [r7, #8]
 80030c6:	4613      	mov	r3, r2
 80030c8:	80fb      	strh	r3, [r7, #6]
    c1_.reset(v1);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	3312      	adds	r3, #18
 80030ce:	897a      	ldrh	r2, [r7, #10]
 80030d0:	4611      	mov	r1, r2
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff fd8f 	bl	8002bf6 <_ZN3osc4Data5resetEt>
    c2_.reset(v2);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f203 43ca 	addw	r3, r3, #1226	; 0x4ca
 80030de:	893a      	ldrh	r2, [r7, #8]
 80030e0:	4611      	mov	r1, r2
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff fd87 	bl	8002bf6 <_ZN3osc4Data5resetEt>
    c3_.reset(v3);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f603 1382 	addw	r3, r3, #2434	; 0x982
 80030ee:	88fa      	ldrh	r2, [r7, #6]
 80030f0:	4611      	mov	r1, r2
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7ff fd7f 	bl	8002bf6 <_ZN3osc4Data5resetEt>
    c4_.reset(v4);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f603 633a 	addw	r3, r3, #3642	; 0xe3a
 80030fe:	8b3a      	ldrh	r2, [r7, #24]
 8003100:	4611      	mov	r1, r2
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff fd77 	bl	8002bf6 <_ZN3osc4Data5resetEt>
    total_ = 1;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800310e:	3312      	adds	r3, #18
 8003110:	2201      	movs	r2, #1
 8003112:	801a      	strh	r2, [r3, #0]
    state_ = &osc::Quad::adding_;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	4a04      	ldr	r2, [pc, #16]	; (8003128 <_ZN3osc4Quad6first_Etttt+0x78>)
 8003118:	605a      	str	r2, [r3, #4]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2200      	movs	r2, #0
 800311e:	609a      	str	r2, [r3, #8]
}
 8003120:	bf00      	nop
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	0800312d 	.word	0x0800312d

0800312c <_ZN3osc4Quad7adding_Etttt>:

void osc::Quad::adding_(uint16_t v1, uint16_t v2, uint16_t v3, uint16_t v4)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	4608      	mov	r0, r1
 8003136:	4611      	mov	r1, r2
 8003138:	461a      	mov	r2, r3
 800313a:	4603      	mov	r3, r0
 800313c:	817b      	strh	r3, [r7, #10]
 800313e:	460b      	mov	r3, r1
 8003140:	813b      	strh	r3, [r7, #8]
 8003142:	4613      	mov	r3, r2
 8003144:	80fb      	strh	r3, [r7, #6]
    c1_.add(v1);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	3312      	adds	r3, #18
 800314a:	897a      	ldrh	r2, [r7, #10]
 800314c:	4611      	mov	r1, r2
 800314e:	4618      	mov	r0, r3
 8003150:	f7ff fd72 	bl	8002c38 <_ZN3osc4Data3addEt>
    c2_.add(v2);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f203 43ca 	addw	r3, r3, #1226	; 0x4ca
 800315a:	893a      	ldrh	r2, [r7, #8]
 800315c:	4611      	mov	r1, r2
 800315e:	4618      	mov	r0, r3
 8003160:	f7ff fd6a 	bl	8002c38 <_ZN3osc4Data3addEt>
    c3_.add(v3);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f603 1382 	addw	r3, r3, #2434	; 0x982
 800316a:	88fa      	ldrh	r2, [r7, #6]
 800316c:	4611      	mov	r1, r2
 800316e:	4618      	mov	r0, r3
 8003170:	f7ff fd62 	bl	8002c38 <_ZN3osc4Data3addEt>
    c4_.add(v4);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f603 633a 	addw	r3, r3, #3642	; 0xe3a
 800317a:	8b3a      	ldrh	r2, [r7, #24]
 800317c:	4611      	mov	r1, r2
 800317e:	4618      	mov	r0, r3
 8003180:	f7ff fd5a 	bl	8002c38 <_ZN3osc4Data3addEt>

    total_++;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800318a:	3312      	adds	r3, #18
 800318c:	881b      	ldrh	r3, [r3, #0]
 800318e:	3301      	adds	r3, #1
 8003190:	b29a      	uxth	r2, r3
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8003198:	3312      	adds	r3, #18
 800319a:	801a      	strh	r2, [r3, #0]
    if ((total_ > 1000) || (c1_.index > 1199) || (c2_.index > 1199)|| (c3_.index > 1199)|| (c4_.index > 1199))
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80031a2:	3312      	adds	r3, #18
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80031aa:	d819      	bhi.n	80031e0 <_ZN3osc4Quad7adding_Etttt+0xb4>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f8b3 34c6 	ldrh.w	r3, [r3, #1222]	; 0x4c6
 80031b2:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80031b6:	d213      	bcs.n	80031e0 <_ZN3osc4Quad7adding_Etttt+0xb4>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f8b3 397e 	ldrh.w	r3, [r3, #2430]	; 0x97e
 80031be:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80031c2:	d20d      	bcs.n	80031e0 <_ZN3osc4Quad7adding_Etttt+0xb4>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f8b3 3e36 	ldrh.w	r3, [r3, #3638]	; 0xe36
 80031ca:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80031ce:	d207      	bcs.n	80031e0 <_ZN3osc4Quad7adding_Etttt+0xb4>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80031d6:	330e      	adds	r3, #14
 80031d8:	881b      	ldrh	r3, [r3, #0]
 80031da:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80031de:	d329      	bcc.n	8003234 <_ZN3osc4Quad7adding_Etttt+0x108>
    {
        state_ = &osc::Quad::idle_;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	4a16      	ldr	r2, [pc, #88]	; (800323c <_ZN3osc4Quad7adding_Etttt+0x110>)
 80031e4:	605a      	str	r2, [r3, #4]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2200      	movs	r2, #0
 80031ea:	609a      	str	r2, [r3, #8]
        total_ = 0;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80031f2:	3312      	adds	r3, #18
 80031f4:	2200      	movs	r2, #0
 80031f6:	801a      	strh	r2, [r3, #0]
        c1_.prepareFlush();
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	3312      	adds	r3, #18
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7ff fde5 	bl	8002dcc <_ZN3osc4Data12prepareFlushEv>
        c2_.prepareFlush();
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f203 43ca 	addw	r3, r3, #1226	; 0x4ca
 8003208:	4618      	mov	r0, r3
 800320a:	f7ff fddf 	bl	8002dcc <_ZN3osc4Data12prepareFlushEv>
        c3_.prepareFlush();
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	f603 1382 	addw	r3, r3, #2434	; 0x982
 8003214:	4618      	mov	r0, r3
 8003216:	f7ff fdd9 	bl	8002dcc <_ZN3osc4Data12prepareFlushEv>
        c4_.prepareFlush();
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f603 633a 	addw	r3, r3, #3642	; 0xe3a
 8003220:	4618      	mov	r0, r3
 8003222:	f7ff fdd3 	bl	8002dcc <_ZN3osc4Data12prepareFlushEv>
        c1FlushEvent_.post();
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800322c:	3314      	adds	r3, #20
 800322e:	4618      	mov	r0, r3
 8003230:	f7fe fd04 	bl	8001c3c <_ZN4core10EmptyEvent4postEv>
    }
}
 8003234:	bf00      	nop
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	08002df1 	.word	0x08002df1

08003240 <_ZN3osc4Quad8c1Flush_Ev>:

void osc::Quad::c1Flush_()
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
    if (c1_.flush())
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	3312      	adds	r3, #18
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff fd64 	bl	8002d1a <_ZN3osc4Data5flushEv>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d007      	beq.n	8003268 <_ZN3osc4Quad8c1Flush_Ev+0x28>
    {
        c2FlushEvent_.post();
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800325e:	330c      	adds	r3, #12
 8003260:	4618      	mov	r0, r3
 8003262:	f7fe fceb 	bl	8001c3c <_ZN4core10EmptyEvent4postEv>
    }
    else
    {
        c1FlushEvent_.post();
    }
}
 8003266:	e006      	b.n	8003276 <_ZN3osc4Quad8c1Flush_Ev+0x36>
        c1FlushEvent_.post();
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800326e:	3314      	adds	r3, #20
 8003270:	4618      	mov	r0, r3
 8003272:	f7fe fce3 	bl	8001c3c <_ZN4core10EmptyEvent4postEv>
}
 8003276:	bf00      	nop
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <_ZN3osc4Quad8c2Flush_Ev>:

void osc::Quad::c2Flush_()
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b082      	sub	sp, #8
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
    if (c2_.flush())
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f203 43ca 	addw	r3, r3, #1226	; 0x4ca
 800328c:	4618      	mov	r0, r3
 800328e:	f7ff fd44 	bl	8002d1a <_ZN3osc4Data5flushEv>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d007      	beq.n	80032a8 <_ZN3osc4Quad8c2Flush_Ev+0x2a>
    {
        c3FlushEvent_.post();
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 800329e:	3304      	adds	r3, #4
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7fe fccb 	bl	8001c3c <_ZN4core10EmptyEvent4postEv>
    }
    else
    {
        c2FlushEvent_.post();
    }
}
 80032a6:	e006      	b.n	80032b6 <_ZN3osc4Quad8c2Flush_Ev+0x38>
        c2FlushEvent_.post();
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80032ae:	330c      	adds	r3, #12
 80032b0:	4618      	mov	r0, r3
 80032b2:	f7fe fcc3 	bl	8001c3c <_ZN4core10EmptyEvent4postEv>
}
 80032b6:	bf00      	nop
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <_ZN3osc4Quad8c3Flush_Ev>:

void osc::Quad::c3Flush_()
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b082      	sub	sp, #8
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
    if (c3_.flush())
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f603 1382 	addw	r3, r3, #2434	; 0x982
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7ff fd24 	bl	8002d1a <_ZN3osc4Data5flushEv>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d007      	beq.n	80032e8 <_ZN3osc4Quad8c3Flush_Ev+0x2a>
    {
        c4FlushEvent_.post();
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 80032de:	331c      	adds	r3, #28
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7fe fcab 	bl	8001c3c <_ZN4core10EmptyEvent4postEv>
    }
    else
    {
        c3FlushEvent_.post();
    }
}
 80032e6:	e006      	b.n	80032f6 <_ZN3osc4Quad8c3Flush_Ev+0x38>
        c3FlushEvent_.post();
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 80032ee:	3304      	adds	r3, #4
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7fe fca3 	bl	8001c3c <_ZN4core10EmptyEvent4postEv>
}
 80032f6:	bf00      	nop
 80032f8:	3708      	adds	r7, #8
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <_ZN3osc4Quad8c4Flush_Ev>:

void osc::Quad::c4Flush_()
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
    if (c4_.flush())
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f603 633a 	addw	r3, r3, #3642	; 0xe3a
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff fd03 	bl	8002d1a <_ZN3osc4Data5flushEv>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d006      	beq.n	8003328 <_ZN3osc4Quad8c4Flush_Ev+0x28>
    {
        state_ = &osc::Quad::probing_;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a08      	ldr	r2, [pc, #32]	; (8003340 <_ZN3osc4Quad8c4Flush_Ev+0x40>)
 800331e:	605a      	str	r2, [r3, #4]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	609a      	str	r2, [r3, #8]
    }
    else
    {
        c4FlushEvent_.post();
    }
}
 8003326:	e006      	b.n	8003336 <_ZN3osc4Quad8c4Flush_Ev+0x36>
        c4FlushEvent_.post();
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 800332e:	331c      	adds	r3, #28
 8003330:	4618      	mov	r0, r3
 8003332:	f7fe fc83 	bl	8001c3c <_ZN4core10EmptyEvent4postEv>
}
 8003336:	bf00      	nop
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	08003009 	.word	0x08003009

08003344 <_ZN3osc4QuadD1Ev>:
class Quad: public core::Component
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	4a13      	ldr	r2, [pc, #76]	; (800339c <_ZN3osc4QuadD1Ev+0x58>)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8003358:	331c      	adds	r3, #28
 800335a:	4618      	mov	r0, r3
 800335c:	f7fe fa44 	bl	80017e8 <_ZN4core10EmptyEventD1Ev>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8003366:	3304      	adds	r3, #4
 8003368:	4618      	mov	r0, r3
 800336a:	f7fe fa3d 	bl	80017e8 <_ZN4core10EmptyEventD1Ev>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8003374:	330c      	adds	r3, #12
 8003376:	4618      	mov	r0, r3
 8003378:	f7fe fa36 	bl	80017e8 <_ZN4core10EmptyEventD1Ev>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8003382:	3314      	adds	r3, #20
 8003384:	4618      	mov	r0, r3
 8003386:	f7fe fa2f 	bl	80017e8 <_ZN4core10EmptyEventD1Ev>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4618      	mov	r0, r3
 800338e:	f7fd fdbd 	bl	8000f0c <_ZN4core9ComponentD1Ev>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4618      	mov	r0, r3
 8003396:	3708      	adds	r7, #8
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	08008898 	.word	0x08008898

080033a0 <_ZN3osc4QuadD0Ev>:
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f7ff ffcb 	bl	8003344 <_ZN3osc4QuadD1Ev>
 80033ae:	f241 3154 	movw	r1, #4948	; 0x1354
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f002 fea8 	bl	8006108 <_ZdlPvj>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4618      	mov	r0, r3
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
	...

080033c4 <_ZN2ex4Test7StartUpEv>:
#include <console/log.h>
#include <test/example/example.h>

STATE_BODY(ex::Test::StartUp)
{
 80033c4:	b590      	push	{r4, r7, lr}
 80033c6:	b085      	sub	sp, #20
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
	ENTER_()
	{
//		LOG_PRINTF("START UP");
	}
	TRANSITION_(Event::TIMEOUT, Running){}
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	330c      	adds	r3, #12
 80033d4:	681c      	ldr	r4, [r3, #0]
 80033d6:	4b06      	ldr	r3, [pc, #24]	; (80033f0 <_ZN2ex4Test7StartUpEv+0x2c>)
 80033d8:	60bb      	str	r3, [r7, #8]
 80033da:	2300      	movs	r3, #0
 80033dc:	60fb      	str	r3, [r7, #12]
 80033de:	f107 0308 	add.w	r3, r7, #8
 80033e2:	cb0c      	ldmia	r3, {r2, r3}
 80033e4:	2100      	movs	r1, #0
 80033e6:	47a0      	blx	r4
//	EXIT_()
//	{
//		LOG_PRINTF("EXIT START UP");
//	}
}
 80033e8:	bf00      	nop
 80033ea:	3714      	adds	r7, #20
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd90      	pop	{r4, r7, pc}
 80033f0:	080033f5 	.word	0x080033f5

080033f4 <_ZN2ex4Test7RunningEv>:

STATE_BODY(ex::Test::Running)
{
 80033f4:	b590      	push	{r4, r7, lr}
 80033f6:	b085      	sub	sp, #20
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
	ENTER_()
	{
//		LOG_PRINTF("RUNNING");
	}
	TRANSITION_(Event::TIMEOUT, Pause){}
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	330c      	adds	r3, #12
 8003404:	681c      	ldr	r4, [r3, #0]
 8003406:	4b06      	ldr	r3, [pc, #24]	; (8003420 <_ZN2ex4Test7RunningEv+0x2c>)
 8003408:	60bb      	str	r3, [r7, #8]
 800340a:	2300      	movs	r3, #0
 800340c:	60fb      	str	r3, [r7, #12]
 800340e:	f107 0308 	add.w	r3, r7, #8
 8003412:	cb0c      	ldmia	r3, {r2, r3}
 8003414:	2100      	movs	r1, #0
 8003416:	47a0      	blx	r4
//	EXIT_()
//	{
//		LOG_PRINTF("EXIT RUNNING");
//	}
}
 8003418:	bf00      	nop
 800341a:	3714      	adds	r7, #20
 800341c:	46bd      	mov	sp, r7
 800341e:	bd90      	pop	{r4, r7, pc}
 8003420:	08003425 	.word	0x08003425

08003424 <_ZN2ex4Test5PauseEv>:

STATE_BODY(ex::Test::Pause)
{
 8003424:	b590      	push	{r4, r7, lr}
 8003426:	b085      	sub	sp, #20
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
	ENTER_()
	{
//		LOG_PRINTF("PAUSE");
	}
	TRANSITION_(Event::TIMEOUT, StartUp){}
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	330c      	adds	r3, #12
 8003434:	681c      	ldr	r4, [r3, #0]
 8003436:	4b06      	ldr	r3, [pc, #24]	; (8003450 <_ZN2ex4Test5PauseEv+0x2c>)
 8003438:	60bb      	str	r3, [r7, #8]
 800343a:	2300      	movs	r3, #0
 800343c:	60fb      	str	r3, [r7, #12]
 800343e:	f107 0308 	add.w	r3, r7, #8
 8003442:	cb0c      	ldmia	r3, {r2, r3}
 8003444:	2100      	movs	r1, #0
 8003446:	47a0      	blx	r4
//	EXIT_()
//	{
//		LOG_PRINTF("EXIT PAUSE");
//	}
}
 8003448:	bf00      	nop
 800344a:	3714      	adds	r7, #20
 800344c:	46bd      	mov	sp, r7
 800344e:	bd90      	pop	{r4, r7, pc}
 8003450:	080033c5 	.word	0x080033c5

08003454 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8003464:	68fa      	ldr	r2, [r7, #12]
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	4013      	ands	r3, r2
 800346a:	041a      	lsls	r2, r3, #16
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	43d9      	mvns	r1, r3
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	400b      	ands	r3, r1
 8003474:	431a      	orrs	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	619a      	str	r2, [r3, #24]
}
 800347a:	bf00      	nop
 800347c:	3714      	adds	r7, #20
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr

08003486 <_ZN4core13SimpleMachine9postEventEh>:
    void postEvent(uint8_t event)
 8003486:	b580      	push	{r7, lr}
 8003488:	b082      	sub	sp, #8
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
 800348e:	460b      	mov	r3, r1
 8003490:	70fb      	strb	r3, [r7, #3]
        postEvent_.post(event);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	3318      	adds	r3, #24
 8003496:	1cfa      	adds	r2, r7, #3
 8003498:	4611      	mov	r1, r2
 800349a:	4618      	mov	r0, r3
 800349c:	f7fe ff60 	bl	8002360 <_ZN4core10FixedEventIhE4postERKh>
    }
 80034a0:	bf00      	nop
 80034a2:	3708      	adds	r7, #8
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}

080034a8 <_ZN4core13SimpleMachine6check_EhMNS_7MachineEFvvE>:
    bool check_(uint8_t input, State state) override
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	4608      	mov	r0, r1
 80034b2:	4639      	mov	r1, r7
 80034b4:	e881 000c 	stmia.w	r1, {r2, r3}
 80034b8:	4603      	mov	r3, r0
 80034ba:	72fb      	strb	r3, [r7, #11]
        if (nextEvent_ != input) return false;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	7d1b      	ldrb	r3, [r3, #20]
 80034c0:	7afa      	ldrb	r2, [r7, #11]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d001      	beq.n	80034ca <_ZN4core13SimpleMachine6check_EhMNS_7MachineEFvvE+0x22>
 80034c6:	2300      	movs	r3, #0
 80034c8:	e007      	b.n	80034da <_ZN4core13SimpleMachine6check_EhMNS_7MachineEFvvE+0x32>
        nextState_ = state;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	3304      	adds	r3, #4
 80034ce:	463a      	mov	r2, r7
 80034d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80034d4:	e883 0003 	stmia.w	r3, {r0, r1}
        return true;
 80034d8:	2301      	movs	r3, #1
    }
 80034da:	4618      	mov	r0, r3
 80034dc:	3714      	adds	r7, #20
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr

080034e6 <_ZN4core13SimpleMachine6start_EMNS_7MachineEFvvE>:
    void start_(State s) override
 80034e6:	b580      	push	{r7, lr}
 80034e8:	b084      	sub	sp, #16
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	60f8      	str	r0, [r7, #12]
 80034ee:	1d3b      	adds	r3, r7, #4
 80034f0:	e883 0006 	stmia.w	r3, {r1, r2}
        currentState_ = s;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	330c      	adds	r3, #12
 80034f8:	1d3a      	adds	r2, r7, #4
 80034fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80034fe:	e883 0003 	stmia.w	r3, {r0, r1}
        nextEvent_ = ENTER;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	22fe      	movs	r2, #254	; 0xfe
 8003506:	751a      	strb	r2, [r3, #20]
        (this->*currentState_)();
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	6912      	ldr	r2, [r2, #16]
 800350e:	1052      	asrs	r2, r2, #1
 8003510:	1899      	adds	r1, r3, r2
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d102      	bne.n	8003524 <_ZN4core13SimpleMachine6start_EMNS_7MachineEFvvE+0x3e>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	e009      	b.n	8003538 <_ZN4core13SimpleMachine6start_EMNS_7MachineEFvvE+0x52>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	6912      	ldr	r2, [r2, #16]
 800352a:	1052      	asrs	r2, r2, #1
 800352c:	4413      	add	r3, r2
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68fa      	ldr	r2, [r7, #12]
 8003532:	68d2      	ldr	r2, [r2, #12]
 8003534:	4413      	add	r3, r2
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4608      	mov	r0, r1
 800353a:	4798      	blx	r3
    }
 800353c:	bf00      	nop
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <_ZN4core14EmptySignalOne7connectEPNS_10EmptyEventE>:
{

class EmptySignalOne
{
public:
    void connect(EmptyEvent* event){this->event_ = event;}
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	601a      	str	r2, [r3, #0]
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <_ZN4core14EmptySignalOne4emitEv>:
    void disconnect(){event_ = nullptr;}
    inline void emit(){if (event_ != nullptr) event_->post();}
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d004      	beq.n	800357a <_ZN4core14EmptySignalOne4emitEv+0x1a>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4618      	mov	r0, r3
 8003576:	f7fe fb61 	bl	8001c3c <_ZN4core10EmptyEvent4postEv>
 800357a:	bf00      	nop
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}

08003582 <_ZN3osc4Quad4plotEtttt>:
{
public:
    Quad(uint8_t c1, uint16_t c2, uint16_t c3, uint16_t c4);
    typedef void (osc::Quad::*State) (uint16_t, uint16_t, uint16_t, uint16_t);

    inline void plot(uint16_t v1, uint16_t v2, uint16_t v3, uint16_t v4)
 8003582:	b5b0      	push	{r4, r5, r7, lr}
 8003584:	b086      	sub	sp, #24
 8003586:	af02      	add	r7, sp, #8
 8003588:	60f8      	str	r0, [r7, #12]
 800358a:	4608      	mov	r0, r1
 800358c:	4611      	mov	r1, r2
 800358e:	461a      	mov	r2, r3
 8003590:	4603      	mov	r3, r0
 8003592:	817b      	strh	r3, [r7, #10]
 8003594:	460b      	mov	r3, r1
 8003596:	813b      	strh	r3, [r7, #8]
 8003598:	4613      	mov	r3, r2
 800359a:	80fb      	strh	r3, [r7, #6]
    {
        (this->*state_)(v1, v2, v3, v4);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	105b      	asrs	r3, r3, #1
 80035a2:	461a      	mov	r2, r3
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	1898      	adds	r0, r3, r2
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d00b      	beq.n	80035cc <_ZN3osc4Quad4plotEtttt+0x4a>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	105b      	asrs	r3, r3, #1
 80035ba:	461a      	mov	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	4413      	add	r3, r2
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	6852      	ldr	r2, [r2, #4]
 80035c6:	4413      	add	r3, r2
 80035c8:	681c      	ldr	r4, [r3, #0]
 80035ca:	e001      	b.n	80035d0 <_ZN3osc4Quad4plotEtttt+0x4e>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	685c      	ldr	r4, [r3, #4]
 80035d0:	88fd      	ldrh	r5, [r7, #6]
 80035d2:	893a      	ldrh	r2, [r7, #8]
 80035d4:	8979      	ldrh	r1, [r7, #10]
 80035d6:	8c3b      	ldrh	r3, [r7, #32]
 80035d8:	9300      	str	r3, [sp, #0]
 80035da:	462b      	mov	r3, r5
 80035dc:	47a0      	blx	r4
        c1_.lastVal = v1;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	897a      	ldrh	r2, [r7, #10]
 80035e2:	829a      	strh	r2, [r3, #20]
        c2_.lastVal = v2;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	893a      	ldrh	r2, [r7, #8]
 80035e8:	f8a3 24cc 	strh.w	r2, [r3, #1228]	; 0x4cc
        c3_.lastVal = v3;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	88fa      	ldrh	r2, [r7, #6]
 80035f0:	f8a3 2984 	strh.w	r2, [r3, #2436]	; 0x984
        c4_.lastVal = v4;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8c3a      	ldrh	r2, [r7, #32]
 80035f8:	f8a3 2e3c 	strh.w	r2, [r3, #3644]	; 0xe3c
    }
 80035fc:	bf00      	nop
 80035fe:	3710      	adds	r7, #16
 8003600:	46bd      	mov	sp, r7
 8003602:	bdb0      	pop	{r4, r5, r7, pc}

08003604 <_ZN4core13SimpleMachineD1Ev>:
class SimpleMachine: public core::Machine
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	4a08      	ldr	r2, [pc, #32]	; (8003630 <_ZN4core13SimpleMachineD1Ev+0x2c>)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	3318      	adds	r3, #24
 8003616:	4618      	mov	r0, r3
 8003618:	f7fe f8c4 	bl	80017a4 <_ZN4core10FixedEventIhED1Ev>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4618      	mov	r0, r3
 8003620:	f7fd fd9a 	bl	8001158 <_ZN4core7MachineD1Ev>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4618      	mov	r0, r3
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	080088f0 	.word	0x080088f0

08003634 <_ZN4core13SimpleMachineD0Ev>:
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f7ff ffe1 	bl	8003604 <_ZN4core13SimpleMachineD1Ev>
 8003642:	2134      	movs	r1, #52	; 0x34
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f002 fd5f 	bl	8006108 <_ZdlPvj>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4618      	mov	r0, r3
 800364e:	3708      	adds	r7, #8
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <_ZN2ex4TestD1Ev>:
#include <core/machine.h>
#include <core/signal.h>
#include <console/controller.h>
#include <oscilloscope/quad.h>

MACHINE(ex, Test)
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	4a13      	ldr	r2, [pc, #76]	; (80036ac <_ZN2ex4TestD1Ev+0x58>)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f503 53a2 	add.w	r3, r3, #5184	; 0x1440
 8003668:	4618      	mov	r0, r3
 800366a:	f000 fb5f 	bl	8003d2c <_ZN4core10FixedEventItED1Ev>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8003674:	3308      	adds	r3, #8
 8003676:	4618      	mov	r0, r3
 8003678:	f7fe f8b6 	bl	80017e8 <_ZN4core10EmptyEventD1Ev>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	33cc      	adds	r3, #204	; 0xcc
 8003680:	4618      	mov	r0, r3
 8003682:	f7ff fe5f 	bl	8003344 <_ZN3osc4QuadD1Ev>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	33b0      	adds	r3, #176	; 0xb0
 800368a:	4618      	mov	r0, r3
 800368c:	f000 fb70 	bl	8003d70 <_ZN4core10FixedEventImED1Ev>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	3398      	adds	r3, #152	; 0x98
 8003694:	4618      	mov	r0, r3
 8003696:	f7fe f8a7 	bl	80017e8 <_ZN4core10EmptyEventD1Ev>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4618      	mov	r0, r3
 800369e:	f7ff ffb1 	bl	8003604 <_ZN4core13SimpleMachineD1Ev>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4618      	mov	r0, r3
 80036a6:	3708      	adds	r7, #8
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	080088ac 	.word	0x080088ac

080036b0 <_ZN2ex4TestD0Ev>:
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f7ff ffcb 	bl	8003654 <_ZN2ex4TestD1Ev>
 80036be:	f641 21d8 	movw	r1, #6872	; 0x1ad8
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f002 fd20 	bl	8006108 <_ZdlPvj>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4618      	mov	r0, r3
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <_ZN2ex4Test8quadPlotEtttt>:
	M_TASK(plot)
	M_TASK(oscilloscope)
	M_EVENT(emptyEvent)
	M_EVENT(fixedEvent, uint32_t)

	O_QUAD(quad, 2,3,4,5)
 80036d2:	b590      	push	{r4, r7, lr}
 80036d4:	b087      	sub	sp, #28
 80036d6:	af02      	add	r7, sp, #8
 80036d8:	60f8      	str	r0, [r7, #12]
 80036da:	4608      	mov	r0, r1
 80036dc:	4611      	mov	r1, r2
 80036de:	461a      	mov	r2, r3
 80036e0:	4603      	mov	r3, r0
 80036e2:	817b      	strh	r3, [r7, #10]
 80036e4:	460b      	mov	r3, r1
 80036e6:	813b      	strh	r3, [r7, #8]
 80036e8:	4613      	mov	r3, r2
 80036ea:	80fb      	strh	r3, [r7, #6]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f103 00cc 	add.w	r0, r3, #204	; 0xcc
 80036f2:	88fc      	ldrh	r4, [r7, #6]
 80036f4:	893a      	ldrh	r2, [r7, #8]
 80036f6:	8979      	ldrh	r1, [r7, #10]
 80036f8:	8c3b      	ldrh	r3, [r7, #32]
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	4623      	mov	r3, r4
 80036fe:	f7ff ff40 	bl	8003582 <_ZN3osc4Quad4plotEtttt>
 8003702:	bf00      	nop
 8003704:	3714      	adds	r7, #20
 8003706:	46bd      	mov	sp, r7
 8003708:	bd90      	pop	{r4, r7, pc}
 800370a:	0000      	movs	r0, r0
 800370c:	0000      	movs	r0, r0
	...

08003710 <_ZN2ex4Test4initEv>:
#include <math.h>
#include <test/example/example.h>
#define PI 3.14159265358979323846

void ex::Test::init()
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b08a      	sub	sp, #40	; 0x28
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
    for (int i=0;i<400;i++)
 8003718:	2300      	movs	r3, #0
 800371a:	627b      	str	r3, [r7, #36]	; 0x24
 800371c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003722:	da58      	bge.n	80037d6 <_ZN2ex4Test4initEv+0xc6>
    {
        double v = ((double)i/200) * PI;
 8003724:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003726:	f7fc fefd 	bl	8000524 <__aeabi_i2d>
 800372a:	f04f 0200 	mov.w	r2, #0
 800372e:	4b4c      	ldr	r3, [pc, #304]	; (8003860 <_ZN2ex4Test4initEv+0x150>)
 8003730:	f7fd f88c 	bl	800084c <__aeabi_ddiv>
 8003734:	4602      	mov	r2, r0
 8003736:	460b      	mov	r3, r1
 8003738:	4610      	mov	r0, r2
 800373a:	4619      	mov	r1, r3
 800373c:	a346      	add	r3, pc, #280	; (adr r3, 8003858 <_ZN2ex4Test4initEv+0x148>)
 800373e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003742:	f7fc ff59 	bl	80005f8 <__aeabi_dmul>
 8003746:	4602      	mov	r2, r0
 8003748:	460b      	mov	r3, r1
 800374a:	e9c7 2306 	strd	r2, r3, [r7, #24]
        int16_t sine = (int16_t)(sin(v)*512.0);
 800374e:	ed97 0b06 	vldr	d0, [r7, #24]
 8003752:	f002 fd55 	bl	8006200 <sin>
 8003756:	ec51 0b10 	vmov	r0, r1, d0
 800375a:	f04f 0200 	mov.w	r2, #0
 800375e:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8003762:	f7fc ff49 	bl	80005f8 <__aeabi_dmul>
 8003766:	4602      	mov	r2, r0
 8003768:	460b      	mov	r3, r1
 800376a:	4610      	mov	r0, r2
 800376c:	4619      	mov	r1, r3
 800376e:	f7fd f9dd 	bl	8000b2c <__aeabi_d2iz>
 8003772:	4603      	mov	r3, r0
 8003774:	82fb      	strh	r3, [r7, #22]
        int16_t cosine = (int16_t)(cos(v)*512.0);
 8003776:	ed97 0b06 	vldr	d0, [r7, #24]
 800377a:	f002 fcf1 	bl	8006160 <cos>
 800377e:	ec51 0b10 	vmov	r0, r1, d0
 8003782:	f04f 0200 	mov.w	r2, #0
 8003786:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 800378a:	f7fc ff35 	bl	80005f8 <__aeabi_dmul>
 800378e:	4602      	mov	r2, r0
 8003790:	460b      	mov	r3, r1
 8003792:	4610      	mov	r0, r2
 8003794:	4619      	mov	r1, r3
 8003796:	f7fd f9c9 	bl	8000b2c <__aeabi_d2iz>
 800379a:	4603      	mov	r3, r0
 800379c:	82bb      	strh	r3, [r7, #20]
        sine_[i] = sine + 512;
 800379e:	8afb      	ldrh	r3, [r7, #22]
 80037a0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80037a4:	b299      	uxth	r1, r3
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037aa:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	4413      	add	r3, r2
 80037b2:	460a      	mov	r2, r1
 80037b4:	809a      	strh	r2, [r3, #4]
        cosine_[i] = cosine + 512;
 80037b6:	8abb      	ldrh	r3, [r7, #20]
 80037b8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80037bc:	b299      	uxth	r1, r3
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c2:	f603 33c8 	addw	r3, r3, #3016	; 0xbc8
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	4413      	add	r3, r2
 80037ca:	460a      	mov	r2, r1
 80037cc:	809a      	strh	r2, [r3, #4]
    for (int i=0;i<400;i++)
 80037ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d0:	3301      	adds	r3, #1
 80037d2:	627b      	str	r3, [r7, #36]	; 0x24
 80037d4:	e7a2      	b.n	800371c <_ZN2ex4Test4initEv+0xc>
    }

    plotTask_.start(2); //100Hz
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	3358      	adds	r3, #88	; 0x58
 80037da:	f04f 32ff 	mov.w	r2, #4294967295
 80037de:	2102      	movs	r1, #2
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7ff f98b 	bl	8002afc <_ZN4core4Task5startEml>
    oscilloscopeTask_.start(1);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	3378      	adds	r3, #120	; 0x78
 80037ea:	f04f 32ff 	mov.w	r2, #4294967295
 80037ee:	2101      	movs	r1, #1
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff f983 	bl	8002afc <_ZN4core4Task5startEml>

    emptySignal.connect(&emptySignalReceivedEvent);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f503 52a1 	add.w	r2, r3, #5152	; 0x1420
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8003802:	3308      	adds	r3, #8
 8003804:	4619      	mov	r1, r3
 8003806:	4610      	mov	r0, r2
 8003808:	f7ff fe9c 	bl	8003544 <_ZN4core14EmptySignalOne7connectEPNS_10EmptyEventE>
    fixedSignal.connect(&fixedSignalReceivedEvent);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8003812:	3304      	adds	r3, #4
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	f502 52a2 	add.w	r2, r2, #5184	; 0x1440
 800381a:	4611      	mov	r1, r2
 800381c:	4618      	mov	r0, r3
 800381e:	f000 f9cd 	bl	8003bbc <_ZN4core9SignalOneINS_10FixedEventItEEtE7connectEPS2_>

	timeoutTask_.start(10);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	3338      	adds	r3, #56	; 0x38
 8003826:	f04f 32ff 	mov.w	r2, #4294967295
 800382a:	210a      	movs	r1, #10
 800382c:	4618      	mov	r0, r3
 800382e:	f7ff f965 	bl	8002afc <_ZN4core4Task5startEml>
	SM_START(StartUp);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	3310      	adds	r3, #16
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a09      	ldr	r2, [pc, #36]	; (8003864 <_ZN2ex4Test4initEv+0x154>)
 800383e:	60fa      	str	r2, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	613a      	str	r2, [r7, #16]
 8003844:	f107 020c 	add.w	r2, r7, #12
 8003848:	ca06      	ldmia	r2, {r1, r2}
 800384a:	4798      	blx	r3
}
 800384c:	bf00      	nop
 800384e:	3728      	adds	r7, #40	; 0x28
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	f3af 8000 	nop.w
 8003858:	54442d18 	.word	0x54442d18
 800385c:	400921fb 	.word	0x400921fb
 8003860:	40690000 	.word	0x40690000
 8003864:	080033c5 	.word	0x080033c5

08003868 <_ZN2ex4Test12plotHandler_Ev>:

M_TASK_HANDLER(ex::Test, plot)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
	emptySignal.emit();
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8003876:	4618      	mov	r0, r3
 8003878:	f7ff fe72 	bl	8003560 <_ZN4core14EmptySignalOne4emitEv>
	fixedSignal.emit(cosine_[angle_]);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f503 52a1 	add.w	r2, r3, #5152	; 0x1420
 8003882:	3204      	adds	r2, #4
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 800388a:	3310      	adds	r3, #16
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f603 33c8 	addw	r3, r3, #3016	; 0xbc8
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	6879      	ldr	r1, [r7, #4]
 8003896:	440b      	add	r3, r1
 8003898:	3304      	adds	r3, #4
 800389a:	4619      	mov	r1, r3
 800389c:	4610      	mov	r0, r2
 800389e:	f000 f99b 	bl	8003bd8 <_ZN4core9SignalOneINS_10FixedEventItEEtE4emitERt>
	if (++angle_>=400) angle_=0;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 80038a8:	3310      	adds	r3, #16
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	1c5a      	adds	r2, r3, #1
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 80038b4:	3310      	adds	r3, #16
 80038b6:	601a      	str	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 80038be:	3310      	adds	r3, #16
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f240 128f 	movw	r2, #399	; 0x18f
 80038c6:	4293      	cmp	r3, r2
 80038c8:	bf8c      	ite	hi
 80038ca:	2301      	movhi	r3, #1
 80038cc:	2300      	movls	r3, #0
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d005      	beq.n	80038e0 <_ZN2ex4Test12plotHandler_Ev+0x78>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 80038da:	3310      	adds	r3, #16
 80038dc:	2200      	movs	r2, #0
 80038de:	601a      	str	r2, [r3, #0]
}
 80038e0:	bf00      	nop
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <_ZN2ex4Test20oscilloscopeHandler_Ev>:

M_TASK_HANDLER(ex::Test, oscilloscope)
{
 80038e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038ec:	b084      	sub	sp, #16
 80038ee:	af02      	add	r7, sp, #8
 80038f0:	6078      	str	r0, [r7, #4]
	static uint16_t angle;
    //singlePlot(sine_[angle] + rand()%10);
//    dualPlot(sine_[angle_] + rand()%10, cosine_[angle_] + rand()%10);
    //triplePlot(sine_[angle] + rand()%10, cosine_[angle] + rand()%10, cosine_[angle]/2 + rand()%5);
    quadPlot(sine_[angle] + rand()%10, cosine_[angle] + rand()%10, cosine_[angle]/2 + rand()%5, sine_[angle]/2 + rand()%5);
 80038f2:	4b43      	ldr	r3, [pc, #268]	; (8003a00 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x118>)
 80038f4:	881b      	ldrh	r3, [r3, #0]
 80038f6:	687a      	ldr	r2, [r7, #4]
 80038f8:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	4413      	add	r3, r2
 8003900:	889c      	ldrh	r4, [r3, #4]
 8003902:	f003 fdad 	bl	8007460 <rand>
 8003906:	4602      	mov	r2, r0
 8003908:	4b3e      	ldr	r3, [pc, #248]	; (8003a04 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x11c>)
 800390a:	fb83 1302 	smull	r1, r3, r3, r2
 800390e:	1099      	asrs	r1, r3, #2
 8003910:	17d3      	asrs	r3, r2, #31
 8003912:	1ac9      	subs	r1, r1, r3
 8003914:	460b      	mov	r3, r1
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	440b      	add	r3, r1
 800391a:	005b      	lsls	r3, r3, #1
 800391c:	1ad1      	subs	r1, r2, r3
 800391e:	b28b      	uxth	r3, r1
 8003920:	4423      	add	r3, r4
 8003922:	b29d      	uxth	r5, r3
 8003924:	4b36      	ldr	r3, [pc, #216]	; (8003a00 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x118>)
 8003926:	881b      	ldrh	r3, [r3, #0]
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	f603 33c8 	addw	r3, r3, #3016	; 0xbc8
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	4413      	add	r3, r2
 8003932:	889c      	ldrh	r4, [r3, #4]
 8003934:	f003 fd94 	bl	8007460 <rand>
 8003938:	4602      	mov	r2, r0
 800393a:	4b32      	ldr	r3, [pc, #200]	; (8003a04 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x11c>)
 800393c:	fb83 1302 	smull	r1, r3, r3, r2
 8003940:	1099      	asrs	r1, r3, #2
 8003942:	17d3      	asrs	r3, r2, #31
 8003944:	1ac9      	subs	r1, r1, r3
 8003946:	460b      	mov	r3, r1
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	440b      	add	r3, r1
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	1ad1      	subs	r1, r2, r3
 8003950:	b28b      	uxth	r3, r1
 8003952:	4423      	add	r3, r4
 8003954:	b29e      	uxth	r6, r3
 8003956:	4b2a      	ldr	r3, [pc, #168]	; (8003a00 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x118>)
 8003958:	881b      	ldrh	r3, [r3, #0]
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	f603 33c8 	addw	r3, r3, #3016	; 0xbc8
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	4413      	add	r3, r2
 8003964:	889b      	ldrh	r3, [r3, #4]
 8003966:	085b      	lsrs	r3, r3, #1
 8003968:	b29c      	uxth	r4, r3
 800396a:	f003 fd79 	bl	8007460 <rand>
 800396e:	4602      	mov	r2, r0
 8003970:	4b24      	ldr	r3, [pc, #144]	; (8003a04 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x11c>)
 8003972:	fb83 1302 	smull	r1, r3, r3, r2
 8003976:	1059      	asrs	r1, r3, #1
 8003978:	17d3      	asrs	r3, r2, #31
 800397a:	1ac9      	subs	r1, r1, r3
 800397c:	460b      	mov	r3, r1
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	440b      	add	r3, r1
 8003982:	1ad1      	subs	r1, r2, r3
 8003984:	b28b      	uxth	r3, r1
 8003986:	4423      	add	r3, r4
 8003988:	fa1f f883 	uxth.w	r8, r3
 800398c:	4b1c      	ldr	r3, [pc, #112]	; (8003a00 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x118>)
 800398e:	881b      	ldrh	r3, [r3, #0]
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	4413      	add	r3, r2
 800399a:	889b      	ldrh	r3, [r3, #4]
 800399c:	085b      	lsrs	r3, r3, #1
 800399e:	b29c      	uxth	r4, r3
 80039a0:	f003 fd5e 	bl	8007460 <rand>
 80039a4:	4602      	mov	r2, r0
 80039a6:	4b17      	ldr	r3, [pc, #92]	; (8003a04 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x11c>)
 80039a8:	fb83 1302 	smull	r1, r3, r3, r2
 80039ac:	1059      	asrs	r1, r3, #1
 80039ae:	17d3      	asrs	r3, r2, #31
 80039b0:	1ac9      	subs	r1, r1, r3
 80039b2:	460b      	mov	r3, r1
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	440b      	add	r3, r1
 80039b8:	1ad1      	subs	r1, r2, r3
 80039ba:	b28b      	uxth	r3, r1
 80039bc:	4423      	add	r3, r4
 80039be:	b29b      	uxth	r3, r3
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	4643      	mov	r3, r8
 80039c4:	4632      	mov	r2, r6
 80039c6:	4629      	mov	r1, r5
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f7ff fe82 	bl	80036d2 <_ZN2ex4Test8quadPlotEtttt>
    if (++angle>=400) angle=0;
 80039ce:	4b0c      	ldr	r3, [pc, #48]	; (8003a00 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x118>)
 80039d0:	881b      	ldrh	r3, [r3, #0]
 80039d2:	3301      	adds	r3, #1
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	4b0a      	ldr	r3, [pc, #40]	; (8003a00 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x118>)
 80039d8:	801a      	strh	r2, [r3, #0]
 80039da:	4b09      	ldr	r3, [pc, #36]	; (8003a00 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x118>)
 80039dc:	881b      	ldrh	r3, [r3, #0]
 80039de:	f240 128f 	movw	r2, #399	; 0x18f
 80039e2:	4293      	cmp	r3, r2
 80039e4:	bf8c      	ite	hi
 80039e6:	2301      	movhi	r3, #1
 80039e8:	2300      	movls	r3, #0
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d002      	beq.n	80039f6 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x10e>
 80039f0:	4b03      	ldr	r3, [pc, #12]	; (8003a00 <_ZN2ex4Test20oscilloscopeHandler_Ev+0x118>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	801a      	strh	r2, [r3, #0]
}
 80039f6:	bf00      	nop
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a00:	2000109c 	.word	0x2000109c
 8003a04:	66666667 	.word	0x66666667

08003a08 <_ZN2ex4Test15timeoutHandler_Ev>:

M_TASK_HANDLER(ex::Test, timeout)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
	emptyEventEvent.post();
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	3398      	adds	r3, #152	; 0x98
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7fe f911 	bl	8001c3c <_ZN4core10EmptyEvent4postEv>
	fixedEventEvent.post(count_++);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f103 00b0 	add.w	r0, r3, #176	; 0xb0
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 8003a26:	330c      	adds	r3, #12
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	1c51      	adds	r1, r2, #1
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 8003a32:	330c      	adds	r3, #12
 8003a34:	6019      	str	r1, [r3, #0]
 8003a36:	60fa      	str	r2, [r7, #12]
 8003a38:	f107 030c 	add.w	r3, r7, #12
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	f000 f8de 	bl	8003bfe <_ZN4core10FixedEventImE4postERKm>

	SM_POST(Event::TIMEOUT);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2100      	movs	r1, #0
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7ff fd1d 	bl	8003486 <_ZN4core13SimpleMachine9postEventEh>
}
 8003a4c:	bf00      	nop
 8003a4e:	3710      	adds	r7, #16
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <_ZN2ex4Test18emptyEventHandler_Ev>:

M_EVENT_HANDLER(ex::Test, emptyEvent)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
//	LOG_PRINTF("EmptyEvent");
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <_ZN2ex4Test18fixedEventHandler_ERKm>:

M_EVENT_HANDLER(ex::Test, fixedEvent, uint32_t)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
//	LOG_PRINTF("FixedEvent %d", event);
}
 8003a72:	bf00      	nop
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr

08003a7e <_ZN2ex4Test27emptySignalReceivedHandler_Ev>:

M_EVENT_HANDLER(ex::Test, emptySignalReceived)
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b082      	sub	sp, #8
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
    console::Controller::instance().plot(0, sine_[angle_]);
 8003a86:	f7fe f87f 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 8003a90:	3310      	adds	r3, #16
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	4413      	add	r3, r2
 8003a9e:	889b      	ldrh	r3, [r3, #4]
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	2100      	movs	r1, #0
 8003aa4:	f7fe fcb8 	bl	8002418 <_ZN7console10Controller4plotEhl>
}
 8003aa8:	bf00      	nop
 8003aaa:	3708      	adds	r7, #8
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <_ZN2ex4Test27fixedSignalReceivedHandler_ERKt>:

M_EVENT_HANDLER(ex::Test, fixedSignalReceived, uint16_t)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
	console::Controller::instance().plot(1, event);
 8003aba:	f7fe f865 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	881b      	ldrh	r3, [r3, #0]
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	f7fe fca7 	bl	8002418 <_ZN7console10Controller4plotEhl>
}
 8003aca:	bf00      	nop
 8003acc:	3708      	adds	r7, #8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
	...

08003ad4 <_ZN2ex4Test20startCommandHandler_Ev>:

U_ACTION_HANDLER(ex::Test, start)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
	LOG_PRINTF("START");
 8003adc:	f7fe f854 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	4906      	ldr	r1, [pc, #24]	; (8003afc <_ZN2ex4Test20startCommandHandler_Ev+0x28>)
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7fd fcb0 	bl	800144a <_ZN7console10Controller6printfEPKcz>
	LL_GPIO_TogglePin(GPIOA, LL_GPIO_PIN_5);
 8003aea:	2120      	movs	r1, #32
 8003aec:	4804      	ldr	r0, [pc, #16]	; (8003b00 <_ZN2ex4Test20startCommandHandler_Ev+0x2c>)
 8003aee:	f7ff fcb1 	bl	8003454 <LL_GPIO_TogglePin>
}
 8003af2:	bf00      	nop
 8003af4:	3708      	adds	r7, #8
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	08008794 	.word	0x08008794
 8003b00:	40020000 	.word	0x40020000

08003b04 <_ZN2ex4Test19stopCommandHandler_Ev>:

U_ACTION_HANDLER(ex::Test, stop)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
	LOG_PRINTF("STOP");
 8003b0c:	f7fe f83c 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 8003b10:	4603      	mov	r3, r0
 8003b12:	4904      	ldr	r1, [pc, #16]	; (8003b24 <_ZN2ex4Test19stopCommandHandler_Ev+0x20>)
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7fd fc98 	bl	800144a <_ZN7console10Controller6printfEPKcz>
}
 8003b1a:	bf00      	nop
 8003b1c:	3708      	adds	r7, #8
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	0800879c 	.word	0x0800879c

08003b28 <_ZN2ex4Test22integerCommandHandler_El>:

U_INTEGER_HANDLER(ex::Test, integer)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
	LOG_PRINTF("Integer: %d", value);
 8003b32:	f7fe f829 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 8003b36:	4603      	mov	r3, r0
 8003b38:	683a      	ldr	r2, [r7, #0]
 8003b3a:	4904      	ldr	r1, [pc, #16]	; (8003b4c <_ZN2ex4Test22integerCommandHandler_El+0x24>)
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7fd fc84 	bl	800144a <_ZN7console10Controller6printfEPKcz>
}
 8003b42:	bf00      	nop
 8003b44:	3708      	adds	r7, #8
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	080087a4 	.word	0x080087a4

08003b50 <_ZN2ex4Test19nameCommandHandler_EhPh>:

U_TEXT_HANDLER(ex::Test, name)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	460b      	mov	r3, r1
 8003b5a:	607a      	str	r2, [r7, #4]
 8003b5c:	72fb      	strb	r3, [r7, #11]
	int i = 0;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	617b      	str	r3, [r7, #20]
	for(; i < length; i++)
 8003b62:	7afb      	ldrb	r3, [r7, #11]
 8003b64:	697a      	ldr	r2, [r7, #20]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	da0f      	bge.n	8003b8a <_ZN2ex4Test19nameCommandHandler_EhPh+0x3a>
	{
		name_[i] = data[i];
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	4413      	add	r3, r2
 8003b70:	7819      	ldrb	r1, [r3, #0]
 8003b72:	68fa      	ldr	r2, [r7, #12]
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	4413      	add	r3, r2
 8003b78:	f503 53d5 	add.w	r3, r3, #6816	; 0x1aa0
 8003b7c:	3314      	adds	r3, #20
 8003b7e:	460a      	mov	r2, r1
 8003b80:	701a      	strb	r2, [r3, #0]
	for(; i < length; i++)
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	3301      	adds	r3, #1
 8003b86:	617b      	str	r3, [r7, #20]
 8003b88:	e7eb      	b.n	8003b62 <_ZN2ex4Test19nameCommandHandler_EhPh+0x12>
	}
	name_[i] = 0;
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	4413      	add	r3, r2
 8003b90:	f503 53d5 	add.w	r3, r3, #6816	; 0x1aa0
 8003b94:	3314      	adds	r3, #20
 8003b96:	2200      	movs	r2, #0
 8003b98:	701a      	strb	r2, [r3, #0]
	LOG_PRINTF("%s", name_);
 8003b9a:	f7fd fff5 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f503 53d5 	add.w	r3, r3, #6816	; 0x1aa0
 8003ba4:	3314      	adds	r3, #20
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	4903      	ldr	r1, [pc, #12]	; (8003bb8 <_ZN2ex4Test19nameCommandHandler_EhPh+0x68>)
 8003baa:	f7fd fc4e 	bl	800144a <_ZN7console10Controller6printfEPKcz>
}
 8003bae:	bf00      	nop
 8003bb0:	3718      	adds	r7, #24
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	080087b0 	.word	0x080087b0

08003bbc <_ZN4core9SignalOneINS_10FixedEventItEEtE7connectEPS2_>:

template <typename EV, typename E>
class SignalOne
{
public:
    void connect(EV* event){this->event_ = event;}
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	601a      	str	r2, [r3, #0]
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <_ZN4core9SignalOneINS_10FixedEventItEEtE4emitERt>:
    void disconnect(){event_ = nullptr;}
    inline void emit(E& e){if (event_ != nullptr) event_->post(e);}
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d005      	beq.n	8003bf6 <_ZN4core9SignalOneINS_10FixedEventItEEtE4emitERt+0x1e>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	6839      	ldr	r1, [r7, #0]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f000 f82b 	bl	8003c4c <_ZN4core10FixedEventItE4postERKt>
 8003bf6:	bf00      	nop
 8003bf8:	3708      	adds	r7, #8
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <_ZN4core10FixedEventImE4postERKm>:
    void post(const E& e)
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b084      	sub	sp, #16
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
 8003c06:	6039      	str	r1, [r7, #0]
    	void* p = pool_->Alloc();
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f000 f845 	bl	8003c9c <_ZN7MemPoolImE5AllocEv>
 8003c12:	60f8      	str	r0, [r7, #12]
    	if(p  == nullptr)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d014      	beq.n	8003c44 <_ZN4core10FixedEventImE4postERKm+0x46>
    	container_.payload_ = p;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	609a      	str	r2, [r3, #8]
    	memcpy(container_.payload_, &e, sizeof(E));
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	6812      	ldr	r2, [r2, #0]
 8003c28:	601a      	str	r2, [r3, #0]
    	core::Engine::instance().events().post(container_);
 8003c2a:	f7fd ff77 	bl	8001b1c <_ZN4core6Engine8instanceEv>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7fd ff5e 	bl	8001af2 <_ZN4core6Engine6eventsEv>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	3304      	adds	r3, #4
 8003c3a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003c3e:	f7fd feea 	bl	8001a16 <_ZN4core10EventQueue4postENS_9ContainerE>
 8003c42:	e000      	b.n	8003c46 <_ZN4core10FixedEventImE4postERKm+0x48>
    		return;
 8003c44:	bf00      	nop
    }
 8003c46:	3710      	adds	r7, #16
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <_ZN4core10FixedEventItE4postERKt>:
    void post(const E& e)
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
    	void* p = pool_->Alloc();
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f000 f842 	bl	8003ce4 <_ZN7MemPoolItE5AllocEv>
 8003c60:	60f8      	str	r0, [r7, #12]
    	if(p  == nullptr)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d015      	beq.n	8003c94 <_ZN4core10FixedEventItE4postERKt+0x48>
    	container_.payload_ = p;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	609a      	str	r2, [r3, #8]
    	memcpy(container_.payload_, &e, sizeof(E));
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	8812      	ldrh	r2, [r2, #0]
 8003c76:	b292      	uxth	r2, r2
 8003c78:	801a      	strh	r2, [r3, #0]
    	core::Engine::instance().events().post(container_);
 8003c7a:	f7fd ff4f 	bl	8001b1c <_ZN4core6Engine8instanceEv>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7fd ff36 	bl	8001af2 <_ZN4core6Engine6eventsEv>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	3304      	adds	r3, #4
 8003c8a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003c8e:	f7fd fec2 	bl	8001a16 <_ZN4core10EventQueue4postENS_9ContainerE>
 8003c92:	e000      	b.n	8003c96 <_ZN4core10FixedEventItE4postERKt+0x4a>
    		return;
 8003c94:	bf00      	nop
    }
 8003c96:	3710      	adds	r7, #16
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <_ZN7MemPoolImE5AllocEv>:
    void* Alloc()
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
        if(nullptr == m_pMemBlock   || nullptr == m_pFreeMemBlock)	// Pool Full
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d003      	beq.n	8003cb4 <_ZN7MemPoolImE5AllocEv+0x18>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d101      	bne.n	8003cb8 <_ZN7MemPoolImE5AllocEv+0x1c>
			return nullptr;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	e00f      	b.n	8003cd8 <_ZN7MemPoolImE5AllocEv+0x3c>
        struct _Unit *pCurUnit = m_pFreeMemBlock;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	60fb      	str	r3, [r7, #12]
        m_pFreeMemBlock = pCurUnit->pNext;  //Get a unit from free linkedlist.
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	609a      	str	r2, [r3, #8]
        pCurUnit->pNext = m_pAllocatedMemBlock;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	685a      	ldr	r2, [r3, #4]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	601a      	str	r2, [r3, #0]
        m_pAllocatedMemBlock = pCurUnit;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	68fa      	ldr	r2, [r7, #12]
 8003cd2:	605a      	str	r2, [r3, #4]
        return (void *)((char *)pCurUnit + sizeof(struct _Unit) );
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	3304      	adds	r3, #4
    }
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3714      	adds	r7, #20
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <_ZN7MemPoolItE5AllocEv>:
    void* Alloc()
 8003ce4:	b480      	push	{r7}
 8003ce6:	b085      	sub	sp, #20
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
        if(nullptr == m_pMemBlock   || nullptr == m_pFreeMemBlock)	// Pool Full
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d003      	beq.n	8003cfc <_ZN7MemPoolItE5AllocEv+0x18>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d101      	bne.n	8003d00 <_ZN7MemPoolItE5AllocEv+0x1c>
			return nullptr;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	e00f      	b.n	8003d20 <_ZN7MemPoolItE5AllocEv+0x3c>
        struct _Unit *pCurUnit = m_pFreeMemBlock;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	60fb      	str	r3, [r7, #12]
        m_pFreeMemBlock = pCurUnit->pNext;  //Get a unit from free linkedlist.
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	609a      	str	r2, [r3, #8]
        pCurUnit->pNext = m_pAllocatedMemBlock;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685a      	ldr	r2, [r3, #4]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	601a      	str	r2, [r3, #0]
        m_pAllocatedMemBlock = pCurUnit;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	605a      	str	r2, [r3, #4]
        return (void *)((char *)pCurUnit + sizeof(struct _Unit) );
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	3304      	adds	r3, #4
    }
 8003d20:	4618      	mov	r0, r3
 8003d22:	3714      	adds	r7, #20
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr

08003d2c <_ZN4core10FixedEventItED1Ev>:
class FixedEvent: public Event
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	4a05      	ldr	r2, [pc, #20]	; (8003d4c <_ZN4core10FixedEventItED1Ev+0x20>)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	601a      	str	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7fd f905 	bl	8000f4c <_ZN4core5EventD1Ev>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4618      	mov	r0, r3
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	080088c8 	.word	0x080088c8

08003d50 <_ZN4core10FixedEventItED0Ev>:
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f7ff ffe7 	bl	8003d2c <_ZN4core10FixedEventItED1Ev>
 8003d5e:	211c      	movs	r1, #28
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f002 f9d1 	bl	8006108 <_ZdlPvj>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3708      	adds	r7, #8
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <_ZN4core10FixedEventImED1Ev>:
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	4a05      	ldr	r2, [pc, #20]	; (8003d90 <_ZN4core10FixedEventImED1Ev+0x20>)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	601a      	str	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7fd f8e3 	bl	8000f4c <_ZN4core5EventD1Ev>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3708      	adds	r7, #8
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	080088dc 	.word	0x080088dc

08003d94 <_ZN4core10FixedEventImED0Ev>:
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f7ff ffe7 	bl	8003d70 <_ZN4core10FixedEventImED1Ev>
 8003da2:	211c      	movs	r1, #28
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f002 f9af 	bl	8006108 <_ZdlPvj>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4618      	mov	r0, r3
 8003dae:	3708      	adds	r7, #8
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <_ZN4core10FixedEventItE7executeEv>:
    void execute() override
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
    	E* e = (E*)container_.payload_;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	60fb      	str	r3, [r7, #12]
        (component_->*handler_)(*e);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6952      	ldr	r2, [r2, #20]
 8003dca:	1052      	asrs	r2, r2, #1
 8003dcc:	1898      	adds	r0, r3, r2
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	f003 0301 	and.w	r3, r3, #1
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d102      	bne.n	8003de0 <_ZN4core10FixedEventItE7executeEv+0x2c>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	e00a      	b.n	8003df6 <_ZN4core10FixedEventItE7executeEv+0x42>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	6952      	ldr	r2, [r2, #20]
 8003de8:	1052      	asrs	r2, r2, #1
 8003dea:	4413      	add	r3, r2
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	6912      	ldr	r2, [r2, #16]
 8003df2:	4413      	add	r3, r2
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68f9      	ldr	r1, [r7, #12]
 8003df8:	4798      	blx	r3
        pool_->Free(e);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	68f9      	ldr	r1, [r7, #12]
 8003e00:	4618      	mov	r0, r3
 8003e02:	f000 f831 	bl	8003e68 <_ZN7MemPoolItE4FreeEPt>
    }
 8003e06:	bf00      	nop
 8003e08:	3710      	adds	r7, #16
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <_ZN4core10FixedEventImE7executeEv>:
    void execute() override
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b084      	sub	sp, #16
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
    	E* e = (E*)container_.payload_;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	60fb      	str	r3, [r7, #12]
        (component_->*handler_)(*e);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	6952      	ldr	r2, [r2, #20]
 8003e24:	1052      	asrs	r2, r2, #1
 8003e26:	1898      	adds	r0, r3, r2
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	695b      	ldr	r3, [r3, #20]
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d102      	bne.n	8003e3a <_ZN4core10FixedEventImE7executeEv+0x2c>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	e00a      	b.n	8003e50 <_ZN4core10FixedEventImE7executeEv+0x42>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	6952      	ldr	r2, [r2, #20]
 8003e42:	1052      	asrs	r2, r2, #1
 8003e44:	4413      	add	r3, r2
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6912      	ldr	r2, [r2, #16]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68f9      	ldr	r1, [r7, #12]
 8003e52:	4798      	blx	r3
        pool_->Free(e);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	68f9      	ldr	r1, [r7, #12]
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 f839 	bl	8003ed2 <_ZN7MemPoolImE4FreeEPm>
    }
 8003e60:	bf00      	nop
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <_ZN7MemPoolItE4FreeEPt>:
    void Free(T* p)
 8003e68:	b480      	push	{r7}
 8003e6a:	b087      	sub	sp, #28
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	6039      	str	r1, [r7, #0]
		struct _Unit *pCurUnit = (struct _Unit *)((char *)p - sizeof(struct _Unit) );
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	3b04      	subs	r3, #4
 8003e76:	60fb      	str	r3, [r7, #12]
		struct _Unit* prev = nullptr;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	617b      	str	r3, [r7, #20]
		for(struct _Unit* it = m_pAllocatedMemBlock; it!= nullptr; it = it->pNext)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	613b      	str	r3, [r7, #16]
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d01e      	beq.n	8003ec6 <_ZN7MemPoolItE4FreeEPt+0x5e>
			if(it == pCurUnit)
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d114      	bne.n	8003eba <_ZN7MemPoolItE4FreeEPt+0x52>
				if(prev == nullptr) m_pAllocatedMemBlock = it->pNext;
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d104      	bne.n	8003ea0 <_ZN7MemPoolItE4FreeEPt+0x38>
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	605a      	str	r2, [r3, #4]
 8003e9e:	e003      	b.n	8003ea8 <_ZN7MemPoolItE4FreeEPt+0x40>
				else prev->pNext = it->pNext;
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	601a      	str	r2, [r3, #0]
				pCurUnit->pNext = m_pFreeMemBlock;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	689a      	ldr	r2, [r3, #8]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	601a      	str	r2, [r3, #0]
				m_pFreeMemBlock = pCurUnit;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	609a      	str	r2, [r3, #8]
				break;
 8003eb6:	bf00      	nop
    }
 8003eb8:	e005      	b.n	8003ec6 <_ZN7MemPoolItE4FreeEPt+0x5e>
			prev = it;
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	617b      	str	r3, [r7, #20]
		for(struct _Unit* it = m_pAllocatedMemBlock; it!= nullptr; it = it->pNext)
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	613b      	str	r3, [r7, #16]
 8003ec4:	e7dd      	b.n	8003e82 <_ZN7MemPoolItE4FreeEPt+0x1a>
    }
 8003ec6:	bf00      	nop
 8003ec8:	371c      	adds	r7, #28
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr

08003ed2 <_ZN7MemPoolImE4FreeEPm>:
    void Free(T* p)
 8003ed2:	b480      	push	{r7}
 8003ed4:	b087      	sub	sp, #28
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
 8003eda:	6039      	str	r1, [r7, #0]
		struct _Unit *pCurUnit = (struct _Unit *)((char *)p - sizeof(struct _Unit) );
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	3b04      	subs	r3, #4
 8003ee0:	60fb      	str	r3, [r7, #12]
		struct _Unit* prev = nullptr;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	617b      	str	r3, [r7, #20]
		for(struct _Unit* it = m_pAllocatedMemBlock; it!= nullptr; it = it->pNext)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	613b      	str	r3, [r7, #16]
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d01e      	beq.n	8003f30 <_ZN7MemPoolImE4FreeEPm+0x5e>
			if(it == pCurUnit)
 8003ef2:	693a      	ldr	r2, [r7, #16]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d114      	bne.n	8003f24 <_ZN7MemPoolImE4FreeEPm+0x52>
				if(prev == nullptr) m_pAllocatedMemBlock = it->pNext;
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d104      	bne.n	8003f0a <_ZN7MemPoolImE4FreeEPm+0x38>
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	605a      	str	r2, [r3, #4]
 8003f08:	e003      	b.n	8003f12 <_ZN7MemPoolImE4FreeEPm+0x40>
				else prev->pNext = it->pNext;
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	601a      	str	r2, [r3, #0]
				pCurUnit->pNext = m_pFreeMemBlock;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689a      	ldr	r2, [r3, #8]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	601a      	str	r2, [r3, #0]
				m_pFreeMemBlock = pCurUnit;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	609a      	str	r2, [r3, #8]
				break;
 8003f20:	bf00      	nop
    }
 8003f22:	e005      	b.n	8003f30 <_ZN7MemPoolImE4FreeEPm+0x5e>
			prev = it;
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	617b      	str	r3, [r7, #20]
		for(struct _Unit* it = m_pAllocatedMemBlock; it!= nullptr; it = it->pNext)
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	613b      	str	r3, [r7, #16]
 8003f2e:	e7dd      	b.n	8003eec <_ZN7MemPoolImE4FreeEPm+0x1a>
    }
 8003f30:	bf00      	nop
 8003f32:	371c      	adds	r7, #28
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <_ZN4core13SimpleMachine7executeERh>:
    void execute(uint8_t& event)
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b082      	sub	sp, #8
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
        nextState_ = nullptr;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	605a      	str	r2, [r3, #4]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	609a      	str	r2, [r3, #8]
        nextEvent_ = event; (this->*currentState_)();
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	781a      	ldrb	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	751a      	strb	r2, [r3, #20]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	6912      	ldr	r2, [r2, #16]
 8003f60:	1052      	asrs	r2, r2, #1
 8003f62:	1899      	adds	r1, r3, r2
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	f003 0301 	and.w	r3, r3, #1
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d102      	bne.n	8003f76 <_ZN4core13SimpleMachine7executeERh+0x3a>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	e009      	b.n	8003f8a <_ZN4core13SimpleMachine7executeERh+0x4e>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6912      	ldr	r2, [r2, #16]
 8003f7c:	1052      	asrs	r2, r2, #1
 8003f7e:	4413      	add	r3, r2
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	68d2      	ldr	r2, [r2, #12]
 8003f86:	4413      	add	r3, r2
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4608      	mov	r0, r1
 8003f8c:	4798      	blx	r3
        if (nextState_ != nullptr && nextState_ != currentState_)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d107      	bne.n	8003fa6 <_ZN4core13SimpleMachine7executeERh+0x6a>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <_ZN4core13SimpleMachine7executeERh+0x6a>
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e000      	b.n	8003fa8 <_ZN4core13SimpleMachine7executeERh+0x6c>
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d062      	beq.n	8004072 <_ZN4core13SimpleMachine7executeERh+0x136>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685a      	ldr	r2, [r3, #4]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d117      	bne.n	8003fe8 <_ZN4core13SimpleMachine7executeERh+0xac>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	689a      	ldr	r2, [r3, #8]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d00f      	beq.n	8003fe4 <_ZN4core13SimpleMachine7executeERh+0xa8>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d10d      	bne.n	8003fe8 <_ZN4core13SimpleMachine7executeERh+0xac>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d107      	bne.n	8003fe8 <_ZN4core13SimpleMachine7executeERh+0xac>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f003 0301 	and.w	r3, r3, #1
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <_ZN4core13SimpleMachine7executeERh+0xac>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e000      	b.n	8003fea <_ZN4core13SimpleMachine7executeERh+0xae>
 8003fe8:	2300      	movs	r3, #0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d141      	bne.n	8004072 <_ZN4core13SimpleMachine7executeERh+0x136>
            nextEvent_ = EXIT; (this->*currentState_)();
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	22ff      	movs	r2, #255	; 0xff
 8003ff2:	751a      	strb	r2, [r3, #20]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6912      	ldr	r2, [r2, #16]
 8003ffa:	1052      	asrs	r2, r2, #1
 8003ffc:	1899      	adds	r1, r3, r2
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	f003 0301 	and.w	r3, r3, #1
 8004006:	2b00      	cmp	r3, #0
 8004008:	d102      	bne.n	8004010 <_ZN4core13SimpleMachine7executeERh+0xd4>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	e009      	b.n	8004024 <_ZN4core13SimpleMachine7executeERh+0xe8>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	6912      	ldr	r2, [r2, #16]
 8004016:	1052      	asrs	r2, r2, #1
 8004018:	4413      	add	r3, r2
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	68d2      	ldr	r2, [r2, #12]
 8004020:	4413      	add	r3, r2
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4608      	mov	r0, r1
 8004026:	4798      	blx	r3
            currentState_ = nextState_;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	330c      	adds	r3, #12
 800402e:	3204      	adds	r2, #4
 8004030:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004034:	e883 0003 	stmia.w	r3, {r0, r1}
            nextEvent_ = ENTER; (this->*currentState_)();
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	22fe      	movs	r2, #254	; 0xfe
 800403c:	751a      	strb	r2, [r3, #20]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	6912      	ldr	r2, [r2, #16]
 8004044:	1052      	asrs	r2, r2, #1
 8004046:	1899      	adds	r1, r3, r2
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	f003 0301 	and.w	r3, r3, #1
 8004050:	2b00      	cmp	r3, #0
 8004052:	d102      	bne.n	800405a <_ZN4core13SimpleMachine7executeERh+0x11e>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	e009      	b.n	800406e <_ZN4core13SimpleMachine7executeERh+0x132>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	6912      	ldr	r2, [r2, #16]
 8004060:	1052      	asrs	r2, r2, #1
 8004062:	4413      	add	r3, r2
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	68d2      	ldr	r2, [r2, #12]
 800406a:	4413      	add	r3, r2
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4608      	mov	r0, r1
 8004070:	4798      	blx	r3
    }
 8004072:	bf00      	nop
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
	...

0800407c <__tcf_3>:
MACHINE(ex, Test)
 800407c:	b580      	push	{r7, lr}
 800407e:	af00      	add	r7, sp, #0
 8004080:	4801      	ldr	r0, [pc, #4]	; (8004088 <__tcf_3+0xc>)
 8004082:	f7ff fae7 	bl	8003654 <_ZN2ex4TestD1Ev>
 8004086:	bd80      	pop	{r7, pc}
 8004088:	200010a0 	.word	0x200010a0

0800408c <_ZN2ex4Test8instanceEv>:
 800408c:	b580      	push	{r7, lr}
 800408e:	af00      	add	r7, sp, #0
 8004090:	4b12      	ldr	r3, [pc, #72]	; (80040dc <_ZN2ex4Test8instanceEv+0x50>)
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	f3bf 8f5b 	dmb	ish
 8004098:	b2db      	uxtb	r3, r3
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	2b00      	cmp	r3, #0
 80040a0:	bf0c      	ite	eq
 80040a2:	2301      	moveq	r3, #1
 80040a4:	2300      	movne	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d013      	beq.n	80040d4 <_ZN2ex4Test8instanceEv+0x48>
 80040ac:	480b      	ldr	r0, [pc, #44]	; (80040dc <_ZN2ex4Test8instanceEv+0x50>)
 80040ae:	f002 f82d 	bl	800610c <__cxa_guard_acquire>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	bf14      	ite	ne
 80040b8:	2301      	movne	r3, #1
 80040ba:	2300      	moveq	r3, #0
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d008      	beq.n	80040d4 <_ZN2ex4Test8instanceEv+0x48>
 80040c2:	4807      	ldr	r0, [pc, #28]	; (80040e0 <_ZN2ex4Test8instanceEv+0x54>)
 80040c4:	f000 f850 	bl	8004168 <_ZN2ex4TestC1Ev>
 80040c8:	4804      	ldr	r0, [pc, #16]	; (80040dc <_ZN2ex4Test8instanceEv+0x50>)
 80040ca:	f002 f82b 	bl	8006124 <__cxa_guard_release>
 80040ce:	4805      	ldr	r0, [pc, #20]	; (80040e4 <_ZN2ex4Test8instanceEv+0x58>)
 80040d0:	f003 f8d3 	bl	800727a <atexit>
 80040d4:	4b02      	ldr	r3, [pc, #8]	; (80040e0 <_ZN2ex4Test8instanceEv+0x54>)
 80040d6:	4618      	mov	r0, r3
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	20002b78 	.word	0x20002b78
 80040e0:	200010a0 	.word	0x200010a0
 80040e4:	0800407d 	.word	0x0800407d

080040e8 <_ZN4core13SimpleMachineC1Ev>:
class SimpleMachine: public core::Machine
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7fd f8a4 	bl	8001240 <_ZN4core7MachineC1Ev>
 80040f8:	4a0b      	ldr	r2, [pc, #44]	; (8004128 <_ZN4core13SimpleMachineC1Ev+0x40>)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	601a      	str	r2, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	751a      	strb	r2, [r3, #20]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f103 0018 	add.w	r0, r3, #24
 800410a:	6879      	ldr	r1, [r7, #4]
 800410c:	4b07      	ldr	r3, [pc, #28]	; (800412c <_ZN4core13SimpleMachineC1Ev+0x44>)
 800410e:	60bb      	str	r3, [r7, #8]
 8004110:	2300      	movs	r3, #0
 8004112:	60fb      	str	r3, [r7, #12]
 8004114:	f107 0308 	add.w	r3, r7, #8
 8004118:	cb0c      	ldmia	r3, {r2, r3}
 800411a:	f7fd fa93 	bl	8001644 <_ZN4core10FixedEventIhEC1EPNS_9ComponentEMS2_FvRKhE>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4618      	mov	r0, r3
 8004122:	3710      	adds	r7, #16
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	080088f0 	.word	0x080088f0
 800412c:	08003f3d 	.word	0x08003f3d

08004130 <_ZN4core14EmptySignalOneC1Ev>:
class EmptySignalOne
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	601a      	str	r2, [r3, #0]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4618      	mov	r0, r3
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <_ZN4core9SignalOneINS_10FixedEventItEEtEC1Ev>:
class SignalOne
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	601a      	str	r2, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4618      	mov	r0, r3
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <_ZN2ex4TestC1Ev>:
 8004168:	b580      	push	{r7, lr}
 800416a:	b092      	sub	sp, #72	; 0x48
 800416c:	af02      	add	r7, sp, #8
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4618      	mov	r0, r3
 8004174:	f7ff ffb8 	bl	80040e8 <_ZN4core13SimpleMachineC1Ev>
 8004178:	4a5b      	ldr	r2, [pc, #364]	; (80042e8 <_ZN2ex4TestC1Ev+0x180>)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	601a      	str	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8004184:	6879      	ldr	r1, [r7, #4]
 8004186:	4b59      	ldr	r3, [pc, #356]	; (80042ec <_ZN2ex4TestC1Ev+0x184>)
 8004188:	60bb      	str	r3, [r7, #8]
 800418a:	2300      	movs	r3, #0
 800418c:	60fb      	str	r3, [r7, #12]
 800418e:	f107 0308 	add.w	r3, r7, #8
 8004192:	cb0c      	ldmia	r3, {r2, r3}
 8004194:	f7fe fc8e 	bl	8002ab4 <_ZN4core4TaskC1EPNS_9ComponentEMS1_FvvE>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f103 0058 	add.w	r0, r3, #88	; 0x58
 800419e:	6879      	ldr	r1, [r7, #4]
 80041a0:	4b53      	ldr	r3, [pc, #332]	; (80042f0 <_ZN2ex4TestC1Ev+0x188>)
 80041a2:	613b      	str	r3, [r7, #16]
 80041a4:	2300      	movs	r3, #0
 80041a6:	617b      	str	r3, [r7, #20]
 80041a8:	f107 0310 	add.w	r3, r7, #16
 80041ac:	cb0c      	ldmia	r3, {r2, r3}
 80041ae:	f7fe fc81 	bl	8002ab4 <_ZN4core4TaskC1EPNS_9ComponentEMS1_FvvE>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f103 0078 	add.w	r0, r3, #120	; 0x78
 80041b8:	6879      	ldr	r1, [r7, #4]
 80041ba:	4b4e      	ldr	r3, [pc, #312]	; (80042f4 <_ZN2ex4TestC1Ev+0x18c>)
 80041bc:	61bb      	str	r3, [r7, #24]
 80041be:	2300      	movs	r3, #0
 80041c0:	61fb      	str	r3, [r7, #28]
 80041c2:	f107 0318 	add.w	r3, r7, #24
 80041c6:	cb0c      	ldmia	r3, {r2, r3}
 80041c8:	f7fe fc74 	bl	8002ab4 <_ZN4core4TaskC1EPNS_9ComponentEMS1_FvvE>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f103 0098 	add.w	r0, r3, #152	; 0x98
 80041d2:	6879      	ldr	r1, [r7, #4]
 80041d4:	4b48      	ldr	r3, [pc, #288]	; (80042f8 <_ZN2ex4TestC1Ev+0x190>)
 80041d6:	623b      	str	r3, [r7, #32]
 80041d8:	2300      	movs	r3, #0
 80041da:	627b      	str	r3, [r7, #36]	; 0x24
 80041dc:	f107 0320 	add.w	r3, r7, #32
 80041e0:	cb0c      	ldmia	r3, {r2, r3}
 80041e2:	f7fc ff0f 	bl	8001004 <_ZN4core10EmptyEventC1EPNS_9ComponentEMS1_FvvE>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f103 00b0 	add.w	r0, r3, #176	; 0xb0
 80041ec:	6879      	ldr	r1, [r7, #4]
 80041ee:	4b43      	ldr	r3, [pc, #268]	; (80042fc <_ZN2ex4TestC1Ev+0x194>)
 80041f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80041f2:	2300      	movs	r3, #0
 80041f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80041fa:	cb0c      	ldmia	r3, {r2, r3}
 80041fc:	f000 f910 	bl	8004420 <_ZN4core10FixedEventImEC1EPNS_9ComponentEMS2_FvRKmE>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f103 00cc 	add.w	r0, r3, #204	; 0xcc
 8004206:	2305      	movs	r3, #5
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	2304      	movs	r3, #4
 800420c:	2203      	movs	r2, #3
 800420e:	2102      	movs	r1, #2
 8004210:	f7fe fe02 	bl	8002e18 <_ZN3osc4QuadC1Ehttt>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 800421a:	4618      	mov	r0, r3
 800421c:	f7ff ff88 	bl	8004130 <_ZN4core14EmptySignalOneC1Ev>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8004226:	3304      	adds	r3, #4
 8004228:	4618      	mov	r0, r3
 800422a:	f7ff ff8f 	bl	800414c <_ZN4core9SignalOneINS_10FixedEventItEEtEC1Ev>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f503 50a1 	add.w	r0, r3, #5152	; 0x1420
 8004234:	3008      	adds	r0, #8
 8004236:	6879      	ldr	r1, [r7, #4]
 8004238:	4b31      	ldr	r3, [pc, #196]	; (8004300 <_ZN2ex4TestC1Ev+0x198>)
 800423a:	633b      	str	r3, [r7, #48]	; 0x30
 800423c:	2300      	movs	r3, #0
 800423e:	637b      	str	r3, [r7, #52]	; 0x34
 8004240:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004244:	cb0c      	ldmia	r3, {r2, r3}
 8004246:	f7fc fedd 	bl	8001004 <_ZN4core10EmptyEventC1EPNS_9ComponentEMS1_FvvE>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f503 50a2 	add.w	r0, r3, #5184	; 0x1440
 8004250:	6879      	ldr	r1, [r7, #4]
 8004252:	4b2c      	ldr	r3, [pc, #176]	; (8004304 <_ZN2ex4TestC1Ev+0x19c>)
 8004254:	63bb      	str	r3, [r7, #56]	; 0x38
 8004256:	2300      	movs	r3, #0
 8004258:	63fb      	str	r3, [r7, #60]	; 0x3c
 800425a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800425e:	cb0c      	ldmia	r3, {r2, r3}
 8004260:	f000 f90c 	bl	800447c <_ZN4core10FixedEventItEC1EPNS_9ComponentEMS2_FvRKtE>
 8004264:	f7fd fc90 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 8004268:	4603      	mov	r3, r0
 800426a:	4a27      	ldr	r2, [pc, #156]	; (8004308 <_ZN2ex4TestC1Ev+0x1a0>)
 800426c:	2165      	movs	r1, #101	; 0x65
 800426e:	4618      	mov	r0, r3
 8004270:	f7fd f915 	bl	800149e <_ZN7console10Controller15registerCommandEtPFvthPhE>
 8004274:	4602      	mov	r2, r0
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f503 53a2 	add.w	r3, r3, #5184	; 0x1440
 800427c:	331c      	adds	r3, #28
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	f7fd fc82 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 8004284:	4603      	mov	r3, r0
 8004286:	4a21      	ldr	r2, [pc, #132]	; (800430c <_ZN2ex4TestC1Ev+0x1a4>)
 8004288:	2166      	movs	r1, #102	; 0x66
 800428a:	4618      	mov	r0, r3
 800428c:	f7fd f907 	bl	800149e <_ZN7console10Controller15registerCommandEtPFvthPhE>
 8004290:	4602      	mov	r2, r0
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 8004298:	601a      	str	r2, [r3, #0]
 800429a:	f7fd fc75 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 800429e:	4603      	mov	r3, r0
 80042a0:	4a1b      	ldr	r2, [pc, #108]	; (8004310 <_ZN2ex4TestC1Ev+0x1a8>)
 80042a2:	2164      	movs	r1, #100	; 0x64
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7fd f8fa 	bl	800149e <_ZN7console10Controller15registerCommandEtPFvthPhE>
 80042aa:	4602      	mov	r2, r0
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 80042b2:	3304      	adds	r3, #4
 80042b4:	601a      	str	r2, [r3, #0]
 80042b6:	f7fd fc67 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 80042ba:	4603      	mov	r3, r0
 80042bc:	4a15      	ldr	r2, [pc, #84]	; (8004314 <_ZN2ex4TestC1Ev+0x1ac>)
 80042be:	2167      	movs	r1, #103	; 0x67
 80042c0:	4618      	mov	r0, r3
 80042c2:	f7fd f8ec 	bl	800149e <_ZN7console10Controller15registerCommandEtPFvthPhE>
 80042c6:	4602      	mov	r2, r0
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 80042ce:	3308      	adds	r3, #8
 80042d0:	601a      	str	r2, [r3, #0]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 80042d8:	3310      	adds	r3, #16
 80042da:	2200      	movs	r2, #0
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4618      	mov	r0, r3
 80042e2:	3740      	adds	r7, #64	; 0x40
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	080088ac 	.word	0x080088ac
 80042ec:	08003a09 	.word	0x08003a09
 80042f0:	08003869 	.word	0x08003869
 80042f4:	080038e9 	.word	0x080038e9
 80042f8:	08003a55 	.word	0x08003a55
 80042fc:	08003a69 	.word	0x08003a69
 8004300:	08003a7f 	.word	0x08003a7f
 8004304:	08003ab1 	.word	0x08003ab1
 8004308:	08004319 	.word	0x08004319
 800430c:	0800433d 	.word	0x0800433d
 8004310:	08004361 	.word	0x08004361
 8004314:	080043b9 	.word	0x080043b9

08004318 <_ZN2ex4Test12startCommandEthPh>:
	M_SIGNAL(fixed, uint16_t)

	M_EVENT(emptySignalReceived)
	M_EVENT(fixedSignalReceived, uint16_t)

	U_ACTION(101, start)
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
 800431e:	4603      	mov	r3, r0
 8004320:	603a      	str	r2, [r7, #0]
 8004322:	80fb      	strh	r3, [r7, #6]
 8004324:	460b      	mov	r3, r1
 8004326:	717b      	strb	r3, [r7, #5]
 8004328:	f7ff feb0 	bl	800408c <_ZN2ex4Test8instanceEv>
 800432c:	4603      	mov	r3, r0
 800432e:	4618      	mov	r0, r3
 8004330:	f7ff fbd0 	bl	8003ad4 <_ZN2ex4Test20startCommandHandler_Ev>
 8004334:	bf00      	nop
 8004336:	3708      	adds	r7, #8
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <_ZN2ex4Test11stopCommandEthPh>:
	U_ACTION(102, stop)
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	4603      	mov	r3, r0
 8004344:	603a      	str	r2, [r7, #0]
 8004346:	80fb      	strh	r3, [r7, #6]
 8004348:	460b      	mov	r3, r1
 800434a:	717b      	strb	r3, [r7, #5]
 800434c:	f7ff fe9e 	bl	800408c <_ZN2ex4Test8instanceEv>
 8004350:	4603      	mov	r3, r0
 8004352:	4618      	mov	r0, r3
 8004354:	f7ff fbd6 	bl	8003b04 <_ZN2ex4Test19stopCommandHandler_Ev>
 8004358:	bf00      	nop
 800435a:	3708      	adds	r7, #8
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <_ZN2ex4Test14integerCommandEthPh>:
	U_INTEGER(100, integer)
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	4603      	mov	r3, r0
 8004368:	603a      	str	r2, [r7, #0]
 800436a:	80fb      	strh	r3, [r7, #6]
 800436c:	460b      	mov	r3, r1
 800436e:	717b      	strb	r3, [r7, #5]
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	061a      	lsls	r2, r3, #24
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	3301      	adds	r3, #1
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	041b      	lsls	r3, r3, #16
 800437e:	431a      	orrs	r2, r3
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	3302      	adds	r3, #2
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	021b      	lsls	r3, r3, #8
 8004388:	4313      	orrs	r3, r2
 800438a:	683a      	ldr	r2, [r7, #0]
 800438c:	3203      	adds	r2, #3
 800438e:	7812      	ldrb	r2, [r2, #0]
 8004390:	4313      	orrs	r3, r2
 8004392:	60fb      	str	r3, [r7, #12]
 8004394:	f7ff fe7a 	bl	800408c <_ZN2ex4Test8instanceEv>
 8004398:	4603      	mov	r3, r0
 800439a:	68f9      	ldr	r1, [r7, #12]
 800439c:	4618      	mov	r0, r3
 800439e:	f7ff fbc3 	bl	8003b28 <_ZN2ex4Test22integerCommandHandler_El>
 80043a2:	f7fd fbf1 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 80043a6:	88fb      	ldrh	r3, [r7, #6]
 80043a8:	68fa      	ldr	r2, [r7, #12]
 80043aa:	4619      	mov	r1, r3
 80043ac:	f7fd f89b 	bl	80014e6 <_ZN7console10Controller14updateIntFieldEtl>
 80043b0:	bf00      	nop
 80043b2:	3710      	adds	r7, #16
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <_ZN2ex4Test11nameCommandEthPh>:
	U_TEXT(103, name)
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	4603      	mov	r3, r0
 80043c0:	603a      	str	r2, [r7, #0]
 80043c2:	80fb      	strh	r3, [r7, #6]
 80043c4:	460b      	mov	r3, r1
 80043c6:	717b      	strb	r3, [r7, #5]
 80043c8:	f7ff fe60 	bl	800408c <_ZN2ex4Test8instanceEv>
 80043cc:	797b      	ldrb	r3, [r7, #5]
 80043ce:	683a      	ldr	r2, [r7, #0]
 80043d0:	4619      	mov	r1, r3
 80043d2:	f7ff fbbd 	bl	8003b50 <_ZN2ex4Test19nameCommandHandler_EhPh>
 80043d6:	f7fd fbd7 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 80043da:	797a      	ldrb	r2, [r7, #5]
 80043dc:	88f9      	ldrh	r1, [r7, #6]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	f7fd f8cf 	bl	8001582 <_ZN7console10Controller15updateTextFieldEthPh>
 80043e4:	bf00      	nop
 80043e6:	3708      	adds	r7, #8
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <main>:
#include <console/controller.h>
#include <test/example/example.h>

int main()
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	af00      	add	r7, sp, #0
	COMPONENT_REG(ex, Test);
 80043f0:	f7ff fe4c 	bl	800408c <_ZN2ex4Test8instanceEv>
 80043f4:	4603      	mov	r3, r0
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	6812      	ldr	r2, [r2, #0]
 80043fa:	4618      	mov	r0, r3
 80043fc:	4790      	blx	r2
	COMPONENT_REG(console, Controller);
 80043fe:	f7fd fbc3 	bl	8001b88 <_ZN7console10Controller8instanceEv>
 8004402:	4603      	mov	r3, r0
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	6812      	ldr	r2, [r2, #0]
 8004408:	4618      	mov	r0, r3
 800440a:	4790      	blx	r2

	core::Engine::instance().run();
 800440c:	f7fd fb86 	bl	8001b1c <_ZN4core6Engine8instanceEv>
 8004410:	4603      	mov	r3, r0
 8004412:	4618      	mov	r0, r3
 8004414:	f7fe fa14 	bl	8002840 <_ZN4core6Engine3runEv>
	return 0;
 8004418:	2300      	movs	r3, #0
}
 800441a:	4618      	mov	r0, r3
 800441c:	bd80      	pop	{r7, pc}
	...

08004420 <_ZN4core10FixedEventImEC1EPNS_9ComponentEMS2_FvRKmE>:
    FixedEvent(Component* component, Handler handler)
 8004420:	b590      	push	{r4, r7, lr}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	4639      	mov	r1, r7
 800442c:	e881 000c 	stmia.w	r1, {r2, r3}
    {
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	4618      	mov	r0, r3
 8004434:	f7fe f9a8 	bl	8002788 <_ZN4core5EventC1Ev>
 8004438:	4a0f      	ldr	r2, [pc, #60]	; (8004478 <_ZN4core10FixedEventImEC1EPNS_9ComponentEMS2_FvRKmE+0x58>)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	601a      	str	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	60da      	str	r2, [r3, #12]
    	component_ = component;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	68ba      	ldr	r2, [r7, #8]
 8004448:	60da      	str	r2, [r3, #12]
    	handler_ = handler;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	3310      	adds	r3, #16
 800444e:	463a      	mov	r2, r7
 8004450:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004454:	e883 0003 	stmia.w	r3, {r0, r1}
    	pool_ = new MemPool<E>(3);	//FIXME: 2 is constant
 8004458:	200c      	movs	r0, #12
 800445a:	f001 fe66 	bl	800612a <_Znwj>
 800445e:	4603      	mov	r3, r0
 8004460:	461c      	mov	r4, r3
 8004462:	2103      	movs	r1, #3
 8004464:	4620      	mov	r0, r4
 8004466:	f000 f837 	bl	80044d8 <_ZN7MemPoolImEC1Em>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	619c      	str	r4, [r3, #24]
    }
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	4618      	mov	r0, r3
 8004472:	3714      	adds	r7, #20
 8004474:	46bd      	mov	sp, r7
 8004476:	bd90      	pop	{r4, r7, pc}
 8004478:	080088dc 	.word	0x080088dc

0800447c <_ZN4core10FixedEventItEC1EPNS_9ComponentEMS2_FvRKtE>:
    FixedEvent(Component* component, Handler handler)
 800447c:	b590      	push	{r4, r7, lr}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	60f8      	str	r0, [r7, #12]
 8004484:	60b9      	str	r1, [r7, #8]
 8004486:	4639      	mov	r1, r7
 8004488:	e881 000c 	stmia.w	r1, {r2, r3}
    {
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	4618      	mov	r0, r3
 8004490:	f7fe f97a 	bl	8002788 <_ZN4core5EventC1Ev>
 8004494:	4a0f      	ldr	r2, [pc, #60]	; (80044d4 <_ZN4core10FixedEventItEC1EPNS_9ComponentEMS2_FvRKtE+0x58>)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	60da      	str	r2, [r3, #12]
    	component_ = component;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	68ba      	ldr	r2, [r7, #8]
 80044a4:	60da      	str	r2, [r3, #12]
    	handler_ = handler;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	3310      	adds	r3, #16
 80044aa:	463a      	mov	r2, r7
 80044ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80044b0:	e883 0003 	stmia.w	r3, {r0, r1}
    	pool_ = new MemPool<E>(3);	//FIXME: 2 is constant
 80044b4:	200c      	movs	r0, #12
 80044b6:	f001 fe38 	bl	800612a <_Znwj>
 80044ba:	4603      	mov	r3, r0
 80044bc:	461c      	mov	r4, r3
 80044be:	2103      	movs	r1, #3
 80044c0:	4620      	mov	r0, r4
 80044c2:	f000 f842 	bl	800454a <_ZN7MemPoolItEC1Em>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	619c      	str	r4, [r3, #24]
    }
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	4618      	mov	r0, r3
 80044ce:	3714      	adds	r7, #20
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd90      	pop	{r4, r7, pc}
 80044d4:	080088c8 	.word	0x080088c8

080044d8 <_ZN7MemPoolImEC1Em>:
    MemPool(unsigned long ulUnitNum):
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
            m_pFreeMemBlock(nullptr)//,
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	601a      	str	r2, [r3, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	605a      	str	r2, [r3, #4]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	609a      	str	r2, [r3, #8]
        m_pMemBlock = malloc(ulUnitNum * (sizeof(T) + sizeof(struct _Unit))); //Allocate a memory block.
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	00db      	lsls	r3, r3, #3
 80044f8:	4618      	mov	r0, r3
 80044fa:	f002 feef 	bl	80072dc <malloc>
 80044fe:	4603      	mov	r3, r0
 8004500:	461a      	mov	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	601a      	str	r2, [r3, #0]
        if(m_pMemBlock)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d016      	beq.n	800453c <_ZN7MemPoolImEC1Em+0x64>
            for(unsigned long i=0; i<ulUnitNum; i++)  //Link all mem unit . Create linked list.
 800450e:	2300      	movs	r3, #0
 8004510:	60fb      	str	r3, [r7, #12]
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	429a      	cmp	r2, r3
 8004518:	d212      	bcs.n	8004540 <_ZN7MemPoolImEC1Em+0x68>
                struct _Unit *pCurUnit = (struct _Unit *)( (uint8_t*)m_pMemBlock + i*(sizeof(T)+sizeof(struct _Unit)) );
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	4413      	add	r3, r2
 8004524:	60bb      	str	r3, [r7, #8]
                pCurUnit->pNext = m_pFreeMemBlock;    //Insert the new unit at head.
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	689a      	ldr	r2, [r3, #8]
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	601a      	str	r2, [r3, #0]
                m_pFreeMemBlock = pCurUnit;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	609a      	str	r2, [r3, #8]
            for(unsigned long i=0; i<ulUnitNum; i++)  //Link all mem unit . Create linked list.
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	3301      	adds	r3, #1
 8004538:	60fb      	str	r3, [r7, #12]
 800453a:	e7ea      	b.n	8004512 <_ZN7MemPoolImEC1Em+0x3a>
        	Error_Handler();
 800453c:	f000 f8fe 	bl	800473c <Error_Handler>
    }
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <_ZN7MemPoolItEC1Em>:
    MemPool(unsigned long ulUnitNum):
 800454a:	b580      	push	{r7, lr}
 800454c:	b084      	sub	sp, #16
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
 8004552:	6039      	str	r1, [r7, #0]
            m_pFreeMemBlock(nullptr)//,
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	601a      	str	r2, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	605a      	str	r2, [r3, #4]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	609a      	str	r2, [r3, #8]
        m_pMemBlock = malloc(ulUnitNum * (sizeof(T) + sizeof(struct _Unit))); //Allocate a memory block.
 8004566:	683a      	ldr	r2, [r7, #0]
 8004568:	4613      	mov	r3, r2
 800456a:	005b      	lsls	r3, r3, #1
 800456c:	4413      	add	r3, r2
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	4618      	mov	r0, r3
 8004572:	f002 feb3 	bl	80072dc <malloc>
 8004576:	4603      	mov	r3, r0
 8004578:	461a      	mov	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	601a      	str	r2, [r3, #0]
        if(m_pMemBlock)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d019      	beq.n	80045ba <_ZN7MemPoolItEC1Em+0x70>
            for(unsigned long i=0; i<ulUnitNum; i++)  //Link all mem unit . Create linked list.
 8004586:	2300      	movs	r3, #0
 8004588:	60fb      	str	r3, [r7, #12]
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d215      	bcs.n	80045be <_ZN7MemPoolItEC1Em+0x74>
                struct _Unit *pCurUnit = (struct _Unit *)( (uint8_t*)m_pMemBlock + i*(sizeof(T)+sizeof(struct _Unit)) );
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6819      	ldr	r1, [r3, #0]
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	4613      	mov	r3, r2
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	4413      	add	r3, r2
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	440b      	add	r3, r1
 80045a2:	60bb      	str	r3, [r7, #8]
                pCurUnit->pNext = m_pFreeMemBlock;    //Insert the new unit at head.
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	689a      	ldr	r2, [r3, #8]
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	601a      	str	r2, [r3, #0]
                m_pFreeMemBlock = pCurUnit;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	609a      	str	r2, [r3, #8]
            for(unsigned long i=0; i<ulUnitNum; i++)  //Link all mem unit . Create linked list.
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	3301      	adds	r3, #1
 80045b6:	60fb      	str	r3, [r7, #12]
 80045b8:	e7e7      	b.n	800458a <_ZN7MemPoolItEC1Em+0x40>
        	Error_Handler();
 80045ba:	f000 f8bf 	bl	800473c <Error_Handler>
    }
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4618      	mov	r0, r3
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <LL_GPIO_ResetOutputPin>:
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	041a      	lsls	r2, r3, #16
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	619a      	str	r2, [r3, #24]
}
 80045da:	bf00      	nop
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr
	...

080045e8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80045f0:	4b08      	ldr	r3, [pc, #32]	; (8004614 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80045f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045f4:	4907      	ldr	r1, [pc, #28]	; (8004614 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80045fc:	4b05      	ldr	r3, [pc, #20]	; (8004614 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80045fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	4013      	ands	r3, r2
 8004604:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004606:	68fb      	ldr	r3, [r7, #12]
}
 8004608:	bf00      	nop
 800460a:	3714      	adds	r7, #20
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr
 8004614:	40023800 	.word	0x40023800

08004618 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800461e:	463b      	mov	r3, r7
 8004620:	2200      	movs	r2, #0
 8004622:	601a      	str	r2, [r3, #0]
 8004624:	605a      	str	r2, [r3, #4]
 8004626:	609a      	str	r2, [r3, #8]
 8004628:	60da      	str	r2, [r3, #12]
 800462a:	611a      	str	r2, [r3, #16]
 800462c:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 800462e:	2080      	movs	r0, #128	; 0x80
 8004630:	f7ff ffda 	bl	80045e8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8004634:	2001      	movs	r0, #1
 8004636:	f7ff ffd7 	bl	80045e8 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_5);
 800463a:	2120      	movs	r1, #32
 800463c:	480a      	ldr	r0, [pc, #40]	; (8004668 <MX_GPIO_Init+0x50>)
 800463e:	f7ff ffc3 	bl	80045c8 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8004642:	2320      	movs	r3, #32
 8004644:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004646:	2301      	movs	r3, #1
 8004648:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800464a:	2300      	movs	r3, #0
 800464c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800464e:	2300      	movs	r3, #0
 8004650:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004652:	2300      	movs	r3, #0
 8004654:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004656:	463b      	mov	r3, r7
 8004658:	4619      	mov	r1, r3
 800465a:	4803      	ldr	r0, [pc, #12]	; (8004668 <MX_GPIO_Init+0x50>)
 800465c:	f001 f979 	bl	8005952 <LL_GPIO_Init>

}
 8004660:	bf00      	nop
 8004662:	3718      	adds	r7, #24
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	40020000 	.word	0x40020000

0800466c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b094      	sub	sp, #80	; 0x50
 8004670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004672:	f107 0320 	add.w	r3, r7, #32
 8004676:	2230      	movs	r2, #48	; 0x30
 8004678:	2100      	movs	r1, #0
 800467a:	4618      	mov	r0, r3
 800467c:	f002 fe3e 	bl	80072fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004680:	f107 030c 	add.w	r3, r7, #12
 8004684:	2200      	movs	r2, #0
 8004686:	601a      	str	r2, [r3, #0]
 8004688:	605a      	str	r2, [r3, #4]
 800468a:	609a      	str	r2, [r3, #8]
 800468c:	60da      	str	r2, [r3, #12]
 800468e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004690:	2300      	movs	r3, #0
 8004692:	60bb      	str	r3, [r7, #8]
 8004694:	4b27      	ldr	r3, [pc, #156]	; (8004734 <SystemClock_Config+0xc8>)
 8004696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004698:	4a26      	ldr	r2, [pc, #152]	; (8004734 <SystemClock_Config+0xc8>)
 800469a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800469e:	6413      	str	r3, [r2, #64]	; 0x40
 80046a0:	4b24      	ldr	r3, [pc, #144]	; (8004734 <SystemClock_Config+0xc8>)
 80046a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046a8:	60bb      	str	r3, [r7, #8]
 80046aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80046ac:	2300      	movs	r3, #0
 80046ae:	607b      	str	r3, [r7, #4]
 80046b0:	4b21      	ldr	r3, [pc, #132]	; (8004738 <SystemClock_Config+0xcc>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a20      	ldr	r2, [pc, #128]	; (8004738 <SystemClock_Config+0xcc>)
 80046b6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046ba:	6013      	str	r3, [r2, #0]
 80046bc:	4b1e      	ldr	r3, [pc, #120]	; (8004738 <SystemClock_Config+0xcc>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80046c4:	607b      	str	r3, [r7, #4]
 80046c6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80046c8:	2302      	movs	r3, #2
 80046ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80046cc:	2301      	movs	r3, #1
 80046ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80046d0:	2310      	movs	r3, #16
 80046d2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046d4:	2302      	movs	r3, #2
 80046d6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80046d8:	2300      	movs	r3, #0
 80046da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80046dc:	2308      	movs	r3, #8
 80046de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80046e0:	2364      	movs	r3, #100	; 0x64
 80046e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80046e4:	2302      	movs	r3, #2
 80046e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80046e8:	2304      	movs	r3, #4
 80046ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80046ec:	f107 0320 	add.w	r3, r7, #32
 80046f0:	4618      	mov	r0, r3
 80046f2:	f000 fbe9 	bl	8004ec8 <HAL_RCC_OscConfig>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d001      	beq.n	8004700 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80046fc:	f000 f81e 	bl	800473c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004700:	230f      	movs	r3, #15
 8004702:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004704:	2302      	movs	r3, #2
 8004706:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004708:	2300      	movs	r3, #0
 800470a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800470c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004710:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004712:	2300      	movs	r3, #0
 8004714:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8004716:	f107 030c 	add.w	r3, r7, #12
 800471a:	2103      	movs	r1, #3
 800471c:	4618      	mov	r0, r3
 800471e:	f000 fe4b 	bl	80053b8 <HAL_RCC_ClockConfig>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d001      	beq.n	800472c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8004728:	f000 f808 	bl	800473c <Error_Handler>
  }
}
 800472c:	bf00      	nop
 800472e:	3750      	adds	r7, #80	; 0x50
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	40023800 	.word	0x40023800
 8004738:	40007000 	.word	0x40007000

0800473c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004740:	b672      	cpsid	i
}
 8004742:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004744:	e7fe      	b.n	8004744 <Error_Handler+0x8>
	...

08004748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800474e:	2300      	movs	r3, #0
 8004750:	607b      	str	r3, [r7, #4]
 8004752:	4b10      	ldr	r3, [pc, #64]	; (8004794 <HAL_MspInit+0x4c>)
 8004754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004756:	4a0f      	ldr	r2, [pc, #60]	; (8004794 <HAL_MspInit+0x4c>)
 8004758:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800475c:	6453      	str	r3, [r2, #68]	; 0x44
 800475e:	4b0d      	ldr	r3, [pc, #52]	; (8004794 <HAL_MspInit+0x4c>)
 8004760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004762:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004766:	607b      	str	r3, [r7, #4]
 8004768:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800476a:	2300      	movs	r3, #0
 800476c:	603b      	str	r3, [r7, #0]
 800476e:	4b09      	ldr	r3, [pc, #36]	; (8004794 <HAL_MspInit+0x4c>)
 8004770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004772:	4a08      	ldr	r2, [pc, #32]	; (8004794 <HAL_MspInit+0x4c>)
 8004774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004778:	6413      	str	r3, [r2, #64]	; 0x40
 800477a:	4b06      	ldr	r3, [pc, #24]	; (8004794 <HAL_MspInit+0x4c>)
 800477c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004782:	603b      	str	r3, [r7, #0]
 8004784:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004786:	bf00      	nop
 8004788:	370c      	adds	r7, #12
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	40023800 	.word	0x40023800

08004798 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004798:	b480      	push	{r7}
 800479a:	af00      	add	r7, sp, #0
	return 1;
 800479c:	2301      	movs	r3, #1
}
 800479e:	4618      	mov	r0, r3
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <_kill>:

int _kill(int pid, int sig)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b082      	sub	sp, #8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80047b2:	f002 fd69 	bl	8007288 <__errno>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2216      	movs	r2, #22
 80047ba:	601a      	str	r2, [r3, #0]
	return -1;
 80047bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3708      	adds	r7, #8
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <_exit>:

void _exit (int status)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80047d0:	f04f 31ff 	mov.w	r1, #4294967295
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f7ff ffe7 	bl	80047a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80047da:	e7fe      	b.n	80047da <_exit+0x12>

080047dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b086      	sub	sp, #24
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047e8:	2300      	movs	r3, #0
 80047ea:	617b      	str	r3, [r7, #20]
 80047ec:	e00a      	b.n	8004804 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80047ee:	f3af 8000 	nop.w
 80047f2:	4601      	mov	r1, r0
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	1c5a      	adds	r2, r3, #1
 80047f8:	60ba      	str	r2, [r7, #8]
 80047fa:	b2ca      	uxtb	r2, r1
 80047fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	3301      	adds	r3, #1
 8004802:	617b      	str	r3, [r7, #20]
 8004804:	697a      	ldr	r2, [r7, #20]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	429a      	cmp	r2, r3
 800480a:	dbf0      	blt.n	80047ee <_read+0x12>
	}

return len;
 800480c:	687b      	ldr	r3, [r7, #4]
}
 800480e:	4618      	mov	r0, r3
 8004810:	3718      	adds	r7, #24
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}

08004816 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004816:	b580      	push	{r7, lr}
 8004818:	b086      	sub	sp, #24
 800481a:	af00      	add	r7, sp, #0
 800481c:	60f8      	str	r0, [r7, #12]
 800481e:	60b9      	str	r1, [r7, #8]
 8004820:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004822:	2300      	movs	r3, #0
 8004824:	617b      	str	r3, [r7, #20]
 8004826:	e009      	b.n	800483c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	1c5a      	adds	r2, r3, #1
 800482c:	60ba      	str	r2, [r7, #8]
 800482e:	781b      	ldrb	r3, [r3, #0]
 8004830:	4618      	mov	r0, r3
 8004832:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	3301      	adds	r3, #1
 800483a:	617b      	str	r3, [r7, #20]
 800483c:	697a      	ldr	r2, [r7, #20]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	429a      	cmp	r2, r3
 8004842:	dbf1      	blt.n	8004828 <_write+0x12>
	}
	return len;
 8004844:	687b      	ldr	r3, [r7, #4]
}
 8004846:	4618      	mov	r0, r3
 8004848:	3718      	adds	r7, #24
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <_close>:

int _close(int file)
{
 800484e:	b480      	push	{r7}
 8004850:	b083      	sub	sp, #12
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]
	return -1;
 8004856:	f04f 33ff 	mov.w	r3, #4294967295
}
 800485a:	4618      	mov	r0, r3
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr

08004866 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004866:	b480      	push	{r7}
 8004868:	b083      	sub	sp, #12
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
 800486e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004876:	605a      	str	r2, [r3, #4]
	return 0;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	370c      	adds	r7, #12
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr

08004886 <_isatty>:

int _isatty(int file)
{
 8004886:	b480      	push	{r7}
 8004888:	b083      	sub	sp, #12
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
	return 1;
 800488e:	2301      	movs	r3, #1
}
 8004890:	4618      	mov	r0, r3
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800489c:	b480      	push	{r7}
 800489e:	b085      	sub	sp, #20
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
	return 0;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3714      	adds	r7, #20
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
	...

080048b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b086      	sub	sp, #24
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80048c0:	4a14      	ldr	r2, [pc, #80]	; (8004914 <_sbrk+0x5c>)
 80048c2:	4b15      	ldr	r3, [pc, #84]	; (8004918 <_sbrk+0x60>)
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80048cc:	4b13      	ldr	r3, [pc, #76]	; (800491c <_sbrk+0x64>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d102      	bne.n	80048da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80048d4:	4b11      	ldr	r3, [pc, #68]	; (800491c <_sbrk+0x64>)
 80048d6:	4a12      	ldr	r2, [pc, #72]	; (8004920 <_sbrk+0x68>)
 80048d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80048da:	4b10      	ldr	r3, [pc, #64]	; (800491c <_sbrk+0x64>)
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4413      	add	r3, r2
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d207      	bcs.n	80048f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80048e8:	f002 fcce 	bl	8007288 <__errno>
 80048ec:	4603      	mov	r3, r0
 80048ee:	220c      	movs	r2, #12
 80048f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80048f2:	f04f 33ff 	mov.w	r3, #4294967295
 80048f6:	e009      	b.n	800490c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80048f8:	4b08      	ldr	r3, [pc, #32]	; (800491c <_sbrk+0x64>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80048fe:	4b07      	ldr	r3, [pc, #28]	; (800491c <_sbrk+0x64>)
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4413      	add	r3, r2
 8004906:	4a05      	ldr	r2, [pc, #20]	; (800491c <_sbrk+0x64>)
 8004908:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800490a:	68fb      	ldr	r3, [r7, #12]
}
 800490c:	4618      	mov	r0, r3
 800490e:	3718      	adds	r7, #24
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	20020000 	.word	0x20020000
 8004918:	00000400 	.word	0x00000400
 800491c:	20002b7c 	.word	0x20002b7c
 8004920:	20002c30 	.word	0x20002c30

08004924 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004924:	b480      	push	{r7}
 8004926:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004928:	4b06      	ldr	r3, [pc, #24]	; (8004944 <SystemInit+0x20>)
 800492a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800492e:	4a05      	ldr	r2, [pc, #20]	; (8004944 <SystemInit+0x20>)
 8004930:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004934:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004938:	bf00      	nop
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	e000ed00 	.word	0xe000ed00

08004948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004948:	b480      	push	{r7}
 800494a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800494c:	4b04      	ldr	r3, [pc, #16]	; (8004960 <__NVIC_GetPriorityGrouping+0x18>)
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	0a1b      	lsrs	r3, r3, #8
 8004952:	f003 0307 	and.w	r3, r3, #7
}
 8004956:	4618      	mov	r0, r3
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr
 8004960:	e000ed00 	.word	0xe000ed00

08004964 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	4603      	mov	r3, r0
 800496c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800496e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004972:	2b00      	cmp	r3, #0
 8004974:	db0b      	blt.n	800498e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004976:	79fb      	ldrb	r3, [r7, #7]
 8004978:	f003 021f 	and.w	r2, r3, #31
 800497c:	4907      	ldr	r1, [pc, #28]	; (800499c <__NVIC_EnableIRQ+0x38>)
 800497e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004982:	095b      	lsrs	r3, r3, #5
 8004984:	2001      	movs	r0, #1
 8004986:	fa00 f202 	lsl.w	r2, r0, r2
 800498a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800498e:	bf00      	nop
 8004990:	370c      	adds	r7, #12
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	e000e100 	.word	0xe000e100

080049a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	4603      	mov	r3, r0
 80049a8:	6039      	str	r1, [r7, #0]
 80049aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	db0a      	blt.n	80049ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	b2da      	uxtb	r2, r3
 80049b8:	490c      	ldr	r1, [pc, #48]	; (80049ec <__NVIC_SetPriority+0x4c>)
 80049ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049be:	0112      	lsls	r2, r2, #4
 80049c0:	b2d2      	uxtb	r2, r2
 80049c2:	440b      	add	r3, r1
 80049c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049c8:	e00a      	b.n	80049e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	b2da      	uxtb	r2, r3
 80049ce:	4908      	ldr	r1, [pc, #32]	; (80049f0 <__NVIC_SetPriority+0x50>)
 80049d0:	79fb      	ldrb	r3, [r7, #7]
 80049d2:	f003 030f 	and.w	r3, r3, #15
 80049d6:	3b04      	subs	r3, #4
 80049d8:	0112      	lsls	r2, r2, #4
 80049da:	b2d2      	uxtb	r2, r2
 80049dc:	440b      	add	r3, r1
 80049de:	761a      	strb	r2, [r3, #24]
}
 80049e0:	bf00      	nop
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr
 80049ec:	e000e100 	.word	0xe000e100
 80049f0:	e000ed00 	.word	0xe000ed00

080049f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b089      	sub	sp, #36	; 0x24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f003 0307 	and.w	r3, r3, #7
 8004a06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	f1c3 0307 	rsb	r3, r3, #7
 8004a0e:	2b04      	cmp	r3, #4
 8004a10:	bf28      	it	cs
 8004a12:	2304      	movcs	r3, #4
 8004a14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	3304      	adds	r3, #4
 8004a1a:	2b06      	cmp	r3, #6
 8004a1c:	d902      	bls.n	8004a24 <NVIC_EncodePriority+0x30>
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	3b03      	subs	r3, #3
 8004a22:	e000      	b.n	8004a26 <NVIC_EncodePriority+0x32>
 8004a24:	2300      	movs	r3, #0
 8004a26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a28:	f04f 32ff 	mov.w	r2, #4294967295
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a32:	43da      	mvns	r2, r3
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	401a      	ands	r2, r3
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	fa01 f303 	lsl.w	r3, r1, r3
 8004a46:	43d9      	mvns	r1, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a4c:	4313      	orrs	r3, r2
         );
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3724      	adds	r7, #36	; 0x24
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <LL_USART_Enable>:
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b083      	sub	sp, #12
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	60da      	str	r2, [r3, #12]
}
 8004a6e:	bf00      	nop
 8004a70:	370c      	adds	r7, #12
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr

08004a7a <LL_USART_ConfigAsyncMode>:
{
 8004a7a:	b480      	push	{r7}
 8004a7c:	b083      	sub	sp, #12
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	691b      	ldr	r3, [r3, #16]
 8004a86:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	615a      	str	r2, [r3, #20]
}
 8004a9a:	bf00      	nop
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
	...

08004aa8 <LL_AHB1_GRP1_EnableClock>:
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b085      	sub	sp, #20
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004ab0:	4b08      	ldr	r3, [pc, #32]	; (8004ad4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004ab2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ab4:	4907      	ldr	r1, [pc, #28]	; (8004ad4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004abc:	4b05      	ldr	r3, [pc, #20]	; (8004ad4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004abe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
}
 8004ac8:	bf00      	nop
 8004aca:	3714      	adds	r7, #20
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr
 8004ad4:	40023800 	.word	0x40023800

08004ad8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8004ae0:	4b08      	ldr	r3, [pc, #32]	; (8004b04 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004ae2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ae4:	4907      	ldr	r1, [pc, #28]	; (8004b04 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8004aec:	4b05      	ldr	r3, [pc, #20]	; (8004b04 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004aee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4013      	ands	r3, r2
 8004af4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004af6:	68fb      	ldr	r3, [r7, #12]
}
 8004af8:	bf00      	nop
 8004afa:	3714      	adds	r7, #20
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr
 8004b04:	40023800 	.word	0x40023800

08004b08 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b08e      	sub	sp, #56	; 0x38
 8004b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004b0e:	f107 031c 	add.w	r3, r7, #28
 8004b12:	2200      	movs	r2, #0
 8004b14:	601a      	str	r2, [r3, #0]
 8004b16:	605a      	str	r2, [r3, #4]
 8004b18:	609a      	str	r2, [r3, #8]
 8004b1a:	60da      	str	r2, [r3, #12]
 8004b1c:	611a      	str	r2, [r3, #16]
 8004b1e:	615a      	str	r2, [r3, #20]
 8004b20:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b22:	1d3b      	adds	r3, r7, #4
 8004b24:	2200      	movs	r2, #0
 8004b26:	601a      	str	r2, [r3, #0]
 8004b28:	605a      	str	r2, [r3, #4]
 8004b2a:	609a      	str	r2, [r3, #8]
 8004b2c:	60da      	str	r2, [r3, #12]
 8004b2e:	611a      	str	r2, [r3, #16]
 8004b30:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8004b32:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004b36:	f7ff ffcf 	bl	8004ad8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8004b3a:	2001      	movs	r0, #1
 8004b3c:	f7ff ffb4 	bl	8004aa8 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8004b40:	2304      	movs	r3, #4
 8004b42:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004b44:	2302      	movs	r3, #2
 8004b46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004b50:	2300      	movs	r3, #0
 8004b52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8004b54:	2307      	movs	r3, #7
 8004b56:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b58:	1d3b      	adds	r3, r7, #4
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	4821      	ldr	r0, [pc, #132]	; (8004be4 <MX_USART2_UART_Init+0xdc>)
 8004b5e:	f000 fef8 	bl	8005952 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8004b62:	2308      	movs	r3, #8
 8004b64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004b66:	2302      	movs	r3, #2
 8004b68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004b72:	2301      	movs	r3, #1
 8004b74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8004b76:	2307      	movs	r3, #7
 8004b78:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b7a:	1d3b      	adds	r3, r7, #4
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	4819      	ldr	r0, [pc, #100]	; (8004be4 <MX_USART2_UART_Init+0xdc>)
 8004b80:	f000 fee7 	bl	8005952 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004b84:	f7ff fee0 	bl	8004948 <__NVIC_GetPriorityGrouping>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7ff ff30 	bl	80049f4 <NVIC_EncodePriority>
 8004b94:	4603      	mov	r3, r0
 8004b96:	4619      	mov	r1, r3
 8004b98:	2026      	movs	r0, #38	; 0x26
 8004b9a:	f7ff ff01 	bl	80049a0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8004b9e:	2026      	movs	r0, #38	; 0x26
 8004ba0:	f7ff fee0 	bl	8004964 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8004ba4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004ba8:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8004baa:	2300      	movs	r3, #0
 8004bac:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8004bb6:	230c      	movs	r3, #12
 8004bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8004bc2:	f107 031c 	add.w	r3, r7, #28
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	4807      	ldr	r0, [pc, #28]	; (8004be8 <MX_USART2_UART_Init+0xe0>)
 8004bca:	f001 fa39 	bl	8006040 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8004bce:	4806      	ldr	r0, [pc, #24]	; (8004be8 <MX_USART2_UART_Init+0xe0>)
 8004bd0:	f7ff ff53 	bl	8004a7a <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8004bd4:	4804      	ldr	r0, [pc, #16]	; (8004be8 <MX_USART2_UART_Init+0xe0>)
 8004bd6:	f7ff ff40 	bl	8004a5a <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004bda:	bf00      	nop
 8004bdc:	3738      	adds	r7, #56	; 0x38
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	40020000 	.word	0x40020000
 8004be8:	40004400 	.word	0x40004400

08004bec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004bec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004c24 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004bf0:	480d      	ldr	r0, [pc, #52]	; (8004c28 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004bf2:	490e      	ldr	r1, [pc, #56]	; (8004c2c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004bf4:	4a0e      	ldr	r2, [pc, #56]	; (8004c30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004bf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004bf8:	e002      	b.n	8004c00 <LoopCopyDataInit>

08004bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004bfe:	3304      	adds	r3, #4

08004c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004c04:	d3f9      	bcc.n	8004bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004c06:	4a0b      	ldr	r2, [pc, #44]	; (8004c34 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004c08:	4c0b      	ldr	r4, [pc, #44]	; (8004c38 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004c0c:	e001      	b.n	8004c12 <LoopFillZerobss>

08004c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004c10:	3204      	adds	r2, #4

08004c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004c14:	d3fb      	bcc.n	8004c0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004c16:	f7ff fe85 	bl	8004924 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004c1a:	f002 fb3b 	bl	8007294 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004c1e:	f7ff fbe5 	bl	80043ec <main>
  bx  lr    
 8004c22:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004c24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004c28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004c2c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8004c30:	08008c54 	.word	0x08008c54
  ldr r2, =_sbss
 8004c34:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8004c38:	20002c30 	.word	0x20002c30

08004c3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004c3c:	e7fe      	b.n	8004c3c <ADC_IRQHandler>
	...

08004c40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004c44:	4b0e      	ldr	r3, [pc, #56]	; (8004c80 <HAL_Init+0x40>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a0d      	ldr	r2, [pc, #52]	; (8004c80 <HAL_Init+0x40>)
 8004c4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004c50:	4b0b      	ldr	r3, [pc, #44]	; (8004c80 <HAL_Init+0x40>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a0a      	ldr	r2, [pc, #40]	; (8004c80 <HAL_Init+0x40>)
 8004c56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c5c:	4b08      	ldr	r3, [pc, #32]	; (8004c80 <HAL_Init+0x40>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a07      	ldr	r2, [pc, #28]	; (8004c80 <HAL_Init+0x40>)
 8004c62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c68:	2003      	movs	r0, #3
 8004c6a:	f000 f8f9 	bl	8004e60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c6e:	200f      	movs	r0, #15
 8004c70:	f000 f808 	bl	8004c84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c74:	f7ff fd68 	bl	8004748 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c78:	2300      	movs	r3, #0
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	40023c00 	.word	0x40023c00

08004c84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b082      	sub	sp, #8
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c8c:	4b12      	ldr	r3, [pc, #72]	; (8004cd8 <HAL_InitTick+0x54>)
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	4b12      	ldr	r3, [pc, #72]	; (8004cdc <HAL_InitTick+0x58>)
 8004c92:	781b      	ldrb	r3, [r3, #0]
 8004c94:	4619      	mov	r1, r3
 8004c96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f000 f903 	bl	8004eae <HAL_SYSTICK_Config>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d001      	beq.n	8004cb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e00e      	b.n	8004cd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2b0f      	cmp	r3, #15
 8004cb6:	d80a      	bhi.n	8004cce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004cb8:	2200      	movs	r2, #0
 8004cba:	6879      	ldr	r1, [r7, #4]
 8004cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8004cc0:	f000 f8d9 	bl	8004e76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004cc4:	4a06      	ldr	r2, [pc, #24]	; (8004ce0 <HAL_InitTick+0x5c>)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	e000      	b.n	8004cd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3708      	adds	r7, #8
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	20000000 	.word	0x20000000
 8004cdc:	20000008 	.word	0x20000008
 8004ce0:	20000004 	.word	0x20000004

08004ce4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0
  return uwTick;
 8004ce8:	4b03      	ldr	r3, [pc, #12]	; (8004cf8 <HAL_GetTick+0x14>)
 8004cea:	681b      	ldr	r3, [r3, #0]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
 8004cf6:	bf00      	nop
 8004cf8:	20002c1c 	.word	0x20002c1c

08004cfc <__NVIC_SetPriorityGrouping>:
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f003 0307 	and.w	r3, r3, #7
 8004d0a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d0c:	4b0c      	ldr	r3, [pc, #48]	; (8004d40 <__NVIC_SetPriorityGrouping+0x44>)
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d12:	68ba      	ldr	r2, [r7, #8]
 8004d14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d18:	4013      	ands	r3, r2
 8004d1a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d2e:	4a04      	ldr	r2, [pc, #16]	; (8004d40 <__NVIC_SetPriorityGrouping+0x44>)
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	60d3      	str	r3, [r2, #12]
}
 8004d34:	bf00      	nop
 8004d36:	3714      	adds	r7, #20
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr
 8004d40:	e000ed00 	.word	0xe000ed00

08004d44 <__NVIC_GetPriorityGrouping>:
{
 8004d44:	b480      	push	{r7}
 8004d46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d48:	4b04      	ldr	r3, [pc, #16]	; (8004d5c <__NVIC_GetPriorityGrouping+0x18>)
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	0a1b      	lsrs	r3, r3, #8
 8004d4e:	f003 0307 	and.w	r3, r3, #7
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr
 8004d5c:	e000ed00 	.word	0xe000ed00

08004d60 <__NVIC_SetPriority>:
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	4603      	mov	r3, r0
 8004d68:	6039      	str	r1, [r7, #0]
 8004d6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	db0a      	blt.n	8004d8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	b2da      	uxtb	r2, r3
 8004d78:	490c      	ldr	r1, [pc, #48]	; (8004dac <__NVIC_SetPriority+0x4c>)
 8004d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d7e:	0112      	lsls	r2, r2, #4
 8004d80:	b2d2      	uxtb	r2, r2
 8004d82:	440b      	add	r3, r1
 8004d84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004d88:	e00a      	b.n	8004da0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	b2da      	uxtb	r2, r3
 8004d8e:	4908      	ldr	r1, [pc, #32]	; (8004db0 <__NVIC_SetPriority+0x50>)
 8004d90:	79fb      	ldrb	r3, [r7, #7]
 8004d92:	f003 030f 	and.w	r3, r3, #15
 8004d96:	3b04      	subs	r3, #4
 8004d98:	0112      	lsls	r2, r2, #4
 8004d9a:	b2d2      	uxtb	r2, r2
 8004d9c:	440b      	add	r3, r1
 8004d9e:	761a      	strb	r2, [r3, #24]
}
 8004da0:	bf00      	nop
 8004da2:	370c      	adds	r7, #12
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	e000e100 	.word	0xe000e100
 8004db0:	e000ed00 	.word	0xe000ed00

08004db4 <NVIC_EncodePriority>:
{
 8004db4:	b480      	push	{r7}
 8004db6:	b089      	sub	sp, #36	; 0x24
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f003 0307 	and.w	r3, r3, #7
 8004dc6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	f1c3 0307 	rsb	r3, r3, #7
 8004dce:	2b04      	cmp	r3, #4
 8004dd0:	bf28      	it	cs
 8004dd2:	2304      	movcs	r3, #4
 8004dd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	3304      	adds	r3, #4
 8004dda:	2b06      	cmp	r3, #6
 8004ddc:	d902      	bls.n	8004de4 <NVIC_EncodePriority+0x30>
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	3b03      	subs	r3, #3
 8004de2:	e000      	b.n	8004de6 <NVIC_EncodePriority+0x32>
 8004de4:	2300      	movs	r3, #0
 8004de6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004de8:	f04f 32ff 	mov.w	r2, #4294967295
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	fa02 f303 	lsl.w	r3, r2, r3
 8004df2:	43da      	mvns	r2, r3
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	401a      	ands	r2, r3
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	fa01 f303 	lsl.w	r3, r1, r3
 8004e06:	43d9      	mvns	r1, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e0c:	4313      	orrs	r3, r2
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3724      	adds	r7, #36	; 0x24
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
	...

08004e1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	3b01      	subs	r3, #1
 8004e28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e2c:	d301      	bcc.n	8004e32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e00f      	b.n	8004e52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e32:	4a0a      	ldr	r2, [pc, #40]	; (8004e5c <SysTick_Config+0x40>)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	3b01      	subs	r3, #1
 8004e38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e3a:	210f      	movs	r1, #15
 8004e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e40:	f7ff ff8e 	bl	8004d60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e44:	4b05      	ldr	r3, [pc, #20]	; (8004e5c <SysTick_Config+0x40>)
 8004e46:	2200      	movs	r2, #0
 8004e48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e4a:	4b04      	ldr	r3, [pc, #16]	; (8004e5c <SysTick_Config+0x40>)
 8004e4c:	2207      	movs	r2, #7
 8004e4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3708      	adds	r7, #8
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	e000e010 	.word	0xe000e010

08004e60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f7ff ff47 	bl	8004cfc <__NVIC_SetPriorityGrouping>
}
 8004e6e:	bf00      	nop
 8004e70:	3708      	adds	r7, #8
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b086      	sub	sp, #24
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	60b9      	str	r1, [r7, #8]
 8004e80:	607a      	str	r2, [r7, #4]
 8004e82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e84:	2300      	movs	r3, #0
 8004e86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e88:	f7ff ff5c 	bl	8004d44 <__NVIC_GetPriorityGrouping>
 8004e8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	68b9      	ldr	r1, [r7, #8]
 8004e92:	6978      	ldr	r0, [r7, #20]
 8004e94:	f7ff ff8e 	bl	8004db4 <NVIC_EncodePriority>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e9e:	4611      	mov	r1, r2
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f7ff ff5d 	bl	8004d60 <__NVIC_SetPriority>
}
 8004ea6:	bf00      	nop
 8004ea8:	3718      	adds	r7, #24
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b082      	sub	sp, #8
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7ff ffb0 	bl	8004e1c <SysTick_Config>
 8004ebc:	4603      	mov	r3, r0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3708      	adds	r7, #8
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
	...

08004ec8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b086      	sub	sp, #24
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e264      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0301 	and.w	r3, r3, #1
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d075      	beq.n	8004fd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ee6:	4ba3      	ldr	r3, [pc, #652]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f003 030c 	and.w	r3, r3, #12
 8004eee:	2b04      	cmp	r3, #4
 8004ef0:	d00c      	beq.n	8004f0c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ef2:	4ba0      	ldr	r3, [pc, #640]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004efa:	2b08      	cmp	r3, #8
 8004efc:	d112      	bne.n	8004f24 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004efe:	4b9d      	ldr	r3, [pc, #628]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f0a:	d10b      	bne.n	8004f24 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f0c:	4b99      	ldr	r3, [pc, #612]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d05b      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x108>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d157      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e23f      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f2c:	d106      	bne.n	8004f3c <HAL_RCC_OscConfig+0x74>
 8004f2e:	4b91      	ldr	r3, [pc, #580]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a90      	ldr	r2, [pc, #576]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f38:	6013      	str	r3, [r2, #0]
 8004f3a:	e01d      	b.n	8004f78 <HAL_RCC_OscConfig+0xb0>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f44:	d10c      	bne.n	8004f60 <HAL_RCC_OscConfig+0x98>
 8004f46:	4b8b      	ldr	r3, [pc, #556]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a8a      	ldr	r2, [pc, #552]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f50:	6013      	str	r3, [r2, #0]
 8004f52:	4b88      	ldr	r3, [pc, #544]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a87      	ldr	r2, [pc, #540]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f5c:	6013      	str	r3, [r2, #0]
 8004f5e:	e00b      	b.n	8004f78 <HAL_RCC_OscConfig+0xb0>
 8004f60:	4b84      	ldr	r3, [pc, #528]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a83      	ldr	r2, [pc, #524]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f6a:	6013      	str	r3, [r2, #0]
 8004f6c:	4b81      	ldr	r3, [pc, #516]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a80      	ldr	r2, [pc, #512]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d013      	beq.n	8004fa8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f80:	f7ff feb0 	bl	8004ce4 <HAL_GetTick>
 8004f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f86:	e008      	b.n	8004f9a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f88:	f7ff feac 	bl	8004ce4 <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	2b64      	cmp	r3, #100	; 0x64
 8004f94:	d901      	bls.n	8004f9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e204      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f9a:	4b76      	ldr	r3, [pc, #472]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d0f0      	beq.n	8004f88 <HAL_RCC_OscConfig+0xc0>
 8004fa6:	e014      	b.n	8004fd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fa8:	f7ff fe9c 	bl	8004ce4 <HAL_GetTick>
 8004fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fae:	e008      	b.n	8004fc2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fb0:	f7ff fe98 	bl	8004ce4 <HAL_GetTick>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	2b64      	cmp	r3, #100	; 0x64
 8004fbc:	d901      	bls.n	8004fc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e1f0      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fc2:	4b6c      	ldr	r3, [pc, #432]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d1f0      	bne.n	8004fb0 <HAL_RCC_OscConfig+0xe8>
 8004fce:	e000      	b.n	8004fd2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0302 	and.w	r3, r3, #2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d063      	beq.n	80050a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004fde:	4b65      	ldr	r3, [pc, #404]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f003 030c 	and.w	r3, r3, #12
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00b      	beq.n	8005002 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004fea:	4b62      	ldr	r3, [pc, #392]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004ff2:	2b08      	cmp	r3, #8
 8004ff4:	d11c      	bne.n	8005030 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ff6:	4b5f      	ldr	r3, [pc, #380]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d116      	bne.n	8005030 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005002:	4b5c      	ldr	r3, [pc, #368]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b00      	cmp	r3, #0
 800500c:	d005      	beq.n	800501a <HAL_RCC_OscConfig+0x152>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d001      	beq.n	800501a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e1c4      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800501a:	4b56      	ldr	r3, [pc, #344]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	00db      	lsls	r3, r3, #3
 8005028:	4952      	ldr	r1, [pc, #328]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 800502a:	4313      	orrs	r3, r2
 800502c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800502e:	e03a      	b.n	80050a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d020      	beq.n	800507a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005038:	4b4f      	ldr	r3, [pc, #316]	; (8005178 <HAL_RCC_OscConfig+0x2b0>)
 800503a:	2201      	movs	r2, #1
 800503c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800503e:	f7ff fe51 	bl	8004ce4 <HAL_GetTick>
 8005042:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005044:	e008      	b.n	8005058 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005046:	f7ff fe4d 	bl	8004ce4 <HAL_GetTick>
 800504a:	4602      	mov	r2, r0
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	1ad3      	subs	r3, r2, r3
 8005050:	2b02      	cmp	r3, #2
 8005052:	d901      	bls.n	8005058 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	e1a5      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005058:	4b46      	ldr	r3, [pc, #280]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 0302 	and.w	r3, r3, #2
 8005060:	2b00      	cmp	r3, #0
 8005062:	d0f0      	beq.n	8005046 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005064:	4b43      	ldr	r3, [pc, #268]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	691b      	ldr	r3, [r3, #16]
 8005070:	00db      	lsls	r3, r3, #3
 8005072:	4940      	ldr	r1, [pc, #256]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8005074:	4313      	orrs	r3, r2
 8005076:	600b      	str	r3, [r1, #0]
 8005078:	e015      	b.n	80050a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800507a:	4b3f      	ldr	r3, [pc, #252]	; (8005178 <HAL_RCC_OscConfig+0x2b0>)
 800507c:	2200      	movs	r2, #0
 800507e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005080:	f7ff fe30 	bl	8004ce4 <HAL_GetTick>
 8005084:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005086:	e008      	b.n	800509a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005088:	f7ff fe2c 	bl	8004ce4 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	2b02      	cmp	r3, #2
 8005094:	d901      	bls.n	800509a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e184      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800509a:	4b36      	ldr	r3, [pc, #216]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0302 	and.w	r3, r3, #2
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d1f0      	bne.n	8005088 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0308 	and.w	r3, r3, #8
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d030      	beq.n	8005114 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	695b      	ldr	r3, [r3, #20]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d016      	beq.n	80050e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050ba:	4b30      	ldr	r3, [pc, #192]	; (800517c <HAL_RCC_OscConfig+0x2b4>)
 80050bc:	2201      	movs	r2, #1
 80050be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050c0:	f7ff fe10 	bl	8004ce4 <HAL_GetTick>
 80050c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050c6:	e008      	b.n	80050da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050c8:	f7ff fe0c 	bl	8004ce4 <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d901      	bls.n	80050da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e164      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050da:	4b26      	ldr	r3, [pc, #152]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 80050dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050de:	f003 0302 	and.w	r3, r3, #2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d0f0      	beq.n	80050c8 <HAL_RCC_OscConfig+0x200>
 80050e6:	e015      	b.n	8005114 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050e8:	4b24      	ldr	r3, [pc, #144]	; (800517c <HAL_RCC_OscConfig+0x2b4>)
 80050ea:	2200      	movs	r2, #0
 80050ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050ee:	f7ff fdf9 	bl	8004ce4 <HAL_GetTick>
 80050f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050f4:	e008      	b.n	8005108 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050f6:	f7ff fdf5 	bl	8004ce4 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	2b02      	cmp	r3, #2
 8005102:	d901      	bls.n	8005108 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	e14d      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005108:	4b1a      	ldr	r3, [pc, #104]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 800510a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800510c:	f003 0302 	and.w	r3, r3, #2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d1f0      	bne.n	80050f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 0304 	and.w	r3, r3, #4
 800511c:	2b00      	cmp	r3, #0
 800511e:	f000 80a0 	beq.w	8005262 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005122:	2300      	movs	r3, #0
 8005124:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005126:	4b13      	ldr	r3, [pc, #76]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8005128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10f      	bne.n	8005152 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005132:	2300      	movs	r3, #0
 8005134:	60bb      	str	r3, [r7, #8]
 8005136:	4b0f      	ldr	r3, [pc, #60]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8005138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513a:	4a0e      	ldr	r2, [pc, #56]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 800513c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005140:	6413      	str	r3, [r2, #64]	; 0x40
 8005142:	4b0c      	ldr	r3, [pc, #48]	; (8005174 <HAL_RCC_OscConfig+0x2ac>)
 8005144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800514a:	60bb      	str	r3, [r7, #8]
 800514c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800514e:	2301      	movs	r3, #1
 8005150:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005152:	4b0b      	ldr	r3, [pc, #44]	; (8005180 <HAL_RCC_OscConfig+0x2b8>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800515a:	2b00      	cmp	r3, #0
 800515c:	d121      	bne.n	80051a2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800515e:	4b08      	ldr	r3, [pc, #32]	; (8005180 <HAL_RCC_OscConfig+0x2b8>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a07      	ldr	r2, [pc, #28]	; (8005180 <HAL_RCC_OscConfig+0x2b8>)
 8005164:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005168:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800516a:	f7ff fdbb 	bl	8004ce4 <HAL_GetTick>
 800516e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005170:	e011      	b.n	8005196 <HAL_RCC_OscConfig+0x2ce>
 8005172:	bf00      	nop
 8005174:	40023800 	.word	0x40023800
 8005178:	42470000 	.word	0x42470000
 800517c:	42470e80 	.word	0x42470e80
 8005180:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005184:	f7ff fdae 	bl	8004ce4 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	2b02      	cmp	r3, #2
 8005190:	d901      	bls.n	8005196 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e106      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005196:	4b85      	ldr	r3, [pc, #532]	; (80053ac <HAL_RCC_OscConfig+0x4e4>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d0f0      	beq.n	8005184 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d106      	bne.n	80051b8 <HAL_RCC_OscConfig+0x2f0>
 80051aa:	4b81      	ldr	r3, [pc, #516]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80051ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ae:	4a80      	ldr	r2, [pc, #512]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80051b0:	f043 0301 	orr.w	r3, r3, #1
 80051b4:	6713      	str	r3, [r2, #112]	; 0x70
 80051b6:	e01c      	b.n	80051f2 <HAL_RCC_OscConfig+0x32a>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	2b05      	cmp	r3, #5
 80051be:	d10c      	bne.n	80051da <HAL_RCC_OscConfig+0x312>
 80051c0:	4b7b      	ldr	r3, [pc, #492]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80051c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051c4:	4a7a      	ldr	r2, [pc, #488]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80051c6:	f043 0304 	orr.w	r3, r3, #4
 80051ca:	6713      	str	r3, [r2, #112]	; 0x70
 80051cc:	4b78      	ldr	r3, [pc, #480]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80051ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051d0:	4a77      	ldr	r2, [pc, #476]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80051d2:	f043 0301 	orr.w	r3, r3, #1
 80051d6:	6713      	str	r3, [r2, #112]	; 0x70
 80051d8:	e00b      	b.n	80051f2 <HAL_RCC_OscConfig+0x32a>
 80051da:	4b75      	ldr	r3, [pc, #468]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80051dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051de:	4a74      	ldr	r2, [pc, #464]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80051e0:	f023 0301 	bic.w	r3, r3, #1
 80051e4:	6713      	str	r3, [r2, #112]	; 0x70
 80051e6:	4b72      	ldr	r3, [pc, #456]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80051e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ea:	4a71      	ldr	r2, [pc, #452]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80051ec:	f023 0304 	bic.w	r3, r3, #4
 80051f0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d015      	beq.n	8005226 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051fa:	f7ff fd73 	bl	8004ce4 <HAL_GetTick>
 80051fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005200:	e00a      	b.n	8005218 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005202:	f7ff fd6f 	bl	8004ce4 <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005210:	4293      	cmp	r3, r2
 8005212:	d901      	bls.n	8005218 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	e0c5      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005218:	4b65      	ldr	r3, [pc, #404]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 800521a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800521c:	f003 0302 	and.w	r3, r3, #2
 8005220:	2b00      	cmp	r3, #0
 8005222:	d0ee      	beq.n	8005202 <HAL_RCC_OscConfig+0x33a>
 8005224:	e014      	b.n	8005250 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005226:	f7ff fd5d 	bl	8004ce4 <HAL_GetTick>
 800522a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800522c:	e00a      	b.n	8005244 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800522e:	f7ff fd59 	bl	8004ce4 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	f241 3288 	movw	r2, #5000	; 0x1388
 800523c:	4293      	cmp	r3, r2
 800523e:	d901      	bls.n	8005244 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e0af      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005244:	4b5a      	ldr	r3, [pc, #360]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 8005246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005248:	f003 0302 	and.w	r3, r3, #2
 800524c:	2b00      	cmp	r3, #0
 800524e:	d1ee      	bne.n	800522e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005250:	7dfb      	ldrb	r3, [r7, #23]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d105      	bne.n	8005262 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005256:	4b56      	ldr	r3, [pc, #344]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 8005258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525a:	4a55      	ldr	r2, [pc, #340]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 800525c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005260:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	2b00      	cmp	r3, #0
 8005268:	f000 809b 	beq.w	80053a2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800526c:	4b50      	ldr	r3, [pc, #320]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f003 030c 	and.w	r3, r3, #12
 8005274:	2b08      	cmp	r3, #8
 8005276:	d05c      	beq.n	8005332 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	699b      	ldr	r3, [r3, #24]
 800527c:	2b02      	cmp	r3, #2
 800527e:	d141      	bne.n	8005304 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005280:	4b4c      	ldr	r3, [pc, #304]	; (80053b4 <HAL_RCC_OscConfig+0x4ec>)
 8005282:	2200      	movs	r2, #0
 8005284:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005286:	f7ff fd2d 	bl	8004ce4 <HAL_GetTick>
 800528a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800528c:	e008      	b.n	80052a0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800528e:	f7ff fd29 	bl	8004ce4 <HAL_GetTick>
 8005292:	4602      	mov	r2, r0
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	2b02      	cmp	r3, #2
 800529a:	d901      	bls.n	80052a0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e081      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052a0:	4b43      	ldr	r3, [pc, #268]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1f0      	bne.n	800528e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	69da      	ldr	r2, [r3, #28]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a1b      	ldr	r3, [r3, #32]
 80052b4:	431a      	orrs	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ba:	019b      	lsls	r3, r3, #6
 80052bc:	431a      	orrs	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c2:	085b      	lsrs	r3, r3, #1
 80052c4:	3b01      	subs	r3, #1
 80052c6:	041b      	lsls	r3, r3, #16
 80052c8:	431a      	orrs	r2, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ce:	061b      	lsls	r3, r3, #24
 80052d0:	4937      	ldr	r1, [pc, #220]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052d6:	4b37      	ldr	r3, [pc, #220]	; (80053b4 <HAL_RCC_OscConfig+0x4ec>)
 80052d8:	2201      	movs	r2, #1
 80052da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052dc:	f7ff fd02 	bl	8004ce4 <HAL_GetTick>
 80052e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052e2:	e008      	b.n	80052f6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052e4:	f7ff fcfe 	bl	8004ce4 <HAL_GetTick>
 80052e8:	4602      	mov	r2, r0
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d901      	bls.n	80052f6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e056      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052f6:	4b2e      	ldr	r3, [pc, #184]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d0f0      	beq.n	80052e4 <HAL_RCC_OscConfig+0x41c>
 8005302:	e04e      	b.n	80053a2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005304:	4b2b      	ldr	r3, [pc, #172]	; (80053b4 <HAL_RCC_OscConfig+0x4ec>)
 8005306:	2200      	movs	r2, #0
 8005308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800530a:	f7ff fceb 	bl	8004ce4 <HAL_GetTick>
 800530e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005310:	e008      	b.n	8005324 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005312:	f7ff fce7 	bl	8004ce4 <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	2b02      	cmp	r3, #2
 800531e:	d901      	bls.n	8005324 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e03f      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005324:	4b22      	ldr	r3, [pc, #136]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1f0      	bne.n	8005312 <HAL_RCC_OscConfig+0x44a>
 8005330:	e037      	b.n	80053a2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	2b01      	cmp	r3, #1
 8005338:	d101      	bne.n	800533e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e032      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800533e:	4b1c      	ldr	r3, [pc, #112]	; (80053b0 <HAL_RCC_OscConfig+0x4e8>)
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	699b      	ldr	r3, [r3, #24]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d028      	beq.n	800539e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005356:	429a      	cmp	r2, r3
 8005358:	d121      	bne.n	800539e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005364:	429a      	cmp	r2, r3
 8005366:	d11a      	bne.n	800539e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800536e:	4013      	ands	r3, r2
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005374:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005376:	4293      	cmp	r3, r2
 8005378:	d111      	bne.n	800539e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005384:	085b      	lsrs	r3, r3, #1
 8005386:	3b01      	subs	r3, #1
 8005388:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800538a:	429a      	cmp	r2, r3
 800538c:	d107      	bne.n	800539e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005398:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800539a:	429a      	cmp	r2, r3
 800539c:	d001      	beq.n	80053a2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e000      	b.n	80053a4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3718      	adds	r7, #24
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	40007000 	.word	0x40007000
 80053b0:	40023800 	.word	0x40023800
 80053b4:	42470060 	.word	0x42470060

080053b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d101      	bne.n	80053cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	e0cc      	b.n	8005566 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80053cc:	4b68      	ldr	r3, [pc, #416]	; (8005570 <HAL_RCC_ClockConfig+0x1b8>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0307 	and.w	r3, r3, #7
 80053d4:	683a      	ldr	r2, [r7, #0]
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d90c      	bls.n	80053f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053da:	4b65      	ldr	r3, [pc, #404]	; (8005570 <HAL_RCC_ClockConfig+0x1b8>)
 80053dc:	683a      	ldr	r2, [r7, #0]
 80053de:	b2d2      	uxtb	r2, r2
 80053e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053e2:	4b63      	ldr	r3, [pc, #396]	; (8005570 <HAL_RCC_ClockConfig+0x1b8>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	683a      	ldr	r2, [r7, #0]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d001      	beq.n	80053f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e0b8      	b.n	8005566 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f003 0302 	and.w	r3, r3, #2
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d020      	beq.n	8005442 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0304 	and.w	r3, r3, #4
 8005408:	2b00      	cmp	r3, #0
 800540a:	d005      	beq.n	8005418 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800540c:	4b59      	ldr	r3, [pc, #356]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	4a58      	ldr	r2, [pc, #352]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 8005412:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005416:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0308 	and.w	r3, r3, #8
 8005420:	2b00      	cmp	r3, #0
 8005422:	d005      	beq.n	8005430 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005424:	4b53      	ldr	r3, [pc, #332]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	4a52      	ldr	r2, [pc, #328]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 800542a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800542e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005430:	4b50      	ldr	r3, [pc, #320]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	494d      	ldr	r1, [pc, #308]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 800543e:	4313      	orrs	r3, r2
 8005440:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 0301 	and.w	r3, r3, #1
 800544a:	2b00      	cmp	r3, #0
 800544c:	d044      	beq.n	80054d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	2b01      	cmp	r3, #1
 8005454:	d107      	bne.n	8005466 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005456:	4b47      	ldr	r3, [pc, #284]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d119      	bne.n	8005496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e07f      	b.n	8005566 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	2b02      	cmp	r3, #2
 800546c:	d003      	beq.n	8005476 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005472:	2b03      	cmp	r3, #3
 8005474:	d107      	bne.n	8005486 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005476:	4b3f      	ldr	r3, [pc, #252]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d109      	bne.n	8005496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e06f      	b.n	8005566 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005486:	4b3b      	ldr	r3, [pc, #236]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0302 	and.w	r3, r3, #2
 800548e:	2b00      	cmp	r3, #0
 8005490:	d101      	bne.n	8005496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e067      	b.n	8005566 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005496:	4b37      	ldr	r3, [pc, #220]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	f023 0203 	bic.w	r2, r3, #3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	4934      	ldr	r1, [pc, #208]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 80054a4:	4313      	orrs	r3, r2
 80054a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054a8:	f7ff fc1c 	bl	8004ce4 <HAL_GetTick>
 80054ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054ae:	e00a      	b.n	80054c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054b0:	f7ff fc18 	bl	8004ce4 <HAL_GetTick>
 80054b4:	4602      	mov	r2, r0
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80054be:	4293      	cmp	r3, r2
 80054c0:	d901      	bls.n	80054c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e04f      	b.n	8005566 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054c6:	4b2b      	ldr	r3, [pc, #172]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f003 020c 	and.w	r2, r3, #12
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d1eb      	bne.n	80054b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054d8:	4b25      	ldr	r3, [pc, #148]	; (8005570 <HAL_RCC_ClockConfig+0x1b8>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0307 	and.w	r3, r3, #7
 80054e0:	683a      	ldr	r2, [r7, #0]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d20c      	bcs.n	8005500 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054e6:	4b22      	ldr	r3, [pc, #136]	; (8005570 <HAL_RCC_ClockConfig+0x1b8>)
 80054e8:	683a      	ldr	r2, [r7, #0]
 80054ea:	b2d2      	uxtb	r2, r2
 80054ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054ee:	4b20      	ldr	r3, [pc, #128]	; (8005570 <HAL_RCC_ClockConfig+0x1b8>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0307 	and.w	r3, r3, #7
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d001      	beq.n	8005500 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e032      	b.n	8005566 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0304 	and.w	r3, r3, #4
 8005508:	2b00      	cmp	r3, #0
 800550a:	d008      	beq.n	800551e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800550c:	4b19      	ldr	r3, [pc, #100]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	4916      	ldr	r1, [pc, #88]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 800551a:	4313      	orrs	r3, r2
 800551c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 0308 	and.w	r3, r3, #8
 8005526:	2b00      	cmp	r3, #0
 8005528:	d009      	beq.n	800553e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800552a:	4b12      	ldr	r3, [pc, #72]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	00db      	lsls	r3, r3, #3
 8005538:	490e      	ldr	r1, [pc, #56]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 800553a:	4313      	orrs	r3, r2
 800553c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800553e:	f000 f821 	bl	8005584 <HAL_RCC_GetSysClockFreq>
 8005542:	4602      	mov	r2, r0
 8005544:	4b0b      	ldr	r3, [pc, #44]	; (8005574 <HAL_RCC_ClockConfig+0x1bc>)
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	091b      	lsrs	r3, r3, #4
 800554a:	f003 030f 	and.w	r3, r3, #15
 800554e:	490a      	ldr	r1, [pc, #40]	; (8005578 <HAL_RCC_ClockConfig+0x1c0>)
 8005550:	5ccb      	ldrb	r3, [r1, r3]
 8005552:	fa22 f303 	lsr.w	r3, r2, r3
 8005556:	4a09      	ldr	r2, [pc, #36]	; (800557c <HAL_RCC_ClockConfig+0x1c4>)
 8005558:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800555a:	4b09      	ldr	r3, [pc, #36]	; (8005580 <HAL_RCC_ClockConfig+0x1c8>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4618      	mov	r0, r3
 8005560:	f7ff fb90 	bl	8004c84 <HAL_InitTick>

  return HAL_OK;
 8005564:	2300      	movs	r3, #0
}
 8005566:	4618      	mov	r0, r3
 8005568:	3710      	adds	r7, #16
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	40023c00 	.word	0x40023c00
 8005574:	40023800 	.word	0x40023800
 8005578:	08008904 	.word	0x08008904
 800557c:	20000000 	.word	0x20000000
 8005580:	20000004 	.word	0x20000004

08005584 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005584:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005588:	b084      	sub	sp, #16
 800558a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800558c:	2300      	movs	r3, #0
 800558e:	607b      	str	r3, [r7, #4]
 8005590:	2300      	movs	r3, #0
 8005592:	60fb      	str	r3, [r7, #12]
 8005594:	2300      	movs	r3, #0
 8005596:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005598:	2300      	movs	r3, #0
 800559a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800559c:	4b67      	ldr	r3, [pc, #412]	; (800573c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f003 030c 	and.w	r3, r3, #12
 80055a4:	2b08      	cmp	r3, #8
 80055a6:	d00d      	beq.n	80055c4 <HAL_RCC_GetSysClockFreq+0x40>
 80055a8:	2b08      	cmp	r3, #8
 80055aa:	f200 80bd 	bhi.w	8005728 <HAL_RCC_GetSysClockFreq+0x1a4>
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d002      	beq.n	80055b8 <HAL_RCC_GetSysClockFreq+0x34>
 80055b2:	2b04      	cmp	r3, #4
 80055b4:	d003      	beq.n	80055be <HAL_RCC_GetSysClockFreq+0x3a>
 80055b6:	e0b7      	b.n	8005728 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80055b8:	4b61      	ldr	r3, [pc, #388]	; (8005740 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80055ba:	60bb      	str	r3, [r7, #8]
       break;
 80055bc:	e0b7      	b.n	800572e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80055be:	4b61      	ldr	r3, [pc, #388]	; (8005744 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80055c0:	60bb      	str	r3, [r7, #8]
      break;
 80055c2:	e0b4      	b.n	800572e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80055c4:	4b5d      	ldr	r3, [pc, #372]	; (800573c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80055cc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80055ce:	4b5b      	ldr	r3, [pc, #364]	; (800573c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d04d      	beq.n	8005676 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055da:	4b58      	ldr	r3, [pc, #352]	; (800573c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	099b      	lsrs	r3, r3, #6
 80055e0:	461a      	mov	r2, r3
 80055e2:	f04f 0300 	mov.w	r3, #0
 80055e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80055ea:	f04f 0100 	mov.w	r1, #0
 80055ee:	ea02 0800 	and.w	r8, r2, r0
 80055f2:	ea03 0901 	and.w	r9, r3, r1
 80055f6:	4640      	mov	r0, r8
 80055f8:	4649      	mov	r1, r9
 80055fa:	f04f 0200 	mov.w	r2, #0
 80055fe:	f04f 0300 	mov.w	r3, #0
 8005602:	014b      	lsls	r3, r1, #5
 8005604:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005608:	0142      	lsls	r2, r0, #5
 800560a:	4610      	mov	r0, r2
 800560c:	4619      	mov	r1, r3
 800560e:	ebb0 0008 	subs.w	r0, r0, r8
 8005612:	eb61 0109 	sbc.w	r1, r1, r9
 8005616:	f04f 0200 	mov.w	r2, #0
 800561a:	f04f 0300 	mov.w	r3, #0
 800561e:	018b      	lsls	r3, r1, #6
 8005620:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005624:	0182      	lsls	r2, r0, #6
 8005626:	1a12      	subs	r2, r2, r0
 8005628:	eb63 0301 	sbc.w	r3, r3, r1
 800562c:	f04f 0000 	mov.w	r0, #0
 8005630:	f04f 0100 	mov.w	r1, #0
 8005634:	00d9      	lsls	r1, r3, #3
 8005636:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800563a:	00d0      	lsls	r0, r2, #3
 800563c:	4602      	mov	r2, r0
 800563e:	460b      	mov	r3, r1
 8005640:	eb12 0208 	adds.w	r2, r2, r8
 8005644:	eb43 0309 	adc.w	r3, r3, r9
 8005648:	f04f 0000 	mov.w	r0, #0
 800564c:	f04f 0100 	mov.w	r1, #0
 8005650:	0259      	lsls	r1, r3, #9
 8005652:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005656:	0250      	lsls	r0, r2, #9
 8005658:	4602      	mov	r2, r0
 800565a:	460b      	mov	r3, r1
 800565c:	4610      	mov	r0, r2
 800565e:	4619      	mov	r1, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	461a      	mov	r2, r3
 8005664:	f04f 0300 	mov.w	r3, #0
 8005668:	f7fb fa88 	bl	8000b7c <__aeabi_uldivmod>
 800566c:	4602      	mov	r2, r0
 800566e:	460b      	mov	r3, r1
 8005670:	4613      	mov	r3, r2
 8005672:	60fb      	str	r3, [r7, #12]
 8005674:	e04a      	b.n	800570c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005676:	4b31      	ldr	r3, [pc, #196]	; (800573c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	099b      	lsrs	r3, r3, #6
 800567c:	461a      	mov	r2, r3
 800567e:	f04f 0300 	mov.w	r3, #0
 8005682:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005686:	f04f 0100 	mov.w	r1, #0
 800568a:	ea02 0400 	and.w	r4, r2, r0
 800568e:	ea03 0501 	and.w	r5, r3, r1
 8005692:	4620      	mov	r0, r4
 8005694:	4629      	mov	r1, r5
 8005696:	f04f 0200 	mov.w	r2, #0
 800569a:	f04f 0300 	mov.w	r3, #0
 800569e:	014b      	lsls	r3, r1, #5
 80056a0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80056a4:	0142      	lsls	r2, r0, #5
 80056a6:	4610      	mov	r0, r2
 80056a8:	4619      	mov	r1, r3
 80056aa:	1b00      	subs	r0, r0, r4
 80056ac:	eb61 0105 	sbc.w	r1, r1, r5
 80056b0:	f04f 0200 	mov.w	r2, #0
 80056b4:	f04f 0300 	mov.w	r3, #0
 80056b8:	018b      	lsls	r3, r1, #6
 80056ba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80056be:	0182      	lsls	r2, r0, #6
 80056c0:	1a12      	subs	r2, r2, r0
 80056c2:	eb63 0301 	sbc.w	r3, r3, r1
 80056c6:	f04f 0000 	mov.w	r0, #0
 80056ca:	f04f 0100 	mov.w	r1, #0
 80056ce:	00d9      	lsls	r1, r3, #3
 80056d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80056d4:	00d0      	lsls	r0, r2, #3
 80056d6:	4602      	mov	r2, r0
 80056d8:	460b      	mov	r3, r1
 80056da:	1912      	adds	r2, r2, r4
 80056dc:	eb45 0303 	adc.w	r3, r5, r3
 80056e0:	f04f 0000 	mov.w	r0, #0
 80056e4:	f04f 0100 	mov.w	r1, #0
 80056e8:	0299      	lsls	r1, r3, #10
 80056ea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80056ee:	0290      	lsls	r0, r2, #10
 80056f0:	4602      	mov	r2, r0
 80056f2:	460b      	mov	r3, r1
 80056f4:	4610      	mov	r0, r2
 80056f6:	4619      	mov	r1, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	461a      	mov	r2, r3
 80056fc:	f04f 0300 	mov.w	r3, #0
 8005700:	f7fb fa3c 	bl	8000b7c <__aeabi_uldivmod>
 8005704:	4602      	mov	r2, r0
 8005706:	460b      	mov	r3, r1
 8005708:	4613      	mov	r3, r2
 800570a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800570c:	4b0b      	ldr	r3, [pc, #44]	; (800573c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	0c1b      	lsrs	r3, r3, #16
 8005712:	f003 0303 	and.w	r3, r3, #3
 8005716:	3301      	adds	r3, #1
 8005718:	005b      	lsls	r3, r3, #1
 800571a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800571c:	68fa      	ldr	r2, [r7, #12]
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	fbb2 f3f3 	udiv	r3, r2, r3
 8005724:	60bb      	str	r3, [r7, #8]
      break;
 8005726:	e002      	b.n	800572e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005728:	4b05      	ldr	r3, [pc, #20]	; (8005740 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800572a:	60bb      	str	r3, [r7, #8]
      break;
 800572c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800572e:	68bb      	ldr	r3, [r7, #8]
}
 8005730:	4618      	mov	r0, r3
 8005732:	3710      	adds	r7, #16
 8005734:	46bd      	mov	sp, r7
 8005736:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800573a:	bf00      	nop
 800573c:	40023800 	.word	0x40023800
 8005740:	00f42400 	.word	0x00f42400
 8005744:	007a1200 	.word	0x007a1200

08005748 <LL_GPIO_SetPinMode>:
{
 8005748:	b480      	push	{r7}
 800574a:	b089      	sub	sp, #36	; 0x24
 800574c:	af00      	add	r7, sp, #0
 800574e:	60f8      	str	r0, [r7, #12]
 8005750:	60b9      	str	r1, [r7, #8]
 8005752:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	fa93 f3a3 	rbit	r3, r3
 8005762:	613b      	str	r3, [r7, #16]
  return result;
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	fab3 f383 	clz	r3, r3
 800576a:	b2db      	uxtb	r3, r3
 800576c:	005b      	lsls	r3, r3, #1
 800576e:	2103      	movs	r1, #3
 8005770:	fa01 f303 	lsl.w	r3, r1, r3
 8005774:	43db      	mvns	r3, r3
 8005776:	401a      	ands	r2, r3
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	fa93 f3a3 	rbit	r3, r3
 8005782:	61bb      	str	r3, [r7, #24]
  return result;
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	fab3 f383 	clz	r3, r3
 800578a:	b2db      	uxtb	r3, r3
 800578c:	005b      	lsls	r3, r3, #1
 800578e:	6879      	ldr	r1, [r7, #4]
 8005790:	fa01 f303 	lsl.w	r3, r1, r3
 8005794:	431a      	orrs	r2, r3
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	601a      	str	r2, [r3, #0]
}
 800579a:	bf00      	nop
 800579c:	3724      	adds	r7, #36	; 0x24
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr

080057a6 <LL_GPIO_SetPinOutputType>:
{
 80057a6:	b480      	push	{r7}
 80057a8:	b085      	sub	sp, #20
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	60f8      	str	r0, [r7, #12]
 80057ae:	60b9      	str	r1, [r7, #8]
 80057b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	685a      	ldr	r2, [r3, #4]
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	43db      	mvns	r3, r3
 80057ba:	401a      	ands	r2, r3
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	6879      	ldr	r1, [r7, #4]
 80057c0:	fb01 f303 	mul.w	r3, r1, r3
 80057c4:	431a      	orrs	r2, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	605a      	str	r2, [r3, #4]
}
 80057ca:	bf00      	nop
 80057cc:	3714      	adds	r7, #20
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr

080057d6 <LL_GPIO_SetPinSpeed>:
{
 80057d6:	b480      	push	{r7}
 80057d8:	b089      	sub	sp, #36	; 0x24
 80057da:	af00      	add	r7, sp, #0
 80057dc:	60f8      	str	r0, [r7, #12]
 80057de:	60b9      	str	r1, [r7, #8]
 80057e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	689a      	ldr	r2, [r3, #8]
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	fa93 f3a3 	rbit	r3, r3
 80057f0:	613b      	str	r3, [r7, #16]
  return result;
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	fab3 f383 	clz	r3, r3
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	005b      	lsls	r3, r3, #1
 80057fc:	2103      	movs	r1, #3
 80057fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005802:	43db      	mvns	r3, r3
 8005804:	401a      	ands	r2, r3
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	fa93 f3a3 	rbit	r3, r3
 8005810:	61bb      	str	r3, [r7, #24]
  return result;
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	fab3 f383 	clz	r3, r3
 8005818:	b2db      	uxtb	r3, r3
 800581a:	005b      	lsls	r3, r3, #1
 800581c:	6879      	ldr	r1, [r7, #4]
 800581e:	fa01 f303 	lsl.w	r3, r1, r3
 8005822:	431a      	orrs	r2, r3
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	609a      	str	r2, [r3, #8]
}
 8005828:	bf00      	nop
 800582a:	3724      	adds	r7, #36	; 0x24
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <LL_GPIO_SetPinPull>:
{
 8005834:	b480      	push	{r7}
 8005836:	b089      	sub	sp, #36	; 0x24
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	68da      	ldr	r2, [r3, #12]
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	fa93 f3a3 	rbit	r3, r3
 800584e:	613b      	str	r3, [r7, #16]
  return result;
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	fab3 f383 	clz	r3, r3
 8005856:	b2db      	uxtb	r3, r3
 8005858:	005b      	lsls	r3, r3, #1
 800585a:	2103      	movs	r1, #3
 800585c:	fa01 f303 	lsl.w	r3, r1, r3
 8005860:	43db      	mvns	r3, r3
 8005862:	401a      	ands	r2, r3
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005868:	69fb      	ldr	r3, [r7, #28]
 800586a:	fa93 f3a3 	rbit	r3, r3
 800586e:	61bb      	str	r3, [r7, #24]
  return result;
 8005870:	69bb      	ldr	r3, [r7, #24]
 8005872:	fab3 f383 	clz	r3, r3
 8005876:	b2db      	uxtb	r3, r3
 8005878:	005b      	lsls	r3, r3, #1
 800587a:	6879      	ldr	r1, [r7, #4]
 800587c:	fa01 f303 	lsl.w	r3, r1, r3
 8005880:	431a      	orrs	r2, r3
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	60da      	str	r2, [r3, #12]
}
 8005886:	bf00      	nop
 8005888:	3724      	adds	r7, #36	; 0x24
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr

08005892 <LL_GPIO_SetAFPin_0_7>:
{
 8005892:	b480      	push	{r7}
 8005894:	b089      	sub	sp, #36	; 0x24
 8005896:	af00      	add	r7, sp, #0
 8005898:	60f8      	str	r0, [r7, #12]
 800589a:	60b9      	str	r1, [r7, #8]
 800589c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6a1a      	ldr	r2, [r3, #32]
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	fa93 f3a3 	rbit	r3, r3
 80058ac:	613b      	str	r3, [r7, #16]
  return result;
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	fab3 f383 	clz	r3, r3
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	210f      	movs	r1, #15
 80058ba:	fa01 f303 	lsl.w	r3, r1, r3
 80058be:	43db      	mvns	r3, r3
 80058c0:	401a      	ands	r2, r3
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	fa93 f3a3 	rbit	r3, r3
 80058cc:	61bb      	str	r3, [r7, #24]
  return result;
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	fab3 f383 	clz	r3, r3
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	6879      	ldr	r1, [r7, #4]
 80058da:	fa01 f303 	lsl.w	r3, r1, r3
 80058de:	431a      	orrs	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	621a      	str	r2, [r3, #32]
}
 80058e4:	bf00      	nop
 80058e6:	3724      	adds	r7, #36	; 0x24
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <LL_GPIO_SetAFPin_8_15>:
{
 80058f0:	b480      	push	{r7}
 80058f2:	b089      	sub	sp, #36	; 0x24
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	0a1b      	lsrs	r3, r3, #8
 8005904:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	fa93 f3a3 	rbit	r3, r3
 800590c:	613b      	str	r3, [r7, #16]
  return result;
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	fab3 f383 	clz	r3, r3
 8005914:	b2db      	uxtb	r3, r3
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	210f      	movs	r1, #15
 800591a:	fa01 f303 	lsl.w	r3, r1, r3
 800591e:	43db      	mvns	r3, r3
 8005920:	401a      	ands	r2, r3
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	0a1b      	lsrs	r3, r3, #8
 8005926:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	fa93 f3a3 	rbit	r3, r3
 800592e:	61bb      	str	r3, [r7, #24]
  return result;
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	fab3 f383 	clz	r3, r3
 8005936:	b2db      	uxtb	r3, r3
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	6879      	ldr	r1, [r7, #4]
 800593c:	fa01 f303 	lsl.w	r3, r1, r3
 8005940:	431a      	orrs	r2, r3
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005946:	bf00      	nop
 8005948:	3724      	adds	r7, #36	; 0x24
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr

08005952 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005952:	b580      	push	{r7, lr}
 8005954:	b088      	sub	sp, #32
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
 800595a:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800595c:	2300      	movs	r3, #0
 800595e:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8005960:	2300      	movs	r3, #0
 8005962:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	fa93 f3a3 	rbit	r3, r3
 8005970:	613b      	str	r3, [r7, #16]
  return result;
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	fab3 f383 	clz	r3, r3
 8005978:	b2db      	uxtb	r3, r3
 800597a:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800597c:	e050      	b.n	8005a20 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	2101      	movs	r1, #1
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	fa01 f303 	lsl.w	r3, r1, r3
 800598a:	4013      	ands	r3, r2
 800598c:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d042      	beq.n	8005a1a <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	2b01      	cmp	r3, #1
 800599a:	d003      	beq.n	80059a4 <LL_GPIO_Init+0x52>
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d10d      	bne.n	80059c0 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	461a      	mov	r2, r3
 80059aa:	69b9      	ldr	r1, [r7, #24]
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f7ff ff12 	bl	80057d6 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	461a      	mov	r2, r3
 80059b8:	69b9      	ldr	r1, [r7, #24]
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f7ff fef3 	bl	80057a6 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	691b      	ldr	r3, [r3, #16]
 80059c4:	461a      	mov	r2, r3
 80059c6:	69b9      	ldr	r1, [r7, #24]
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f7ff ff33 	bl	8005834 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d11a      	bne.n	8005a0c <LL_GPIO_Init+0xba>
 80059d6:	69bb      	ldr	r3, [r7, #24]
 80059d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	fa93 f3a3 	rbit	r3, r3
 80059e0:	60bb      	str	r3, [r7, #8]
  return result;
 80059e2:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80059e4:	fab3 f383 	clz	r3, r3
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	2b07      	cmp	r3, #7
 80059ec:	d807      	bhi.n	80059fe <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	461a      	mov	r2, r3
 80059f4:	69b9      	ldr	r1, [r7, #24]
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f7ff ff4b 	bl	8005892 <LL_GPIO_SetAFPin_0_7>
 80059fc:	e006      	b.n	8005a0c <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	695b      	ldr	r3, [r3, #20]
 8005a02:	461a      	mov	r2, r3
 8005a04:	69b9      	ldr	r1, [r7, #24]
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f7ff ff72 	bl	80058f0 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	461a      	mov	r2, r3
 8005a12:	69b9      	ldr	r1, [r7, #24]
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f7ff fe97 	bl	8005748 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	69fb      	ldr	r3, [r7, #28]
 8005a26:	fa22 f303 	lsr.w	r3, r2, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1a7      	bne.n	800597e <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8005a2e:	2300      	movs	r3, #0
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3720      	adds	r7, #32
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}

08005a38 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005a3c:	4b04      	ldr	r3, [pc, #16]	; (8005a50 <LL_RCC_GetSysClkSource+0x18>)
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	f003 030c 	and.w	r3, r3, #12
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	46bd      	mov	sp, r7
 8005a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4c:	4770      	bx	lr
 8005a4e:	bf00      	nop
 8005a50:	40023800 	.word	0x40023800

08005a54 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8005a54:	b480      	push	{r7}
 8005a56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005a58:	4b04      	ldr	r3, [pc, #16]	; (8005a6c <LL_RCC_GetAHBPrescaler+0x18>)
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
 8005a6a:	bf00      	nop
 8005a6c:	40023800 	.word	0x40023800

08005a70 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005a70:	b480      	push	{r7}
 8005a72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005a74:	4b04      	ldr	r3, [pc, #16]	; (8005a88 <LL_RCC_GetAPB1Prescaler+0x18>)
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	40023800 	.word	0x40023800

08005a8c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005a90:	4b04      	ldr	r3, [pc, #16]	; (8005aa4 <LL_RCC_GetAPB2Prescaler+0x18>)
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
 8005aa2:	bf00      	nop
 8005aa4:	40023800 	.word	0x40023800

08005aa8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005aac:	4b04      	ldr	r3, [pc, #16]	; (8005ac0 <LL_RCC_PLL_GetMainSource+0x18>)
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	40023800 	.word	0x40023800

08005ac4 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005ac8:	4b04      	ldr	r3, [pc, #16]	; (8005adc <LL_RCC_PLL_GetN+0x18>)
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	099b      	lsrs	r3, r3, #6
 8005ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr
 8005adc:	40023800 	.word	0x40023800

08005ae0 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8005ae4:	4b04      	ldr	r3, [pc, #16]	; (8005af8 <LL_RCC_PLL_GetP+0x18>)
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	40023800 	.word	0x40023800

08005afc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005afc:	b480      	push	{r7}
 8005afe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005b00:	4b04      	ldr	r3, [pc, #16]	; (8005b14 <LL_RCC_PLL_GetDivider+0x18>)
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	40023800 	.word	0x40023800

08005b18 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b082      	sub	sp, #8
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8005b20:	f000 f820 	bl	8005b64 <RCC_GetSystemClockFreq>
 8005b24:	4602      	mov	r2, r0
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f000 f840 	bl	8005bb4 <RCC_GetHCLKClockFreq>
 8005b34:	4602      	mov	r2, r0
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f000 f84e 	bl	8005be0 <RCC_GetPCLK1ClockFreq>
 8005b44:	4602      	mov	r2, r0
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f000 f85a 	bl	8005c08 <RCC_GetPCLK2ClockFreq>
 8005b54:	4602      	mov	r2, r0
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	60da      	str	r2, [r3, #12]
}
 8005b5a:	bf00      	nop
 8005b5c:	3708      	adds	r7, #8
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
	...

08005b64 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8005b6e:	f7ff ff63 	bl	8005a38 <LL_RCC_GetSysClkSource>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b08      	cmp	r3, #8
 8005b76:	d00c      	beq.n	8005b92 <RCC_GetSystemClockFreq+0x2e>
 8005b78:	2b08      	cmp	r3, #8
 8005b7a:	d80f      	bhi.n	8005b9c <RCC_GetSystemClockFreq+0x38>
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d002      	beq.n	8005b86 <RCC_GetSystemClockFreq+0x22>
 8005b80:	2b04      	cmp	r3, #4
 8005b82:	d003      	beq.n	8005b8c <RCC_GetSystemClockFreq+0x28>
 8005b84:	e00a      	b.n	8005b9c <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8005b86:	4b09      	ldr	r3, [pc, #36]	; (8005bac <RCC_GetSystemClockFreq+0x48>)
 8005b88:	607b      	str	r3, [r7, #4]
      break;
 8005b8a:	e00a      	b.n	8005ba2 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8005b8c:	4b08      	ldr	r3, [pc, #32]	; (8005bb0 <RCC_GetSystemClockFreq+0x4c>)
 8005b8e:	607b      	str	r3, [r7, #4]
      break;
 8005b90:	e007      	b.n	8005ba2 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8005b92:	2008      	movs	r0, #8
 8005b94:	f000 f84c 	bl	8005c30 <RCC_PLL_GetFreqDomain_SYS>
 8005b98:	6078      	str	r0, [r7, #4]
      break;
 8005b9a:	e002      	b.n	8005ba2 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8005b9c:	4b03      	ldr	r3, [pc, #12]	; (8005bac <RCC_GetSystemClockFreq+0x48>)
 8005b9e:	607b      	str	r3, [r7, #4]
      break;
 8005ba0:	bf00      	nop
  }

  return frequency;
 8005ba2:	687b      	ldr	r3, [r7, #4]
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3708      	adds	r7, #8
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	00f42400 	.word	0x00f42400
 8005bb0:	007a1200 	.word	0x007a1200

08005bb4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b082      	sub	sp, #8
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005bbc:	f7ff ff4a 	bl	8005a54 <LL_RCC_GetAHBPrescaler>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	091b      	lsrs	r3, r3, #4
 8005bc4:	f003 030f 	and.w	r3, r3, #15
 8005bc8:	4a04      	ldr	r2, [pc, #16]	; (8005bdc <RCC_GetHCLKClockFreq+0x28>)
 8005bca:	5cd3      	ldrb	r3, [r2, r3]
 8005bcc:	461a      	mov	r2, r3
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	40d3      	lsrs	r3, r2
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3708      	adds	r7, #8
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	08008904 	.word	0x08008904

08005be0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b082      	sub	sp, #8
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005be8:	f7ff ff42 	bl	8005a70 <LL_RCC_GetAPB1Prescaler>
 8005bec:	4603      	mov	r3, r0
 8005bee:	0a9b      	lsrs	r3, r3, #10
 8005bf0:	4a04      	ldr	r2, [pc, #16]	; (8005c04 <RCC_GetPCLK1ClockFreq+0x24>)
 8005bf2:	5cd3      	ldrb	r3, [r2, r3]
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	40d3      	lsrs	r3, r2
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3708      	adds	r7, #8
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	08008914 	.word	0x08008914

08005c08 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b082      	sub	sp, #8
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8005c10:	f7ff ff3c 	bl	8005a8c <LL_RCC_GetAPB2Prescaler>
 8005c14:	4603      	mov	r3, r0
 8005c16:	0b5b      	lsrs	r3, r3, #13
 8005c18:	4a04      	ldr	r2, [pc, #16]	; (8005c2c <RCC_GetPCLK2ClockFreq+0x24>)
 8005c1a:	5cd3      	ldrb	r3, [r2, r3]
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	40d3      	lsrs	r3, r2
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3708      	adds	r7, #8
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	08008914 	.word	0x08008914

08005c30 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8005c30:	b590      	push	{r4, r7, lr}
 8005c32:	b087      	sub	sp, #28
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	617b      	str	r3, [r7, #20]
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	60fb      	str	r3, [r7, #12]
 8005c40:	2300      	movs	r3, #0
 8005c42:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8005c44:	f7ff ff30 	bl	8005aa8 <LL_RCC_PLL_GetMainSource>
 8005c48:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d004      	beq.n	8005c5a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c56:	d003      	beq.n	8005c60 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8005c58:	e005      	b.n	8005c66 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8005c5a:	4b12      	ldr	r3, [pc, #72]	; (8005ca4 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8005c5c:	617b      	str	r3, [r7, #20]
      break;
 8005c5e:	e005      	b.n	8005c6c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8005c60:	4b11      	ldr	r3, [pc, #68]	; (8005ca8 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8005c62:	617b      	str	r3, [r7, #20]
      break;
 8005c64:	e002      	b.n	8005c6c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8005c66:	4b0f      	ldr	r3, [pc, #60]	; (8005ca4 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8005c68:	617b      	str	r3, [r7, #20]
      break;
 8005c6a:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2b08      	cmp	r3, #8
 8005c70:	d113      	bne.n	8005c9a <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005c72:	f7ff ff43 	bl	8005afc <LL_RCC_PLL_GetDivider>
 8005c76:	4602      	mov	r2, r0
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	fbb3 f4f2 	udiv	r4, r3, r2
 8005c7e:	f7ff ff21 	bl	8005ac4 <LL_RCC_PLL_GetN>
 8005c82:	4603      	mov	r3, r0
 8005c84:	fb03 f404 	mul.w	r4, r3, r4
 8005c88:	f7ff ff2a 	bl	8005ae0 <LL_RCC_PLL_GetP>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	0c1b      	lsrs	r3, r3, #16
 8005c90:	3301      	adds	r3, #1
 8005c92:	005b      	lsls	r3, r3, #1
 8005c94:	fbb4 f3f3 	udiv	r3, r4, r3
 8005c98:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8005c9a:	693b      	ldr	r3, [r7, #16]
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	371c      	adds	r7, #28
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd90      	pop	{r4, r7, pc}
 8005ca4:	00f42400 	.word	0x00f42400
 8005ca8:	007a1200 	.word	0x007a1200

08005cac <LL_USART_IsEnabled>:
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cc0:	bf0c      	ite	eq
 8005cc2:	2301      	moveq	r3, #1
 8005cc4:	2300      	movne	r3, #0
 8005cc6:	b2db      	uxtb	r3, r3
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <LL_USART_SetStopBitsLength>:
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
 8005cdc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	431a      	orrs	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	611a      	str	r2, [r3, #16]
}
 8005cee:	bf00      	nop
 8005cf0:	370c      	adds	r7, #12
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <LL_USART_SetHWFlowCtrl>:
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b083      	sub	sp, #12
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
 8005d02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	695b      	ldr	r3, [r3, #20]
 8005d08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	431a      	orrs	r2, r3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	615a      	str	r2, [r3, #20]
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <LL_USART_SetBaudRate>:
{
 8005d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d24:	b09f      	sub	sp, #124	; 0x7c
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6778      	str	r0, [r7, #116]	; 0x74
 8005d2a:	6739      	str	r1, [r7, #112]	; 0x70
 8005d2c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005d2e:	66bb      	str	r3, [r7, #104]	; 0x68
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8005d30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d36:	f040 80bc 	bne.w	8005eb2 <LL_USART_SetBaudRate+0x192>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8005d3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d3c:	461c      	mov	r4, r3
 8005d3e:	f04f 0500 	mov.w	r5, #0
 8005d42:	4622      	mov	r2, r4
 8005d44:	462b      	mov	r3, r5
 8005d46:	eb12 0a02 	adds.w	sl, r2, r2
 8005d4a:	eb43 0b03 	adc.w	fp, r3, r3
 8005d4e:	4652      	mov	r2, sl
 8005d50:	465b      	mov	r3, fp
 8005d52:	1912      	adds	r2, r2, r4
 8005d54:	eb45 0303 	adc.w	r3, r5, r3
 8005d58:	f04f 0000 	mov.w	r0, #0
 8005d5c:	f04f 0100 	mov.w	r1, #0
 8005d60:	00d9      	lsls	r1, r3, #3
 8005d62:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d66:	00d0      	lsls	r0, r2, #3
 8005d68:	4602      	mov	r2, r0
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	1911      	adds	r1, r2, r4
 8005d6e:	6639      	str	r1, [r7, #96]	; 0x60
 8005d70:	416b      	adcs	r3, r5
 8005d72:	667b      	str	r3, [r7, #100]	; 0x64
 8005d74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005d76:	461a      	mov	r2, r3
 8005d78:	f04f 0300 	mov.w	r3, #0
 8005d7c:	1891      	adds	r1, r2, r2
 8005d7e:	6339      	str	r1, [r7, #48]	; 0x30
 8005d80:	415b      	adcs	r3, r3
 8005d82:	637b      	str	r3, [r7, #52]	; 0x34
 8005d84:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005d88:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005d8c:	f7fa fef6 	bl	8000b7c <__aeabi_uldivmod>
 8005d90:	4602      	mov	r2, r0
 8005d92:	460b      	mov	r3, r1
 8005d94:	4ba9      	ldr	r3, [pc, #676]	; (800603c <LL_USART_SetBaudRate+0x31c>)
 8005d96:	fba3 2302 	umull	r2, r3, r3, r2
 8005d9a:	095b      	lsrs	r3, r3, #5
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	011b      	lsls	r3, r3, #4
 8005da0:	b29e      	uxth	r6, r3
 8005da2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005da4:	461c      	mov	r4, r3
 8005da6:	f04f 0500 	mov.w	r5, #0
 8005daa:	4622      	mov	r2, r4
 8005dac:	462b      	mov	r3, r5
 8005dae:	1891      	adds	r1, r2, r2
 8005db0:	62b9      	str	r1, [r7, #40]	; 0x28
 8005db2:	415b      	adcs	r3, r3
 8005db4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005db6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005dba:	1912      	adds	r2, r2, r4
 8005dbc:	eb45 0303 	adc.w	r3, r5, r3
 8005dc0:	f04f 0000 	mov.w	r0, #0
 8005dc4:	f04f 0100 	mov.w	r1, #0
 8005dc8:	00d9      	lsls	r1, r3, #3
 8005dca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005dce:	00d0      	lsls	r0, r2, #3
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	1911      	adds	r1, r2, r4
 8005dd6:	65b9      	str	r1, [r7, #88]	; 0x58
 8005dd8:	416b      	adcs	r3, r5
 8005dda:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ddc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005dde:	461a      	mov	r2, r3
 8005de0:	f04f 0300 	mov.w	r3, #0
 8005de4:	1891      	adds	r1, r2, r2
 8005de6:	6239      	str	r1, [r7, #32]
 8005de8:	415b      	adcs	r3, r3
 8005dea:	627b      	str	r3, [r7, #36]	; 0x24
 8005dec:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005df0:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005df4:	f7fa fec2 	bl	8000b7c <__aeabi_uldivmod>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	460b      	mov	r3, r1
 8005dfc:	4b8f      	ldr	r3, [pc, #572]	; (800603c <LL_USART_SetBaudRate+0x31c>)
 8005dfe:	fba3 1302 	umull	r1, r3, r3, r2
 8005e02:	095b      	lsrs	r3, r3, #5
 8005e04:	2164      	movs	r1, #100	; 0x64
 8005e06:	fb01 f303 	mul.w	r3, r1, r3
 8005e0a:	1ad3      	subs	r3, r2, r3
 8005e0c:	00db      	lsls	r3, r3, #3
 8005e0e:	3332      	adds	r3, #50	; 0x32
 8005e10:	4a8a      	ldr	r2, [pc, #552]	; (800603c <LL_USART_SetBaudRate+0x31c>)
 8005e12:	fba2 2303 	umull	r2, r3, r2, r3
 8005e16:	095b      	lsrs	r3, r3, #5
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	005b      	lsls	r3, r3, #1
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	4433      	add	r3, r6
 8005e26:	b29e      	uxth	r6, r3
 8005e28:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f04f 0100 	mov.w	r1, #0
 8005e30:	4602      	mov	r2, r0
 8005e32:	460b      	mov	r3, r1
 8005e34:	1894      	adds	r4, r2, r2
 8005e36:	61bc      	str	r4, [r7, #24]
 8005e38:	415b      	adcs	r3, r3
 8005e3a:	61fb      	str	r3, [r7, #28]
 8005e3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e40:	1812      	adds	r2, r2, r0
 8005e42:	eb41 0303 	adc.w	r3, r1, r3
 8005e46:	f04f 0400 	mov.w	r4, #0
 8005e4a:	f04f 0500 	mov.w	r5, #0
 8005e4e:	00dd      	lsls	r5, r3, #3
 8005e50:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005e54:	00d4      	lsls	r4, r2, #3
 8005e56:	4622      	mov	r2, r4
 8005e58:	462b      	mov	r3, r5
 8005e5a:	1814      	adds	r4, r2, r0
 8005e5c:	653c      	str	r4, [r7, #80]	; 0x50
 8005e5e:	414b      	adcs	r3, r1
 8005e60:	657b      	str	r3, [r7, #84]	; 0x54
 8005e62:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e64:	461a      	mov	r2, r3
 8005e66:	f04f 0300 	mov.w	r3, #0
 8005e6a:	1891      	adds	r1, r2, r2
 8005e6c:	6139      	str	r1, [r7, #16]
 8005e6e:	415b      	adcs	r3, r3
 8005e70:	617b      	str	r3, [r7, #20]
 8005e72:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005e76:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005e7a:	f7fa fe7f 	bl	8000b7c <__aeabi_uldivmod>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	460b      	mov	r3, r1
 8005e82:	4b6e      	ldr	r3, [pc, #440]	; (800603c <LL_USART_SetBaudRate+0x31c>)
 8005e84:	fba3 1302 	umull	r1, r3, r3, r2
 8005e88:	095b      	lsrs	r3, r3, #5
 8005e8a:	2164      	movs	r1, #100	; 0x64
 8005e8c:	fb01 f303 	mul.w	r3, r1, r3
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	00db      	lsls	r3, r3, #3
 8005e94:	3332      	adds	r3, #50	; 0x32
 8005e96:	4a69      	ldr	r2, [pc, #420]	; (800603c <LL_USART_SetBaudRate+0x31c>)
 8005e98:	fba2 2303 	umull	r2, r3, r2, r3
 8005e9c:	095b      	lsrs	r3, r3, #5
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	f003 0307 	and.w	r3, r3, #7
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	4433      	add	r3, r6
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	461a      	mov	r2, r3
 8005eac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005eae:	609a      	str	r2, [r3, #8]
}
 8005eb0:	e0be      	b.n	8006030 <LL_USART_SetBaudRate+0x310>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8005eb2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005eb4:	461c      	mov	r4, r3
 8005eb6:	f04f 0500 	mov.w	r5, #0
 8005eba:	4622      	mov	r2, r4
 8005ebc:	462b      	mov	r3, r5
 8005ebe:	eb12 0802 	adds.w	r8, r2, r2
 8005ec2:	eb43 0903 	adc.w	r9, r3, r3
 8005ec6:	4642      	mov	r2, r8
 8005ec8:	464b      	mov	r3, r9
 8005eca:	1912      	adds	r2, r2, r4
 8005ecc:	eb45 0303 	adc.w	r3, r5, r3
 8005ed0:	f04f 0000 	mov.w	r0, #0
 8005ed4:	f04f 0100 	mov.w	r1, #0
 8005ed8:	00d9      	lsls	r1, r3, #3
 8005eda:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ede:	00d0      	lsls	r0, r2, #3
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	1911      	adds	r1, r2, r4
 8005ee6:	64b9      	str	r1, [r7, #72]	; 0x48
 8005ee8:	416b      	adcs	r3, r5
 8005eea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005eec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f04f 0100 	mov.w	r1, #0
 8005ef4:	f04f 0200 	mov.w	r2, #0
 8005ef8:	f04f 0300 	mov.w	r3, #0
 8005efc:	008b      	lsls	r3, r1, #2
 8005efe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005f02:	0082      	lsls	r2, r0, #2
 8005f04:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005f08:	f7fa fe38 	bl	8000b7c <__aeabi_uldivmod>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	460b      	mov	r3, r1
 8005f10:	4b4a      	ldr	r3, [pc, #296]	; (800603c <LL_USART_SetBaudRate+0x31c>)
 8005f12:	fba3 2302 	umull	r2, r3, r3, r2
 8005f16:	095b      	lsrs	r3, r3, #5
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	011b      	lsls	r3, r3, #4
 8005f1c:	b29e      	uxth	r6, r3
 8005f1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f20:	4618      	mov	r0, r3
 8005f22:	f04f 0100 	mov.w	r1, #0
 8005f26:	4602      	mov	r2, r0
 8005f28:	460b      	mov	r3, r1
 8005f2a:	1894      	adds	r4, r2, r2
 8005f2c:	60bc      	str	r4, [r7, #8]
 8005f2e:	415b      	adcs	r3, r3
 8005f30:	60fb      	str	r3, [r7, #12]
 8005f32:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f36:	1812      	adds	r2, r2, r0
 8005f38:	eb41 0303 	adc.w	r3, r1, r3
 8005f3c:	f04f 0400 	mov.w	r4, #0
 8005f40:	f04f 0500 	mov.w	r5, #0
 8005f44:	00dd      	lsls	r5, r3, #3
 8005f46:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005f4a:	00d4      	lsls	r4, r2, #3
 8005f4c:	4622      	mov	r2, r4
 8005f4e:	462b      	mov	r3, r5
 8005f50:	1814      	adds	r4, r2, r0
 8005f52:	643c      	str	r4, [r7, #64]	; 0x40
 8005f54:	414b      	adcs	r3, r1
 8005f56:	647b      	str	r3, [r7, #68]	; 0x44
 8005f58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f04f 0100 	mov.w	r1, #0
 8005f60:	f04f 0200 	mov.w	r2, #0
 8005f64:	f04f 0300 	mov.w	r3, #0
 8005f68:	008b      	lsls	r3, r1, #2
 8005f6a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005f6e:	0082      	lsls	r2, r0, #2
 8005f70:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005f74:	f7fa fe02 	bl	8000b7c <__aeabi_uldivmod>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	460b      	mov	r3, r1
 8005f7c:	4b2f      	ldr	r3, [pc, #188]	; (800603c <LL_USART_SetBaudRate+0x31c>)
 8005f7e:	fba3 1302 	umull	r1, r3, r3, r2
 8005f82:	095b      	lsrs	r3, r3, #5
 8005f84:	2164      	movs	r1, #100	; 0x64
 8005f86:	fb01 f303 	mul.w	r3, r1, r3
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	011b      	lsls	r3, r3, #4
 8005f8e:	3332      	adds	r3, #50	; 0x32
 8005f90:	4a2a      	ldr	r2, [pc, #168]	; (800603c <LL_USART_SetBaudRate+0x31c>)
 8005f92:	fba2 2303 	umull	r2, r3, r2, r3
 8005f96:	095b      	lsrs	r3, r3, #5
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	4433      	add	r3, r6
 8005fa2:	b29e      	uxth	r6, r3
 8005fa4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f04f 0100 	mov.w	r1, #0
 8005fac:	4602      	mov	r2, r0
 8005fae:	460b      	mov	r3, r1
 8005fb0:	1894      	adds	r4, r2, r2
 8005fb2:	603c      	str	r4, [r7, #0]
 8005fb4:	415b      	adcs	r3, r3
 8005fb6:	607b      	str	r3, [r7, #4]
 8005fb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fbc:	1812      	adds	r2, r2, r0
 8005fbe:	eb41 0303 	adc.w	r3, r1, r3
 8005fc2:	f04f 0400 	mov.w	r4, #0
 8005fc6:	f04f 0500 	mov.w	r5, #0
 8005fca:	00dd      	lsls	r5, r3, #3
 8005fcc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005fd0:	00d4      	lsls	r4, r2, #3
 8005fd2:	4622      	mov	r2, r4
 8005fd4:	462b      	mov	r3, r5
 8005fd6:	1814      	adds	r4, r2, r0
 8005fd8:	63bc      	str	r4, [r7, #56]	; 0x38
 8005fda:	414b      	adcs	r3, r1
 8005fdc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fde:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f04f 0100 	mov.w	r1, #0
 8005fe6:	f04f 0200 	mov.w	r2, #0
 8005fea:	f04f 0300 	mov.w	r3, #0
 8005fee:	008b      	lsls	r3, r1, #2
 8005ff0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005ff4:	0082      	lsls	r2, r0, #2
 8005ff6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8005ffa:	f7fa fdbf 	bl	8000b7c <__aeabi_uldivmod>
 8005ffe:	4602      	mov	r2, r0
 8006000:	460b      	mov	r3, r1
 8006002:	4b0e      	ldr	r3, [pc, #56]	; (800603c <LL_USART_SetBaudRate+0x31c>)
 8006004:	fba3 1302 	umull	r1, r3, r3, r2
 8006008:	095b      	lsrs	r3, r3, #5
 800600a:	2164      	movs	r1, #100	; 0x64
 800600c:	fb01 f303 	mul.w	r3, r1, r3
 8006010:	1ad3      	subs	r3, r2, r3
 8006012:	011b      	lsls	r3, r3, #4
 8006014:	3332      	adds	r3, #50	; 0x32
 8006016:	4a09      	ldr	r2, [pc, #36]	; (800603c <LL_USART_SetBaudRate+0x31c>)
 8006018:	fba2 2303 	umull	r2, r3, r2, r3
 800601c:	095b      	lsrs	r3, r3, #5
 800601e:	b29b      	uxth	r3, r3
 8006020:	f003 030f 	and.w	r3, r3, #15
 8006024:	b29b      	uxth	r3, r3
 8006026:	4433      	add	r3, r6
 8006028:	b29b      	uxth	r3, r3
 800602a:	461a      	mov	r2, r3
 800602c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800602e:	609a      	str	r2, [r3, #8]
}
 8006030:	bf00      	nop
 8006032:	377c      	adds	r7, #124	; 0x7c
 8006034:	46bd      	mov	sp, r7
 8006036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800603a:	bf00      	nop
 800603c:	51eb851f 	.word	0x51eb851f

08006040 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b088      	sub	sp, #32
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800604e:	2300      	movs	r3, #0
 8006050:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f7ff fe2a 	bl	8005cac <LL_USART_IsEnabled>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d149      	bne.n	80060f2 <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006066:	f023 030c 	bic.w	r3, r3, #12
 800606a:	683a      	ldr	r2, [r7, #0]
 800606c:	6851      	ldr	r1, [r2, #4]
 800606e:	683a      	ldr	r2, [r7, #0]
 8006070:	68d2      	ldr	r2, [r2, #12]
 8006072:	4311      	orrs	r1, r2
 8006074:	683a      	ldr	r2, [r7, #0]
 8006076:	6912      	ldr	r2, [r2, #16]
 8006078:	4311      	orrs	r1, r2
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	6992      	ldr	r2, [r2, #24]
 800607e:	430a      	orrs	r2, r1
 8006080:	431a      	orrs	r2, r3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	4619      	mov	r1, r3
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f7ff fe21 	bl	8005cd4 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	4619      	mov	r1, r3
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f7ff fe2e 	bl	8005cfa <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800609e:	f107 0308 	add.w	r3, r7, #8
 80060a2:	4618      	mov	r0, r3
 80060a4:	f7ff fd38 	bl	8005b18 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a14      	ldr	r2, [pc, #80]	; (80060fc <LL_USART_Init+0xbc>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d102      	bne.n	80060b6 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	61bb      	str	r3, [r7, #24]
 80060b4:	e00c      	b.n	80060d0 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a11      	ldr	r2, [pc, #68]	; (8006100 <LL_USART_Init+0xc0>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d102      	bne.n	80060c4 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	61bb      	str	r3, [r7, #24]
 80060c2:	e005      	b.n	80060d0 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a0f      	ldr	r2, [pc, #60]	; (8006104 <LL_USART_Init+0xc4>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d101      	bne.n	80060d0 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00d      	beq.n	80060f2 <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d009      	beq.n	80060f2 <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 80060de:	2300      	movs	r3, #0
 80060e0:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	699a      	ldr	r2, [r3, #24]
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	69b9      	ldr	r1, [r7, #24]
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f7ff fe17 	bl	8005d20 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80060f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3720      	adds	r7, #32
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}
 80060fc:	40011000 	.word	0x40011000
 8006100:	40004400 	.word	0x40004400
 8006104:	40011400 	.word	0x40011400

08006108 <_ZdlPvj>:
 8006108:	f000 b820 	b.w	800614c <_ZdlPv>

0800610c <__cxa_guard_acquire>:
 800610c:	6803      	ldr	r3, [r0, #0]
 800610e:	07db      	lsls	r3, r3, #31
 8006110:	d406      	bmi.n	8006120 <__cxa_guard_acquire+0x14>
 8006112:	7843      	ldrb	r3, [r0, #1]
 8006114:	b103      	cbz	r3, 8006118 <__cxa_guard_acquire+0xc>
 8006116:	deff      	udf	#255	; 0xff
 8006118:	2301      	movs	r3, #1
 800611a:	7043      	strb	r3, [r0, #1]
 800611c:	4618      	mov	r0, r3
 800611e:	4770      	bx	lr
 8006120:	2000      	movs	r0, #0
 8006122:	4770      	bx	lr

08006124 <__cxa_guard_release>:
 8006124:	2301      	movs	r3, #1
 8006126:	6003      	str	r3, [r0, #0]
 8006128:	4770      	bx	lr

0800612a <_Znwj>:
 800612a:	2801      	cmp	r0, #1
 800612c:	bf38      	it	cc
 800612e:	2001      	movcc	r0, #1
 8006130:	b510      	push	{r4, lr}
 8006132:	4604      	mov	r4, r0
 8006134:	4620      	mov	r0, r4
 8006136:	f001 f8d1 	bl	80072dc <malloc>
 800613a:	b930      	cbnz	r0, 800614a <_Znwj+0x20>
 800613c:	f000 f808 	bl	8006150 <_ZSt15get_new_handlerv>
 8006140:	b908      	cbnz	r0, 8006146 <_Znwj+0x1c>
 8006142:	f001 f893 	bl	800726c <abort>
 8006146:	4780      	blx	r0
 8006148:	e7f4      	b.n	8006134 <_Znwj+0xa>
 800614a:	bd10      	pop	{r4, pc}

0800614c <_ZdlPv>:
 800614c:	f001 b8ce 	b.w	80072ec <free>

08006150 <_ZSt15get_new_handlerv>:
 8006150:	4b02      	ldr	r3, [pc, #8]	; (800615c <_ZSt15get_new_handlerv+0xc>)
 8006152:	6818      	ldr	r0, [r3, #0]
 8006154:	f3bf 8f5b 	dmb	ish
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	20002b80 	.word	0x20002b80

08006160 <cos>:
 8006160:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006162:	ec53 2b10 	vmov	r2, r3, d0
 8006166:	4824      	ldr	r0, [pc, #144]	; (80061f8 <cos+0x98>)
 8006168:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800616c:	4281      	cmp	r1, r0
 800616e:	dc06      	bgt.n	800617e <cos+0x1e>
 8006170:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 80061f0 <cos+0x90>
 8006174:	f000 faa4 	bl	80066c0 <__kernel_cos>
 8006178:	ec51 0b10 	vmov	r0, r1, d0
 800617c:	e007      	b.n	800618e <cos+0x2e>
 800617e:	481f      	ldr	r0, [pc, #124]	; (80061fc <cos+0x9c>)
 8006180:	4281      	cmp	r1, r0
 8006182:	dd09      	ble.n	8006198 <cos+0x38>
 8006184:	ee10 0a10 	vmov	r0, s0
 8006188:	4619      	mov	r1, r3
 800618a:	f7fa f87d 	bl	8000288 <__aeabi_dsub>
 800618e:	ec41 0b10 	vmov	d0, r0, r1
 8006192:	b005      	add	sp, #20
 8006194:	f85d fb04 	ldr.w	pc, [sp], #4
 8006198:	4668      	mov	r0, sp
 800619a:	f000 f885 	bl	80062a8 <__ieee754_rem_pio2>
 800619e:	f000 0003 	and.w	r0, r0, #3
 80061a2:	2801      	cmp	r0, #1
 80061a4:	d007      	beq.n	80061b6 <cos+0x56>
 80061a6:	2802      	cmp	r0, #2
 80061a8:	d012      	beq.n	80061d0 <cos+0x70>
 80061aa:	b9c0      	cbnz	r0, 80061de <cos+0x7e>
 80061ac:	ed9d 1b02 	vldr	d1, [sp, #8]
 80061b0:	ed9d 0b00 	vldr	d0, [sp]
 80061b4:	e7de      	b.n	8006174 <cos+0x14>
 80061b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80061ba:	ed9d 0b00 	vldr	d0, [sp]
 80061be:	f000 fe87 	bl	8006ed0 <__kernel_sin>
 80061c2:	ec53 2b10 	vmov	r2, r3, d0
 80061c6:	ee10 0a10 	vmov	r0, s0
 80061ca:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80061ce:	e7de      	b.n	800618e <cos+0x2e>
 80061d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80061d4:	ed9d 0b00 	vldr	d0, [sp]
 80061d8:	f000 fa72 	bl	80066c0 <__kernel_cos>
 80061dc:	e7f1      	b.n	80061c2 <cos+0x62>
 80061de:	ed9d 1b02 	vldr	d1, [sp, #8]
 80061e2:	ed9d 0b00 	vldr	d0, [sp]
 80061e6:	2001      	movs	r0, #1
 80061e8:	f000 fe72 	bl	8006ed0 <__kernel_sin>
 80061ec:	e7c4      	b.n	8006178 <cos+0x18>
 80061ee:	bf00      	nop
	...
 80061f8:	3fe921fb 	.word	0x3fe921fb
 80061fc:	7fefffff 	.word	0x7fefffff

08006200 <sin>:
 8006200:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006202:	ec53 2b10 	vmov	r2, r3, d0
 8006206:	4826      	ldr	r0, [pc, #152]	; (80062a0 <sin+0xa0>)
 8006208:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800620c:	4281      	cmp	r1, r0
 800620e:	dc07      	bgt.n	8006220 <sin+0x20>
 8006210:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8006298 <sin+0x98>
 8006214:	2000      	movs	r0, #0
 8006216:	f000 fe5b 	bl	8006ed0 <__kernel_sin>
 800621a:	ec51 0b10 	vmov	r0, r1, d0
 800621e:	e007      	b.n	8006230 <sin+0x30>
 8006220:	4820      	ldr	r0, [pc, #128]	; (80062a4 <sin+0xa4>)
 8006222:	4281      	cmp	r1, r0
 8006224:	dd09      	ble.n	800623a <sin+0x3a>
 8006226:	ee10 0a10 	vmov	r0, s0
 800622a:	4619      	mov	r1, r3
 800622c:	f7fa f82c 	bl	8000288 <__aeabi_dsub>
 8006230:	ec41 0b10 	vmov	d0, r0, r1
 8006234:	b005      	add	sp, #20
 8006236:	f85d fb04 	ldr.w	pc, [sp], #4
 800623a:	4668      	mov	r0, sp
 800623c:	f000 f834 	bl	80062a8 <__ieee754_rem_pio2>
 8006240:	f000 0003 	and.w	r0, r0, #3
 8006244:	2801      	cmp	r0, #1
 8006246:	d008      	beq.n	800625a <sin+0x5a>
 8006248:	2802      	cmp	r0, #2
 800624a:	d00d      	beq.n	8006268 <sin+0x68>
 800624c:	b9d0      	cbnz	r0, 8006284 <sin+0x84>
 800624e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006252:	ed9d 0b00 	vldr	d0, [sp]
 8006256:	2001      	movs	r0, #1
 8006258:	e7dd      	b.n	8006216 <sin+0x16>
 800625a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800625e:	ed9d 0b00 	vldr	d0, [sp]
 8006262:	f000 fa2d 	bl	80066c0 <__kernel_cos>
 8006266:	e7d8      	b.n	800621a <sin+0x1a>
 8006268:	ed9d 1b02 	vldr	d1, [sp, #8]
 800626c:	ed9d 0b00 	vldr	d0, [sp]
 8006270:	2001      	movs	r0, #1
 8006272:	f000 fe2d 	bl	8006ed0 <__kernel_sin>
 8006276:	ec53 2b10 	vmov	r2, r3, d0
 800627a:	ee10 0a10 	vmov	r0, s0
 800627e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006282:	e7d5      	b.n	8006230 <sin+0x30>
 8006284:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006288:	ed9d 0b00 	vldr	d0, [sp]
 800628c:	f000 fa18 	bl	80066c0 <__kernel_cos>
 8006290:	e7f1      	b.n	8006276 <sin+0x76>
 8006292:	bf00      	nop
 8006294:	f3af 8000 	nop.w
	...
 80062a0:	3fe921fb 	.word	0x3fe921fb
 80062a4:	7fefffff 	.word	0x7fefffff

080062a8 <__ieee754_rem_pio2>:
 80062a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ac:	ed2d 8b02 	vpush	{d8}
 80062b0:	ec55 4b10 	vmov	r4, r5, d0
 80062b4:	4bca      	ldr	r3, [pc, #808]	; (80065e0 <__ieee754_rem_pio2+0x338>)
 80062b6:	b08b      	sub	sp, #44	; 0x2c
 80062b8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80062bc:	4598      	cmp	r8, r3
 80062be:	4682      	mov	sl, r0
 80062c0:	9502      	str	r5, [sp, #8]
 80062c2:	dc08      	bgt.n	80062d6 <__ieee754_rem_pio2+0x2e>
 80062c4:	2200      	movs	r2, #0
 80062c6:	2300      	movs	r3, #0
 80062c8:	ed80 0b00 	vstr	d0, [r0]
 80062cc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80062d0:	f04f 0b00 	mov.w	fp, #0
 80062d4:	e028      	b.n	8006328 <__ieee754_rem_pio2+0x80>
 80062d6:	4bc3      	ldr	r3, [pc, #780]	; (80065e4 <__ieee754_rem_pio2+0x33c>)
 80062d8:	4598      	cmp	r8, r3
 80062da:	dc78      	bgt.n	80063ce <__ieee754_rem_pio2+0x126>
 80062dc:	9b02      	ldr	r3, [sp, #8]
 80062de:	4ec2      	ldr	r6, [pc, #776]	; (80065e8 <__ieee754_rem_pio2+0x340>)
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	ee10 0a10 	vmov	r0, s0
 80062e6:	a3b0      	add	r3, pc, #704	; (adr r3, 80065a8 <__ieee754_rem_pio2+0x300>)
 80062e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ec:	4629      	mov	r1, r5
 80062ee:	dd39      	ble.n	8006364 <__ieee754_rem_pio2+0xbc>
 80062f0:	f7f9 ffca 	bl	8000288 <__aeabi_dsub>
 80062f4:	45b0      	cmp	r8, r6
 80062f6:	4604      	mov	r4, r0
 80062f8:	460d      	mov	r5, r1
 80062fa:	d01b      	beq.n	8006334 <__ieee754_rem_pio2+0x8c>
 80062fc:	a3ac      	add	r3, pc, #688	; (adr r3, 80065b0 <__ieee754_rem_pio2+0x308>)
 80062fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006302:	f7f9 ffc1 	bl	8000288 <__aeabi_dsub>
 8006306:	4602      	mov	r2, r0
 8006308:	460b      	mov	r3, r1
 800630a:	e9ca 2300 	strd	r2, r3, [sl]
 800630e:	4620      	mov	r0, r4
 8006310:	4629      	mov	r1, r5
 8006312:	f7f9 ffb9 	bl	8000288 <__aeabi_dsub>
 8006316:	a3a6      	add	r3, pc, #664	; (adr r3, 80065b0 <__ieee754_rem_pio2+0x308>)
 8006318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631c:	f7f9 ffb4 	bl	8000288 <__aeabi_dsub>
 8006320:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006324:	f04f 0b01 	mov.w	fp, #1
 8006328:	4658      	mov	r0, fp
 800632a:	b00b      	add	sp, #44	; 0x2c
 800632c:	ecbd 8b02 	vpop	{d8}
 8006330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006334:	a3a0      	add	r3, pc, #640	; (adr r3, 80065b8 <__ieee754_rem_pio2+0x310>)
 8006336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800633a:	f7f9 ffa5 	bl	8000288 <__aeabi_dsub>
 800633e:	a3a0      	add	r3, pc, #640	; (adr r3, 80065c0 <__ieee754_rem_pio2+0x318>)
 8006340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006344:	4604      	mov	r4, r0
 8006346:	460d      	mov	r5, r1
 8006348:	f7f9 ff9e 	bl	8000288 <__aeabi_dsub>
 800634c:	4602      	mov	r2, r0
 800634e:	460b      	mov	r3, r1
 8006350:	e9ca 2300 	strd	r2, r3, [sl]
 8006354:	4620      	mov	r0, r4
 8006356:	4629      	mov	r1, r5
 8006358:	f7f9 ff96 	bl	8000288 <__aeabi_dsub>
 800635c:	a398      	add	r3, pc, #608	; (adr r3, 80065c0 <__ieee754_rem_pio2+0x318>)
 800635e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006362:	e7db      	b.n	800631c <__ieee754_rem_pio2+0x74>
 8006364:	f7f9 ff92 	bl	800028c <__adddf3>
 8006368:	45b0      	cmp	r8, r6
 800636a:	4604      	mov	r4, r0
 800636c:	460d      	mov	r5, r1
 800636e:	d016      	beq.n	800639e <__ieee754_rem_pio2+0xf6>
 8006370:	a38f      	add	r3, pc, #572	; (adr r3, 80065b0 <__ieee754_rem_pio2+0x308>)
 8006372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006376:	f7f9 ff89 	bl	800028c <__adddf3>
 800637a:	4602      	mov	r2, r0
 800637c:	460b      	mov	r3, r1
 800637e:	e9ca 2300 	strd	r2, r3, [sl]
 8006382:	4620      	mov	r0, r4
 8006384:	4629      	mov	r1, r5
 8006386:	f7f9 ff7f 	bl	8000288 <__aeabi_dsub>
 800638a:	a389      	add	r3, pc, #548	; (adr r3, 80065b0 <__ieee754_rem_pio2+0x308>)
 800638c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006390:	f7f9 ff7c 	bl	800028c <__adddf3>
 8006394:	f04f 3bff 	mov.w	fp, #4294967295
 8006398:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800639c:	e7c4      	b.n	8006328 <__ieee754_rem_pio2+0x80>
 800639e:	a386      	add	r3, pc, #536	; (adr r3, 80065b8 <__ieee754_rem_pio2+0x310>)
 80063a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a4:	f7f9 ff72 	bl	800028c <__adddf3>
 80063a8:	a385      	add	r3, pc, #532	; (adr r3, 80065c0 <__ieee754_rem_pio2+0x318>)
 80063aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ae:	4604      	mov	r4, r0
 80063b0:	460d      	mov	r5, r1
 80063b2:	f7f9 ff6b 	bl	800028c <__adddf3>
 80063b6:	4602      	mov	r2, r0
 80063b8:	460b      	mov	r3, r1
 80063ba:	e9ca 2300 	strd	r2, r3, [sl]
 80063be:	4620      	mov	r0, r4
 80063c0:	4629      	mov	r1, r5
 80063c2:	f7f9 ff61 	bl	8000288 <__aeabi_dsub>
 80063c6:	a37e      	add	r3, pc, #504	; (adr r3, 80065c0 <__ieee754_rem_pio2+0x318>)
 80063c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063cc:	e7e0      	b.n	8006390 <__ieee754_rem_pio2+0xe8>
 80063ce:	4b87      	ldr	r3, [pc, #540]	; (80065ec <__ieee754_rem_pio2+0x344>)
 80063d0:	4598      	cmp	r8, r3
 80063d2:	f300 80d9 	bgt.w	8006588 <__ieee754_rem_pio2+0x2e0>
 80063d6:	f000 fe39 	bl	800704c <fabs>
 80063da:	ec55 4b10 	vmov	r4, r5, d0
 80063de:	ee10 0a10 	vmov	r0, s0
 80063e2:	a379      	add	r3, pc, #484	; (adr r3, 80065c8 <__ieee754_rem_pio2+0x320>)
 80063e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e8:	4629      	mov	r1, r5
 80063ea:	f7fa f905 	bl	80005f8 <__aeabi_dmul>
 80063ee:	4b80      	ldr	r3, [pc, #512]	; (80065f0 <__ieee754_rem_pio2+0x348>)
 80063f0:	2200      	movs	r2, #0
 80063f2:	f7f9 ff4b 	bl	800028c <__adddf3>
 80063f6:	f7fa fb99 	bl	8000b2c <__aeabi_d2iz>
 80063fa:	4683      	mov	fp, r0
 80063fc:	f7fa f892 	bl	8000524 <__aeabi_i2d>
 8006400:	4602      	mov	r2, r0
 8006402:	460b      	mov	r3, r1
 8006404:	ec43 2b18 	vmov	d8, r2, r3
 8006408:	a367      	add	r3, pc, #412	; (adr r3, 80065a8 <__ieee754_rem_pio2+0x300>)
 800640a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640e:	f7fa f8f3 	bl	80005f8 <__aeabi_dmul>
 8006412:	4602      	mov	r2, r0
 8006414:	460b      	mov	r3, r1
 8006416:	4620      	mov	r0, r4
 8006418:	4629      	mov	r1, r5
 800641a:	f7f9 ff35 	bl	8000288 <__aeabi_dsub>
 800641e:	a364      	add	r3, pc, #400	; (adr r3, 80065b0 <__ieee754_rem_pio2+0x308>)
 8006420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006424:	4606      	mov	r6, r0
 8006426:	460f      	mov	r7, r1
 8006428:	ec51 0b18 	vmov	r0, r1, d8
 800642c:	f7fa f8e4 	bl	80005f8 <__aeabi_dmul>
 8006430:	f1bb 0f1f 	cmp.w	fp, #31
 8006434:	4604      	mov	r4, r0
 8006436:	460d      	mov	r5, r1
 8006438:	dc0d      	bgt.n	8006456 <__ieee754_rem_pio2+0x1ae>
 800643a:	4b6e      	ldr	r3, [pc, #440]	; (80065f4 <__ieee754_rem_pio2+0x34c>)
 800643c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8006440:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006444:	4543      	cmp	r3, r8
 8006446:	d006      	beq.n	8006456 <__ieee754_rem_pio2+0x1ae>
 8006448:	4622      	mov	r2, r4
 800644a:	462b      	mov	r3, r5
 800644c:	4630      	mov	r0, r6
 800644e:	4639      	mov	r1, r7
 8006450:	f7f9 ff1a 	bl	8000288 <__aeabi_dsub>
 8006454:	e00f      	b.n	8006476 <__ieee754_rem_pio2+0x1ce>
 8006456:	462b      	mov	r3, r5
 8006458:	4622      	mov	r2, r4
 800645a:	4630      	mov	r0, r6
 800645c:	4639      	mov	r1, r7
 800645e:	f7f9 ff13 	bl	8000288 <__aeabi_dsub>
 8006462:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006466:	9303      	str	r3, [sp, #12]
 8006468:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800646c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8006470:	f1b8 0f10 	cmp.w	r8, #16
 8006474:	dc02      	bgt.n	800647c <__ieee754_rem_pio2+0x1d4>
 8006476:	e9ca 0100 	strd	r0, r1, [sl]
 800647a:	e039      	b.n	80064f0 <__ieee754_rem_pio2+0x248>
 800647c:	a34e      	add	r3, pc, #312	; (adr r3, 80065b8 <__ieee754_rem_pio2+0x310>)
 800647e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006482:	ec51 0b18 	vmov	r0, r1, d8
 8006486:	f7fa f8b7 	bl	80005f8 <__aeabi_dmul>
 800648a:	4604      	mov	r4, r0
 800648c:	460d      	mov	r5, r1
 800648e:	4602      	mov	r2, r0
 8006490:	460b      	mov	r3, r1
 8006492:	4630      	mov	r0, r6
 8006494:	4639      	mov	r1, r7
 8006496:	f7f9 fef7 	bl	8000288 <__aeabi_dsub>
 800649a:	4602      	mov	r2, r0
 800649c:	460b      	mov	r3, r1
 800649e:	4680      	mov	r8, r0
 80064a0:	4689      	mov	r9, r1
 80064a2:	4630      	mov	r0, r6
 80064a4:	4639      	mov	r1, r7
 80064a6:	f7f9 feef 	bl	8000288 <__aeabi_dsub>
 80064aa:	4622      	mov	r2, r4
 80064ac:	462b      	mov	r3, r5
 80064ae:	f7f9 feeb 	bl	8000288 <__aeabi_dsub>
 80064b2:	a343      	add	r3, pc, #268	; (adr r3, 80065c0 <__ieee754_rem_pio2+0x318>)
 80064b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b8:	4604      	mov	r4, r0
 80064ba:	460d      	mov	r5, r1
 80064bc:	ec51 0b18 	vmov	r0, r1, d8
 80064c0:	f7fa f89a 	bl	80005f8 <__aeabi_dmul>
 80064c4:	4622      	mov	r2, r4
 80064c6:	462b      	mov	r3, r5
 80064c8:	f7f9 fede 	bl	8000288 <__aeabi_dsub>
 80064cc:	4602      	mov	r2, r0
 80064ce:	460b      	mov	r3, r1
 80064d0:	4604      	mov	r4, r0
 80064d2:	460d      	mov	r5, r1
 80064d4:	4640      	mov	r0, r8
 80064d6:	4649      	mov	r1, r9
 80064d8:	f7f9 fed6 	bl	8000288 <__aeabi_dsub>
 80064dc:	9a03      	ldr	r2, [sp, #12]
 80064de:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80064e2:	1ad3      	subs	r3, r2, r3
 80064e4:	2b31      	cmp	r3, #49	; 0x31
 80064e6:	dc24      	bgt.n	8006532 <__ieee754_rem_pio2+0x28a>
 80064e8:	e9ca 0100 	strd	r0, r1, [sl]
 80064ec:	4646      	mov	r6, r8
 80064ee:	464f      	mov	r7, r9
 80064f0:	e9da 8900 	ldrd	r8, r9, [sl]
 80064f4:	4630      	mov	r0, r6
 80064f6:	4642      	mov	r2, r8
 80064f8:	464b      	mov	r3, r9
 80064fa:	4639      	mov	r1, r7
 80064fc:	f7f9 fec4 	bl	8000288 <__aeabi_dsub>
 8006500:	462b      	mov	r3, r5
 8006502:	4622      	mov	r2, r4
 8006504:	f7f9 fec0 	bl	8000288 <__aeabi_dsub>
 8006508:	9b02      	ldr	r3, [sp, #8]
 800650a:	2b00      	cmp	r3, #0
 800650c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006510:	f6bf af0a 	bge.w	8006328 <__ieee754_rem_pio2+0x80>
 8006514:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006518:	f8ca 3004 	str.w	r3, [sl, #4]
 800651c:	f8ca 8000 	str.w	r8, [sl]
 8006520:	f8ca 0008 	str.w	r0, [sl, #8]
 8006524:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006528:	f8ca 300c 	str.w	r3, [sl, #12]
 800652c:	f1cb 0b00 	rsb	fp, fp, #0
 8006530:	e6fa      	b.n	8006328 <__ieee754_rem_pio2+0x80>
 8006532:	a327      	add	r3, pc, #156	; (adr r3, 80065d0 <__ieee754_rem_pio2+0x328>)
 8006534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006538:	ec51 0b18 	vmov	r0, r1, d8
 800653c:	f7fa f85c 	bl	80005f8 <__aeabi_dmul>
 8006540:	4604      	mov	r4, r0
 8006542:	460d      	mov	r5, r1
 8006544:	4602      	mov	r2, r0
 8006546:	460b      	mov	r3, r1
 8006548:	4640      	mov	r0, r8
 800654a:	4649      	mov	r1, r9
 800654c:	f7f9 fe9c 	bl	8000288 <__aeabi_dsub>
 8006550:	4602      	mov	r2, r0
 8006552:	460b      	mov	r3, r1
 8006554:	4606      	mov	r6, r0
 8006556:	460f      	mov	r7, r1
 8006558:	4640      	mov	r0, r8
 800655a:	4649      	mov	r1, r9
 800655c:	f7f9 fe94 	bl	8000288 <__aeabi_dsub>
 8006560:	4622      	mov	r2, r4
 8006562:	462b      	mov	r3, r5
 8006564:	f7f9 fe90 	bl	8000288 <__aeabi_dsub>
 8006568:	a31b      	add	r3, pc, #108	; (adr r3, 80065d8 <__ieee754_rem_pio2+0x330>)
 800656a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656e:	4604      	mov	r4, r0
 8006570:	460d      	mov	r5, r1
 8006572:	ec51 0b18 	vmov	r0, r1, d8
 8006576:	f7fa f83f 	bl	80005f8 <__aeabi_dmul>
 800657a:	4622      	mov	r2, r4
 800657c:	462b      	mov	r3, r5
 800657e:	f7f9 fe83 	bl	8000288 <__aeabi_dsub>
 8006582:	4604      	mov	r4, r0
 8006584:	460d      	mov	r5, r1
 8006586:	e75f      	b.n	8006448 <__ieee754_rem_pio2+0x1a0>
 8006588:	4b1b      	ldr	r3, [pc, #108]	; (80065f8 <__ieee754_rem_pio2+0x350>)
 800658a:	4598      	cmp	r8, r3
 800658c:	dd36      	ble.n	80065fc <__ieee754_rem_pio2+0x354>
 800658e:	ee10 2a10 	vmov	r2, s0
 8006592:	462b      	mov	r3, r5
 8006594:	4620      	mov	r0, r4
 8006596:	4629      	mov	r1, r5
 8006598:	f7f9 fe76 	bl	8000288 <__aeabi_dsub>
 800659c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80065a0:	e9ca 0100 	strd	r0, r1, [sl]
 80065a4:	e694      	b.n	80062d0 <__ieee754_rem_pio2+0x28>
 80065a6:	bf00      	nop
 80065a8:	54400000 	.word	0x54400000
 80065ac:	3ff921fb 	.word	0x3ff921fb
 80065b0:	1a626331 	.word	0x1a626331
 80065b4:	3dd0b461 	.word	0x3dd0b461
 80065b8:	1a600000 	.word	0x1a600000
 80065bc:	3dd0b461 	.word	0x3dd0b461
 80065c0:	2e037073 	.word	0x2e037073
 80065c4:	3ba3198a 	.word	0x3ba3198a
 80065c8:	6dc9c883 	.word	0x6dc9c883
 80065cc:	3fe45f30 	.word	0x3fe45f30
 80065d0:	2e000000 	.word	0x2e000000
 80065d4:	3ba3198a 	.word	0x3ba3198a
 80065d8:	252049c1 	.word	0x252049c1
 80065dc:	397b839a 	.word	0x397b839a
 80065e0:	3fe921fb 	.word	0x3fe921fb
 80065e4:	4002d97b 	.word	0x4002d97b
 80065e8:	3ff921fb 	.word	0x3ff921fb
 80065ec:	413921fb 	.word	0x413921fb
 80065f0:	3fe00000 	.word	0x3fe00000
 80065f4:	0800891c 	.word	0x0800891c
 80065f8:	7fefffff 	.word	0x7fefffff
 80065fc:	ea4f 5428 	mov.w	r4, r8, asr #20
 8006600:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8006604:	ee10 0a10 	vmov	r0, s0
 8006608:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800660c:	ee10 6a10 	vmov	r6, s0
 8006610:	460f      	mov	r7, r1
 8006612:	f7fa fa8b 	bl	8000b2c <__aeabi_d2iz>
 8006616:	f7f9 ff85 	bl	8000524 <__aeabi_i2d>
 800661a:	4602      	mov	r2, r0
 800661c:	460b      	mov	r3, r1
 800661e:	4630      	mov	r0, r6
 8006620:	4639      	mov	r1, r7
 8006622:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006626:	f7f9 fe2f 	bl	8000288 <__aeabi_dsub>
 800662a:	4b22      	ldr	r3, [pc, #136]	; (80066b4 <__ieee754_rem_pio2+0x40c>)
 800662c:	2200      	movs	r2, #0
 800662e:	f7f9 ffe3 	bl	80005f8 <__aeabi_dmul>
 8006632:	460f      	mov	r7, r1
 8006634:	4606      	mov	r6, r0
 8006636:	f7fa fa79 	bl	8000b2c <__aeabi_d2iz>
 800663a:	f7f9 ff73 	bl	8000524 <__aeabi_i2d>
 800663e:	4602      	mov	r2, r0
 8006640:	460b      	mov	r3, r1
 8006642:	4630      	mov	r0, r6
 8006644:	4639      	mov	r1, r7
 8006646:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800664a:	f7f9 fe1d 	bl	8000288 <__aeabi_dsub>
 800664e:	4b19      	ldr	r3, [pc, #100]	; (80066b4 <__ieee754_rem_pio2+0x40c>)
 8006650:	2200      	movs	r2, #0
 8006652:	f7f9 ffd1 	bl	80005f8 <__aeabi_dmul>
 8006656:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800665a:	ad04      	add	r5, sp, #16
 800665c:	f04f 0803 	mov.w	r8, #3
 8006660:	46a9      	mov	r9, r5
 8006662:	2600      	movs	r6, #0
 8006664:	2700      	movs	r7, #0
 8006666:	4632      	mov	r2, r6
 8006668:	463b      	mov	r3, r7
 800666a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800666e:	46c3      	mov	fp, r8
 8006670:	3d08      	subs	r5, #8
 8006672:	f108 38ff 	add.w	r8, r8, #4294967295
 8006676:	f7fa fa27 	bl	8000ac8 <__aeabi_dcmpeq>
 800667a:	2800      	cmp	r0, #0
 800667c:	d1f3      	bne.n	8006666 <__ieee754_rem_pio2+0x3be>
 800667e:	4b0e      	ldr	r3, [pc, #56]	; (80066b8 <__ieee754_rem_pio2+0x410>)
 8006680:	9301      	str	r3, [sp, #4]
 8006682:	2302      	movs	r3, #2
 8006684:	9300      	str	r3, [sp, #0]
 8006686:	4622      	mov	r2, r4
 8006688:	465b      	mov	r3, fp
 800668a:	4651      	mov	r1, sl
 800668c:	4648      	mov	r0, r9
 800668e:	f000 f8df 	bl	8006850 <__kernel_rem_pio2>
 8006692:	9b02      	ldr	r3, [sp, #8]
 8006694:	2b00      	cmp	r3, #0
 8006696:	4683      	mov	fp, r0
 8006698:	f6bf ae46 	bge.w	8006328 <__ieee754_rem_pio2+0x80>
 800669c:	f8da 3004 	ldr.w	r3, [sl, #4]
 80066a0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80066a4:	f8ca 3004 	str.w	r3, [sl, #4]
 80066a8:	f8da 300c 	ldr.w	r3, [sl, #12]
 80066ac:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80066b0:	e73a      	b.n	8006528 <__ieee754_rem_pio2+0x280>
 80066b2:	bf00      	nop
 80066b4:	41700000 	.word	0x41700000
 80066b8:	0800899c 	.word	0x0800899c
 80066bc:	00000000 	.word	0x00000000

080066c0 <__kernel_cos>:
 80066c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c4:	ec57 6b10 	vmov	r6, r7, d0
 80066c8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80066cc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80066d0:	ed8d 1b00 	vstr	d1, [sp]
 80066d4:	da07      	bge.n	80066e6 <__kernel_cos+0x26>
 80066d6:	ee10 0a10 	vmov	r0, s0
 80066da:	4639      	mov	r1, r7
 80066dc:	f7fa fa26 	bl	8000b2c <__aeabi_d2iz>
 80066e0:	2800      	cmp	r0, #0
 80066e2:	f000 8088 	beq.w	80067f6 <__kernel_cos+0x136>
 80066e6:	4632      	mov	r2, r6
 80066e8:	463b      	mov	r3, r7
 80066ea:	4630      	mov	r0, r6
 80066ec:	4639      	mov	r1, r7
 80066ee:	f7f9 ff83 	bl	80005f8 <__aeabi_dmul>
 80066f2:	4b51      	ldr	r3, [pc, #324]	; (8006838 <__kernel_cos+0x178>)
 80066f4:	2200      	movs	r2, #0
 80066f6:	4604      	mov	r4, r0
 80066f8:	460d      	mov	r5, r1
 80066fa:	f7f9 ff7d 	bl	80005f8 <__aeabi_dmul>
 80066fe:	a340      	add	r3, pc, #256	; (adr r3, 8006800 <__kernel_cos+0x140>)
 8006700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006704:	4682      	mov	sl, r0
 8006706:	468b      	mov	fp, r1
 8006708:	4620      	mov	r0, r4
 800670a:	4629      	mov	r1, r5
 800670c:	f7f9 ff74 	bl	80005f8 <__aeabi_dmul>
 8006710:	a33d      	add	r3, pc, #244	; (adr r3, 8006808 <__kernel_cos+0x148>)
 8006712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006716:	f7f9 fdb9 	bl	800028c <__adddf3>
 800671a:	4622      	mov	r2, r4
 800671c:	462b      	mov	r3, r5
 800671e:	f7f9 ff6b 	bl	80005f8 <__aeabi_dmul>
 8006722:	a33b      	add	r3, pc, #236	; (adr r3, 8006810 <__kernel_cos+0x150>)
 8006724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006728:	f7f9 fdae 	bl	8000288 <__aeabi_dsub>
 800672c:	4622      	mov	r2, r4
 800672e:	462b      	mov	r3, r5
 8006730:	f7f9 ff62 	bl	80005f8 <__aeabi_dmul>
 8006734:	a338      	add	r3, pc, #224	; (adr r3, 8006818 <__kernel_cos+0x158>)
 8006736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800673a:	f7f9 fda7 	bl	800028c <__adddf3>
 800673e:	4622      	mov	r2, r4
 8006740:	462b      	mov	r3, r5
 8006742:	f7f9 ff59 	bl	80005f8 <__aeabi_dmul>
 8006746:	a336      	add	r3, pc, #216	; (adr r3, 8006820 <__kernel_cos+0x160>)
 8006748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674c:	f7f9 fd9c 	bl	8000288 <__aeabi_dsub>
 8006750:	4622      	mov	r2, r4
 8006752:	462b      	mov	r3, r5
 8006754:	f7f9 ff50 	bl	80005f8 <__aeabi_dmul>
 8006758:	a333      	add	r3, pc, #204	; (adr r3, 8006828 <__kernel_cos+0x168>)
 800675a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800675e:	f7f9 fd95 	bl	800028c <__adddf3>
 8006762:	4622      	mov	r2, r4
 8006764:	462b      	mov	r3, r5
 8006766:	f7f9 ff47 	bl	80005f8 <__aeabi_dmul>
 800676a:	4622      	mov	r2, r4
 800676c:	462b      	mov	r3, r5
 800676e:	f7f9 ff43 	bl	80005f8 <__aeabi_dmul>
 8006772:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006776:	4604      	mov	r4, r0
 8006778:	460d      	mov	r5, r1
 800677a:	4630      	mov	r0, r6
 800677c:	4639      	mov	r1, r7
 800677e:	f7f9 ff3b 	bl	80005f8 <__aeabi_dmul>
 8006782:	460b      	mov	r3, r1
 8006784:	4602      	mov	r2, r0
 8006786:	4629      	mov	r1, r5
 8006788:	4620      	mov	r0, r4
 800678a:	f7f9 fd7d 	bl	8000288 <__aeabi_dsub>
 800678e:	4b2b      	ldr	r3, [pc, #172]	; (800683c <__kernel_cos+0x17c>)
 8006790:	4598      	cmp	r8, r3
 8006792:	4606      	mov	r6, r0
 8006794:	460f      	mov	r7, r1
 8006796:	dc10      	bgt.n	80067ba <__kernel_cos+0xfa>
 8006798:	4602      	mov	r2, r0
 800679a:	460b      	mov	r3, r1
 800679c:	4650      	mov	r0, sl
 800679e:	4659      	mov	r1, fp
 80067a0:	f7f9 fd72 	bl	8000288 <__aeabi_dsub>
 80067a4:	460b      	mov	r3, r1
 80067a6:	4926      	ldr	r1, [pc, #152]	; (8006840 <__kernel_cos+0x180>)
 80067a8:	4602      	mov	r2, r0
 80067aa:	2000      	movs	r0, #0
 80067ac:	f7f9 fd6c 	bl	8000288 <__aeabi_dsub>
 80067b0:	ec41 0b10 	vmov	d0, r0, r1
 80067b4:	b003      	add	sp, #12
 80067b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067ba:	4b22      	ldr	r3, [pc, #136]	; (8006844 <__kernel_cos+0x184>)
 80067bc:	4920      	ldr	r1, [pc, #128]	; (8006840 <__kernel_cos+0x180>)
 80067be:	4598      	cmp	r8, r3
 80067c0:	bfcc      	ite	gt
 80067c2:	4d21      	ldrgt	r5, [pc, #132]	; (8006848 <__kernel_cos+0x188>)
 80067c4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80067c8:	2400      	movs	r4, #0
 80067ca:	4622      	mov	r2, r4
 80067cc:	462b      	mov	r3, r5
 80067ce:	2000      	movs	r0, #0
 80067d0:	f7f9 fd5a 	bl	8000288 <__aeabi_dsub>
 80067d4:	4622      	mov	r2, r4
 80067d6:	4680      	mov	r8, r0
 80067d8:	4689      	mov	r9, r1
 80067da:	462b      	mov	r3, r5
 80067dc:	4650      	mov	r0, sl
 80067de:	4659      	mov	r1, fp
 80067e0:	f7f9 fd52 	bl	8000288 <__aeabi_dsub>
 80067e4:	4632      	mov	r2, r6
 80067e6:	463b      	mov	r3, r7
 80067e8:	f7f9 fd4e 	bl	8000288 <__aeabi_dsub>
 80067ec:	4602      	mov	r2, r0
 80067ee:	460b      	mov	r3, r1
 80067f0:	4640      	mov	r0, r8
 80067f2:	4649      	mov	r1, r9
 80067f4:	e7da      	b.n	80067ac <__kernel_cos+0xec>
 80067f6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8006830 <__kernel_cos+0x170>
 80067fa:	e7db      	b.n	80067b4 <__kernel_cos+0xf4>
 80067fc:	f3af 8000 	nop.w
 8006800:	be8838d4 	.word	0xbe8838d4
 8006804:	bda8fae9 	.word	0xbda8fae9
 8006808:	bdb4b1c4 	.word	0xbdb4b1c4
 800680c:	3e21ee9e 	.word	0x3e21ee9e
 8006810:	809c52ad 	.word	0x809c52ad
 8006814:	3e927e4f 	.word	0x3e927e4f
 8006818:	19cb1590 	.word	0x19cb1590
 800681c:	3efa01a0 	.word	0x3efa01a0
 8006820:	16c15177 	.word	0x16c15177
 8006824:	3f56c16c 	.word	0x3f56c16c
 8006828:	5555554c 	.word	0x5555554c
 800682c:	3fa55555 	.word	0x3fa55555
 8006830:	00000000 	.word	0x00000000
 8006834:	3ff00000 	.word	0x3ff00000
 8006838:	3fe00000 	.word	0x3fe00000
 800683c:	3fd33332 	.word	0x3fd33332
 8006840:	3ff00000 	.word	0x3ff00000
 8006844:	3fe90000 	.word	0x3fe90000
 8006848:	3fd20000 	.word	0x3fd20000
 800684c:	00000000 	.word	0x00000000

08006850 <__kernel_rem_pio2>:
 8006850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006854:	ed2d 8b02 	vpush	{d8}
 8006858:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800685c:	f112 0f14 	cmn.w	r2, #20
 8006860:	9308      	str	r3, [sp, #32]
 8006862:	9101      	str	r1, [sp, #4]
 8006864:	4bc6      	ldr	r3, [pc, #792]	; (8006b80 <__kernel_rem_pio2+0x330>)
 8006866:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8006868:	9009      	str	r0, [sp, #36]	; 0x24
 800686a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800686e:	9304      	str	r3, [sp, #16]
 8006870:	9b08      	ldr	r3, [sp, #32]
 8006872:	f103 33ff 	add.w	r3, r3, #4294967295
 8006876:	bfa8      	it	ge
 8006878:	1ed4      	subge	r4, r2, #3
 800687a:	9306      	str	r3, [sp, #24]
 800687c:	bfb2      	itee	lt
 800687e:	2400      	movlt	r4, #0
 8006880:	2318      	movge	r3, #24
 8006882:	fb94 f4f3 	sdivge	r4, r4, r3
 8006886:	f06f 0317 	mvn.w	r3, #23
 800688a:	fb04 3303 	mla	r3, r4, r3, r3
 800688e:	eb03 0a02 	add.w	sl, r3, r2
 8006892:	9b04      	ldr	r3, [sp, #16]
 8006894:	9a06      	ldr	r2, [sp, #24]
 8006896:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8006b70 <__kernel_rem_pio2+0x320>
 800689a:	eb03 0802 	add.w	r8, r3, r2
 800689e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80068a0:	1aa7      	subs	r7, r4, r2
 80068a2:	ae20      	add	r6, sp, #128	; 0x80
 80068a4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80068a8:	2500      	movs	r5, #0
 80068aa:	4545      	cmp	r5, r8
 80068ac:	dd18      	ble.n	80068e0 <__kernel_rem_pio2+0x90>
 80068ae:	9b08      	ldr	r3, [sp, #32]
 80068b0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80068b4:	aa20      	add	r2, sp, #128	; 0x80
 80068b6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8006b70 <__kernel_rem_pio2+0x320>
 80068ba:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80068be:	f1c3 0301 	rsb	r3, r3, #1
 80068c2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80068c6:	9307      	str	r3, [sp, #28]
 80068c8:	9b07      	ldr	r3, [sp, #28]
 80068ca:	9a04      	ldr	r2, [sp, #16]
 80068cc:	4443      	add	r3, r8
 80068ce:	429a      	cmp	r2, r3
 80068d0:	db2f      	blt.n	8006932 <__kernel_rem_pio2+0xe2>
 80068d2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80068d6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80068da:	462f      	mov	r7, r5
 80068dc:	2600      	movs	r6, #0
 80068de:	e01b      	b.n	8006918 <__kernel_rem_pio2+0xc8>
 80068e0:	42ef      	cmn	r7, r5
 80068e2:	d407      	bmi.n	80068f4 <__kernel_rem_pio2+0xa4>
 80068e4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80068e8:	f7f9 fe1c 	bl	8000524 <__aeabi_i2d>
 80068ec:	e8e6 0102 	strd	r0, r1, [r6], #8
 80068f0:	3501      	adds	r5, #1
 80068f2:	e7da      	b.n	80068aa <__kernel_rem_pio2+0x5a>
 80068f4:	ec51 0b18 	vmov	r0, r1, d8
 80068f8:	e7f8      	b.n	80068ec <__kernel_rem_pio2+0x9c>
 80068fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068fe:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8006902:	f7f9 fe79 	bl	80005f8 <__aeabi_dmul>
 8006906:	4602      	mov	r2, r0
 8006908:	460b      	mov	r3, r1
 800690a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800690e:	f7f9 fcbd 	bl	800028c <__adddf3>
 8006912:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006916:	3601      	adds	r6, #1
 8006918:	9b06      	ldr	r3, [sp, #24]
 800691a:	429e      	cmp	r6, r3
 800691c:	f1a7 0708 	sub.w	r7, r7, #8
 8006920:	ddeb      	ble.n	80068fa <__kernel_rem_pio2+0xaa>
 8006922:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006926:	3508      	adds	r5, #8
 8006928:	ecab 7b02 	vstmia	fp!, {d7}
 800692c:	f108 0801 	add.w	r8, r8, #1
 8006930:	e7ca      	b.n	80068c8 <__kernel_rem_pio2+0x78>
 8006932:	9b04      	ldr	r3, [sp, #16]
 8006934:	aa0c      	add	r2, sp, #48	; 0x30
 8006936:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800693a:	930b      	str	r3, [sp, #44]	; 0x2c
 800693c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800693e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006942:	9c04      	ldr	r4, [sp, #16]
 8006944:	930a      	str	r3, [sp, #40]	; 0x28
 8006946:	ab98      	add	r3, sp, #608	; 0x260
 8006948:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800694c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8006950:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8006954:	f8cd b008 	str.w	fp, [sp, #8]
 8006958:	4625      	mov	r5, r4
 800695a:	2d00      	cmp	r5, #0
 800695c:	dc78      	bgt.n	8006a50 <__kernel_rem_pio2+0x200>
 800695e:	ec47 6b10 	vmov	d0, r6, r7
 8006962:	4650      	mov	r0, sl
 8006964:	f000 fbfc 	bl	8007160 <scalbn>
 8006968:	ec57 6b10 	vmov	r6, r7, d0
 800696c:	2200      	movs	r2, #0
 800696e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006972:	ee10 0a10 	vmov	r0, s0
 8006976:	4639      	mov	r1, r7
 8006978:	f7f9 fe3e 	bl	80005f8 <__aeabi_dmul>
 800697c:	ec41 0b10 	vmov	d0, r0, r1
 8006980:	f000 fb6e 	bl	8007060 <floor>
 8006984:	4b7f      	ldr	r3, [pc, #508]	; (8006b84 <__kernel_rem_pio2+0x334>)
 8006986:	ec51 0b10 	vmov	r0, r1, d0
 800698a:	2200      	movs	r2, #0
 800698c:	f7f9 fe34 	bl	80005f8 <__aeabi_dmul>
 8006990:	4602      	mov	r2, r0
 8006992:	460b      	mov	r3, r1
 8006994:	4630      	mov	r0, r6
 8006996:	4639      	mov	r1, r7
 8006998:	f7f9 fc76 	bl	8000288 <__aeabi_dsub>
 800699c:	460f      	mov	r7, r1
 800699e:	4606      	mov	r6, r0
 80069a0:	f7fa f8c4 	bl	8000b2c <__aeabi_d2iz>
 80069a4:	9007      	str	r0, [sp, #28]
 80069a6:	f7f9 fdbd 	bl	8000524 <__aeabi_i2d>
 80069aa:	4602      	mov	r2, r0
 80069ac:	460b      	mov	r3, r1
 80069ae:	4630      	mov	r0, r6
 80069b0:	4639      	mov	r1, r7
 80069b2:	f7f9 fc69 	bl	8000288 <__aeabi_dsub>
 80069b6:	f1ba 0f00 	cmp.w	sl, #0
 80069ba:	4606      	mov	r6, r0
 80069bc:	460f      	mov	r7, r1
 80069be:	dd70      	ble.n	8006aa2 <__kernel_rem_pio2+0x252>
 80069c0:	1e62      	subs	r2, r4, #1
 80069c2:	ab0c      	add	r3, sp, #48	; 0x30
 80069c4:	9d07      	ldr	r5, [sp, #28]
 80069c6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80069ca:	f1ca 0118 	rsb	r1, sl, #24
 80069ce:	fa40 f301 	asr.w	r3, r0, r1
 80069d2:	441d      	add	r5, r3
 80069d4:	408b      	lsls	r3, r1
 80069d6:	1ac0      	subs	r0, r0, r3
 80069d8:	ab0c      	add	r3, sp, #48	; 0x30
 80069da:	9507      	str	r5, [sp, #28]
 80069dc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80069e0:	f1ca 0317 	rsb	r3, sl, #23
 80069e4:	fa40 f303 	asr.w	r3, r0, r3
 80069e8:	9302      	str	r3, [sp, #8]
 80069ea:	9b02      	ldr	r3, [sp, #8]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	dd66      	ble.n	8006abe <__kernel_rem_pio2+0x26e>
 80069f0:	9b07      	ldr	r3, [sp, #28]
 80069f2:	2200      	movs	r2, #0
 80069f4:	3301      	adds	r3, #1
 80069f6:	9307      	str	r3, [sp, #28]
 80069f8:	4615      	mov	r5, r2
 80069fa:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80069fe:	4294      	cmp	r4, r2
 8006a00:	f300 8099 	bgt.w	8006b36 <__kernel_rem_pio2+0x2e6>
 8006a04:	f1ba 0f00 	cmp.w	sl, #0
 8006a08:	dd07      	ble.n	8006a1a <__kernel_rem_pio2+0x1ca>
 8006a0a:	f1ba 0f01 	cmp.w	sl, #1
 8006a0e:	f000 80a5 	beq.w	8006b5c <__kernel_rem_pio2+0x30c>
 8006a12:	f1ba 0f02 	cmp.w	sl, #2
 8006a16:	f000 80c1 	beq.w	8006b9c <__kernel_rem_pio2+0x34c>
 8006a1a:	9b02      	ldr	r3, [sp, #8]
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d14e      	bne.n	8006abe <__kernel_rem_pio2+0x26e>
 8006a20:	4632      	mov	r2, r6
 8006a22:	463b      	mov	r3, r7
 8006a24:	4958      	ldr	r1, [pc, #352]	; (8006b88 <__kernel_rem_pio2+0x338>)
 8006a26:	2000      	movs	r0, #0
 8006a28:	f7f9 fc2e 	bl	8000288 <__aeabi_dsub>
 8006a2c:	4606      	mov	r6, r0
 8006a2e:	460f      	mov	r7, r1
 8006a30:	2d00      	cmp	r5, #0
 8006a32:	d044      	beq.n	8006abe <__kernel_rem_pio2+0x26e>
 8006a34:	4650      	mov	r0, sl
 8006a36:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8006b78 <__kernel_rem_pio2+0x328>
 8006a3a:	f000 fb91 	bl	8007160 <scalbn>
 8006a3e:	4630      	mov	r0, r6
 8006a40:	4639      	mov	r1, r7
 8006a42:	ec53 2b10 	vmov	r2, r3, d0
 8006a46:	f7f9 fc1f 	bl	8000288 <__aeabi_dsub>
 8006a4a:	4606      	mov	r6, r0
 8006a4c:	460f      	mov	r7, r1
 8006a4e:	e036      	b.n	8006abe <__kernel_rem_pio2+0x26e>
 8006a50:	4b4e      	ldr	r3, [pc, #312]	; (8006b8c <__kernel_rem_pio2+0x33c>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	4630      	mov	r0, r6
 8006a56:	4639      	mov	r1, r7
 8006a58:	f7f9 fdce 	bl	80005f8 <__aeabi_dmul>
 8006a5c:	f7fa f866 	bl	8000b2c <__aeabi_d2iz>
 8006a60:	f7f9 fd60 	bl	8000524 <__aeabi_i2d>
 8006a64:	4b4a      	ldr	r3, [pc, #296]	; (8006b90 <__kernel_rem_pio2+0x340>)
 8006a66:	2200      	movs	r2, #0
 8006a68:	4680      	mov	r8, r0
 8006a6a:	4689      	mov	r9, r1
 8006a6c:	f7f9 fdc4 	bl	80005f8 <__aeabi_dmul>
 8006a70:	4602      	mov	r2, r0
 8006a72:	460b      	mov	r3, r1
 8006a74:	4630      	mov	r0, r6
 8006a76:	4639      	mov	r1, r7
 8006a78:	f7f9 fc06 	bl	8000288 <__aeabi_dsub>
 8006a7c:	f7fa f856 	bl	8000b2c <__aeabi_d2iz>
 8006a80:	9b02      	ldr	r3, [sp, #8]
 8006a82:	f843 0b04 	str.w	r0, [r3], #4
 8006a86:	3d01      	subs	r5, #1
 8006a88:	9302      	str	r3, [sp, #8]
 8006a8a:	ab70      	add	r3, sp, #448	; 0x1c0
 8006a8c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a94:	4640      	mov	r0, r8
 8006a96:	4649      	mov	r1, r9
 8006a98:	f7f9 fbf8 	bl	800028c <__adddf3>
 8006a9c:	4606      	mov	r6, r0
 8006a9e:	460f      	mov	r7, r1
 8006aa0:	e75b      	b.n	800695a <__kernel_rem_pio2+0x10a>
 8006aa2:	d105      	bne.n	8006ab0 <__kernel_rem_pio2+0x260>
 8006aa4:	1e63      	subs	r3, r4, #1
 8006aa6:	aa0c      	add	r2, sp, #48	; 0x30
 8006aa8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8006aac:	15c3      	asrs	r3, r0, #23
 8006aae:	e79b      	b.n	80069e8 <__kernel_rem_pio2+0x198>
 8006ab0:	4b38      	ldr	r3, [pc, #224]	; (8006b94 <__kernel_rem_pio2+0x344>)
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f7fa f826 	bl	8000b04 <__aeabi_dcmpge>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	d139      	bne.n	8006b30 <__kernel_rem_pio2+0x2e0>
 8006abc:	9002      	str	r0, [sp, #8]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	4630      	mov	r0, r6
 8006ac4:	4639      	mov	r1, r7
 8006ac6:	f7f9 ffff 	bl	8000ac8 <__aeabi_dcmpeq>
 8006aca:	2800      	cmp	r0, #0
 8006acc:	f000 80b4 	beq.w	8006c38 <__kernel_rem_pio2+0x3e8>
 8006ad0:	f104 3bff 	add.w	fp, r4, #4294967295
 8006ad4:	465b      	mov	r3, fp
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	9904      	ldr	r1, [sp, #16]
 8006ada:	428b      	cmp	r3, r1
 8006adc:	da65      	bge.n	8006baa <__kernel_rem_pio2+0x35a>
 8006ade:	2a00      	cmp	r2, #0
 8006ae0:	d07b      	beq.n	8006bda <__kernel_rem_pio2+0x38a>
 8006ae2:	ab0c      	add	r3, sp, #48	; 0x30
 8006ae4:	f1aa 0a18 	sub.w	sl, sl, #24
 8006ae8:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	f000 80a0 	beq.w	8006c32 <__kernel_rem_pio2+0x3e2>
 8006af2:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8006b78 <__kernel_rem_pio2+0x328>
 8006af6:	4650      	mov	r0, sl
 8006af8:	f000 fb32 	bl	8007160 <scalbn>
 8006afc:	4f23      	ldr	r7, [pc, #140]	; (8006b8c <__kernel_rem_pio2+0x33c>)
 8006afe:	ec55 4b10 	vmov	r4, r5, d0
 8006b02:	46d8      	mov	r8, fp
 8006b04:	2600      	movs	r6, #0
 8006b06:	f1b8 0f00 	cmp.w	r8, #0
 8006b0a:	f280 80cf 	bge.w	8006cac <__kernel_rem_pio2+0x45c>
 8006b0e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8006b70 <__kernel_rem_pio2+0x320>
 8006b12:	465f      	mov	r7, fp
 8006b14:	f04f 0800 	mov.w	r8, #0
 8006b18:	2f00      	cmp	r7, #0
 8006b1a:	f2c0 80fd 	blt.w	8006d18 <__kernel_rem_pio2+0x4c8>
 8006b1e:	ab70      	add	r3, sp, #448	; 0x1c0
 8006b20:	f8df a074 	ldr.w	sl, [pc, #116]	; 8006b98 <__kernel_rem_pio2+0x348>
 8006b24:	ec55 4b18 	vmov	r4, r5, d8
 8006b28:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8006b2c:	2600      	movs	r6, #0
 8006b2e:	e0e5      	b.n	8006cfc <__kernel_rem_pio2+0x4ac>
 8006b30:	2302      	movs	r3, #2
 8006b32:	9302      	str	r3, [sp, #8]
 8006b34:	e75c      	b.n	80069f0 <__kernel_rem_pio2+0x1a0>
 8006b36:	f8db 3000 	ldr.w	r3, [fp]
 8006b3a:	b955      	cbnz	r5, 8006b52 <__kernel_rem_pio2+0x302>
 8006b3c:	b123      	cbz	r3, 8006b48 <__kernel_rem_pio2+0x2f8>
 8006b3e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8006b42:	f8cb 3000 	str.w	r3, [fp]
 8006b46:	2301      	movs	r3, #1
 8006b48:	3201      	adds	r2, #1
 8006b4a:	f10b 0b04 	add.w	fp, fp, #4
 8006b4e:	461d      	mov	r5, r3
 8006b50:	e755      	b.n	80069fe <__kernel_rem_pio2+0x1ae>
 8006b52:	1acb      	subs	r3, r1, r3
 8006b54:	f8cb 3000 	str.w	r3, [fp]
 8006b58:	462b      	mov	r3, r5
 8006b5a:	e7f5      	b.n	8006b48 <__kernel_rem_pio2+0x2f8>
 8006b5c:	1e62      	subs	r2, r4, #1
 8006b5e:	ab0c      	add	r3, sp, #48	; 0x30
 8006b60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b64:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006b68:	a90c      	add	r1, sp, #48	; 0x30
 8006b6a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006b6e:	e754      	b.n	8006a1a <__kernel_rem_pio2+0x1ca>
	...
 8006b7c:	3ff00000 	.word	0x3ff00000
 8006b80:	08008ae8 	.word	0x08008ae8
 8006b84:	40200000 	.word	0x40200000
 8006b88:	3ff00000 	.word	0x3ff00000
 8006b8c:	3e700000 	.word	0x3e700000
 8006b90:	41700000 	.word	0x41700000
 8006b94:	3fe00000 	.word	0x3fe00000
 8006b98:	08008aa8 	.word	0x08008aa8
 8006b9c:	1e62      	subs	r2, r4, #1
 8006b9e:	ab0c      	add	r3, sp, #48	; 0x30
 8006ba0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ba4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006ba8:	e7de      	b.n	8006b68 <__kernel_rem_pio2+0x318>
 8006baa:	a90c      	add	r1, sp, #48	; 0x30
 8006bac:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006bb0:	3b01      	subs	r3, #1
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	e790      	b.n	8006ad8 <__kernel_rem_pio2+0x288>
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8006bbc:	2900      	cmp	r1, #0
 8006bbe:	d0fa      	beq.n	8006bb6 <__kernel_rem_pio2+0x366>
 8006bc0:	9a08      	ldr	r2, [sp, #32]
 8006bc2:	18e3      	adds	r3, r4, r3
 8006bc4:	18a6      	adds	r6, r4, r2
 8006bc6:	aa20      	add	r2, sp, #128	; 0x80
 8006bc8:	1c65      	adds	r5, r4, #1
 8006bca:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8006bce:	9302      	str	r3, [sp, #8]
 8006bd0:	9b02      	ldr	r3, [sp, #8]
 8006bd2:	42ab      	cmp	r3, r5
 8006bd4:	da04      	bge.n	8006be0 <__kernel_rem_pio2+0x390>
 8006bd6:	461c      	mov	r4, r3
 8006bd8:	e6b5      	b.n	8006946 <__kernel_rem_pio2+0xf6>
 8006bda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e7eb      	b.n	8006bb8 <__kernel_rem_pio2+0x368>
 8006be0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006be2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006be6:	f7f9 fc9d 	bl	8000524 <__aeabi_i2d>
 8006bea:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006bee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bf0:	46b3      	mov	fp, r6
 8006bf2:	461c      	mov	r4, r3
 8006bf4:	2700      	movs	r7, #0
 8006bf6:	f04f 0800 	mov.w	r8, #0
 8006bfa:	f04f 0900 	mov.w	r9, #0
 8006bfe:	9b06      	ldr	r3, [sp, #24]
 8006c00:	429f      	cmp	r7, r3
 8006c02:	dd06      	ble.n	8006c12 <__kernel_rem_pio2+0x3c2>
 8006c04:	ab70      	add	r3, sp, #448	; 0x1c0
 8006c06:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006c0a:	e9c3 8900 	strd	r8, r9, [r3]
 8006c0e:	3501      	adds	r5, #1
 8006c10:	e7de      	b.n	8006bd0 <__kernel_rem_pio2+0x380>
 8006c12:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8006c16:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8006c1a:	f7f9 fced 	bl	80005f8 <__aeabi_dmul>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	460b      	mov	r3, r1
 8006c22:	4640      	mov	r0, r8
 8006c24:	4649      	mov	r1, r9
 8006c26:	f7f9 fb31 	bl	800028c <__adddf3>
 8006c2a:	3701      	adds	r7, #1
 8006c2c:	4680      	mov	r8, r0
 8006c2e:	4689      	mov	r9, r1
 8006c30:	e7e5      	b.n	8006bfe <__kernel_rem_pio2+0x3ae>
 8006c32:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c36:	e754      	b.n	8006ae2 <__kernel_rem_pio2+0x292>
 8006c38:	ec47 6b10 	vmov	d0, r6, r7
 8006c3c:	f1ca 0000 	rsb	r0, sl, #0
 8006c40:	f000 fa8e 	bl	8007160 <scalbn>
 8006c44:	ec57 6b10 	vmov	r6, r7, d0
 8006c48:	4b9f      	ldr	r3, [pc, #636]	; (8006ec8 <__kernel_rem_pio2+0x678>)
 8006c4a:	ee10 0a10 	vmov	r0, s0
 8006c4e:	2200      	movs	r2, #0
 8006c50:	4639      	mov	r1, r7
 8006c52:	f7f9 ff57 	bl	8000b04 <__aeabi_dcmpge>
 8006c56:	b300      	cbz	r0, 8006c9a <__kernel_rem_pio2+0x44a>
 8006c58:	4b9c      	ldr	r3, [pc, #624]	; (8006ecc <__kernel_rem_pio2+0x67c>)
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	4630      	mov	r0, r6
 8006c5e:	4639      	mov	r1, r7
 8006c60:	f7f9 fcca 	bl	80005f8 <__aeabi_dmul>
 8006c64:	f7f9 ff62 	bl	8000b2c <__aeabi_d2iz>
 8006c68:	4605      	mov	r5, r0
 8006c6a:	f7f9 fc5b 	bl	8000524 <__aeabi_i2d>
 8006c6e:	4b96      	ldr	r3, [pc, #600]	; (8006ec8 <__kernel_rem_pio2+0x678>)
 8006c70:	2200      	movs	r2, #0
 8006c72:	f7f9 fcc1 	bl	80005f8 <__aeabi_dmul>
 8006c76:	460b      	mov	r3, r1
 8006c78:	4602      	mov	r2, r0
 8006c7a:	4639      	mov	r1, r7
 8006c7c:	4630      	mov	r0, r6
 8006c7e:	f7f9 fb03 	bl	8000288 <__aeabi_dsub>
 8006c82:	f7f9 ff53 	bl	8000b2c <__aeabi_d2iz>
 8006c86:	f104 0b01 	add.w	fp, r4, #1
 8006c8a:	ab0c      	add	r3, sp, #48	; 0x30
 8006c8c:	f10a 0a18 	add.w	sl, sl, #24
 8006c90:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8006c94:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8006c98:	e72b      	b.n	8006af2 <__kernel_rem_pio2+0x2a2>
 8006c9a:	4630      	mov	r0, r6
 8006c9c:	4639      	mov	r1, r7
 8006c9e:	f7f9 ff45 	bl	8000b2c <__aeabi_d2iz>
 8006ca2:	ab0c      	add	r3, sp, #48	; 0x30
 8006ca4:	46a3      	mov	fp, r4
 8006ca6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8006caa:	e722      	b.n	8006af2 <__kernel_rem_pio2+0x2a2>
 8006cac:	ab70      	add	r3, sp, #448	; 0x1c0
 8006cae:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8006cb2:	ab0c      	add	r3, sp, #48	; 0x30
 8006cb4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8006cb8:	f7f9 fc34 	bl	8000524 <__aeabi_i2d>
 8006cbc:	4622      	mov	r2, r4
 8006cbe:	462b      	mov	r3, r5
 8006cc0:	f7f9 fc9a 	bl	80005f8 <__aeabi_dmul>
 8006cc4:	4632      	mov	r2, r6
 8006cc6:	e9c9 0100 	strd	r0, r1, [r9]
 8006cca:	463b      	mov	r3, r7
 8006ccc:	4620      	mov	r0, r4
 8006cce:	4629      	mov	r1, r5
 8006cd0:	f7f9 fc92 	bl	80005f8 <__aeabi_dmul>
 8006cd4:	f108 38ff 	add.w	r8, r8, #4294967295
 8006cd8:	4604      	mov	r4, r0
 8006cda:	460d      	mov	r5, r1
 8006cdc:	e713      	b.n	8006b06 <__kernel_rem_pio2+0x2b6>
 8006cde:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8006ce2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8006ce6:	f7f9 fc87 	bl	80005f8 <__aeabi_dmul>
 8006cea:	4602      	mov	r2, r0
 8006cec:	460b      	mov	r3, r1
 8006cee:	4620      	mov	r0, r4
 8006cf0:	4629      	mov	r1, r5
 8006cf2:	f7f9 facb 	bl	800028c <__adddf3>
 8006cf6:	3601      	adds	r6, #1
 8006cf8:	4604      	mov	r4, r0
 8006cfa:	460d      	mov	r5, r1
 8006cfc:	9b04      	ldr	r3, [sp, #16]
 8006cfe:	429e      	cmp	r6, r3
 8006d00:	dc01      	bgt.n	8006d06 <__kernel_rem_pio2+0x4b6>
 8006d02:	45b0      	cmp	r8, r6
 8006d04:	daeb      	bge.n	8006cde <__kernel_rem_pio2+0x48e>
 8006d06:	ab48      	add	r3, sp, #288	; 0x120
 8006d08:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006d0c:	e9c3 4500 	strd	r4, r5, [r3]
 8006d10:	3f01      	subs	r7, #1
 8006d12:	f108 0801 	add.w	r8, r8, #1
 8006d16:	e6ff      	b.n	8006b18 <__kernel_rem_pio2+0x2c8>
 8006d18:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8006d1a:	2b02      	cmp	r3, #2
 8006d1c:	dc0b      	bgt.n	8006d36 <__kernel_rem_pio2+0x4e6>
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	dc6e      	bgt.n	8006e00 <__kernel_rem_pio2+0x5b0>
 8006d22:	d045      	beq.n	8006db0 <__kernel_rem_pio2+0x560>
 8006d24:	9b07      	ldr	r3, [sp, #28]
 8006d26:	f003 0007 	and.w	r0, r3, #7
 8006d2a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8006d2e:	ecbd 8b02 	vpop	{d8}
 8006d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d36:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8006d38:	2b03      	cmp	r3, #3
 8006d3a:	d1f3      	bne.n	8006d24 <__kernel_rem_pio2+0x4d4>
 8006d3c:	ab48      	add	r3, sp, #288	; 0x120
 8006d3e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 8006d42:	46d0      	mov	r8, sl
 8006d44:	46d9      	mov	r9, fp
 8006d46:	f1b9 0f00 	cmp.w	r9, #0
 8006d4a:	f1a8 0808 	sub.w	r8, r8, #8
 8006d4e:	dc64      	bgt.n	8006e1a <__kernel_rem_pio2+0x5ca>
 8006d50:	465c      	mov	r4, fp
 8006d52:	2c01      	cmp	r4, #1
 8006d54:	f1aa 0a08 	sub.w	sl, sl, #8
 8006d58:	dc7e      	bgt.n	8006e58 <__kernel_rem_pio2+0x608>
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	f1bb 0f01 	cmp.w	fp, #1
 8006d62:	f300 8097 	bgt.w	8006e94 <__kernel_rem_pio2+0x644>
 8006d66:	9b02      	ldr	r3, [sp, #8]
 8006d68:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8006d6c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f040 8099 	bne.w	8006ea8 <__kernel_rem_pio2+0x658>
 8006d76:	9b01      	ldr	r3, [sp, #4]
 8006d78:	e9c3 5600 	strd	r5, r6, [r3]
 8006d7c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8006d80:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8006d84:	e7ce      	b.n	8006d24 <__kernel_rem_pio2+0x4d4>
 8006d86:	ab48      	add	r3, sp, #288	; 0x120
 8006d88:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d90:	f7f9 fa7c 	bl	800028c <__adddf3>
 8006d94:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d98:	f1bb 0f00 	cmp.w	fp, #0
 8006d9c:	daf3      	bge.n	8006d86 <__kernel_rem_pio2+0x536>
 8006d9e:	9b02      	ldr	r3, [sp, #8]
 8006da0:	b113      	cbz	r3, 8006da8 <__kernel_rem_pio2+0x558>
 8006da2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006da6:	4619      	mov	r1, r3
 8006da8:	9b01      	ldr	r3, [sp, #4]
 8006daa:	e9c3 0100 	strd	r0, r1, [r3]
 8006dae:	e7b9      	b.n	8006d24 <__kernel_rem_pio2+0x4d4>
 8006db0:	2000      	movs	r0, #0
 8006db2:	2100      	movs	r1, #0
 8006db4:	e7f0      	b.n	8006d98 <__kernel_rem_pio2+0x548>
 8006db6:	ab48      	add	r3, sp, #288	; 0x120
 8006db8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc0:	f7f9 fa64 	bl	800028c <__adddf3>
 8006dc4:	3c01      	subs	r4, #1
 8006dc6:	2c00      	cmp	r4, #0
 8006dc8:	daf5      	bge.n	8006db6 <__kernel_rem_pio2+0x566>
 8006dca:	9b02      	ldr	r3, [sp, #8]
 8006dcc:	b1e3      	cbz	r3, 8006e08 <__kernel_rem_pio2+0x5b8>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006dd4:	9c01      	ldr	r4, [sp, #4]
 8006dd6:	e9c4 2300 	strd	r2, r3, [r4]
 8006dda:	4602      	mov	r2, r0
 8006ddc:	460b      	mov	r3, r1
 8006dde:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8006de2:	f7f9 fa51 	bl	8000288 <__aeabi_dsub>
 8006de6:	ad4a      	add	r5, sp, #296	; 0x128
 8006de8:	2401      	movs	r4, #1
 8006dea:	45a3      	cmp	fp, r4
 8006dec:	da0f      	bge.n	8006e0e <__kernel_rem_pio2+0x5be>
 8006dee:	9b02      	ldr	r3, [sp, #8]
 8006df0:	b113      	cbz	r3, 8006df8 <__kernel_rem_pio2+0x5a8>
 8006df2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006df6:	4619      	mov	r1, r3
 8006df8:	9b01      	ldr	r3, [sp, #4]
 8006dfa:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8006dfe:	e791      	b.n	8006d24 <__kernel_rem_pio2+0x4d4>
 8006e00:	465c      	mov	r4, fp
 8006e02:	2000      	movs	r0, #0
 8006e04:	2100      	movs	r1, #0
 8006e06:	e7de      	b.n	8006dc6 <__kernel_rem_pio2+0x576>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	460b      	mov	r3, r1
 8006e0c:	e7e2      	b.n	8006dd4 <__kernel_rem_pio2+0x584>
 8006e0e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8006e12:	f7f9 fa3b 	bl	800028c <__adddf3>
 8006e16:	3401      	adds	r4, #1
 8006e18:	e7e7      	b.n	8006dea <__kernel_rem_pio2+0x59a>
 8006e1a:	e9d8 4500 	ldrd	r4, r5, [r8]
 8006e1e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8006e22:	4620      	mov	r0, r4
 8006e24:	4632      	mov	r2, r6
 8006e26:	463b      	mov	r3, r7
 8006e28:	4629      	mov	r1, r5
 8006e2a:	f7f9 fa2f 	bl	800028c <__adddf3>
 8006e2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e32:	4602      	mov	r2, r0
 8006e34:	460b      	mov	r3, r1
 8006e36:	4620      	mov	r0, r4
 8006e38:	4629      	mov	r1, r5
 8006e3a:	f7f9 fa25 	bl	8000288 <__aeabi_dsub>
 8006e3e:	4632      	mov	r2, r6
 8006e40:	463b      	mov	r3, r7
 8006e42:	f7f9 fa23 	bl	800028c <__adddf3>
 8006e46:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006e4a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8006e4e:	ed88 7b00 	vstr	d7, [r8]
 8006e52:	f109 39ff 	add.w	r9, r9, #4294967295
 8006e56:	e776      	b.n	8006d46 <__kernel_rem_pio2+0x4f6>
 8006e58:	e9da 8900 	ldrd	r8, r9, [sl]
 8006e5c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8006e60:	4640      	mov	r0, r8
 8006e62:	4632      	mov	r2, r6
 8006e64:	463b      	mov	r3, r7
 8006e66:	4649      	mov	r1, r9
 8006e68:	f7f9 fa10 	bl	800028c <__adddf3>
 8006e6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e70:	4602      	mov	r2, r0
 8006e72:	460b      	mov	r3, r1
 8006e74:	4640      	mov	r0, r8
 8006e76:	4649      	mov	r1, r9
 8006e78:	f7f9 fa06 	bl	8000288 <__aeabi_dsub>
 8006e7c:	4632      	mov	r2, r6
 8006e7e:	463b      	mov	r3, r7
 8006e80:	f7f9 fa04 	bl	800028c <__adddf3>
 8006e84:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006e88:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006e8c:	ed8a 7b00 	vstr	d7, [sl]
 8006e90:	3c01      	subs	r4, #1
 8006e92:	e75e      	b.n	8006d52 <__kernel_rem_pio2+0x502>
 8006e94:	ab48      	add	r3, sp, #288	; 0x120
 8006e96:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e9e:	f7f9 f9f5 	bl	800028c <__adddf3>
 8006ea2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006ea6:	e75a      	b.n	8006d5e <__kernel_rem_pio2+0x50e>
 8006ea8:	9b01      	ldr	r3, [sp, #4]
 8006eaa:	9a01      	ldr	r2, [sp, #4]
 8006eac:	601d      	str	r5, [r3, #0]
 8006eae:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8006eb2:	605c      	str	r4, [r3, #4]
 8006eb4:	609f      	str	r7, [r3, #8]
 8006eb6:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8006eba:	60d3      	str	r3, [r2, #12]
 8006ebc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006ec0:	6110      	str	r0, [r2, #16]
 8006ec2:	6153      	str	r3, [r2, #20]
 8006ec4:	e72e      	b.n	8006d24 <__kernel_rem_pio2+0x4d4>
 8006ec6:	bf00      	nop
 8006ec8:	41700000 	.word	0x41700000
 8006ecc:	3e700000 	.word	0x3e700000

08006ed0 <__kernel_sin>:
 8006ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed4:	ed2d 8b04 	vpush	{d8-d9}
 8006ed8:	eeb0 8a41 	vmov.f32	s16, s2
 8006edc:	eef0 8a61 	vmov.f32	s17, s3
 8006ee0:	ec55 4b10 	vmov	r4, r5, d0
 8006ee4:	b083      	sub	sp, #12
 8006ee6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006eea:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8006eee:	9001      	str	r0, [sp, #4]
 8006ef0:	da06      	bge.n	8006f00 <__kernel_sin+0x30>
 8006ef2:	ee10 0a10 	vmov	r0, s0
 8006ef6:	4629      	mov	r1, r5
 8006ef8:	f7f9 fe18 	bl	8000b2c <__aeabi_d2iz>
 8006efc:	2800      	cmp	r0, #0
 8006efe:	d051      	beq.n	8006fa4 <__kernel_sin+0xd4>
 8006f00:	4622      	mov	r2, r4
 8006f02:	462b      	mov	r3, r5
 8006f04:	4620      	mov	r0, r4
 8006f06:	4629      	mov	r1, r5
 8006f08:	f7f9 fb76 	bl	80005f8 <__aeabi_dmul>
 8006f0c:	4682      	mov	sl, r0
 8006f0e:	468b      	mov	fp, r1
 8006f10:	4602      	mov	r2, r0
 8006f12:	460b      	mov	r3, r1
 8006f14:	4620      	mov	r0, r4
 8006f16:	4629      	mov	r1, r5
 8006f18:	f7f9 fb6e 	bl	80005f8 <__aeabi_dmul>
 8006f1c:	a341      	add	r3, pc, #260	; (adr r3, 8007024 <__kernel_sin+0x154>)
 8006f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f22:	4680      	mov	r8, r0
 8006f24:	4689      	mov	r9, r1
 8006f26:	4650      	mov	r0, sl
 8006f28:	4659      	mov	r1, fp
 8006f2a:	f7f9 fb65 	bl	80005f8 <__aeabi_dmul>
 8006f2e:	a33f      	add	r3, pc, #252	; (adr r3, 800702c <__kernel_sin+0x15c>)
 8006f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f34:	f7f9 f9a8 	bl	8000288 <__aeabi_dsub>
 8006f38:	4652      	mov	r2, sl
 8006f3a:	465b      	mov	r3, fp
 8006f3c:	f7f9 fb5c 	bl	80005f8 <__aeabi_dmul>
 8006f40:	a33c      	add	r3, pc, #240	; (adr r3, 8007034 <__kernel_sin+0x164>)
 8006f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f46:	f7f9 f9a1 	bl	800028c <__adddf3>
 8006f4a:	4652      	mov	r2, sl
 8006f4c:	465b      	mov	r3, fp
 8006f4e:	f7f9 fb53 	bl	80005f8 <__aeabi_dmul>
 8006f52:	a33a      	add	r3, pc, #232	; (adr r3, 800703c <__kernel_sin+0x16c>)
 8006f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f58:	f7f9 f996 	bl	8000288 <__aeabi_dsub>
 8006f5c:	4652      	mov	r2, sl
 8006f5e:	465b      	mov	r3, fp
 8006f60:	f7f9 fb4a 	bl	80005f8 <__aeabi_dmul>
 8006f64:	a337      	add	r3, pc, #220	; (adr r3, 8007044 <__kernel_sin+0x174>)
 8006f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6a:	f7f9 f98f 	bl	800028c <__adddf3>
 8006f6e:	9b01      	ldr	r3, [sp, #4]
 8006f70:	4606      	mov	r6, r0
 8006f72:	460f      	mov	r7, r1
 8006f74:	b9eb      	cbnz	r3, 8006fb2 <__kernel_sin+0xe2>
 8006f76:	4602      	mov	r2, r0
 8006f78:	460b      	mov	r3, r1
 8006f7a:	4650      	mov	r0, sl
 8006f7c:	4659      	mov	r1, fp
 8006f7e:	f7f9 fb3b 	bl	80005f8 <__aeabi_dmul>
 8006f82:	a325      	add	r3, pc, #148	; (adr r3, 8007018 <__kernel_sin+0x148>)
 8006f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f88:	f7f9 f97e 	bl	8000288 <__aeabi_dsub>
 8006f8c:	4642      	mov	r2, r8
 8006f8e:	464b      	mov	r3, r9
 8006f90:	f7f9 fb32 	bl	80005f8 <__aeabi_dmul>
 8006f94:	4602      	mov	r2, r0
 8006f96:	460b      	mov	r3, r1
 8006f98:	4620      	mov	r0, r4
 8006f9a:	4629      	mov	r1, r5
 8006f9c:	f7f9 f976 	bl	800028c <__adddf3>
 8006fa0:	4604      	mov	r4, r0
 8006fa2:	460d      	mov	r5, r1
 8006fa4:	ec45 4b10 	vmov	d0, r4, r5
 8006fa8:	b003      	add	sp, #12
 8006faa:	ecbd 8b04 	vpop	{d8-d9}
 8006fae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fb2:	4b1b      	ldr	r3, [pc, #108]	; (8007020 <__kernel_sin+0x150>)
 8006fb4:	ec51 0b18 	vmov	r0, r1, d8
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f7f9 fb1d 	bl	80005f8 <__aeabi_dmul>
 8006fbe:	4632      	mov	r2, r6
 8006fc0:	ec41 0b19 	vmov	d9, r0, r1
 8006fc4:	463b      	mov	r3, r7
 8006fc6:	4640      	mov	r0, r8
 8006fc8:	4649      	mov	r1, r9
 8006fca:	f7f9 fb15 	bl	80005f8 <__aeabi_dmul>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	ec51 0b19 	vmov	r0, r1, d9
 8006fd6:	f7f9 f957 	bl	8000288 <__aeabi_dsub>
 8006fda:	4652      	mov	r2, sl
 8006fdc:	465b      	mov	r3, fp
 8006fde:	f7f9 fb0b 	bl	80005f8 <__aeabi_dmul>
 8006fe2:	ec53 2b18 	vmov	r2, r3, d8
 8006fe6:	f7f9 f94f 	bl	8000288 <__aeabi_dsub>
 8006fea:	a30b      	add	r3, pc, #44	; (adr r3, 8007018 <__kernel_sin+0x148>)
 8006fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff0:	4606      	mov	r6, r0
 8006ff2:	460f      	mov	r7, r1
 8006ff4:	4640      	mov	r0, r8
 8006ff6:	4649      	mov	r1, r9
 8006ff8:	f7f9 fafe 	bl	80005f8 <__aeabi_dmul>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	460b      	mov	r3, r1
 8007000:	4630      	mov	r0, r6
 8007002:	4639      	mov	r1, r7
 8007004:	f7f9 f942 	bl	800028c <__adddf3>
 8007008:	4602      	mov	r2, r0
 800700a:	460b      	mov	r3, r1
 800700c:	4620      	mov	r0, r4
 800700e:	4629      	mov	r1, r5
 8007010:	f7f9 f93a 	bl	8000288 <__aeabi_dsub>
 8007014:	e7c4      	b.n	8006fa0 <__kernel_sin+0xd0>
 8007016:	bf00      	nop
 8007018:	55555549 	.word	0x55555549
 800701c:	3fc55555 	.word	0x3fc55555
 8007020:	3fe00000 	.word	0x3fe00000
 8007024:	5acfd57c 	.word	0x5acfd57c
 8007028:	3de5d93a 	.word	0x3de5d93a
 800702c:	8a2b9ceb 	.word	0x8a2b9ceb
 8007030:	3e5ae5e6 	.word	0x3e5ae5e6
 8007034:	57b1fe7d 	.word	0x57b1fe7d
 8007038:	3ec71de3 	.word	0x3ec71de3
 800703c:	19c161d5 	.word	0x19c161d5
 8007040:	3f2a01a0 	.word	0x3f2a01a0
 8007044:	1110f8a6 	.word	0x1110f8a6
 8007048:	3f811111 	.word	0x3f811111

0800704c <fabs>:
 800704c:	ec51 0b10 	vmov	r0, r1, d0
 8007050:	ee10 2a10 	vmov	r2, s0
 8007054:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007058:	ec43 2b10 	vmov	d0, r2, r3
 800705c:	4770      	bx	lr
	...

08007060 <floor>:
 8007060:	ec51 0b10 	vmov	r0, r1, d0
 8007064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007068:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800706c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8007070:	2e13      	cmp	r6, #19
 8007072:	ee10 5a10 	vmov	r5, s0
 8007076:	ee10 8a10 	vmov	r8, s0
 800707a:	460c      	mov	r4, r1
 800707c:	dc32      	bgt.n	80070e4 <floor+0x84>
 800707e:	2e00      	cmp	r6, #0
 8007080:	da14      	bge.n	80070ac <floor+0x4c>
 8007082:	a333      	add	r3, pc, #204	; (adr r3, 8007150 <floor+0xf0>)
 8007084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007088:	f7f9 f900 	bl	800028c <__adddf3>
 800708c:	2200      	movs	r2, #0
 800708e:	2300      	movs	r3, #0
 8007090:	f7f9 fd42 	bl	8000b18 <__aeabi_dcmpgt>
 8007094:	b138      	cbz	r0, 80070a6 <floor+0x46>
 8007096:	2c00      	cmp	r4, #0
 8007098:	da57      	bge.n	800714a <floor+0xea>
 800709a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800709e:	431d      	orrs	r5, r3
 80070a0:	d001      	beq.n	80070a6 <floor+0x46>
 80070a2:	4c2d      	ldr	r4, [pc, #180]	; (8007158 <floor+0xf8>)
 80070a4:	2500      	movs	r5, #0
 80070a6:	4621      	mov	r1, r4
 80070a8:	4628      	mov	r0, r5
 80070aa:	e025      	b.n	80070f8 <floor+0x98>
 80070ac:	4f2b      	ldr	r7, [pc, #172]	; (800715c <floor+0xfc>)
 80070ae:	4137      	asrs	r7, r6
 80070b0:	ea01 0307 	and.w	r3, r1, r7
 80070b4:	4303      	orrs	r3, r0
 80070b6:	d01f      	beq.n	80070f8 <floor+0x98>
 80070b8:	a325      	add	r3, pc, #148	; (adr r3, 8007150 <floor+0xf0>)
 80070ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070be:	f7f9 f8e5 	bl	800028c <__adddf3>
 80070c2:	2200      	movs	r2, #0
 80070c4:	2300      	movs	r3, #0
 80070c6:	f7f9 fd27 	bl	8000b18 <__aeabi_dcmpgt>
 80070ca:	2800      	cmp	r0, #0
 80070cc:	d0eb      	beq.n	80070a6 <floor+0x46>
 80070ce:	2c00      	cmp	r4, #0
 80070d0:	bfbe      	ittt	lt
 80070d2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80070d6:	fa43 f606 	asrlt.w	r6, r3, r6
 80070da:	19a4      	addlt	r4, r4, r6
 80070dc:	ea24 0407 	bic.w	r4, r4, r7
 80070e0:	2500      	movs	r5, #0
 80070e2:	e7e0      	b.n	80070a6 <floor+0x46>
 80070e4:	2e33      	cmp	r6, #51	; 0x33
 80070e6:	dd0b      	ble.n	8007100 <floor+0xa0>
 80070e8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80070ec:	d104      	bne.n	80070f8 <floor+0x98>
 80070ee:	ee10 2a10 	vmov	r2, s0
 80070f2:	460b      	mov	r3, r1
 80070f4:	f7f9 f8ca 	bl	800028c <__adddf3>
 80070f8:	ec41 0b10 	vmov	d0, r0, r1
 80070fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007100:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8007104:	f04f 33ff 	mov.w	r3, #4294967295
 8007108:	fa23 f707 	lsr.w	r7, r3, r7
 800710c:	4207      	tst	r7, r0
 800710e:	d0f3      	beq.n	80070f8 <floor+0x98>
 8007110:	a30f      	add	r3, pc, #60	; (adr r3, 8007150 <floor+0xf0>)
 8007112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007116:	f7f9 f8b9 	bl	800028c <__adddf3>
 800711a:	2200      	movs	r2, #0
 800711c:	2300      	movs	r3, #0
 800711e:	f7f9 fcfb 	bl	8000b18 <__aeabi_dcmpgt>
 8007122:	2800      	cmp	r0, #0
 8007124:	d0bf      	beq.n	80070a6 <floor+0x46>
 8007126:	2c00      	cmp	r4, #0
 8007128:	da02      	bge.n	8007130 <floor+0xd0>
 800712a:	2e14      	cmp	r6, #20
 800712c:	d103      	bne.n	8007136 <floor+0xd6>
 800712e:	3401      	adds	r4, #1
 8007130:	ea25 0507 	bic.w	r5, r5, r7
 8007134:	e7b7      	b.n	80070a6 <floor+0x46>
 8007136:	2301      	movs	r3, #1
 8007138:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800713c:	fa03 f606 	lsl.w	r6, r3, r6
 8007140:	4435      	add	r5, r6
 8007142:	4545      	cmp	r5, r8
 8007144:	bf38      	it	cc
 8007146:	18e4      	addcc	r4, r4, r3
 8007148:	e7f2      	b.n	8007130 <floor+0xd0>
 800714a:	2500      	movs	r5, #0
 800714c:	462c      	mov	r4, r5
 800714e:	e7aa      	b.n	80070a6 <floor+0x46>
 8007150:	8800759c 	.word	0x8800759c
 8007154:	7e37e43c 	.word	0x7e37e43c
 8007158:	bff00000 	.word	0xbff00000
 800715c:	000fffff 	.word	0x000fffff

08007160 <scalbn>:
 8007160:	b570      	push	{r4, r5, r6, lr}
 8007162:	ec55 4b10 	vmov	r4, r5, d0
 8007166:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800716a:	4606      	mov	r6, r0
 800716c:	462b      	mov	r3, r5
 800716e:	b99a      	cbnz	r2, 8007198 <scalbn+0x38>
 8007170:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007174:	4323      	orrs	r3, r4
 8007176:	d036      	beq.n	80071e6 <scalbn+0x86>
 8007178:	4b39      	ldr	r3, [pc, #228]	; (8007260 <scalbn+0x100>)
 800717a:	4629      	mov	r1, r5
 800717c:	ee10 0a10 	vmov	r0, s0
 8007180:	2200      	movs	r2, #0
 8007182:	f7f9 fa39 	bl	80005f8 <__aeabi_dmul>
 8007186:	4b37      	ldr	r3, [pc, #220]	; (8007264 <scalbn+0x104>)
 8007188:	429e      	cmp	r6, r3
 800718a:	4604      	mov	r4, r0
 800718c:	460d      	mov	r5, r1
 800718e:	da10      	bge.n	80071b2 <scalbn+0x52>
 8007190:	a32b      	add	r3, pc, #172	; (adr r3, 8007240 <scalbn+0xe0>)
 8007192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007196:	e03a      	b.n	800720e <scalbn+0xae>
 8007198:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800719c:	428a      	cmp	r2, r1
 800719e:	d10c      	bne.n	80071ba <scalbn+0x5a>
 80071a0:	ee10 2a10 	vmov	r2, s0
 80071a4:	4620      	mov	r0, r4
 80071a6:	4629      	mov	r1, r5
 80071a8:	f7f9 f870 	bl	800028c <__adddf3>
 80071ac:	4604      	mov	r4, r0
 80071ae:	460d      	mov	r5, r1
 80071b0:	e019      	b.n	80071e6 <scalbn+0x86>
 80071b2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80071b6:	460b      	mov	r3, r1
 80071b8:	3a36      	subs	r2, #54	; 0x36
 80071ba:	4432      	add	r2, r6
 80071bc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80071c0:	428a      	cmp	r2, r1
 80071c2:	dd08      	ble.n	80071d6 <scalbn+0x76>
 80071c4:	2d00      	cmp	r5, #0
 80071c6:	a120      	add	r1, pc, #128	; (adr r1, 8007248 <scalbn+0xe8>)
 80071c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071cc:	da1c      	bge.n	8007208 <scalbn+0xa8>
 80071ce:	a120      	add	r1, pc, #128	; (adr r1, 8007250 <scalbn+0xf0>)
 80071d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071d4:	e018      	b.n	8007208 <scalbn+0xa8>
 80071d6:	2a00      	cmp	r2, #0
 80071d8:	dd08      	ble.n	80071ec <scalbn+0x8c>
 80071da:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80071de:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80071e2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80071e6:	ec45 4b10 	vmov	d0, r4, r5
 80071ea:	bd70      	pop	{r4, r5, r6, pc}
 80071ec:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80071f0:	da19      	bge.n	8007226 <scalbn+0xc6>
 80071f2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80071f6:	429e      	cmp	r6, r3
 80071f8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80071fc:	dd0a      	ble.n	8007214 <scalbn+0xb4>
 80071fe:	a112      	add	r1, pc, #72	; (adr r1, 8007248 <scalbn+0xe8>)
 8007200:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d1e2      	bne.n	80071ce <scalbn+0x6e>
 8007208:	a30f      	add	r3, pc, #60	; (adr r3, 8007248 <scalbn+0xe8>)
 800720a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800720e:	f7f9 f9f3 	bl	80005f8 <__aeabi_dmul>
 8007212:	e7cb      	b.n	80071ac <scalbn+0x4c>
 8007214:	a10a      	add	r1, pc, #40	; (adr r1, 8007240 <scalbn+0xe0>)
 8007216:	e9d1 0100 	ldrd	r0, r1, [r1]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d0b8      	beq.n	8007190 <scalbn+0x30>
 800721e:	a10e      	add	r1, pc, #56	; (adr r1, 8007258 <scalbn+0xf8>)
 8007220:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007224:	e7b4      	b.n	8007190 <scalbn+0x30>
 8007226:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800722a:	3236      	adds	r2, #54	; 0x36
 800722c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007230:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007234:	4620      	mov	r0, r4
 8007236:	4b0c      	ldr	r3, [pc, #48]	; (8007268 <scalbn+0x108>)
 8007238:	2200      	movs	r2, #0
 800723a:	e7e8      	b.n	800720e <scalbn+0xae>
 800723c:	f3af 8000 	nop.w
 8007240:	c2f8f359 	.word	0xc2f8f359
 8007244:	01a56e1f 	.word	0x01a56e1f
 8007248:	8800759c 	.word	0x8800759c
 800724c:	7e37e43c 	.word	0x7e37e43c
 8007250:	8800759c 	.word	0x8800759c
 8007254:	fe37e43c 	.word	0xfe37e43c
 8007258:	c2f8f359 	.word	0xc2f8f359
 800725c:	81a56e1f 	.word	0x81a56e1f
 8007260:	43500000 	.word	0x43500000
 8007264:	ffff3cb0 	.word	0xffff3cb0
 8007268:	3c900000 	.word	0x3c900000

0800726c <abort>:
 800726c:	b508      	push	{r3, lr}
 800726e:	2006      	movs	r0, #6
 8007270:	f000 f96e 	bl	8007550 <raise>
 8007274:	2001      	movs	r0, #1
 8007276:	f7fd faa7 	bl	80047c8 <_exit>

0800727a <atexit>:
 800727a:	2300      	movs	r3, #0
 800727c:	4601      	mov	r1, r0
 800727e:	461a      	mov	r2, r3
 8007280:	4618      	mov	r0, r3
 8007282:	f000 b9a1 	b.w	80075c8 <__register_exitproc>
	...

08007288 <__errno>:
 8007288:	4b01      	ldr	r3, [pc, #4]	; (8007290 <__errno+0x8>)
 800728a:	6818      	ldr	r0, [r3, #0]
 800728c:	4770      	bx	lr
 800728e:	bf00      	nop
 8007290:	2000000c 	.word	0x2000000c

08007294 <__libc_init_array>:
 8007294:	b570      	push	{r4, r5, r6, lr}
 8007296:	4d0d      	ldr	r5, [pc, #52]	; (80072cc <__libc_init_array+0x38>)
 8007298:	4c0d      	ldr	r4, [pc, #52]	; (80072d0 <__libc_init_array+0x3c>)
 800729a:	1b64      	subs	r4, r4, r5
 800729c:	10a4      	asrs	r4, r4, #2
 800729e:	2600      	movs	r6, #0
 80072a0:	42a6      	cmp	r6, r4
 80072a2:	d109      	bne.n	80072b8 <__libc_init_array+0x24>
 80072a4:	4d0b      	ldr	r5, [pc, #44]	; (80072d4 <__libc_init_array+0x40>)
 80072a6:	4c0c      	ldr	r4, [pc, #48]	; (80072d8 <__libc_init_array+0x44>)
 80072a8:	f001 fa58 	bl	800875c <_init>
 80072ac:	1b64      	subs	r4, r4, r5
 80072ae:	10a4      	asrs	r4, r4, #2
 80072b0:	2600      	movs	r6, #0
 80072b2:	42a6      	cmp	r6, r4
 80072b4:	d105      	bne.n	80072c2 <__libc_init_array+0x2e>
 80072b6:	bd70      	pop	{r4, r5, r6, pc}
 80072b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80072bc:	4798      	blx	r3
 80072be:	3601      	adds	r6, #1
 80072c0:	e7ee      	b.n	80072a0 <__libc_init_array+0xc>
 80072c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80072c6:	4798      	blx	r3
 80072c8:	3601      	adds	r6, #1
 80072ca:	e7f2      	b.n	80072b2 <__libc_init_array+0x1e>
 80072cc:	08008c4c 	.word	0x08008c4c
 80072d0:	08008c4c 	.word	0x08008c4c
 80072d4:	08008c4c 	.word	0x08008c4c
 80072d8:	08008c50 	.word	0x08008c50

080072dc <malloc>:
 80072dc:	4b02      	ldr	r3, [pc, #8]	; (80072e8 <malloc+0xc>)
 80072de:	4601      	mov	r1, r0
 80072e0:	6818      	ldr	r0, [r3, #0]
 80072e2:	f000 b863 	b.w	80073ac <_malloc_r>
 80072e6:	bf00      	nop
 80072e8:	2000000c 	.word	0x2000000c

080072ec <free>:
 80072ec:	4b02      	ldr	r3, [pc, #8]	; (80072f8 <free+0xc>)
 80072ee:	4601      	mov	r1, r0
 80072f0:	6818      	ldr	r0, [r3, #0]
 80072f2:	f000 b80b 	b.w	800730c <_free_r>
 80072f6:	bf00      	nop
 80072f8:	2000000c 	.word	0x2000000c

080072fc <memset>:
 80072fc:	4402      	add	r2, r0
 80072fe:	4603      	mov	r3, r0
 8007300:	4293      	cmp	r3, r2
 8007302:	d100      	bne.n	8007306 <memset+0xa>
 8007304:	4770      	bx	lr
 8007306:	f803 1b01 	strb.w	r1, [r3], #1
 800730a:	e7f9      	b.n	8007300 <memset+0x4>

0800730c <_free_r>:
 800730c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800730e:	2900      	cmp	r1, #0
 8007310:	d048      	beq.n	80073a4 <_free_r+0x98>
 8007312:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007316:	9001      	str	r0, [sp, #4]
 8007318:	2b00      	cmp	r3, #0
 800731a:	f1a1 0404 	sub.w	r4, r1, #4
 800731e:	bfb8      	it	lt
 8007320:	18e4      	addlt	r4, r4, r3
 8007322:	f000 f9e7 	bl	80076f4 <__malloc_lock>
 8007326:	4a20      	ldr	r2, [pc, #128]	; (80073a8 <_free_r+0x9c>)
 8007328:	9801      	ldr	r0, [sp, #4]
 800732a:	6813      	ldr	r3, [r2, #0]
 800732c:	4615      	mov	r5, r2
 800732e:	b933      	cbnz	r3, 800733e <_free_r+0x32>
 8007330:	6063      	str	r3, [r4, #4]
 8007332:	6014      	str	r4, [r2, #0]
 8007334:	b003      	add	sp, #12
 8007336:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800733a:	f000 b9e1 	b.w	8007700 <__malloc_unlock>
 800733e:	42a3      	cmp	r3, r4
 8007340:	d90b      	bls.n	800735a <_free_r+0x4e>
 8007342:	6821      	ldr	r1, [r4, #0]
 8007344:	1862      	adds	r2, r4, r1
 8007346:	4293      	cmp	r3, r2
 8007348:	bf04      	itt	eq
 800734a:	681a      	ldreq	r2, [r3, #0]
 800734c:	685b      	ldreq	r3, [r3, #4]
 800734e:	6063      	str	r3, [r4, #4]
 8007350:	bf04      	itt	eq
 8007352:	1852      	addeq	r2, r2, r1
 8007354:	6022      	streq	r2, [r4, #0]
 8007356:	602c      	str	r4, [r5, #0]
 8007358:	e7ec      	b.n	8007334 <_free_r+0x28>
 800735a:	461a      	mov	r2, r3
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	b10b      	cbz	r3, 8007364 <_free_r+0x58>
 8007360:	42a3      	cmp	r3, r4
 8007362:	d9fa      	bls.n	800735a <_free_r+0x4e>
 8007364:	6811      	ldr	r1, [r2, #0]
 8007366:	1855      	adds	r5, r2, r1
 8007368:	42a5      	cmp	r5, r4
 800736a:	d10b      	bne.n	8007384 <_free_r+0x78>
 800736c:	6824      	ldr	r4, [r4, #0]
 800736e:	4421      	add	r1, r4
 8007370:	1854      	adds	r4, r2, r1
 8007372:	42a3      	cmp	r3, r4
 8007374:	6011      	str	r1, [r2, #0]
 8007376:	d1dd      	bne.n	8007334 <_free_r+0x28>
 8007378:	681c      	ldr	r4, [r3, #0]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	6053      	str	r3, [r2, #4]
 800737e:	4421      	add	r1, r4
 8007380:	6011      	str	r1, [r2, #0]
 8007382:	e7d7      	b.n	8007334 <_free_r+0x28>
 8007384:	d902      	bls.n	800738c <_free_r+0x80>
 8007386:	230c      	movs	r3, #12
 8007388:	6003      	str	r3, [r0, #0]
 800738a:	e7d3      	b.n	8007334 <_free_r+0x28>
 800738c:	6825      	ldr	r5, [r4, #0]
 800738e:	1961      	adds	r1, r4, r5
 8007390:	428b      	cmp	r3, r1
 8007392:	bf04      	itt	eq
 8007394:	6819      	ldreq	r1, [r3, #0]
 8007396:	685b      	ldreq	r3, [r3, #4]
 8007398:	6063      	str	r3, [r4, #4]
 800739a:	bf04      	itt	eq
 800739c:	1949      	addeq	r1, r1, r5
 800739e:	6021      	streq	r1, [r4, #0]
 80073a0:	6054      	str	r4, [r2, #4]
 80073a2:	e7c7      	b.n	8007334 <_free_r+0x28>
 80073a4:	b003      	add	sp, #12
 80073a6:	bd30      	pop	{r4, r5, pc}
 80073a8:	20002b84 	.word	0x20002b84

080073ac <_malloc_r>:
 80073ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ae:	1ccd      	adds	r5, r1, #3
 80073b0:	f025 0503 	bic.w	r5, r5, #3
 80073b4:	3508      	adds	r5, #8
 80073b6:	2d0c      	cmp	r5, #12
 80073b8:	bf38      	it	cc
 80073ba:	250c      	movcc	r5, #12
 80073bc:	2d00      	cmp	r5, #0
 80073be:	4606      	mov	r6, r0
 80073c0:	db01      	blt.n	80073c6 <_malloc_r+0x1a>
 80073c2:	42a9      	cmp	r1, r5
 80073c4:	d903      	bls.n	80073ce <_malloc_r+0x22>
 80073c6:	230c      	movs	r3, #12
 80073c8:	6033      	str	r3, [r6, #0]
 80073ca:	2000      	movs	r0, #0
 80073cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073ce:	f000 f991 	bl	80076f4 <__malloc_lock>
 80073d2:	4921      	ldr	r1, [pc, #132]	; (8007458 <_malloc_r+0xac>)
 80073d4:	680a      	ldr	r2, [r1, #0]
 80073d6:	4614      	mov	r4, r2
 80073d8:	b99c      	cbnz	r4, 8007402 <_malloc_r+0x56>
 80073da:	4f20      	ldr	r7, [pc, #128]	; (800745c <_malloc_r+0xb0>)
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	b923      	cbnz	r3, 80073ea <_malloc_r+0x3e>
 80073e0:	4621      	mov	r1, r4
 80073e2:	4630      	mov	r0, r6
 80073e4:	f000 f87c 	bl	80074e0 <_sbrk_r>
 80073e8:	6038      	str	r0, [r7, #0]
 80073ea:	4629      	mov	r1, r5
 80073ec:	4630      	mov	r0, r6
 80073ee:	f000 f877 	bl	80074e0 <_sbrk_r>
 80073f2:	1c43      	adds	r3, r0, #1
 80073f4:	d123      	bne.n	800743e <_malloc_r+0x92>
 80073f6:	230c      	movs	r3, #12
 80073f8:	6033      	str	r3, [r6, #0]
 80073fa:	4630      	mov	r0, r6
 80073fc:	f000 f980 	bl	8007700 <__malloc_unlock>
 8007400:	e7e3      	b.n	80073ca <_malloc_r+0x1e>
 8007402:	6823      	ldr	r3, [r4, #0]
 8007404:	1b5b      	subs	r3, r3, r5
 8007406:	d417      	bmi.n	8007438 <_malloc_r+0x8c>
 8007408:	2b0b      	cmp	r3, #11
 800740a:	d903      	bls.n	8007414 <_malloc_r+0x68>
 800740c:	6023      	str	r3, [r4, #0]
 800740e:	441c      	add	r4, r3
 8007410:	6025      	str	r5, [r4, #0]
 8007412:	e004      	b.n	800741e <_malloc_r+0x72>
 8007414:	6863      	ldr	r3, [r4, #4]
 8007416:	42a2      	cmp	r2, r4
 8007418:	bf0c      	ite	eq
 800741a:	600b      	streq	r3, [r1, #0]
 800741c:	6053      	strne	r3, [r2, #4]
 800741e:	4630      	mov	r0, r6
 8007420:	f000 f96e 	bl	8007700 <__malloc_unlock>
 8007424:	f104 000b 	add.w	r0, r4, #11
 8007428:	1d23      	adds	r3, r4, #4
 800742a:	f020 0007 	bic.w	r0, r0, #7
 800742e:	1ac2      	subs	r2, r0, r3
 8007430:	d0cc      	beq.n	80073cc <_malloc_r+0x20>
 8007432:	1a1b      	subs	r3, r3, r0
 8007434:	50a3      	str	r3, [r4, r2]
 8007436:	e7c9      	b.n	80073cc <_malloc_r+0x20>
 8007438:	4622      	mov	r2, r4
 800743a:	6864      	ldr	r4, [r4, #4]
 800743c:	e7cc      	b.n	80073d8 <_malloc_r+0x2c>
 800743e:	1cc4      	adds	r4, r0, #3
 8007440:	f024 0403 	bic.w	r4, r4, #3
 8007444:	42a0      	cmp	r0, r4
 8007446:	d0e3      	beq.n	8007410 <_malloc_r+0x64>
 8007448:	1a21      	subs	r1, r4, r0
 800744a:	4630      	mov	r0, r6
 800744c:	f000 f848 	bl	80074e0 <_sbrk_r>
 8007450:	3001      	adds	r0, #1
 8007452:	d1dd      	bne.n	8007410 <_malloc_r+0x64>
 8007454:	e7cf      	b.n	80073f6 <_malloc_r+0x4a>
 8007456:	bf00      	nop
 8007458:	20002b84 	.word	0x20002b84
 800745c:	20002b88 	.word	0x20002b88

08007460 <rand>:
 8007460:	4b17      	ldr	r3, [pc, #92]	; (80074c0 <rand+0x60>)
 8007462:	b510      	push	{r4, lr}
 8007464:	681c      	ldr	r4, [r3, #0]
 8007466:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007468:	b9b3      	cbnz	r3, 8007498 <rand+0x38>
 800746a:	2018      	movs	r0, #24
 800746c:	f7ff ff36 	bl	80072dc <malloc>
 8007470:	63a0      	str	r0, [r4, #56]	; 0x38
 8007472:	b928      	cbnz	r0, 8007480 <rand+0x20>
 8007474:	4602      	mov	r2, r0
 8007476:	4b13      	ldr	r3, [pc, #76]	; (80074c4 <rand+0x64>)
 8007478:	4813      	ldr	r0, [pc, #76]	; (80074c8 <rand+0x68>)
 800747a:	214e      	movs	r1, #78	; 0x4e
 800747c:	f000 f906 	bl	800768c <__assert_func>
 8007480:	4a12      	ldr	r2, [pc, #72]	; (80074cc <rand+0x6c>)
 8007482:	4b13      	ldr	r3, [pc, #76]	; (80074d0 <rand+0x70>)
 8007484:	e9c0 2300 	strd	r2, r3, [r0]
 8007488:	4b12      	ldr	r3, [pc, #72]	; (80074d4 <rand+0x74>)
 800748a:	6083      	str	r3, [r0, #8]
 800748c:	230b      	movs	r3, #11
 800748e:	8183      	strh	r3, [r0, #12]
 8007490:	2201      	movs	r2, #1
 8007492:	2300      	movs	r3, #0
 8007494:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8007498:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800749a:	480f      	ldr	r0, [pc, #60]	; (80074d8 <rand+0x78>)
 800749c:	690a      	ldr	r2, [r1, #16]
 800749e:	694b      	ldr	r3, [r1, #20]
 80074a0:	4c0e      	ldr	r4, [pc, #56]	; (80074dc <rand+0x7c>)
 80074a2:	4350      	muls	r0, r2
 80074a4:	fb04 0003 	mla	r0, r4, r3, r0
 80074a8:	fba2 3404 	umull	r3, r4, r2, r4
 80074ac:	1c5a      	adds	r2, r3, #1
 80074ae:	4404      	add	r4, r0
 80074b0:	f144 0000 	adc.w	r0, r4, #0
 80074b4:	e9c1 2004 	strd	r2, r0, [r1, #16]
 80074b8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80074bc:	bd10      	pop	{r4, pc}
 80074be:	bf00      	nop
 80074c0:	2000000c 	.word	0x2000000c
 80074c4:	08008afc 	.word	0x08008afc
 80074c8:	08008b13 	.word	0x08008b13
 80074cc:	abcd330e 	.word	0xabcd330e
 80074d0:	e66d1234 	.word	0xe66d1234
 80074d4:	0005deec 	.word	0x0005deec
 80074d8:	5851f42d 	.word	0x5851f42d
 80074dc:	4c957f2d 	.word	0x4c957f2d

080074e0 <_sbrk_r>:
 80074e0:	b538      	push	{r3, r4, r5, lr}
 80074e2:	4d06      	ldr	r5, [pc, #24]	; (80074fc <_sbrk_r+0x1c>)
 80074e4:	2300      	movs	r3, #0
 80074e6:	4604      	mov	r4, r0
 80074e8:	4608      	mov	r0, r1
 80074ea:	602b      	str	r3, [r5, #0]
 80074ec:	f7fd f9e4 	bl	80048b8 <_sbrk>
 80074f0:	1c43      	adds	r3, r0, #1
 80074f2:	d102      	bne.n	80074fa <_sbrk_r+0x1a>
 80074f4:	682b      	ldr	r3, [r5, #0]
 80074f6:	b103      	cbz	r3, 80074fa <_sbrk_r+0x1a>
 80074f8:	6023      	str	r3, [r4, #0]
 80074fa:	bd38      	pop	{r3, r4, r5, pc}
 80074fc:	20002c2c 	.word	0x20002c2c

08007500 <_raise_r>:
 8007500:	291f      	cmp	r1, #31
 8007502:	b538      	push	{r3, r4, r5, lr}
 8007504:	4604      	mov	r4, r0
 8007506:	460d      	mov	r5, r1
 8007508:	d904      	bls.n	8007514 <_raise_r+0x14>
 800750a:	2316      	movs	r3, #22
 800750c:	6003      	str	r3, [r0, #0]
 800750e:	f04f 30ff 	mov.w	r0, #4294967295
 8007512:	bd38      	pop	{r3, r4, r5, pc}
 8007514:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007516:	b112      	cbz	r2, 800751e <_raise_r+0x1e>
 8007518:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800751c:	b94b      	cbnz	r3, 8007532 <_raise_r+0x32>
 800751e:	4620      	mov	r0, r4
 8007520:	f000 f830 	bl	8007584 <_getpid_r>
 8007524:	462a      	mov	r2, r5
 8007526:	4601      	mov	r1, r0
 8007528:	4620      	mov	r0, r4
 800752a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800752e:	f000 b817 	b.w	8007560 <_kill_r>
 8007532:	2b01      	cmp	r3, #1
 8007534:	d00a      	beq.n	800754c <_raise_r+0x4c>
 8007536:	1c59      	adds	r1, r3, #1
 8007538:	d103      	bne.n	8007542 <_raise_r+0x42>
 800753a:	2316      	movs	r3, #22
 800753c:	6003      	str	r3, [r0, #0]
 800753e:	2001      	movs	r0, #1
 8007540:	e7e7      	b.n	8007512 <_raise_r+0x12>
 8007542:	2400      	movs	r4, #0
 8007544:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007548:	4628      	mov	r0, r5
 800754a:	4798      	blx	r3
 800754c:	2000      	movs	r0, #0
 800754e:	e7e0      	b.n	8007512 <_raise_r+0x12>

08007550 <raise>:
 8007550:	4b02      	ldr	r3, [pc, #8]	; (800755c <raise+0xc>)
 8007552:	4601      	mov	r1, r0
 8007554:	6818      	ldr	r0, [r3, #0]
 8007556:	f7ff bfd3 	b.w	8007500 <_raise_r>
 800755a:	bf00      	nop
 800755c:	2000000c 	.word	0x2000000c

08007560 <_kill_r>:
 8007560:	b538      	push	{r3, r4, r5, lr}
 8007562:	4d07      	ldr	r5, [pc, #28]	; (8007580 <_kill_r+0x20>)
 8007564:	2300      	movs	r3, #0
 8007566:	4604      	mov	r4, r0
 8007568:	4608      	mov	r0, r1
 800756a:	4611      	mov	r1, r2
 800756c:	602b      	str	r3, [r5, #0]
 800756e:	f7fd f91b 	bl	80047a8 <_kill>
 8007572:	1c43      	adds	r3, r0, #1
 8007574:	d102      	bne.n	800757c <_kill_r+0x1c>
 8007576:	682b      	ldr	r3, [r5, #0]
 8007578:	b103      	cbz	r3, 800757c <_kill_r+0x1c>
 800757a:	6023      	str	r3, [r4, #0]
 800757c:	bd38      	pop	{r3, r4, r5, pc}
 800757e:	bf00      	nop
 8007580:	20002c2c 	.word	0x20002c2c

08007584 <_getpid_r>:
 8007584:	f7fd b908 	b.w	8004798 <_getpid>

08007588 <_vsiprintf_r>:
 8007588:	b500      	push	{lr}
 800758a:	b09b      	sub	sp, #108	; 0x6c
 800758c:	9100      	str	r1, [sp, #0]
 800758e:	9104      	str	r1, [sp, #16]
 8007590:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007594:	9105      	str	r1, [sp, #20]
 8007596:	9102      	str	r1, [sp, #8]
 8007598:	4905      	ldr	r1, [pc, #20]	; (80075b0 <_vsiprintf_r+0x28>)
 800759a:	9103      	str	r1, [sp, #12]
 800759c:	4669      	mov	r1, sp
 800759e:	f000 f911 	bl	80077c4 <_svfiprintf_r>
 80075a2:	9b00      	ldr	r3, [sp, #0]
 80075a4:	2200      	movs	r2, #0
 80075a6:	701a      	strb	r2, [r3, #0]
 80075a8:	b01b      	add	sp, #108	; 0x6c
 80075aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80075ae:	bf00      	nop
 80075b0:	ffff0208 	.word	0xffff0208

080075b4 <vsiprintf>:
 80075b4:	4613      	mov	r3, r2
 80075b6:	460a      	mov	r2, r1
 80075b8:	4601      	mov	r1, r0
 80075ba:	4802      	ldr	r0, [pc, #8]	; (80075c4 <vsiprintf+0x10>)
 80075bc:	6800      	ldr	r0, [r0, #0]
 80075be:	f7ff bfe3 	b.w	8007588 <_vsiprintf_r>
 80075c2:	bf00      	nop
 80075c4:	2000000c 	.word	0x2000000c

080075c8 <__register_exitproc>:
 80075c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075cc:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8007688 <__register_exitproc+0xc0>
 80075d0:	4606      	mov	r6, r0
 80075d2:	f8d8 0000 	ldr.w	r0, [r8]
 80075d6:	461f      	mov	r7, r3
 80075d8:	460d      	mov	r5, r1
 80075da:	4691      	mov	r9, r2
 80075dc:	f000 f887 	bl	80076ee <__retarget_lock_acquire_recursive>
 80075e0:	4b25      	ldr	r3, [pc, #148]	; (8007678 <__register_exitproc+0xb0>)
 80075e2:	681c      	ldr	r4, [r3, #0]
 80075e4:	b934      	cbnz	r4, 80075f4 <__register_exitproc+0x2c>
 80075e6:	4c25      	ldr	r4, [pc, #148]	; (800767c <__register_exitproc+0xb4>)
 80075e8:	601c      	str	r4, [r3, #0]
 80075ea:	4b25      	ldr	r3, [pc, #148]	; (8007680 <__register_exitproc+0xb8>)
 80075ec:	b113      	cbz	r3, 80075f4 <__register_exitproc+0x2c>
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80075f4:	6863      	ldr	r3, [r4, #4]
 80075f6:	2b1f      	cmp	r3, #31
 80075f8:	dd07      	ble.n	800760a <__register_exitproc+0x42>
 80075fa:	f8d8 0000 	ldr.w	r0, [r8]
 80075fe:	f000 f878 	bl	80076f2 <__retarget_lock_release_recursive>
 8007602:	f04f 30ff 	mov.w	r0, #4294967295
 8007606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800760a:	b34e      	cbz	r6, 8007660 <__register_exitproc+0x98>
 800760c:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8007610:	b988      	cbnz	r0, 8007636 <__register_exitproc+0x6e>
 8007612:	4b1c      	ldr	r3, [pc, #112]	; (8007684 <__register_exitproc+0xbc>)
 8007614:	b923      	cbnz	r3, 8007620 <__register_exitproc+0x58>
 8007616:	f8d8 0000 	ldr.w	r0, [r8]
 800761a:	f000 f869 	bl	80076f0 <__retarget_lock_release>
 800761e:	e7f0      	b.n	8007602 <__register_exitproc+0x3a>
 8007620:	f44f 7084 	mov.w	r0, #264	; 0x108
 8007624:	f7ff fe5a 	bl	80072dc <malloc>
 8007628:	2800      	cmp	r0, #0
 800762a:	d0f4      	beq.n	8007616 <__register_exitproc+0x4e>
 800762c:	2300      	movs	r3, #0
 800762e:	e9c0 3340 	strd	r3, r3, [r0, #256]	; 0x100
 8007632:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 8007636:	6863      	ldr	r3, [r4, #4]
 8007638:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 800763c:	2201      	movs	r2, #1
 800763e:	409a      	lsls	r2, r3
 8007640:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8007644:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8007648:	4313      	orrs	r3, r2
 800764a:	2e02      	cmp	r6, #2
 800764c:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 8007650:	f8c1 7080 	str.w	r7, [r1, #128]	; 0x80
 8007654:	bf02      	ittt	eq
 8007656:	f8d0 3104 	ldreq.w	r3, [r0, #260]	; 0x104
 800765a:	431a      	orreq	r2, r3
 800765c:	f8c0 2104 	streq.w	r2, [r0, #260]	; 0x104
 8007660:	6863      	ldr	r3, [r4, #4]
 8007662:	f8d8 0000 	ldr.w	r0, [r8]
 8007666:	1c5a      	adds	r2, r3, #1
 8007668:	3302      	adds	r3, #2
 800766a:	6062      	str	r2, [r4, #4]
 800766c:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
 8007670:	f000 f83f 	bl	80076f2 <__retarget_lock_release_recursive>
 8007674:	2000      	movs	r0, #0
 8007676:	e7c6      	b.n	8007606 <__register_exitproc+0x3e>
 8007678:	20002c18 	.word	0x20002c18
 800767c:	20002b8c 	.word	0x20002b8c
 8007680:	00000000 	.word	0x00000000
 8007684:	080072dd 	.word	0x080072dd
 8007688:	20000070 	.word	0x20000070

0800768c <__assert_func>:
 800768c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800768e:	4614      	mov	r4, r2
 8007690:	461a      	mov	r2, r3
 8007692:	4b09      	ldr	r3, [pc, #36]	; (80076b8 <__assert_func+0x2c>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4605      	mov	r5, r0
 8007698:	68d8      	ldr	r0, [r3, #12]
 800769a:	b14c      	cbz	r4, 80076b0 <__assert_func+0x24>
 800769c:	4b07      	ldr	r3, [pc, #28]	; (80076bc <__assert_func+0x30>)
 800769e:	9100      	str	r1, [sp, #0]
 80076a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076a4:	4906      	ldr	r1, [pc, #24]	; (80076c0 <__assert_func+0x34>)
 80076a6:	462b      	mov	r3, r5
 80076a8:	f000 f80e 	bl	80076c8 <fiprintf>
 80076ac:	f7ff fdde 	bl	800726c <abort>
 80076b0:	4b04      	ldr	r3, [pc, #16]	; (80076c4 <__assert_func+0x38>)
 80076b2:	461c      	mov	r4, r3
 80076b4:	e7f3      	b.n	800769e <__assert_func+0x12>
 80076b6:	bf00      	nop
 80076b8:	2000000c 	.word	0x2000000c
 80076bc:	08008b72 	.word	0x08008b72
 80076c0:	08008b7f 	.word	0x08008b7f
 80076c4:	08008bad 	.word	0x08008bad

080076c8 <fiprintf>:
 80076c8:	b40e      	push	{r1, r2, r3}
 80076ca:	b503      	push	{r0, r1, lr}
 80076cc:	4601      	mov	r1, r0
 80076ce:	ab03      	add	r3, sp, #12
 80076d0:	4805      	ldr	r0, [pc, #20]	; (80076e8 <fiprintf+0x20>)
 80076d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80076d6:	6800      	ldr	r0, [r0, #0]
 80076d8:	9301      	str	r3, [sp, #4]
 80076da:	f000 f99d 	bl	8007a18 <_vfiprintf_r>
 80076de:	b002      	add	sp, #8
 80076e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80076e4:	b003      	add	sp, #12
 80076e6:	4770      	bx	lr
 80076e8:	2000000c 	.word	0x2000000c

080076ec <__retarget_lock_init_recursive>:
 80076ec:	4770      	bx	lr

080076ee <__retarget_lock_acquire_recursive>:
 80076ee:	4770      	bx	lr

080076f0 <__retarget_lock_release>:
 80076f0:	4770      	bx	lr

080076f2 <__retarget_lock_release_recursive>:
 80076f2:	4770      	bx	lr

080076f4 <__malloc_lock>:
 80076f4:	4801      	ldr	r0, [pc, #4]	; (80076fc <__malloc_lock+0x8>)
 80076f6:	f7ff bffa 	b.w	80076ee <__retarget_lock_acquire_recursive>
 80076fa:	bf00      	nop
 80076fc:	20002c24 	.word	0x20002c24

08007700 <__malloc_unlock>:
 8007700:	4801      	ldr	r0, [pc, #4]	; (8007708 <__malloc_unlock+0x8>)
 8007702:	f7ff bff6 	b.w	80076f2 <__retarget_lock_release_recursive>
 8007706:	bf00      	nop
 8007708:	20002c24 	.word	0x20002c24

0800770c <__ssputs_r>:
 800770c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007710:	688e      	ldr	r6, [r1, #8]
 8007712:	429e      	cmp	r6, r3
 8007714:	4682      	mov	sl, r0
 8007716:	460c      	mov	r4, r1
 8007718:	4690      	mov	r8, r2
 800771a:	461f      	mov	r7, r3
 800771c:	d838      	bhi.n	8007790 <__ssputs_r+0x84>
 800771e:	898a      	ldrh	r2, [r1, #12]
 8007720:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007724:	d032      	beq.n	800778c <__ssputs_r+0x80>
 8007726:	6825      	ldr	r5, [r4, #0]
 8007728:	6909      	ldr	r1, [r1, #16]
 800772a:	eba5 0901 	sub.w	r9, r5, r1
 800772e:	6965      	ldr	r5, [r4, #20]
 8007730:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007734:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007738:	3301      	adds	r3, #1
 800773a:	444b      	add	r3, r9
 800773c:	106d      	asrs	r5, r5, #1
 800773e:	429d      	cmp	r5, r3
 8007740:	bf38      	it	cc
 8007742:	461d      	movcc	r5, r3
 8007744:	0553      	lsls	r3, r2, #21
 8007746:	d531      	bpl.n	80077ac <__ssputs_r+0xa0>
 8007748:	4629      	mov	r1, r5
 800774a:	f7ff fe2f 	bl	80073ac <_malloc_r>
 800774e:	4606      	mov	r6, r0
 8007750:	b950      	cbnz	r0, 8007768 <__ssputs_r+0x5c>
 8007752:	230c      	movs	r3, #12
 8007754:	f8ca 3000 	str.w	r3, [sl]
 8007758:	89a3      	ldrh	r3, [r4, #12]
 800775a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800775e:	81a3      	strh	r3, [r4, #12]
 8007760:	f04f 30ff 	mov.w	r0, #4294967295
 8007764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007768:	6921      	ldr	r1, [r4, #16]
 800776a:	464a      	mov	r2, r9
 800776c:	f000 fef4 	bl	8008558 <memcpy>
 8007770:	89a3      	ldrh	r3, [r4, #12]
 8007772:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007776:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800777a:	81a3      	strh	r3, [r4, #12]
 800777c:	6126      	str	r6, [r4, #16]
 800777e:	6165      	str	r5, [r4, #20]
 8007780:	444e      	add	r6, r9
 8007782:	eba5 0509 	sub.w	r5, r5, r9
 8007786:	6026      	str	r6, [r4, #0]
 8007788:	60a5      	str	r5, [r4, #8]
 800778a:	463e      	mov	r6, r7
 800778c:	42be      	cmp	r6, r7
 800778e:	d900      	bls.n	8007792 <__ssputs_r+0x86>
 8007790:	463e      	mov	r6, r7
 8007792:	4632      	mov	r2, r6
 8007794:	6820      	ldr	r0, [r4, #0]
 8007796:	4641      	mov	r1, r8
 8007798:	f000 feec 	bl	8008574 <memmove>
 800779c:	68a3      	ldr	r3, [r4, #8]
 800779e:	6822      	ldr	r2, [r4, #0]
 80077a0:	1b9b      	subs	r3, r3, r6
 80077a2:	4432      	add	r2, r6
 80077a4:	60a3      	str	r3, [r4, #8]
 80077a6:	6022      	str	r2, [r4, #0]
 80077a8:	2000      	movs	r0, #0
 80077aa:	e7db      	b.n	8007764 <__ssputs_r+0x58>
 80077ac:	462a      	mov	r2, r5
 80077ae:	f000 fefb 	bl	80085a8 <_realloc_r>
 80077b2:	4606      	mov	r6, r0
 80077b4:	2800      	cmp	r0, #0
 80077b6:	d1e1      	bne.n	800777c <__ssputs_r+0x70>
 80077b8:	6921      	ldr	r1, [r4, #16]
 80077ba:	4650      	mov	r0, sl
 80077bc:	f7ff fda6 	bl	800730c <_free_r>
 80077c0:	e7c7      	b.n	8007752 <__ssputs_r+0x46>
	...

080077c4 <_svfiprintf_r>:
 80077c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077c8:	4698      	mov	r8, r3
 80077ca:	898b      	ldrh	r3, [r1, #12]
 80077cc:	061b      	lsls	r3, r3, #24
 80077ce:	b09d      	sub	sp, #116	; 0x74
 80077d0:	4607      	mov	r7, r0
 80077d2:	460d      	mov	r5, r1
 80077d4:	4614      	mov	r4, r2
 80077d6:	d50e      	bpl.n	80077f6 <_svfiprintf_r+0x32>
 80077d8:	690b      	ldr	r3, [r1, #16]
 80077da:	b963      	cbnz	r3, 80077f6 <_svfiprintf_r+0x32>
 80077dc:	2140      	movs	r1, #64	; 0x40
 80077de:	f7ff fde5 	bl	80073ac <_malloc_r>
 80077e2:	6028      	str	r0, [r5, #0]
 80077e4:	6128      	str	r0, [r5, #16]
 80077e6:	b920      	cbnz	r0, 80077f2 <_svfiprintf_r+0x2e>
 80077e8:	230c      	movs	r3, #12
 80077ea:	603b      	str	r3, [r7, #0]
 80077ec:	f04f 30ff 	mov.w	r0, #4294967295
 80077f0:	e0d1      	b.n	8007996 <_svfiprintf_r+0x1d2>
 80077f2:	2340      	movs	r3, #64	; 0x40
 80077f4:	616b      	str	r3, [r5, #20]
 80077f6:	2300      	movs	r3, #0
 80077f8:	9309      	str	r3, [sp, #36]	; 0x24
 80077fa:	2320      	movs	r3, #32
 80077fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007800:	f8cd 800c 	str.w	r8, [sp, #12]
 8007804:	2330      	movs	r3, #48	; 0x30
 8007806:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80079b0 <_svfiprintf_r+0x1ec>
 800780a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800780e:	f04f 0901 	mov.w	r9, #1
 8007812:	4623      	mov	r3, r4
 8007814:	469a      	mov	sl, r3
 8007816:	f813 2b01 	ldrb.w	r2, [r3], #1
 800781a:	b10a      	cbz	r2, 8007820 <_svfiprintf_r+0x5c>
 800781c:	2a25      	cmp	r2, #37	; 0x25
 800781e:	d1f9      	bne.n	8007814 <_svfiprintf_r+0x50>
 8007820:	ebba 0b04 	subs.w	fp, sl, r4
 8007824:	d00b      	beq.n	800783e <_svfiprintf_r+0x7a>
 8007826:	465b      	mov	r3, fp
 8007828:	4622      	mov	r2, r4
 800782a:	4629      	mov	r1, r5
 800782c:	4638      	mov	r0, r7
 800782e:	f7ff ff6d 	bl	800770c <__ssputs_r>
 8007832:	3001      	adds	r0, #1
 8007834:	f000 80aa 	beq.w	800798c <_svfiprintf_r+0x1c8>
 8007838:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800783a:	445a      	add	r2, fp
 800783c:	9209      	str	r2, [sp, #36]	; 0x24
 800783e:	f89a 3000 	ldrb.w	r3, [sl]
 8007842:	2b00      	cmp	r3, #0
 8007844:	f000 80a2 	beq.w	800798c <_svfiprintf_r+0x1c8>
 8007848:	2300      	movs	r3, #0
 800784a:	f04f 32ff 	mov.w	r2, #4294967295
 800784e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007852:	f10a 0a01 	add.w	sl, sl, #1
 8007856:	9304      	str	r3, [sp, #16]
 8007858:	9307      	str	r3, [sp, #28]
 800785a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800785e:	931a      	str	r3, [sp, #104]	; 0x68
 8007860:	4654      	mov	r4, sl
 8007862:	2205      	movs	r2, #5
 8007864:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007868:	4851      	ldr	r0, [pc, #324]	; (80079b0 <_svfiprintf_r+0x1ec>)
 800786a:	f7f8 fcb9 	bl	80001e0 <memchr>
 800786e:	9a04      	ldr	r2, [sp, #16]
 8007870:	b9d8      	cbnz	r0, 80078aa <_svfiprintf_r+0xe6>
 8007872:	06d0      	lsls	r0, r2, #27
 8007874:	bf44      	itt	mi
 8007876:	2320      	movmi	r3, #32
 8007878:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800787c:	0711      	lsls	r1, r2, #28
 800787e:	bf44      	itt	mi
 8007880:	232b      	movmi	r3, #43	; 0x2b
 8007882:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007886:	f89a 3000 	ldrb.w	r3, [sl]
 800788a:	2b2a      	cmp	r3, #42	; 0x2a
 800788c:	d015      	beq.n	80078ba <_svfiprintf_r+0xf6>
 800788e:	9a07      	ldr	r2, [sp, #28]
 8007890:	4654      	mov	r4, sl
 8007892:	2000      	movs	r0, #0
 8007894:	f04f 0c0a 	mov.w	ip, #10
 8007898:	4621      	mov	r1, r4
 800789a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800789e:	3b30      	subs	r3, #48	; 0x30
 80078a0:	2b09      	cmp	r3, #9
 80078a2:	d94e      	bls.n	8007942 <_svfiprintf_r+0x17e>
 80078a4:	b1b0      	cbz	r0, 80078d4 <_svfiprintf_r+0x110>
 80078a6:	9207      	str	r2, [sp, #28]
 80078a8:	e014      	b.n	80078d4 <_svfiprintf_r+0x110>
 80078aa:	eba0 0308 	sub.w	r3, r0, r8
 80078ae:	fa09 f303 	lsl.w	r3, r9, r3
 80078b2:	4313      	orrs	r3, r2
 80078b4:	9304      	str	r3, [sp, #16]
 80078b6:	46a2      	mov	sl, r4
 80078b8:	e7d2      	b.n	8007860 <_svfiprintf_r+0x9c>
 80078ba:	9b03      	ldr	r3, [sp, #12]
 80078bc:	1d19      	adds	r1, r3, #4
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	9103      	str	r1, [sp, #12]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	bfbb      	ittet	lt
 80078c6:	425b      	neglt	r3, r3
 80078c8:	f042 0202 	orrlt.w	r2, r2, #2
 80078cc:	9307      	strge	r3, [sp, #28]
 80078ce:	9307      	strlt	r3, [sp, #28]
 80078d0:	bfb8      	it	lt
 80078d2:	9204      	strlt	r2, [sp, #16]
 80078d4:	7823      	ldrb	r3, [r4, #0]
 80078d6:	2b2e      	cmp	r3, #46	; 0x2e
 80078d8:	d10c      	bne.n	80078f4 <_svfiprintf_r+0x130>
 80078da:	7863      	ldrb	r3, [r4, #1]
 80078dc:	2b2a      	cmp	r3, #42	; 0x2a
 80078de:	d135      	bne.n	800794c <_svfiprintf_r+0x188>
 80078e0:	9b03      	ldr	r3, [sp, #12]
 80078e2:	1d1a      	adds	r2, r3, #4
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	9203      	str	r2, [sp, #12]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	bfb8      	it	lt
 80078ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80078f0:	3402      	adds	r4, #2
 80078f2:	9305      	str	r3, [sp, #20]
 80078f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80079c0 <_svfiprintf_r+0x1fc>
 80078f8:	7821      	ldrb	r1, [r4, #0]
 80078fa:	2203      	movs	r2, #3
 80078fc:	4650      	mov	r0, sl
 80078fe:	f7f8 fc6f 	bl	80001e0 <memchr>
 8007902:	b140      	cbz	r0, 8007916 <_svfiprintf_r+0x152>
 8007904:	2340      	movs	r3, #64	; 0x40
 8007906:	eba0 000a 	sub.w	r0, r0, sl
 800790a:	fa03 f000 	lsl.w	r0, r3, r0
 800790e:	9b04      	ldr	r3, [sp, #16]
 8007910:	4303      	orrs	r3, r0
 8007912:	3401      	adds	r4, #1
 8007914:	9304      	str	r3, [sp, #16]
 8007916:	f814 1b01 	ldrb.w	r1, [r4], #1
 800791a:	4826      	ldr	r0, [pc, #152]	; (80079b4 <_svfiprintf_r+0x1f0>)
 800791c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007920:	2206      	movs	r2, #6
 8007922:	f7f8 fc5d 	bl	80001e0 <memchr>
 8007926:	2800      	cmp	r0, #0
 8007928:	d038      	beq.n	800799c <_svfiprintf_r+0x1d8>
 800792a:	4b23      	ldr	r3, [pc, #140]	; (80079b8 <_svfiprintf_r+0x1f4>)
 800792c:	bb1b      	cbnz	r3, 8007976 <_svfiprintf_r+0x1b2>
 800792e:	9b03      	ldr	r3, [sp, #12]
 8007930:	3307      	adds	r3, #7
 8007932:	f023 0307 	bic.w	r3, r3, #7
 8007936:	3308      	adds	r3, #8
 8007938:	9303      	str	r3, [sp, #12]
 800793a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800793c:	4433      	add	r3, r6
 800793e:	9309      	str	r3, [sp, #36]	; 0x24
 8007940:	e767      	b.n	8007812 <_svfiprintf_r+0x4e>
 8007942:	fb0c 3202 	mla	r2, ip, r2, r3
 8007946:	460c      	mov	r4, r1
 8007948:	2001      	movs	r0, #1
 800794a:	e7a5      	b.n	8007898 <_svfiprintf_r+0xd4>
 800794c:	2300      	movs	r3, #0
 800794e:	3401      	adds	r4, #1
 8007950:	9305      	str	r3, [sp, #20]
 8007952:	4619      	mov	r1, r3
 8007954:	f04f 0c0a 	mov.w	ip, #10
 8007958:	4620      	mov	r0, r4
 800795a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800795e:	3a30      	subs	r2, #48	; 0x30
 8007960:	2a09      	cmp	r2, #9
 8007962:	d903      	bls.n	800796c <_svfiprintf_r+0x1a8>
 8007964:	2b00      	cmp	r3, #0
 8007966:	d0c5      	beq.n	80078f4 <_svfiprintf_r+0x130>
 8007968:	9105      	str	r1, [sp, #20]
 800796a:	e7c3      	b.n	80078f4 <_svfiprintf_r+0x130>
 800796c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007970:	4604      	mov	r4, r0
 8007972:	2301      	movs	r3, #1
 8007974:	e7f0      	b.n	8007958 <_svfiprintf_r+0x194>
 8007976:	ab03      	add	r3, sp, #12
 8007978:	9300      	str	r3, [sp, #0]
 800797a:	462a      	mov	r2, r5
 800797c:	4b0f      	ldr	r3, [pc, #60]	; (80079bc <_svfiprintf_r+0x1f8>)
 800797e:	a904      	add	r1, sp, #16
 8007980:	4638      	mov	r0, r7
 8007982:	f3af 8000 	nop.w
 8007986:	1c42      	adds	r2, r0, #1
 8007988:	4606      	mov	r6, r0
 800798a:	d1d6      	bne.n	800793a <_svfiprintf_r+0x176>
 800798c:	89ab      	ldrh	r3, [r5, #12]
 800798e:	065b      	lsls	r3, r3, #25
 8007990:	f53f af2c 	bmi.w	80077ec <_svfiprintf_r+0x28>
 8007994:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007996:	b01d      	add	sp, #116	; 0x74
 8007998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800799c:	ab03      	add	r3, sp, #12
 800799e:	9300      	str	r3, [sp, #0]
 80079a0:	462a      	mov	r2, r5
 80079a2:	4b06      	ldr	r3, [pc, #24]	; (80079bc <_svfiprintf_r+0x1f8>)
 80079a4:	a904      	add	r1, sp, #16
 80079a6:	4638      	mov	r0, r7
 80079a8:	f000 f9d4 	bl	8007d54 <_printf_i>
 80079ac:	e7eb      	b.n	8007986 <_svfiprintf_r+0x1c2>
 80079ae:	bf00      	nop
 80079b0:	08008bae 	.word	0x08008bae
 80079b4:	08008bb8 	.word	0x08008bb8
 80079b8:	00000000 	.word	0x00000000
 80079bc:	0800770d 	.word	0x0800770d
 80079c0:	08008bb4 	.word	0x08008bb4

080079c4 <__sfputc_r>:
 80079c4:	6893      	ldr	r3, [r2, #8]
 80079c6:	3b01      	subs	r3, #1
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	b410      	push	{r4}
 80079cc:	6093      	str	r3, [r2, #8]
 80079ce:	da08      	bge.n	80079e2 <__sfputc_r+0x1e>
 80079d0:	6994      	ldr	r4, [r2, #24]
 80079d2:	42a3      	cmp	r3, r4
 80079d4:	db01      	blt.n	80079da <__sfputc_r+0x16>
 80079d6:	290a      	cmp	r1, #10
 80079d8:	d103      	bne.n	80079e2 <__sfputc_r+0x1e>
 80079da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079de:	f000 badf 	b.w	8007fa0 <__swbuf_r>
 80079e2:	6813      	ldr	r3, [r2, #0]
 80079e4:	1c58      	adds	r0, r3, #1
 80079e6:	6010      	str	r0, [r2, #0]
 80079e8:	7019      	strb	r1, [r3, #0]
 80079ea:	4608      	mov	r0, r1
 80079ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079f0:	4770      	bx	lr

080079f2 <__sfputs_r>:
 80079f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079f4:	4606      	mov	r6, r0
 80079f6:	460f      	mov	r7, r1
 80079f8:	4614      	mov	r4, r2
 80079fa:	18d5      	adds	r5, r2, r3
 80079fc:	42ac      	cmp	r4, r5
 80079fe:	d101      	bne.n	8007a04 <__sfputs_r+0x12>
 8007a00:	2000      	movs	r0, #0
 8007a02:	e007      	b.n	8007a14 <__sfputs_r+0x22>
 8007a04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a08:	463a      	mov	r2, r7
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	f7ff ffda 	bl	80079c4 <__sfputc_r>
 8007a10:	1c43      	adds	r3, r0, #1
 8007a12:	d1f3      	bne.n	80079fc <__sfputs_r+0xa>
 8007a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007a18 <_vfiprintf_r>:
 8007a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a1c:	460d      	mov	r5, r1
 8007a1e:	b09d      	sub	sp, #116	; 0x74
 8007a20:	4614      	mov	r4, r2
 8007a22:	4698      	mov	r8, r3
 8007a24:	4606      	mov	r6, r0
 8007a26:	b118      	cbz	r0, 8007a30 <_vfiprintf_r+0x18>
 8007a28:	6983      	ldr	r3, [r0, #24]
 8007a2a:	b90b      	cbnz	r3, 8007a30 <_vfiprintf_r+0x18>
 8007a2c:	f000 fc92 	bl	8008354 <__sinit>
 8007a30:	4b89      	ldr	r3, [pc, #548]	; (8007c58 <_vfiprintf_r+0x240>)
 8007a32:	429d      	cmp	r5, r3
 8007a34:	d11b      	bne.n	8007a6e <_vfiprintf_r+0x56>
 8007a36:	6875      	ldr	r5, [r6, #4]
 8007a38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a3a:	07d9      	lsls	r1, r3, #31
 8007a3c:	d405      	bmi.n	8007a4a <_vfiprintf_r+0x32>
 8007a3e:	89ab      	ldrh	r3, [r5, #12]
 8007a40:	059a      	lsls	r2, r3, #22
 8007a42:	d402      	bmi.n	8007a4a <_vfiprintf_r+0x32>
 8007a44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a46:	f7ff fe52 	bl	80076ee <__retarget_lock_acquire_recursive>
 8007a4a:	89ab      	ldrh	r3, [r5, #12]
 8007a4c:	071b      	lsls	r3, r3, #28
 8007a4e:	d501      	bpl.n	8007a54 <_vfiprintf_r+0x3c>
 8007a50:	692b      	ldr	r3, [r5, #16]
 8007a52:	b9eb      	cbnz	r3, 8007a90 <_vfiprintf_r+0x78>
 8007a54:	4629      	mov	r1, r5
 8007a56:	4630      	mov	r0, r6
 8007a58:	f000 faf4 	bl	8008044 <__swsetup_r>
 8007a5c:	b1c0      	cbz	r0, 8007a90 <_vfiprintf_r+0x78>
 8007a5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a60:	07dc      	lsls	r4, r3, #31
 8007a62:	d50e      	bpl.n	8007a82 <_vfiprintf_r+0x6a>
 8007a64:	f04f 30ff 	mov.w	r0, #4294967295
 8007a68:	b01d      	add	sp, #116	; 0x74
 8007a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a6e:	4b7b      	ldr	r3, [pc, #492]	; (8007c5c <_vfiprintf_r+0x244>)
 8007a70:	429d      	cmp	r5, r3
 8007a72:	d101      	bne.n	8007a78 <_vfiprintf_r+0x60>
 8007a74:	68b5      	ldr	r5, [r6, #8]
 8007a76:	e7df      	b.n	8007a38 <_vfiprintf_r+0x20>
 8007a78:	4b79      	ldr	r3, [pc, #484]	; (8007c60 <_vfiprintf_r+0x248>)
 8007a7a:	429d      	cmp	r5, r3
 8007a7c:	bf08      	it	eq
 8007a7e:	68f5      	ldreq	r5, [r6, #12]
 8007a80:	e7da      	b.n	8007a38 <_vfiprintf_r+0x20>
 8007a82:	89ab      	ldrh	r3, [r5, #12]
 8007a84:	0598      	lsls	r0, r3, #22
 8007a86:	d4ed      	bmi.n	8007a64 <_vfiprintf_r+0x4c>
 8007a88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a8a:	f7ff fe32 	bl	80076f2 <__retarget_lock_release_recursive>
 8007a8e:	e7e9      	b.n	8007a64 <_vfiprintf_r+0x4c>
 8007a90:	2300      	movs	r3, #0
 8007a92:	9309      	str	r3, [sp, #36]	; 0x24
 8007a94:	2320      	movs	r3, #32
 8007a96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a9e:	2330      	movs	r3, #48	; 0x30
 8007aa0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007c64 <_vfiprintf_r+0x24c>
 8007aa4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007aa8:	f04f 0901 	mov.w	r9, #1
 8007aac:	4623      	mov	r3, r4
 8007aae:	469a      	mov	sl, r3
 8007ab0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ab4:	b10a      	cbz	r2, 8007aba <_vfiprintf_r+0xa2>
 8007ab6:	2a25      	cmp	r2, #37	; 0x25
 8007ab8:	d1f9      	bne.n	8007aae <_vfiprintf_r+0x96>
 8007aba:	ebba 0b04 	subs.w	fp, sl, r4
 8007abe:	d00b      	beq.n	8007ad8 <_vfiprintf_r+0xc0>
 8007ac0:	465b      	mov	r3, fp
 8007ac2:	4622      	mov	r2, r4
 8007ac4:	4629      	mov	r1, r5
 8007ac6:	4630      	mov	r0, r6
 8007ac8:	f7ff ff93 	bl	80079f2 <__sfputs_r>
 8007acc:	3001      	adds	r0, #1
 8007ace:	f000 80aa 	beq.w	8007c26 <_vfiprintf_r+0x20e>
 8007ad2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ad4:	445a      	add	r2, fp
 8007ad6:	9209      	str	r2, [sp, #36]	; 0x24
 8007ad8:	f89a 3000 	ldrb.w	r3, [sl]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	f000 80a2 	beq.w	8007c26 <_vfiprintf_r+0x20e>
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ae8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007aec:	f10a 0a01 	add.w	sl, sl, #1
 8007af0:	9304      	str	r3, [sp, #16]
 8007af2:	9307      	str	r3, [sp, #28]
 8007af4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007af8:	931a      	str	r3, [sp, #104]	; 0x68
 8007afa:	4654      	mov	r4, sl
 8007afc:	2205      	movs	r2, #5
 8007afe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b02:	4858      	ldr	r0, [pc, #352]	; (8007c64 <_vfiprintf_r+0x24c>)
 8007b04:	f7f8 fb6c 	bl	80001e0 <memchr>
 8007b08:	9a04      	ldr	r2, [sp, #16]
 8007b0a:	b9d8      	cbnz	r0, 8007b44 <_vfiprintf_r+0x12c>
 8007b0c:	06d1      	lsls	r1, r2, #27
 8007b0e:	bf44      	itt	mi
 8007b10:	2320      	movmi	r3, #32
 8007b12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b16:	0713      	lsls	r3, r2, #28
 8007b18:	bf44      	itt	mi
 8007b1a:	232b      	movmi	r3, #43	; 0x2b
 8007b1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b20:	f89a 3000 	ldrb.w	r3, [sl]
 8007b24:	2b2a      	cmp	r3, #42	; 0x2a
 8007b26:	d015      	beq.n	8007b54 <_vfiprintf_r+0x13c>
 8007b28:	9a07      	ldr	r2, [sp, #28]
 8007b2a:	4654      	mov	r4, sl
 8007b2c:	2000      	movs	r0, #0
 8007b2e:	f04f 0c0a 	mov.w	ip, #10
 8007b32:	4621      	mov	r1, r4
 8007b34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b38:	3b30      	subs	r3, #48	; 0x30
 8007b3a:	2b09      	cmp	r3, #9
 8007b3c:	d94e      	bls.n	8007bdc <_vfiprintf_r+0x1c4>
 8007b3e:	b1b0      	cbz	r0, 8007b6e <_vfiprintf_r+0x156>
 8007b40:	9207      	str	r2, [sp, #28]
 8007b42:	e014      	b.n	8007b6e <_vfiprintf_r+0x156>
 8007b44:	eba0 0308 	sub.w	r3, r0, r8
 8007b48:	fa09 f303 	lsl.w	r3, r9, r3
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	9304      	str	r3, [sp, #16]
 8007b50:	46a2      	mov	sl, r4
 8007b52:	e7d2      	b.n	8007afa <_vfiprintf_r+0xe2>
 8007b54:	9b03      	ldr	r3, [sp, #12]
 8007b56:	1d19      	adds	r1, r3, #4
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	9103      	str	r1, [sp, #12]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	bfbb      	ittet	lt
 8007b60:	425b      	neglt	r3, r3
 8007b62:	f042 0202 	orrlt.w	r2, r2, #2
 8007b66:	9307      	strge	r3, [sp, #28]
 8007b68:	9307      	strlt	r3, [sp, #28]
 8007b6a:	bfb8      	it	lt
 8007b6c:	9204      	strlt	r2, [sp, #16]
 8007b6e:	7823      	ldrb	r3, [r4, #0]
 8007b70:	2b2e      	cmp	r3, #46	; 0x2e
 8007b72:	d10c      	bne.n	8007b8e <_vfiprintf_r+0x176>
 8007b74:	7863      	ldrb	r3, [r4, #1]
 8007b76:	2b2a      	cmp	r3, #42	; 0x2a
 8007b78:	d135      	bne.n	8007be6 <_vfiprintf_r+0x1ce>
 8007b7a:	9b03      	ldr	r3, [sp, #12]
 8007b7c:	1d1a      	adds	r2, r3, #4
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	9203      	str	r2, [sp, #12]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	bfb8      	it	lt
 8007b86:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b8a:	3402      	adds	r4, #2
 8007b8c:	9305      	str	r3, [sp, #20]
 8007b8e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007c74 <_vfiprintf_r+0x25c>
 8007b92:	7821      	ldrb	r1, [r4, #0]
 8007b94:	2203      	movs	r2, #3
 8007b96:	4650      	mov	r0, sl
 8007b98:	f7f8 fb22 	bl	80001e0 <memchr>
 8007b9c:	b140      	cbz	r0, 8007bb0 <_vfiprintf_r+0x198>
 8007b9e:	2340      	movs	r3, #64	; 0x40
 8007ba0:	eba0 000a 	sub.w	r0, r0, sl
 8007ba4:	fa03 f000 	lsl.w	r0, r3, r0
 8007ba8:	9b04      	ldr	r3, [sp, #16]
 8007baa:	4303      	orrs	r3, r0
 8007bac:	3401      	adds	r4, #1
 8007bae:	9304      	str	r3, [sp, #16]
 8007bb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bb4:	482c      	ldr	r0, [pc, #176]	; (8007c68 <_vfiprintf_r+0x250>)
 8007bb6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007bba:	2206      	movs	r2, #6
 8007bbc:	f7f8 fb10 	bl	80001e0 <memchr>
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	d03f      	beq.n	8007c44 <_vfiprintf_r+0x22c>
 8007bc4:	4b29      	ldr	r3, [pc, #164]	; (8007c6c <_vfiprintf_r+0x254>)
 8007bc6:	bb1b      	cbnz	r3, 8007c10 <_vfiprintf_r+0x1f8>
 8007bc8:	9b03      	ldr	r3, [sp, #12]
 8007bca:	3307      	adds	r3, #7
 8007bcc:	f023 0307 	bic.w	r3, r3, #7
 8007bd0:	3308      	adds	r3, #8
 8007bd2:	9303      	str	r3, [sp, #12]
 8007bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd6:	443b      	add	r3, r7
 8007bd8:	9309      	str	r3, [sp, #36]	; 0x24
 8007bda:	e767      	b.n	8007aac <_vfiprintf_r+0x94>
 8007bdc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007be0:	460c      	mov	r4, r1
 8007be2:	2001      	movs	r0, #1
 8007be4:	e7a5      	b.n	8007b32 <_vfiprintf_r+0x11a>
 8007be6:	2300      	movs	r3, #0
 8007be8:	3401      	adds	r4, #1
 8007bea:	9305      	str	r3, [sp, #20]
 8007bec:	4619      	mov	r1, r3
 8007bee:	f04f 0c0a 	mov.w	ip, #10
 8007bf2:	4620      	mov	r0, r4
 8007bf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bf8:	3a30      	subs	r2, #48	; 0x30
 8007bfa:	2a09      	cmp	r2, #9
 8007bfc:	d903      	bls.n	8007c06 <_vfiprintf_r+0x1ee>
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d0c5      	beq.n	8007b8e <_vfiprintf_r+0x176>
 8007c02:	9105      	str	r1, [sp, #20]
 8007c04:	e7c3      	b.n	8007b8e <_vfiprintf_r+0x176>
 8007c06:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c0a:	4604      	mov	r4, r0
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e7f0      	b.n	8007bf2 <_vfiprintf_r+0x1da>
 8007c10:	ab03      	add	r3, sp, #12
 8007c12:	9300      	str	r3, [sp, #0]
 8007c14:	462a      	mov	r2, r5
 8007c16:	4b16      	ldr	r3, [pc, #88]	; (8007c70 <_vfiprintf_r+0x258>)
 8007c18:	a904      	add	r1, sp, #16
 8007c1a:	4630      	mov	r0, r6
 8007c1c:	f3af 8000 	nop.w
 8007c20:	4607      	mov	r7, r0
 8007c22:	1c78      	adds	r0, r7, #1
 8007c24:	d1d6      	bne.n	8007bd4 <_vfiprintf_r+0x1bc>
 8007c26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c28:	07d9      	lsls	r1, r3, #31
 8007c2a:	d405      	bmi.n	8007c38 <_vfiprintf_r+0x220>
 8007c2c:	89ab      	ldrh	r3, [r5, #12]
 8007c2e:	059a      	lsls	r2, r3, #22
 8007c30:	d402      	bmi.n	8007c38 <_vfiprintf_r+0x220>
 8007c32:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c34:	f7ff fd5d 	bl	80076f2 <__retarget_lock_release_recursive>
 8007c38:	89ab      	ldrh	r3, [r5, #12]
 8007c3a:	065b      	lsls	r3, r3, #25
 8007c3c:	f53f af12 	bmi.w	8007a64 <_vfiprintf_r+0x4c>
 8007c40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c42:	e711      	b.n	8007a68 <_vfiprintf_r+0x50>
 8007c44:	ab03      	add	r3, sp, #12
 8007c46:	9300      	str	r3, [sp, #0]
 8007c48:	462a      	mov	r2, r5
 8007c4a:	4b09      	ldr	r3, [pc, #36]	; (8007c70 <_vfiprintf_r+0x258>)
 8007c4c:	a904      	add	r1, sp, #16
 8007c4e:	4630      	mov	r0, r6
 8007c50:	f000 f880 	bl	8007d54 <_printf_i>
 8007c54:	e7e4      	b.n	8007c20 <_vfiprintf_r+0x208>
 8007c56:	bf00      	nop
 8007c58:	08008c04 	.word	0x08008c04
 8007c5c:	08008c24 	.word	0x08008c24
 8007c60:	08008be4 	.word	0x08008be4
 8007c64:	08008bae 	.word	0x08008bae
 8007c68:	08008bb8 	.word	0x08008bb8
 8007c6c:	00000000 	.word	0x00000000
 8007c70:	080079f3 	.word	0x080079f3
 8007c74:	08008bb4 	.word	0x08008bb4

08007c78 <_printf_common>:
 8007c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c7c:	4616      	mov	r6, r2
 8007c7e:	4699      	mov	r9, r3
 8007c80:	688a      	ldr	r2, [r1, #8]
 8007c82:	690b      	ldr	r3, [r1, #16]
 8007c84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	bfb8      	it	lt
 8007c8c:	4613      	movlt	r3, r2
 8007c8e:	6033      	str	r3, [r6, #0]
 8007c90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007c94:	4607      	mov	r7, r0
 8007c96:	460c      	mov	r4, r1
 8007c98:	b10a      	cbz	r2, 8007c9e <_printf_common+0x26>
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	6033      	str	r3, [r6, #0]
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	0699      	lsls	r1, r3, #26
 8007ca2:	bf42      	ittt	mi
 8007ca4:	6833      	ldrmi	r3, [r6, #0]
 8007ca6:	3302      	addmi	r3, #2
 8007ca8:	6033      	strmi	r3, [r6, #0]
 8007caa:	6825      	ldr	r5, [r4, #0]
 8007cac:	f015 0506 	ands.w	r5, r5, #6
 8007cb0:	d106      	bne.n	8007cc0 <_printf_common+0x48>
 8007cb2:	f104 0a19 	add.w	sl, r4, #25
 8007cb6:	68e3      	ldr	r3, [r4, #12]
 8007cb8:	6832      	ldr	r2, [r6, #0]
 8007cba:	1a9b      	subs	r3, r3, r2
 8007cbc:	42ab      	cmp	r3, r5
 8007cbe:	dc26      	bgt.n	8007d0e <_printf_common+0x96>
 8007cc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007cc4:	1e13      	subs	r3, r2, #0
 8007cc6:	6822      	ldr	r2, [r4, #0]
 8007cc8:	bf18      	it	ne
 8007cca:	2301      	movne	r3, #1
 8007ccc:	0692      	lsls	r2, r2, #26
 8007cce:	d42b      	bmi.n	8007d28 <_printf_common+0xb0>
 8007cd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007cd4:	4649      	mov	r1, r9
 8007cd6:	4638      	mov	r0, r7
 8007cd8:	47c0      	blx	r8
 8007cda:	3001      	adds	r0, #1
 8007cdc:	d01e      	beq.n	8007d1c <_printf_common+0xa4>
 8007cde:	6823      	ldr	r3, [r4, #0]
 8007ce0:	68e5      	ldr	r5, [r4, #12]
 8007ce2:	6832      	ldr	r2, [r6, #0]
 8007ce4:	f003 0306 	and.w	r3, r3, #6
 8007ce8:	2b04      	cmp	r3, #4
 8007cea:	bf08      	it	eq
 8007cec:	1aad      	subeq	r5, r5, r2
 8007cee:	68a3      	ldr	r3, [r4, #8]
 8007cf0:	6922      	ldr	r2, [r4, #16]
 8007cf2:	bf0c      	ite	eq
 8007cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007cf8:	2500      	movne	r5, #0
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	bfc4      	itt	gt
 8007cfe:	1a9b      	subgt	r3, r3, r2
 8007d00:	18ed      	addgt	r5, r5, r3
 8007d02:	2600      	movs	r6, #0
 8007d04:	341a      	adds	r4, #26
 8007d06:	42b5      	cmp	r5, r6
 8007d08:	d11a      	bne.n	8007d40 <_printf_common+0xc8>
 8007d0a:	2000      	movs	r0, #0
 8007d0c:	e008      	b.n	8007d20 <_printf_common+0xa8>
 8007d0e:	2301      	movs	r3, #1
 8007d10:	4652      	mov	r2, sl
 8007d12:	4649      	mov	r1, r9
 8007d14:	4638      	mov	r0, r7
 8007d16:	47c0      	blx	r8
 8007d18:	3001      	adds	r0, #1
 8007d1a:	d103      	bne.n	8007d24 <_printf_common+0xac>
 8007d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d24:	3501      	adds	r5, #1
 8007d26:	e7c6      	b.n	8007cb6 <_printf_common+0x3e>
 8007d28:	18e1      	adds	r1, r4, r3
 8007d2a:	1c5a      	adds	r2, r3, #1
 8007d2c:	2030      	movs	r0, #48	; 0x30
 8007d2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d32:	4422      	add	r2, r4
 8007d34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d3c:	3302      	adds	r3, #2
 8007d3e:	e7c7      	b.n	8007cd0 <_printf_common+0x58>
 8007d40:	2301      	movs	r3, #1
 8007d42:	4622      	mov	r2, r4
 8007d44:	4649      	mov	r1, r9
 8007d46:	4638      	mov	r0, r7
 8007d48:	47c0      	blx	r8
 8007d4a:	3001      	adds	r0, #1
 8007d4c:	d0e6      	beq.n	8007d1c <_printf_common+0xa4>
 8007d4e:	3601      	adds	r6, #1
 8007d50:	e7d9      	b.n	8007d06 <_printf_common+0x8e>
	...

08007d54 <_printf_i>:
 8007d54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d58:	460c      	mov	r4, r1
 8007d5a:	4691      	mov	r9, r2
 8007d5c:	7e27      	ldrb	r7, [r4, #24]
 8007d5e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007d60:	2f78      	cmp	r7, #120	; 0x78
 8007d62:	4680      	mov	r8, r0
 8007d64:	469a      	mov	sl, r3
 8007d66:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d6a:	d807      	bhi.n	8007d7c <_printf_i+0x28>
 8007d6c:	2f62      	cmp	r7, #98	; 0x62
 8007d6e:	d80a      	bhi.n	8007d86 <_printf_i+0x32>
 8007d70:	2f00      	cmp	r7, #0
 8007d72:	f000 80d8 	beq.w	8007f26 <_printf_i+0x1d2>
 8007d76:	2f58      	cmp	r7, #88	; 0x58
 8007d78:	f000 80a3 	beq.w	8007ec2 <_printf_i+0x16e>
 8007d7c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007d80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007d84:	e03a      	b.n	8007dfc <_printf_i+0xa8>
 8007d86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007d8a:	2b15      	cmp	r3, #21
 8007d8c:	d8f6      	bhi.n	8007d7c <_printf_i+0x28>
 8007d8e:	a001      	add	r0, pc, #4	; (adr r0, 8007d94 <_printf_i+0x40>)
 8007d90:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007d94:	08007ded 	.word	0x08007ded
 8007d98:	08007e01 	.word	0x08007e01
 8007d9c:	08007d7d 	.word	0x08007d7d
 8007da0:	08007d7d 	.word	0x08007d7d
 8007da4:	08007d7d 	.word	0x08007d7d
 8007da8:	08007d7d 	.word	0x08007d7d
 8007dac:	08007e01 	.word	0x08007e01
 8007db0:	08007d7d 	.word	0x08007d7d
 8007db4:	08007d7d 	.word	0x08007d7d
 8007db8:	08007d7d 	.word	0x08007d7d
 8007dbc:	08007d7d 	.word	0x08007d7d
 8007dc0:	08007f0d 	.word	0x08007f0d
 8007dc4:	08007e31 	.word	0x08007e31
 8007dc8:	08007eef 	.word	0x08007eef
 8007dcc:	08007d7d 	.word	0x08007d7d
 8007dd0:	08007d7d 	.word	0x08007d7d
 8007dd4:	08007f2f 	.word	0x08007f2f
 8007dd8:	08007d7d 	.word	0x08007d7d
 8007ddc:	08007e31 	.word	0x08007e31
 8007de0:	08007d7d 	.word	0x08007d7d
 8007de4:	08007d7d 	.word	0x08007d7d
 8007de8:	08007ef7 	.word	0x08007ef7
 8007dec:	680b      	ldr	r3, [r1, #0]
 8007dee:	1d1a      	adds	r2, r3, #4
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	600a      	str	r2, [r1, #0]
 8007df4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007df8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e0a3      	b.n	8007f48 <_printf_i+0x1f4>
 8007e00:	6825      	ldr	r5, [r4, #0]
 8007e02:	6808      	ldr	r0, [r1, #0]
 8007e04:	062e      	lsls	r6, r5, #24
 8007e06:	f100 0304 	add.w	r3, r0, #4
 8007e0a:	d50a      	bpl.n	8007e22 <_printf_i+0xce>
 8007e0c:	6805      	ldr	r5, [r0, #0]
 8007e0e:	600b      	str	r3, [r1, #0]
 8007e10:	2d00      	cmp	r5, #0
 8007e12:	da03      	bge.n	8007e1c <_printf_i+0xc8>
 8007e14:	232d      	movs	r3, #45	; 0x2d
 8007e16:	426d      	negs	r5, r5
 8007e18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e1c:	485e      	ldr	r0, [pc, #376]	; (8007f98 <_printf_i+0x244>)
 8007e1e:	230a      	movs	r3, #10
 8007e20:	e019      	b.n	8007e56 <_printf_i+0x102>
 8007e22:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007e26:	6805      	ldr	r5, [r0, #0]
 8007e28:	600b      	str	r3, [r1, #0]
 8007e2a:	bf18      	it	ne
 8007e2c:	b22d      	sxthne	r5, r5
 8007e2e:	e7ef      	b.n	8007e10 <_printf_i+0xbc>
 8007e30:	680b      	ldr	r3, [r1, #0]
 8007e32:	6825      	ldr	r5, [r4, #0]
 8007e34:	1d18      	adds	r0, r3, #4
 8007e36:	6008      	str	r0, [r1, #0]
 8007e38:	0628      	lsls	r0, r5, #24
 8007e3a:	d501      	bpl.n	8007e40 <_printf_i+0xec>
 8007e3c:	681d      	ldr	r5, [r3, #0]
 8007e3e:	e002      	b.n	8007e46 <_printf_i+0xf2>
 8007e40:	0669      	lsls	r1, r5, #25
 8007e42:	d5fb      	bpl.n	8007e3c <_printf_i+0xe8>
 8007e44:	881d      	ldrh	r5, [r3, #0]
 8007e46:	4854      	ldr	r0, [pc, #336]	; (8007f98 <_printf_i+0x244>)
 8007e48:	2f6f      	cmp	r7, #111	; 0x6f
 8007e4a:	bf0c      	ite	eq
 8007e4c:	2308      	moveq	r3, #8
 8007e4e:	230a      	movne	r3, #10
 8007e50:	2100      	movs	r1, #0
 8007e52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e56:	6866      	ldr	r6, [r4, #4]
 8007e58:	60a6      	str	r6, [r4, #8]
 8007e5a:	2e00      	cmp	r6, #0
 8007e5c:	bfa2      	ittt	ge
 8007e5e:	6821      	ldrge	r1, [r4, #0]
 8007e60:	f021 0104 	bicge.w	r1, r1, #4
 8007e64:	6021      	strge	r1, [r4, #0]
 8007e66:	b90d      	cbnz	r5, 8007e6c <_printf_i+0x118>
 8007e68:	2e00      	cmp	r6, #0
 8007e6a:	d04d      	beq.n	8007f08 <_printf_i+0x1b4>
 8007e6c:	4616      	mov	r6, r2
 8007e6e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e72:	fb03 5711 	mls	r7, r3, r1, r5
 8007e76:	5dc7      	ldrb	r7, [r0, r7]
 8007e78:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e7c:	462f      	mov	r7, r5
 8007e7e:	42bb      	cmp	r3, r7
 8007e80:	460d      	mov	r5, r1
 8007e82:	d9f4      	bls.n	8007e6e <_printf_i+0x11a>
 8007e84:	2b08      	cmp	r3, #8
 8007e86:	d10b      	bne.n	8007ea0 <_printf_i+0x14c>
 8007e88:	6823      	ldr	r3, [r4, #0]
 8007e8a:	07df      	lsls	r7, r3, #31
 8007e8c:	d508      	bpl.n	8007ea0 <_printf_i+0x14c>
 8007e8e:	6923      	ldr	r3, [r4, #16]
 8007e90:	6861      	ldr	r1, [r4, #4]
 8007e92:	4299      	cmp	r1, r3
 8007e94:	bfde      	ittt	le
 8007e96:	2330      	movle	r3, #48	; 0x30
 8007e98:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e9c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007ea0:	1b92      	subs	r2, r2, r6
 8007ea2:	6122      	str	r2, [r4, #16]
 8007ea4:	f8cd a000 	str.w	sl, [sp]
 8007ea8:	464b      	mov	r3, r9
 8007eaa:	aa03      	add	r2, sp, #12
 8007eac:	4621      	mov	r1, r4
 8007eae:	4640      	mov	r0, r8
 8007eb0:	f7ff fee2 	bl	8007c78 <_printf_common>
 8007eb4:	3001      	adds	r0, #1
 8007eb6:	d14c      	bne.n	8007f52 <_printf_i+0x1fe>
 8007eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ebc:	b004      	add	sp, #16
 8007ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ec2:	4835      	ldr	r0, [pc, #212]	; (8007f98 <_printf_i+0x244>)
 8007ec4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007ec8:	6823      	ldr	r3, [r4, #0]
 8007eca:	680e      	ldr	r6, [r1, #0]
 8007ecc:	061f      	lsls	r7, r3, #24
 8007ece:	f856 5b04 	ldr.w	r5, [r6], #4
 8007ed2:	600e      	str	r6, [r1, #0]
 8007ed4:	d514      	bpl.n	8007f00 <_printf_i+0x1ac>
 8007ed6:	07d9      	lsls	r1, r3, #31
 8007ed8:	bf44      	itt	mi
 8007eda:	f043 0320 	orrmi.w	r3, r3, #32
 8007ede:	6023      	strmi	r3, [r4, #0]
 8007ee0:	b91d      	cbnz	r5, 8007eea <_printf_i+0x196>
 8007ee2:	6823      	ldr	r3, [r4, #0]
 8007ee4:	f023 0320 	bic.w	r3, r3, #32
 8007ee8:	6023      	str	r3, [r4, #0]
 8007eea:	2310      	movs	r3, #16
 8007eec:	e7b0      	b.n	8007e50 <_printf_i+0xfc>
 8007eee:	6823      	ldr	r3, [r4, #0]
 8007ef0:	f043 0320 	orr.w	r3, r3, #32
 8007ef4:	6023      	str	r3, [r4, #0]
 8007ef6:	2378      	movs	r3, #120	; 0x78
 8007ef8:	4828      	ldr	r0, [pc, #160]	; (8007f9c <_printf_i+0x248>)
 8007efa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007efe:	e7e3      	b.n	8007ec8 <_printf_i+0x174>
 8007f00:	065e      	lsls	r6, r3, #25
 8007f02:	bf48      	it	mi
 8007f04:	b2ad      	uxthmi	r5, r5
 8007f06:	e7e6      	b.n	8007ed6 <_printf_i+0x182>
 8007f08:	4616      	mov	r6, r2
 8007f0a:	e7bb      	b.n	8007e84 <_printf_i+0x130>
 8007f0c:	680b      	ldr	r3, [r1, #0]
 8007f0e:	6826      	ldr	r6, [r4, #0]
 8007f10:	6960      	ldr	r0, [r4, #20]
 8007f12:	1d1d      	adds	r5, r3, #4
 8007f14:	600d      	str	r5, [r1, #0]
 8007f16:	0635      	lsls	r5, r6, #24
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	d501      	bpl.n	8007f20 <_printf_i+0x1cc>
 8007f1c:	6018      	str	r0, [r3, #0]
 8007f1e:	e002      	b.n	8007f26 <_printf_i+0x1d2>
 8007f20:	0671      	lsls	r1, r6, #25
 8007f22:	d5fb      	bpl.n	8007f1c <_printf_i+0x1c8>
 8007f24:	8018      	strh	r0, [r3, #0]
 8007f26:	2300      	movs	r3, #0
 8007f28:	6123      	str	r3, [r4, #16]
 8007f2a:	4616      	mov	r6, r2
 8007f2c:	e7ba      	b.n	8007ea4 <_printf_i+0x150>
 8007f2e:	680b      	ldr	r3, [r1, #0]
 8007f30:	1d1a      	adds	r2, r3, #4
 8007f32:	600a      	str	r2, [r1, #0]
 8007f34:	681e      	ldr	r6, [r3, #0]
 8007f36:	6862      	ldr	r2, [r4, #4]
 8007f38:	2100      	movs	r1, #0
 8007f3a:	4630      	mov	r0, r6
 8007f3c:	f7f8 f950 	bl	80001e0 <memchr>
 8007f40:	b108      	cbz	r0, 8007f46 <_printf_i+0x1f2>
 8007f42:	1b80      	subs	r0, r0, r6
 8007f44:	6060      	str	r0, [r4, #4]
 8007f46:	6863      	ldr	r3, [r4, #4]
 8007f48:	6123      	str	r3, [r4, #16]
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f50:	e7a8      	b.n	8007ea4 <_printf_i+0x150>
 8007f52:	6923      	ldr	r3, [r4, #16]
 8007f54:	4632      	mov	r2, r6
 8007f56:	4649      	mov	r1, r9
 8007f58:	4640      	mov	r0, r8
 8007f5a:	47d0      	blx	sl
 8007f5c:	3001      	adds	r0, #1
 8007f5e:	d0ab      	beq.n	8007eb8 <_printf_i+0x164>
 8007f60:	6823      	ldr	r3, [r4, #0]
 8007f62:	079b      	lsls	r3, r3, #30
 8007f64:	d413      	bmi.n	8007f8e <_printf_i+0x23a>
 8007f66:	68e0      	ldr	r0, [r4, #12]
 8007f68:	9b03      	ldr	r3, [sp, #12]
 8007f6a:	4298      	cmp	r0, r3
 8007f6c:	bfb8      	it	lt
 8007f6e:	4618      	movlt	r0, r3
 8007f70:	e7a4      	b.n	8007ebc <_printf_i+0x168>
 8007f72:	2301      	movs	r3, #1
 8007f74:	4632      	mov	r2, r6
 8007f76:	4649      	mov	r1, r9
 8007f78:	4640      	mov	r0, r8
 8007f7a:	47d0      	blx	sl
 8007f7c:	3001      	adds	r0, #1
 8007f7e:	d09b      	beq.n	8007eb8 <_printf_i+0x164>
 8007f80:	3501      	adds	r5, #1
 8007f82:	68e3      	ldr	r3, [r4, #12]
 8007f84:	9903      	ldr	r1, [sp, #12]
 8007f86:	1a5b      	subs	r3, r3, r1
 8007f88:	42ab      	cmp	r3, r5
 8007f8a:	dcf2      	bgt.n	8007f72 <_printf_i+0x21e>
 8007f8c:	e7eb      	b.n	8007f66 <_printf_i+0x212>
 8007f8e:	2500      	movs	r5, #0
 8007f90:	f104 0619 	add.w	r6, r4, #25
 8007f94:	e7f5      	b.n	8007f82 <_printf_i+0x22e>
 8007f96:	bf00      	nop
 8007f98:	08008bbf 	.word	0x08008bbf
 8007f9c:	08008bd0 	.word	0x08008bd0

08007fa0 <__swbuf_r>:
 8007fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fa2:	460e      	mov	r6, r1
 8007fa4:	4614      	mov	r4, r2
 8007fa6:	4605      	mov	r5, r0
 8007fa8:	b118      	cbz	r0, 8007fb2 <__swbuf_r+0x12>
 8007faa:	6983      	ldr	r3, [r0, #24]
 8007fac:	b90b      	cbnz	r3, 8007fb2 <__swbuf_r+0x12>
 8007fae:	f000 f9d1 	bl	8008354 <__sinit>
 8007fb2:	4b21      	ldr	r3, [pc, #132]	; (8008038 <__swbuf_r+0x98>)
 8007fb4:	429c      	cmp	r4, r3
 8007fb6:	d12b      	bne.n	8008010 <__swbuf_r+0x70>
 8007fb8:	686c      	ldr	r4, [r5, #4]
 8007fba:	69a3      	ldr	r3, [r4, #24]
 8007fbc:	60a3      	str	r3, [r4, #8]
 8007fbe:	89a3      	ldrh	r3, [r4, #12]
 8007fc0:	071a      	lsls	r2, r3, #28
 8007fc2:	d52f      	bpl.n	8008024 <__swbuf_r+0x84>
 8007fc4:	6923      	ldr	r3, [r4, #16]
 8007fc6:	b36b      	cbz	r3, 8008024 <__swbuf_r+0x84>
 8007fc8:	6923      	ldr	r3, [r4, #16]
 8007fca:	6820      	ldr	r0, [r4, #0]
 8007fcc:	1ac0      	subs	r0, r0, r3
 8007fce:	6963      	ldr	r3, [r4, #20]
 8007fd0:	b2f6      	uxtb	r6, r6
 8007fd2:	4283      	cmp	r3, r0
 8007fd4:	4637      	mov	r7, r6
 8007fd6:	dc04      	bgt.n	8007fe2 <__swbuf_r+0x42>
 8007fd8:	4621      	mov	r1, r4
 8007fda:	4628      	mov	r0, r5
 8007fdc:	f000 f926 	bl	800822c <_fflush_r>
 8007fe0:	bb30      	cbnz	r0, 8008030 <__swbuf_r+0x90>
 8007fe2:	68a3      	ldr	r3, [r4, #8]
 8007fe4:	3b01      	subs	r3, #1
 8007fe6:	60a3      	str	r3, [r4, #8]
 8007fe8:	6823      	ldr	r3, [r4, #0]
 8007fea:	1c5a      	adds	r2, r3, #1
 8007fec:	6022      	str	r2, [r4, #0]
 8007fee:	701e      	strb	r6, [r3, #0]
 8007ff0:	6963      	ldr	r3, [r4, #20]
 8007ff2:	3001      	adds	r0, #1
 8007ff4:	4283      	cmp	r3, r0
 8007ff6:	d004      	beq.n	8008002 <__swbuf_r+0x62>
 8007ff8:	89a3      	ldrh	r3, [r4, #12]
 8007ffa:	07db      	lsls	r3, r3, #31
 8007ffc:	d506      	bpl.n	800800c <__swbuf_r+0x6c>
 8007ffe:	2e0a      	cmp	r6, #10
 8008000:	d104      	bne.n	800800c <__swbuf_r+0x6c>
 8008002:	4621      	mov	r1, r4
 8008004:	4628      	mov	r0, r5
 8008006:	f000 f911 	bl	800822c <_fflush_r>
 800800a:	b988      	cbnz	r0, 8008030 <__swbuf_r+0x90>
 800800c:	4638      	mov	r0, r7
 800800e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008010:	4b0a      	ldr	r3, [pc, #40]	; (800803c <__swbuf_r+0x9c>)
 8008012:	429c      	cmp	r4, r3
 8008014:	d101      	bne.n	800801a <__swbuf_r+0x7a>
 8008016:	68ac      	ldr	r4, [r5, #8]
 8008018:	e7cf      	b.n	8007fba <__swbuf_r+0x1a>
 800801a:	4b09      	ldr	r3, [pc, #36]	; (8008040 <__swbuf_r+0xa0>)
 800801c:	429c      	cmp	r4, r3
 800801e:	bf08      	it	eq
 8008020:	68ec      	ldreq	r4, [r5, #12]
 8008022:	e7ca      	b.n	8007fba <__swbuf_r+0x1a>
 8008024:	4621      	mov	r1, r4
 8008026:	4628      	mov	r0, r5
 8008028:	f000 f80c 	bl	8008044 <__swsetup_r>
 800802c:	2800      	cmp	r0, #0
 800802e:	d0cb      	beq.n	8007fc8 <__swbuf_r+0x28>
 8008030:	f04f 37ff 	mov.w	r7, #4294967295
 8008034:	e7ea      	b.n	800800c <__swbuf_r+0x6c>
 8008036:	bf00      	nop
 8008038:	08008c04 	.word	0x08008c04
 800803c:	08008c24 	.word	0x08008c24
 8008040:	08008be4 	.word	0x08008be4

08008044 <__swsetup_r>:
 8008044:	4b32      	ldr	r3, [pc, #200]	; (8008110 <__swsetup_r+0xcc>)
 8008046:	b570      	push	{r4, r5, r6, lr}
 8008048:	681d      	ldr	r5, [r3, #0]
 800804a:	4606      	mov	r6, r0
 800804c:	460c      	mov	r4, r1
 800804e:	b125      	cbz	r5, 800805a <__swsetup_r+0x16>
 8008050:	69ab      	ldr	r3, [r5, #24]
 8008052:	b913      	cbnz	r3, 800805a <__swsetup_r+0x16>
 8008054:	4628      	mov	r0, r5
 8008056:	f000 f97d 	bl	8008354 <__sinit>
 800805a:	4b2e      	ldr	r3, [pc, #184]	; (8008114 <__swsetup_r+0xd0>)
 800805c:	429c      	cmp	r4, r3
 800805e:	d10f      	bne.n	8008080 <__swsetup_r+0x3c>
 8008060:	686c      	ldr	r4, [r5, #4]
 8008062:	89a3      	ldrh	r3, [r4, #12]
 8008064:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008068:	0719      	lsls	r1, r3, #28
 800806a:	d42c      	bmi.n	80080c6 <__swsetup_r+0x82>
 800806c:	06dd      	lsls	r5, r3, #27
 800806e:	d411      	bmi.n	8008094 <__swsetup_r+0x50>
 8008070:	2309      	movs	r3, #9
 8008072:	6033      	str	r3, [r6, #0]
 8008074:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008078:	81a3      	strh	r3, [r4, #12]
 800807a:	f04f 30ff 	mov.w	r0, #4294967295
 800807e:	e03e      	b.n	80080fe <__swsetup_r+0xba>
 8008080:	4b25      	ldr	r3, [pc, #148]	; (8008118 <__swsetup_r+0xd4>)
 8008082:	429c      	cmp	r4, r3
 8008084:	d101      	bne.n	800808a <__swsetup_r+0x46>
 8008086:	68ac      	ldr	r4, [r5, #8]
 8008088:	e7eb      	b.n	8008062 <__swsetup_r+0x1e>
 800808a:	4b24      	ldr	r3, [pc, #144]	; (800811c <__swsetup_r+0xd8>)
 800808c:	429c      	cmp	r4, r3
 800808e:	bf08      	it	eq
 8008090:	68ec      	ldreq	r4, [r5, #12]
 8008092:	e7e6      	b.n	8008062 <__swsetup_r+0x1e>
 8008094:	0758      	lsls	r0, r3, #29
 8008096:	d512      	bpl.n	80080be <__swsetup_r+0x7a>
 8008098:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800809a:	b141      	cbz	r1, 80080ae <__swsetup_r+0x6a>
 800809c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080a0:	4299      	cmp	r1, r3
 80080a2:	d002      	beq.n	80080aa <__swsetup_r+0x66>
 80080a4:	4630      	mov	r0, r6
 80080a6:	f7ff f931 	bl	800730c <_free_r>
 80080aa:	2300      	movs	r3, #0
 80080ac:	6363      	str	r3, [r4, #52]	; 0x34
 80080ae:	89a3      	ldrh	r3, [r4, #12]
 80080b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80080b4:	81a3      	strh	r3, [r4, #12]
 80080b6:	2300      	movs	r3, #0
 80080b8:	6063      	str	r3, [r4, #4]
 80080ba:	6923      	ldr	r3, [r4, #16]
 80080bc:	6023      	str	r3, [r4, #0]
 80080be:	89a3      	ldrh	r3, [r4, #12]
 80080c0:	f043 0308 	orr.w	r3, r3, #8
 80080c4:	81a3      	strh	r3, [r4, #12]
 80080c6:	6923      	ldr	r3, [r4, #16]
 80080c8:	b94b      	cbnz	r3, 80080de <__swsetup_r+0x9a>
 80080ca:	89a3      	ldrh	r3, [r4, #12]
 80080cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80080d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080d4:	d003      	beq.n	80080de <__swsetup_r+0x9a>
 80080d6:	4621      	mov	r1, r4
 80080d8:	4630      	mov	r0, r6
 80080da:	f000 f9fd 	bl	80084d8 <__smakebuf_r>
 80080de:	89a0      	ldrh	r0, [r4, #12]
 80080e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80080e4:	f010 0301 	ands.w	r3, r0, #1
 80080e8:	d00a      	beq.n	8008100 <__swsetup_r+0xbc>
 80080ea:	2300      	movs	r3, #0
 80080ec:	60a3      	str	r3, [r4, #8]
 80080ee:	6963      	ldr	r3, [r4, #20]
 80080f0:	425b      	negs	r3, r3
 80080f2:	61a3      	str	r3, [r4, #24]
 80080f4:	6923      	ldr	r3, [r4, #16]
 80080f6:	b943      	cbnz	r3, 800810a <__swsetup_r+0xc6>
 80080f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80080fc:	d1ba      	bne.n	8008074 <__swsetup_r+0x30>
 80080fe:	bd70      	pop	{r4, r5, r6, pc}
 8008100:	0781      	lsls	r1, r0, #30
 8008102:	bf58      	it	pl
 8008104:	6963      	ldrpl	r3, [r4, #20]
 8008106:	60a3      	str	r3, [r4, #8]
 8008108:	e7f4      	b.n	80080f4 <__swsetup_r+0xb0>
 800810a:	2000      	movs	r0, #0
 800810c:	e7f7      	b.n	80080fe <__swsetup_r+0xba>
 800810e:	bf00      	nop
 8008110:	2000000c 	.word	0x2000000c
 8008114:	08008c04 	.word	0x08008c04
 8008118:	08008c24 	.word	0x08008c24
 800811c:	08008be4 	.word	0x08008be4

08008120 <__sflush_r>:
 8008120:	898a      	ldrh	r2, [r1, #12]
 8008122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008126:	4605      	mov	r5, r0
 8008128:	0710      	lsls	r0, r2, #28
 800812a:	460c      	mov	r4, r1
 800812c:	d458      	bmi.n	80081e0 <__sflush_r+0xc0>
 800812e:	684b      	ldr	r3, [r1, #4]
 8008130:	2b00      	cmp	r3, #0
 8008132:	dc05      	bgt.n	8008140 <__sflush_r+0x20>
 8008134:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008136:	2b00      	cmp	r3, #0
 8008138:	dc02      	bgt.n	8008140 <__sflush_r+0x20>
 800813a:	2000      	movs	r0, #0
 800813c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008140:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008142:	2e00      	cmp	r6, #0
 8008144:	d0f9      	beq.n	800813a <__sflush_r+0x1a>
 8008146:	2300      	movs	r3, #0
 8008148:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800814c:	682f      	ldr	r7, [r5, #0]
 800814e:	602b      	str	r3, [r5, #0]
 8008150:	d032      	beq.n	80081b8 <__sflush_r+0x98>
 8008152:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008154:	89a3      	ldrh	r3, [r4, #12]
 8008156:	075a      	lsls	r2, r3, #29
 8008158:	d505      	bpl.n	8008166 <__sflush_r+0x46>
 800815a:	6863      	ldr	r3, [r4, #4]
 800815c:	1ac0      	subs	r0, r0, r3
 800815e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008160:	b10b      	cbz	r3, 8008166 <__sflush_r+0x46>
 8008162:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008164:	1ac0      	subs	r0, r0, r3
 8008166:	2300      	movs	r3, #0
 8008168:	4602      	mov	r2, r0
 800816a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800816c:	6a21      	ldr	r1, [r4, #32]
 800816e:	4628      	mov	r0, r5
 8008170:	47b0      	blx	r6
 8008172:	1c43      	adds	r3, r0, #1
 8008174:	89a3      	ldrh	r3, [r4, #12]
 8008176:	d106      	bne.n	8008186 <__sflush_r+0x66>
 8008178:	6829      	ldr	r1, [r5, #0]
 800817a:	291d      	cmp	r1, #29
 800817c:	d82c      	bhi.n	80081d8 <__sflush_r+0xb8>
 800817e:	4a2a      	ldr	r2, [pc, #168]	; (8008228 <__sflush_r+0x108>)
 8008180:	40ca      	lsrs	r2, r1
 8008182:	07d6      	lsls	r6, r2, #31
 8008184:	d528      	bpl.n	80081d8 <__sflush_r+0xb8>
 8008186:	2200      	movs	r2, #0
 8008188:	6062      	str	r2, [r4, #4]
 800818a:	04d9      	lsls	r1, r3, #19
 800818c:	6922      	ldr	r2, [r4, #16]
 800818e:	6022      	str	r2, [r4, #0]
 8008190:	d504      	bpl.n	800819c <__sflush_r+0x7c>
 8008192:	1c42      	adds	r2, r0, #1
 8008194:	d101      	bne.n	800819a <__sflush_r+0x7a>
 8008196:	682b      	ldr	r3, [r5, #0]
 8008198:	b903      	cbnz	r3, 800819c <__sflush_r+0x7c>
 800819a:	6560      	str	r0, [r4, #84]	; 0x54
 800819c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800819e:	602f      	str	r7, [r5, #0]
 80081a0:	2900      	cmp	r1, #0
 80081a2:	d0ca      	beq.n	800813a <__sflush_r+0x1a>
 80081a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081a8:	4299      	cmp	r1, r3
 80081aa:	d002      	beq.n	80081b2 <__sflush_r+0x92>
 80081ac:	4628      	mov	r0, r5
 80081ae:	f7ff f8ad 	bl	800730c <_free_r>
 80081b2:	2000      	movs	r0, #0
 80081b4:	6360      	str	r0, [r4, #52]	; 0x34
 80081b6:	e7c1      	b.n	800813c <__sflush_r+0x1c>
 80081b8:	6a21      	ldr	r1, [r4, #32]
 80081ba:	2301      	movs	r3, #1
 80081bc:	4628      	mov	r0, r5
 80081be:	47b0      	blx	r6
 80081c0:	1c41      	adds	r1, r0, #1
 80081c2:	d1c7      	bne.n	8008154 <__sflush_r+0x34>
 80081c4:	682b      	ldr	r3, [r5, #0]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d0c4      	beq.n	8008154 <__sflush_r+0x34>
 80081ca:	2b1d      	cmp	r3, #29
 80081cc:	d001      	beq.n	80081d2 <__sflush_r+0xb2>
 80081ce:	2b16      	cmp	r3, #22
 80081d0:	d101      	bne.n	80081d6 <__sflush_r+0xb6>
 80081d2:	602f      	str	r7, [r5, #0]
 80081d4:	e7b1      	b.n	800813a <__sflush_r+0x1a>
 80081d6:	89a3      	ldrh	r3, [r4, #12]
 80081d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081dc:	81a3      	strh	r3, [r4, #12]
 80081de:	e7ad      	b.n	800813c <__sflush_r+0x1c>
 80081e0:	690f      	ldr	r7, [r1, #16]
 80081e2:	2f00      	cmp	r7, #0
 80081e4:	d0a9      	beq.n	800813a <__sflush_r+0x1a>
 80081e6:	0793      	lsls	r3, r2, #30
 80081e8:	680e      	ldr	r6, [r1, #0]
 80081ea:	bf08      	it	eq
 80081ec:	694b      	ldreq	r3, [r1, #20]
 80081ee:	600f      	str	r7, [r1, #0]
 80081f0:	bf18      	it	ne
 80081f2:	2300      	movne	r3, #0
 80081f4:	eba6 0807 	sub.w	r8, r6, r7
 80081f8:	608b      	str	r3, [r1, #8]
 80081fa:	f1b8 0f00 	cmp.w	r8, #0
 80081fe:	dd9c      	ble.n	800813a <__sflush_r+0x1a>
 8008200:	6a21      	ldr	r1, [r4, #32]
 8008202:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008204:	4643      	mov	r3, r8
 8008206:	463a      	mov	r2, r7
 8008208:	4628      	mov	r0, r5
 800820a:	47b0      	blx	r6
 800820c:	2800      	cmp	r0, #0
 800820e:	dc06      	bgt.n	800821e <__sflush_r+0xfe>
 8008210:	89a3      	ldrh	r3, [r4, #12]
 8008212:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008216:	81a3      	strh	r3, [r4, #12]
 8008218:	f04f 30ff 	mov.w	r0, #4294967295
 800821c:	e78e      	b.n	800813c <__sflush_r+0x1c>
 800821e:	4407      	add	r7, r0
 8008220:	eba8 0800 	sub.w	r8, r8, r0
 8008224:	e7e9      	b.n	80081fa <__sflush_r+0xda>
 8008226:	bf00      	nop
 8008228:	20400001 	.word	0x20400001

0800822c <_fflush_r>:
 800822c:	b538      	push	{r3, r4, r5, lr}
 800822e:	690b      	ldr	r3, [r1, #16]
 8008230:	4605      	mov	r5, r0
 8008232:	460c      	mov	r4, r1
 8008234:	b913      	cbnz	r3, 800823c <_fflush_r+0x10>
 8008236:	2500      	movs	r5, #0
 8008238:	4628      	mov	r0, r5
 800823a:	bd38      	pop	{r3, r4, r5, pc}
 800823c:	b118      	cbz	r0, 8008246 <_fflush_r+0x1a>
 800823e:	6983      	ldr	r3, [r0, #24]
 8008240:	b90b      	cbnz	r3, 8008246 <_fflush_r+0x1a>
 8008242:	f000 f887 	bl	8008354 <__sinit>
 8008246:	4b14      	ldr	r3, [pc, #80]	; (8008298 <_fflush_r+0x6c>)
 8008248:	429c      	cmp	r4, r3
 800824a:	d11b      	bne.n	8008284 <_fflush_r+0x58>
 800824c:	686c      	ldr	r4, [r5, #4]
 800824e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d0ef      	beq.n	8008236 <_fflush_r+0xa>
 8008256:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008258:	07d0      	lsls	r0, r2, #31
 800825a:	d404      	bmi.n	8008266 <_fflush_r+0x3a>
 800825c:	0599      	lsls	r1, r3, #22
 800825e:	d402      	bmi.n	8008266 <_fflush_r+0x3a>
 8008260:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008262:	f7ff fa44 	bl	80076ee <__retarget_lock_acquire_recursive>
 8008266:	4628      	mov	r0, r5
 8008268:	4621      	mov	r1, r4
 800826a:	f7ff ff59 	bl	8008120 <__sflush_r>
 800826e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008270:	07da      	lsls	r2, r3, #31
 8008272:	4605      	mov	r5, r0
 8008274:	d4e0      	bmi.n	8008238 <_fflush_r+0xc>
 8008276:	89a3      	ldrh	r3, [r4, #12]
 8008278:	059b      	lsls	r3, r3, #22
 800827a:	d4dd      	bmi.n	8008238 <_fflush_r+0xc>
 800827c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800827e:	f7ff fa38 	bl	80076f2 <__retarget_lock_release_recursive>
 8008282:	e7d9      	b.n	8008238 <_fflush_r+0xc>
 8008284:	4b05      	ldr	r3, [pc, #20]	; (800829c <_fflush_r+0x70>)
 8008286:	429c      	cmp	r4, r3
 8008288:	d101      	bne.n	800828e <_fflush_r+0x62>
 800828a:	68ac      	ldr	r4, [r5, #8]
 800828c:	e7df      	b.n	800824e <_fflush_r+0x22>
 800828e:	4b04      	ldr	r3, [pc, #16]	; (80082a0 <_fflush_r+0x74>)
 8008290:	429c      	cmp	r4, r3
 8008292:	bf08      	it	eq
 8008294:	68ec      	ldreq	r4, [r5, #12]
 8008296:	e7da      	b.n	800824e <_fflush_r+0x22>
 8008298:	08008c04 	.word	0x08008c04
 800829c:	08008c24 	.word	0x08008c24
 80082a0:	08008be4 	.word	0x08008be4

080082a4 <std>:
 80082a4:	2300      	movs	r3, #0
 80082a6:	b510      	push	{r4, lr}
 80082a8:	4604      	mov	r4, r0
 80082aa:	e9c0 3300 	strd	r3, r3, [r0]
 80082ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082b2:	6083      	str	r3, [r0, #8]
 80082b4:	8181      	strh	r1, [r0, #12]
 80082b6:	6643      	str	r3, [r0, #100]	; 0x64
 80082b8:	81c2      	strh	r2, [r0, #14]
 80082ba:	6183      	str	r3, [r0, #24]
 80082bc:	4619      	mov	r1, r3
 80082be:	2208      	movs	r2, #8
 80082c0:	305c      	adds	r0, #92	; 0x5c
 80082c2:	f7ff f81b 	bl	80072fc <memset>
 80082c6:	4b05      	ldr	r3, [pc, #20]	; (80082dc <std+0x38>)
 80082c8:	6263      	str	r3, [r4, #36]	; 0x24
 80082ca:	4b05      	ldr	r3, [pc, #20]	; (80082e0 <std+0x3c>)
 80082cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80082ce:	4b05      	ldr	r3, [pc, #20]	; (80082e4 <std+0x40>)
 80082d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80082d2:	4b05      	ldr	r3, [pc, #20]	; (80082e8 <std+0x44>)
 80082d4:	6224      	str	r4, [r4, #32]
 80082d6:	6323      	str	r3, [r4, #48]	; 0x30
 80082d8:	bd10      	pop	{r4, pc}
 80082da:	bf00      	nop
 80082dc:	080085f5 	.word	0x080085f5
 80082e0:	08008617 	.word	0x08008617
 80082e4:	0800864f 	.word	0x0800864f
 80082e8:	08008673 	.word	0x08008673

080082ec <_cleanup_r>:
 80082ec:	4901      	ldr	r1, [pc, #4]	; (80082f4 <_cleanup_r+0x8>)
 80082ee:	f000 b8af 	b.w	8008450 <_fwalk_reent>
 80082f2:	bf00      	nop
 80082f4:	0800822d 	.word	0x0800822d

080082f8 <__sfmoreglue>:
 80082f8:	b570      	push	{r4, r5, r6, lr}
 80082fa:	1e4a      	subs	r2, r1, #1
 80082fc:	2568      	movs	r5, #104	; 0x68
 80082fe:	4355      	muls	r5, r2
 8008300:	460e      	mov	r6, r1
 8008302:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008306:	f7ff f851 	bl	80073ac <_malloc_r>
 800830a:	4604      	mov	r4, r0
 800830c:	b140      	cbz	r0, 8008320 <__sfmoreglue+0x28>
 800830e:	2100      	movs	r1, #0
 8008310:	e9c0 1600 	strd	r1, r6, [r0]
 8008314:	300c      	adds	r0, #12
 8008316:	60a0      	str	r0, [r4, #8]
 8008318:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800831c:	f7fe ffee 	bl	80072fc <memset>
 8008320:	4620      	mov	r0, r4
 8008322:	bd70      	pop	{r4, r5, r6, pc}

08008324 <__sfp_lock_acquire>:
 8008324:	4801      	ldr	r0, [pc, #4]	; (800832c <__sfp_lock_acquire+0x8>)
 8008326:	f7ff b9e2 	b.w	80076ee <__retarget_lock_acquire_recursive>
 800832a:	bf00      	nop
 800832c:	20002c28 	.word	0x20002c28

08008330 <__sfp_lock_release>:
 8008330:	4801      	ldr	r0, [pc, #4]	; (8008338 <__sfp_lock_release+0x8>)
 8008332:	f7ff b9de 	b.w	80076f2 <__retarget_lock_release_recursive>
 8008336:	bf00      	nop
 8008338:	20002c28 	.word	0x20002c28

0800833c <__sinit_lock_acquire>:
 800833c:	4801      	ldr	r0, [pc, #4]	; (8008344 <__sinit_lock_acquire+0x8>)
 800833e:	f7ff b9d6 	b.w	80076ee <__retarget_lock_acquire_recursive>
 8008342:	bf00      	nop
 8008344:	20002c23 	.word	0x20002c23

08008348 <__sinit_lock_release>:
 8008348:	4801      	ldr	r0, [pc, #4]	; (8008350 <__sinit_lock_release+0x8>)
 800834a:	f7ff b9d2 	b.w	80076f2 <__retarget_lock_release_recursive>
 800834e:	bf00      	nop
 8008350:	20002c23 	.word	0x20002c23

08008354 <__sinit>:
 8008354:	b510      	push	{r4, lr}
 8008356:	4604      	mov	r4, r0
 8008358:	f7ff fff0 	bl	800833c <__sinit_lock_acquire>
 800835c:	69a3      	ldr	r3, [r4, #24]
 800835e:	b11b      	cbz	r3, 8008368 <__sinit+0x14>
 8008360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008364:	f7ff bff0 	b.w	8008348 <__sinit_lock_release>
 8008368:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800836c:	6523      	str	r3, [r4, #80]	; 0x50
 800836e:	4b13      	ldr	r3, [pc, #76]	; (80083bc <__sinit+0x68>)
 8008370:	4a13      	ldr	r2, [pc, #76]	; (80083c0 <__sinit+0x6c>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	62a2      	str	r2, [r4, #40]	; 0x28
 8008376:	42a3      	cmp	r3, r4
 8008378:	bf04      	itt	eq
 800837a:	2301      	moveq	r3, #1
 800837c:	61a3      	streq	r3, [r4, #24]
 800837e:	4620      	mov	r0, r4
 8008380:	f000 f820 	bl	80083c4 <__sfp>
 8008384:	6060      	str	r0, [r4, #4]
 8008386:	4620      	mov	r0, r4
 8008388:	f000 f81c 	bl	80083c4 <__sfp>
 800838c:	60a0      	str	r0, [r4, #8]
 800838e:	4620      	mov	r0, r4
 8008390:	f000 f818 	bl	80083c4 <__sfp>
 8008394:	2200      	movs	r2, #0
 8008396:	60e0      	str	r0, [r4, #12]
 8008398:	2104      	movs	r1, #4
 800839a:	6860      	ldr	r0, [r4, #4]
 800839c:	f7ff ff82 	bl	80082a4 <std>
 80083a0:	68a0      	ldr	r0, [r4, #8]
 80083a2:	2201      	movs	r2, #1
 80083a4:	2109      	movs	r1, #9
 80083a6:	f7ff ff7d 	bl	80082a4 <std>
 80083aa:	68e0      	ldr	r0, [r4, #12]
 80083ac:	2202      	movs	r2, #2
 80083ae:	2112      	movs	r1, #18
 80083b0:	f7ff ff78 	bl	80082a4 <std>
 80083b4:	2301      	movs	r3, #1
 80083b6:	61a3      	str	r3, [r4, #24]
 80083b8:	e7d2      	b.n	8008360 <__sinit+0xc>
 80083ba:	bf00      	nop
 80083bc:	08008af8 	.word	0x08008af8
 80083c0:	080082ed 	.word	0x080082ed

080083c4 <__sfp>:
 80083c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083c6:	4607      	mov	r7, r0
 80083c8:	f7ff ffac 	bl	8008324 <__sfp_lock_acquire>
 80083cc:	4b1e      	ldr	r3, [pc, #120]	; (8008448 <__sfp+0x84>)
 80083ce:	681e      	ldr	r6, [r3, #0]
 80083d0:	69b3      	ldr	r3, [r6, #24]
 80083d2:	b913      	cbnz	r3, 80083da <__sfp+0x16>
 80083d4:	4630      	mov	r0, r6
 80083d6:	f7ff ffbd 	bl	8008354 <__sinit>
 80083da:	3648      	adds	r6, #72	; 0x48
 80083dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80083e0:	3b01      	subs	r3, #1
 80083e2:	d503      	bpl.n	80083ec <__sfp+0x28>
 80083e4:	6833      	ldr	r3, [r6, #0]
 80083e6:	b30b      	cbz	r3, 800842c <__sfp+0x68>
 80083e8:	6836      	ldr	r6, [r6, #0]
 80083ea:	e7f7      	b.n	80083dc <__sfp+0x18>
 80083ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80083f0:	b9d5      	cbnz	r5, 8008428 <__sfp+0x64>
 80083f2:	4b16      	ldr	r3, [pc, #88]	; (800844c <__sfp+0x88>)
 80083f4:	60e3      	str	r3, [r4, #12]
 80083f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80083fa:	6665      	str	r5, [r4, #100]	; 0x64
 80083fc:	f7ff f976 	bl	80076ec <__retarget_lock_init_recursive>
 8008400:	f7ff ff96 	bl	8008330 <__sfp_lock_release>
 8008404:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008408:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800840c:	6025      	str	r5, [r4, #0]
 800840e:	61a5      	str	r5, [r4, #24]
 8008410:	2208      	movs	r2, #8
 8008412:	4629      	mov	r1, r5
 8008414:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008418:	f7fe ff70 	bl	80072fc <memset>
 800841c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008420:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008424:	4620      	mov	r0, r4
 8008426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008428:	3468      	adds	r4, #104	; 0x68
 800842a:	e7d9      	b.n	80083e0 <__sfp+0x1c>
 800842c:	2104      	movs	r1, #4
 800842e:	4638      	mov	r0, r7
 8008430:	f7ff ff62 	bl	80082f8 <__sfmoreglue>
 8008434:	4604      	mov	r4, r0
 8008436:	6030      	str	r0, [r6, #0]
 8008438:	2800      	cmp	r0, #0
 800843a:	d1d5      	bne.n	80083e8 <__sfp+0x24>
 800843c:	f7ff ff78 	bl	8008330 <__sfp_lock_release>
 8008440:	230c      	movs	r3, #12
 8008442:	603b      	str	r3, [r7, #0]
 8008444:	e7ee      	b.n	8008424 <__sfp+0x60>
 8008446:	bf00      	nop
 8008448:	08008af8 	.word	0x08008af8
 800844c:	ffff0001 	.word	0xffff0001

08008450 <_fwalk_reent>:
 8008450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008454:	4606      	mov	r6, r0
 8008456:	4688      	mov	r8, r1
 8008458:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800845c:	2700      	movs	r7, #0
 800845e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008462:	f1b9 0901 	subs.w	r9, r9, #1
 8008466:	d505      	bpl.n	8008474 <_fwalk_reent+0x24>
 8008468:	6824      	ldr	r4, [r4, #0]
 800846a:	2c00      	cmp	r4, #0
 800846c:	d1f7      	bne.n	800845e <_fwalk_reent+0xe>
 800846e:	4638      	mov	r0, r7
 8008470:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008474:	89ab      	ldrh	r3, [r5, #12]
 8008476:	2b01      	cmp	r3, #1
 8008478:	d907      	bls.n	800848a <_fwalk_reent+0x3a>
 800847a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800847e:	3301      	adds	r3, #1
 8008480:	d003      	beq.n	800848a <_fwalk_reent+0x3a>
 8008482:	4629      	mov	r1, r5
 8008484:	4630      	mov	r0, r6
 8008486:	47c0      	blx	r8
 8008488:	4307      	orrs	r7, r0
 800848a:	3568      	adds	r5, #104	; 0x68
 800848c:	e7e9      	b.n	8008462 <_fwalk_reent+0x12>

0800848e <__swhatbuf_r>:
 800848e:	b570      	push	{r4, r5, r6, lr}
 8008490:	460e      	mov	r6, r1
 8008492:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008496:	2900      	cmp	r1, #0
 8008498:	b096      	sub	sp, #88	; 0x58
 800849a:	4614      	mov	r4, r2
 800849c:	461d      	mov	r5, r3
 800849e:	da07      	bge.n	80084b0 <__swhatbuf_r+0x22>
 80084a0:	2300      	movs	r3, #0
 80084a2:	602b      	str	r3, [r5, #0]
 80084a4:	89b3      	ldrh	r3, [r6, #12]
 80084a6:	061a      	lsls	r2, r3, #24
 80084a8:	d410      	bmi.n	80084cc <__swhatbuf_r+0x3e>
 80084aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084ae:	e00e      	b.n	80084ce <__swhatbuf_r+0x40>
 80084b0:	466a      	mov	r2, sp
 80084b2:	f000 f905 	bl	80086c0 <_fstat_r>
 80084b6:	2800      	cmp	r0, #0
 80084b8:	dbf2      	blt.n	80084a0 <__swhatbuf_r+0x12>
 80084ba:	9a01      	ldr	r2, [sp, #4]
 80084bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80084c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80084c4:	425a      	negs	r2, r3
 80084c6:	415a      	adcs	r2, r3
 80084c8:	602a      	str	r2, [r5, #0]
 80084ca:	e7ee      	b.n	80084aa <__swhatbuf_r+0x1c>
 80084cc:	2340      	movs	r3, #64	; 0x40
 80084ce:	2000      	movs	r0, #0
 80084d0:	6023      	str	r3, [r4, #0]
 80084d2:	b016      	add	sp, #88	; 0x58
 80084d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080084d8 <__smakebuf_r>:
 80084d8:	898b      	ldrh	r3, [r1, #12]
 80084da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80084dc:	079d      	lsls	r5, r3, #30
 80084de:	4606      	mov	r6, r0
 80084e0:	460c      	mov	r4, r1
 80084e2:	d507      	bpl.n	80084f4 <__smakebuf_r+0x1c>
 80084e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80084e8:	6023      	str	r3, [r4, #0]
 80084ea:	6123      	str	r3, [r4, #16]
 80084ec:	2301      	movs	r3, #1
 80084ee:	6163      	str	r3, [r4, #20]
 80084f0:	b002      	add	sp, #8
 80084f2:	bd70      	pop	{r4, r5, r6, pc}
 80084f4:	ab01      	add	r3, sp, #4
 80084f6:	466a      	mov	r2, sp
 80084f8:	f7ff ffc9 	bl	800848e <__swhatbuf_r>
 80084fc:	9900      	ldr	r1, [sp, #0]
 80084fe:	4605      	mov	r5, r0
 8008500:	4630      	mov	r0, r6
 8008502:	f7fe ff53 	bl	80073ac <_malloc_r>
 8008506:	b948      	cbnz	r0, 800851c <__smakebuf_r+0x44>
 8008508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800850c:	059a      	lsls	r2, r3, #22
 800850e:	d4ef      	bmi.n	80084f0 <__smakebuf_r+0x18>
 8008510:	f023 0303 	bic.w	r3, r3, #3
 8008514:	f043 0302 	orr.w	r3, r3, #2
 8008518:	81a3      	strh	r3, [r4, #12]
 800851a:	e7e3      	b.n	80084e4 <__smakebuf_r+0xc>
 800851c:	4b0d      	ldr	r3, [pc, #52]	; (8008554 <__smakebuf_r+0x7c>)
 800851e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008520:	89a3      	ldrh	r3, [r4, #12]
 8008522:	6020      	str	r0, [r4, #0]
 8008524:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008528:	81a3      	strh	r3, [r4, #12]
 800852a:	9b00      	ldr	r3, [sp, #0]
 800852c:	6163      	str	r3, [r4, #20]
 800852e:	9b01      	ldr	r3, [sp, #4]
 8008530:	6120      	str	r0, [r4, #16]
 8008532:	b15b      	cbz	r3, 800854c <__smakebuf_r+0x74>
 8008534:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008538:	4630      	mov	r0, r6
 800853a:	f000 f8d3 	bl	80086e4 <_isatty_r>
 800853e:	b128      	cbz	r0, 800854c <__smakebuf_r+0x74>
 8008540:	89a3      	ldrh	r3, [r4, #12]
 8008542:	f023 0303 	bic.w	r3, r3, #3
 8008546:	f043 0301 	orr.w	r3, r3, #1
 800854a:	81a3      	strh	r3, [r4, #12]
 800854c:	89a0      	ldrh	r0, [r4, #12]
 800854e:	4305      	orrs	r5, r0
 8008550:	81a5      	strh	r5, [r4, #12]
 8008552:	e7cd      	b.n	80084f0 <__smakebuf_r+0x18>
 8008554:	080082ed 	.word	0x080082ed

08008558 <memcpy>:
 8008558:	440a      	add	r2, r1
 800855a:	4291      	cmp	r1, r2
 800855c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008560:	d100      	bne.n	8008564 <memcpy+0xc>
 8008562:	4770      	bx	lr
 8008564:	b510      	push	{r4, lr}
 8008566:	f811 4b01 	ldrb.w	r4, [r1], #1
 800856a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800856e:	4291      	cmp	r1, r2
 8008570:	d1f9      	bne.n	8008566 <memcpy+0xe>
 8008572:	bd10      	pop	{r4, pc}

08008574 <memmove>:
 8008574:	4288      	cmp	r0, r1
 8008576:	b510      	push	{r4, lr}
 8008578:	eb01 0402 	add.w	r4, r1, r2
 800857c:	d902      	bls.n	8008584 <memmove+0x10>
 800857e:	4284      	cmp	r4, r0
 8008580:	4623      	mov	r3, r4
 8008582:	d807      	bhi.n	8008594 <memmove+0x20>
 8008584:	1e43      	subs	r3, r0, #1
 8008586:	42a1      	cmp	r1, r4
 8008588:	d008      	beq.n	800859c <memmove+0x28>
 800858a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800858e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008592:	e7f8      	b.n	8008586 <memmove+0x12>
 8008594:	4402      	add	r2, r0
 8008596:	4601      	mov	r1, r0
 8008598:	428a      	cmp	r2, r1
 800859a:	d100      	bne.n	800859e <memmove+0x2a>
 800859c:	bd10      	pop	{r4, pc}
 800859e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80085a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80085a6:	e7f7      	b.n	8008598 <memmove+0x24>

080085a8 <_realloc_r>:
 80085a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085aa:	4607      	mov	r7, r0
 80085ac:	4614      	mov	r4, r2
 80085ae:	460e      	mov	r6, r1
 80085b0:	b921      	cbnz	r1, 80085bc <_realloc_r+0x14>
 80085b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80085b6:	4611      	mov	r1, r2
 80085b8:	f7fe bef8 	b.w	80073ac <_malloc_r>
 80085bc:	b922      	cbnz	r2, 80085c8 <_realloc_r+0x20>
 80085be:	f7fe fea5 	bl	800730c <_free_r>
 80085c2:	4625      	mov	r5, r4
 80085c4:	4628      	mov	r0, r5
 80085c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085c8:	f000 f8ae 	bl	8008728 <_malloc_usable_size_r>
 80085cc:	42a0      	cmp	r0, r4
 80085ce:	d20f      	bcs.n	80085f0 <_realloc_r+0x48>
 80085d0:	4621      	mov	r1, r4
 80085d2:	4638      	mov	r0, r7
 80085d4:	f7fe feea 	bl	80073ac <_malloc_r>
 80085d8:	4605      	mov	r5, r0
 80085da:	2800      	cmp	r0, #0
 80085dc:	d0f2      	beq.n	80085c4 <_realloc_r+0x1c>
 80085de:	4631      	mov	r1, r6
 80085e0:	4622      	mov	r2, r4
 80085e2:	f7ff ffb9 	bl	8008558 <memcpy>
 80085e6:	4631      	mov	r1, r6
 80085e8:	4638      	mov	r0, r7
 80085ea:	f7fe fe8f 	bl	800730c <_free_r>
 80085ee:	e7e9      	b.n	80085c4 <_realloc_r+0x1c>
 80085f0:	4635      	mov	r5, r6
 80085f2:	e7e7      	b.n	80085c4 <_realloc_r+0x1c>

080085f4 <__sread>:
 80085f4:	b510      	push	{r4, lr}
 80085f6:	460c      	mov	r4, r1
 80085f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085fc:	f000 f89c 	bl	8008738 <_read_r>
 8008600:	2800      	cmp	r0, #0
 8008602:	bfab      	itete	ge
 8008604:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008606:	89a3      	ldrhlt	r3, [r4, #12]
 8008608:	181b      	addge	r3, r3, r0
 800860a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800860e:	bfac      	ite	ge
 8008610:	6563      	strge	r3, [r4, #84]	; 0x54
 8008612:	81a3      	strhlt	r3, [r4, #12]
 8008614:	bd10      	pop	{r4, pc}

08008616 <__swrite>:
 8008616:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800861a:	461f      	mov	r7, r3
 800861c:	898b      	ldrh	r3, [r1, #12]
 800861e:	05db      	lsls	r3, r3, #23
 8008620:	4605      	mov	r5, r0
 8008622:	460c      	mov	r4, r1
 8008624:	4616      	mov	r6, r2
 8008626:	d505      	bpl.n	8008634 <__swrite+0x1e>
 8008628:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800862c:	2302      	movs	r3, #2
 800862e:	2200      	movs	r2, #0
 8008630:	f000 f868 	bl	8008704 <_lseek_r>
 8008634:	89a3      	ldrh	r3, [r4, #12]
 8008636:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800863a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800863e:	81a3      	strh	r3, [r4, #12]
 8008640:	4632      	mov	r2, r6
 8008642:	463b      	mov	r3, r7
 8008644:	4628      	mov	r0, r5
 8008646:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800864a:	f000 b817 	b.w	800867c <_write_r>

0800864e <__sseek>:
 800864e:	b510      	push	{r4, lr}
 8008650:	460c      	mov	r4, r1
 8008652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008656:	f000 f855 	bl	8008704 <_lseek_r>
 800865a:	1c43      	adds	r3, r0, #1
 800865c:	89a3      	ldrh	r3, [r4, #12]
 800865e:	bf15      	itete	ne
 8008660:	6560      	strne	r0, [r4, #84]	; 0x54
 8008662:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008666:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800866a:	81a3      	strheq	r3, [r4, #12]
 800866c:	bf18      	it	ne
 800866e:	81a3      	strhne	r3, [r4, #12]
 8008670:	bd10      	pop	{r4, pc}

08008672 <__sclose>:
 8008672:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008676:	f000 b813 	b.w	80086a0 <_close_r>
	...

0800867c <_write_r>:
 800867c:	b538      	push	{r3, r4, r5, lr}
 800867e:	4d07      	ldr	r5, [pc, #28]	; (800869c <_write_r+0x20>)
 8008680:	4604      	mov	r4, r0
 8008682:	4608      	mov	r0, r1
 8008684:	4611      	mov	r1, r2
 8008686:	2200      	movs	r2, #0
 8008688:	602a      	str	r2, [r5, #0]
 800868a:	461a      	mov	r2, r3
 800868c:	f7fc f8c3 	bl	8004816 <_write>
 8008690:	1c43      	adds	r3, r0, #1
 8008692:	d102      	bne.n	800869a <_write_r+0x1e>
 8008694:	682b      	ldr	r3, [r5, #0]
 8008696:	b103      	cbz	r3, 800869a <_write_r+0x1e>
 8008698:	6023      	str	r3, [r4, #0]
 800869a:	bd38      	pop	{r3, r4, r5, pc}
 800869c:	20002c2c 	.word	0x20002c2c

080086a0 <_close_r>:
 80086a0:	b538      	push	{r3, r4, r5, lr}
 80086a2:	4d06      	ldr	r5, [pc, #24]	; (80086bc <_close_r+0x1c>)
 80086a4:	2300      	movs	r3, #0
 80086a6:	4604      	mov	r4, r0
 80086a8:	4608      	mov	r0, r1
 80086aa:	602b      	str	r3, [r5, #0]
 80086ac:	f7fc f8cf 	bl	800484e <_close>
 80086b0:	1c43      	adds	r3, r0, #1
 80086b2:	d102      	bne.n	80086ba <_close_r+0x1a>
 80086b4:	682b      	ldr	r3, [r5, #0]
 80086b6:	b103      	cbz	r3, 80086ba <_close_r+0x1a>
 80086b8:	6023      	str	r3, [r4, #0]
 80086ba:	bd38      	pop	{r3, r4, r5, pc}
 80086bc:	20002c2c 	.word	0x20002c2c

080086c0 <_fstat_r>:
 80086c0:	b538      	push	{r3, r4, r5, lr}
 80086c2:	4d07      	ldr	r5, [pc, #28]	; (80086e0 <_fstat_r+0x20>)
 80086c4:	2300      	movs	r3, #0
 80086c6:	4604      	mov	r4, r0
 80086c8:	4608      	mov	r0, r1
 80086ca:	4611      	mov	r1, r2
 80086cc:	602b      	str	r3, [r5, #0]
 80086ce:	f7fc f8ca 	bl	8004866 <_fstat>
 80086d2:	1c43      	adds	r3, r0, #1
 80086d4:	d102      	bne.n	80086dc <_fstat_r+0x1c>
 80086d6:	682b      	ldr	r3, [r5, #0]
 80086d8:	b103      	cbz	r3, 80086dc <_fstat_r+0x1c>
 80086da:	6023      	str	r3, [r4, #0]
 80086dc:	bd38      	pop	{r3, r4, r5, pc}
 80086de:	bf00      	nop
 80086e0:	20002c2c 	.word	0x20002c2c

080086e4 <_isatty_r>:
 80086e4:	b538      	push	{r3, r4, r5, lr}
 80086e6:	4d06      	ldr	r5, [pc, #24]	; (8008700 <_isatty_r+0x1c>)
 80086e8:	2300      	movs	r3, #0
 80086ea:	4604      	mov	r4, r0
 80086ec:	4608      	mov	r0, r1
 80086ee:	602b      	str	r3, [r5, #0]
 80086f0:	f7fc f8c9 	bl	8004886 <_isatty>
 80086f4:	1c43      	adds	r3, r0, #1
 80086f6:	d102      	bne.n	80086fe <_isatty_r+0x1a>
 80086f8:	682b      	ldr	r3, [r5, #0]
 80086fa:	b103      	cbz	r3, 80086fe <_isatty_r+0x1a>
 80086fc:	6023      	str	r3, [r4, #0]
 80086fe:	bd38      	pop	{r3, r4, r5, pc}
 8008700:	20002c2c 	.word	0x20002c2c

08008704 <_lseek_r>:
 8008704:	b538      	push	{r3, r4, r5, lr}
 8008706:	4d07      	ldr	r5, [pc, #28]	; (8008724 <_lseek_r+0x20>)
 8008708:	4604      	mov	r4, r0
 800870a:	4608      	mov	r0, r1
 800870c:	4611      	mov	r1, r2
 800870e:	2200      	movs	r2, #0
 8008710:	602a      	str	r2, [r5, #0]
 8008712:	461a      	mov	r2, r3
 8008714:	f7fc f8c2 	bl	800489c <_lseek>
 8008718:	1c43      	adds	r3, r0, #1
 800871a:	d102      	bne.n	8008722 <_lseek_r+0x1e>
 800871c:	682b      	ldr	r3, [r5, #0]
 800871e:	b103      	cbz	r3, 8008722 <_lseek_r+0x1e>
 8008720:	6023      	str	r3, [r4, #0]
 8008722:	bd38      	pop	{r3, r4, r5, pc}
 8008724:	20002c2c 	.word	0x20002c2c

08008728 <_malloc_usable_size_r>:
 8008728:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800872c:	1f18      	subs	r0, r3, #4
 800872e:	2b00      	cmp	r3, #0
 8008730:	bfbc      	itt	lt
 8008732:	580b      	ldrlt	r3, [r1, r0]
 8008734:	18c0      	addlt	r0, r0, r3
 8008736:	4770      	bx	lr

08008738 <_read_r>:
 8008738:	b538      	push	{r3, r4, r5, lr}
 800873a:	4d07      	ldr	r5, [pc, #28]	; (8008758 <_read_r+0x20>)
 800873c:	4604      	mov	r4, r0
 800873e:	4608      	mov	r0, r1
 8008740:	4611      	mov	r1, r2
 8008742:	2200      	movs	r2, #0
 8008744:	602a      	str	r2, [r5, #0]
 8008746:	461a      	mov	r2, r3
 8008748:	f7fc f848 	bl	80047dc <_read>
 800874c:	1c43      	adds	r3, r0, #1
 800874e:	d102      	bne.n	8008756 <_read_r+0x1e>
 8008750:	682b      	ldr	r3, [r5, #0]
 8008752:	b103      	cbz	r3, 8008756 <_read_r+0x1e>
 8008754:	6023      	str	r3, [r4, #0]
 8008756:	bd38      	pop	{r3, r4, r5, pc}
 8008758:	20002c2c 	.word	0x20002c2c

0800875c <_init>:
 800875c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800875e:	bf00      	nop
 8008760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008762:	bc08      	pop	{r3}
 8008764:	469e      	mov	lr, r3
 8008766:	4770      	bx	lr

08008768 <_fini>:
 8008768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800876a:	bf00      	nop
 800876c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800876e:	bc08      	pop	{r3}
 8008770:	469e      	mov	lr, r3
 8008772:	4770      	bx	lr
