Detected [rhel7.3i] setup

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Loading Design Compiler Setup
dc_shell> source shif[K[K[K[Kscripts/shift_serializer_synth.tcl 
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 25 in file
	'/home/msc18h28/ma/sourcecode/shift_serializer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Error:  /home/msc18h28/ma/sourcecode/shift_serializer.sv:62: Array index out of bounds Reg_SP[98:0], valid bounds are [7:0]. (ELAB-298)
*** Presto compilation terminated with 1 errors. ***
Error: Current design is not defined. (UID-4)
Error: Can't find object 'clk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Error: No files or designs were specified. (UID-22)
Error: Cannot read file 'DDC/shift_serializer_elab.ddc'. (UID-58)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
Error: grep: ./netlists/shift_serializer_synth.sdc: No such file or directory
	Use error_info for more info. (CMD-013)
Error: Current design is not defined. (UID-4)
0
dc_shell> 
dc_shell> set NAME {}
dc_shell> 
dc_shell> remove_design -all
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'gtech'
Removing library 'dw_foundation.sldb'
Removing library 'standard.sldb'
1
dc_shell> exec rm -rf WORK/*
dc_shell> 
dc_shell> set CLK_PERIOD 0.65
0.65
dc_shell> set CELL_LIB sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
dc_shell> set PAD_LIB io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25cdz_set_pvt [list $CELL_LIB $PAD_LIB]
Error: wrong # args: should be "set varName ?newValue?"
	Use error_info for more info. (CMD-013)
dc_shell> set PAD_LIB io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25cdz_set_pvt [list $CELL_LIB $PAD_LIB][K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c
dc_shell> set PAD_LIB io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c[11G[Kdz_set_pvt [list $CELL_LIB $PAD_LIB]
sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db
dc_shell> analyze -library WORK -format sverilog {/home/msc18h28/ma/sourcecode/shift_serializer.sv}
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
1
dc_shell> set TOP_ENTITY {shift_serializer}
shift_serializer
dc_shell> set ENTITY {shift_serializer}
shift_serializer
dc_shell> elaborate $TOP_ENTITY
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 25 in file
	'/home/msc18h28/ma/sourcecode/shift_serializer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Error:  /home/msc18h28/ma/sourcecode/shift_serializer.sv:62: Array index out of bounds Reg_SP[28:0], valid bounds are [5:0]. (ELAB-298)
*** Presto compilation terminated with 1 errors. ***
0
dc_shell> elaborate $TOP_ENTITY[11Gset ENTITY {shift_serializer}[15G[4@TOP_E[44G[11Ganalyze -library WORK -format sverilog {/home/msc18h28/ma/sourcecode/shift_serializer.sv}
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer.sv
Presto compilation completed successfully.
1
dc_shell> analyze -library WORK -format sverilog {/home/msc18h28/ma/sourcecode/shift_serializer.sv}[11Gelaborate $TOP_ENTITY[K[11Ganalyze -library WORK -format sverilog {/home/msc18h28/ma/sourcecode/shift_serializer.sv}[11G[Kanalyze -library WORK -format sverilog {/home/msc18h28/ma/sourcecode/shift_serializer.sv}[11Gelaborate $TOP_ENTITY[K
Running PRESTO HDLC

Statistics for case statements in always block at line 25 in file
	'/home/msc18h28/ma/sourcecode/shift_serializer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine shift_serializer line 25 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     shift_S_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine shift_serializer line 74 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    State_SP_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Reg_SP_reg      | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Counter_SP_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  Latch inferred in design shift_serializer read with 'hdlin_check_no_latch' (ELAB-395)
Warning:  /home/msc18h28/ma/sourcecode/shift_serializer.sv:25: Netlist for always_comb block contains a latch. (ELAB-974)
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
1
dc_shell> loadelaborate $TOP_ENTITY[11Ganalyze -library WORK -format sverilog {/home/msc18h28/ma/sourcecode/shift_serializer.sv}
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer.sv
Presto compilation completed successfully.
1
dc_shell> analyze -library WORK -format sverilog {/home/msc18h28/ma/sourcecode/shift_serializer.sv}[11Gelaborate $TOP_ENTITY[K
Running PRESTO HDLC

Statistics for case statements in always block at line 25 in file
	'/home/msc18h28/ma/sourcecode/shift_serializer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine shift_serializer line 75 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    State_SP_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Reg_SP_reg      | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Counter_SP_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/home/msc18h28/ma/synopsys/shift_serializer.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'shift_serializer'.
1
dc_shell> create_clock clk -period $CLK_PERIOD
1
dc_shell> compile_ultra -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.0 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'
Information: The register 'State_SP_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'shift_serializer'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'shift_serializer'. (DDB-72)
Information: The register 'Counter_SP_reg[6]' is a constant and will be removed. (OPT-1206)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     259.5      0.00       0.0       0.0                              8.4647
    0:00:09     259.5      0.00       0.0       0.0                              8.4647
    0:00:09     259.5      0.00       0.0       0.0                              8.4647
    0:00:09     259.5      0.00       0.0       0.0                              8.4647
Information: The register 'Counter_SP_reg[5]' is a constant and will be removed. (OPT-1206)

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
    0:00:10     251.4      0.00       0.0       0.0                              8.1768


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     251.4      0.00       0.0       0.0                              8.1768
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:10     251.1      0.00       0.0       0.0                              8.0424
    0:00:11     251.1      0.00       0.0       0.0                              8.0424
    0:00:11     251.1      0.00       0.0       0.0                              8.0424
    0:00:11     251.1      0.00       0.0       0.0                              8.0424
    0:00:11     251.1      0.00       0.0       0.0                              8.0424
    0:00:11     251.1      0.00       0.0       0.0                              8.0424
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
dc_shell> gui_start
dc_shell> Current design is 'shift_serializer'.
4.1
Current design is 'shift_serializer'.
dc_shell> Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/sdb/sc9_soi12s0_base_hvt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_svt/r0p0/sdb/sc9_soi12s0_base_svt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_uvt/r0p0/sdb/sc9_soi12s0_base_uvt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/sdb/io_gppr_soi12s0_t18_mv10_mv18_avt_pl.sdb'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/generic.sdb'
dc_shell> f[Kreport_area
 
****************************************
Report : area
Design : shift_serializer
Version: N-2017.09
Date   : Fri Dec 21 14:42:22 2018
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs (File: /home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db)

Number of ports:                           36
Number of nets:                           147
Number of cells:                          114
Number of combinational cells:             78
Number of sequential cells:                36
Number of macros/black boxes:               0
Number of buf/inv:                         32
Number of references:                      14

Combinational area:                 87.381000
Buf/Inv area:                       15.321600
Noncombinational area:             163.749607
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   251.130607
Total area:                 undefined
1
dc_shell> report_tiin[K[Kmin
Error: ambiguous command 'report_timin' matched 3 commands:
	(report_timing, report_timing_derate, report_timing_requirements) (CMD-006)
dc_shell> report_r[Ktimi
report_timing              report_timing_derate       report_timing_requirements 
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : shift_serializer
Version: N-2017.09
Date   : Fri Dec 21 14:42:34 2018
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: State_SP_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Counter_SP_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  State_SP_reg[0]/CK (DFFRPQ_X0P5M_A9TS)                0.0000     0.0000 r
  State_SP_reg[0]/Q (DFFRPQ_X0P5M_A9TS)                 0.2105     0.2105 f
  U153/Y (NOR2XB_X1M_A9TS)                              0.1746     0.3851 r
  U82/Y (INV_X1M_A9TS)                                  0.0557     0.4408 f
  U83/Y (NAND2_X0P5M_A9TS)                              0.0508     0.4917 r
  U152/Y (NOR2_X0P7A_A9TS)                              0.0289     0.5206 f
  U150/Y (AOI22_X0P7M_A9TS)                             0.0221     0.5426 r
  U149/Y (NAND2_X0P5M_A9TS)                             0.0186     0.5612 f
  Counter_SP_reg[1]/D (DFFRPQ_X0P5M_A9TS)               0.0000     0.5612 f
  data arrival time                                                0.5612

  clock clk (rise edge)                                 0.6500     0.6500
  clock network delay (ideal)                           0.0000     0.6500
  Counter_SP_reg[1]/CK (DFFRPQ_X0P5M_A9TS)              0.0000     0.6500 r
  library setup time                                   -0.0127     0.6373
  data required time                                               0.6373
  --------------------------------------------------------------------------
  data required time                                               0.6373
  data arrival time                                               -0.5612
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0761


1
dc_shell> reppo[K[Kort_power
report_power             report_power_calculation report_power_domain      report_power_gating      report_power_pin_info    report_power_switch      
dc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : shift_serializer
Version: N-2017.09
Date   : Fri Dec 21 14:42:42 2018
****************************************


Library(s) Used:

    sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs (File: /home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db)


Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top


Global Operating Voltage = 0.9  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  = 314.4166 uW   (94%)
  Net Switching Power  =  19.4011 uW    (6%)
                         ---------
Total Dynamic Power    = 333.8177 uW  (100%)

Cell Leakage Power     =   7.8501 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.2970        7.6517e-03            5.5411            0.3102  (  90.78%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.7450e-02        1.1749e-02            2.3091        3.1509e-02  (   9.22%)
--------------------------------------------------------------------------------------------------
Total              0.3144 mW     1.9401e-02 mW         7.8501 uW         0.3417 mW
1
dc_shell> source scripts/shift_serializer_synth.tcl 
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 25 in file
	'/home/msc18h28/ma/sourcecode/shift_serializer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine shift_serializer line 75 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    State_SP_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Reg_SP_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Counter_SP_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_elab.ddc'.
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'
Information: The register 'State_SP_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'shift_serializer'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'shift_serializer'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     152.0      0.00       0.0       0.0                              4.9618
    0:00:10     152.0      0.00       0.0       0.0                              4.9618
    0:00:10     152.0      0.00       0.0       0.0                              4.9618
    0:00:10     151.5      0.00       0.0       0.0                              4.9441

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
    0:00:10     151.5      0.00       0.0       0.0                              4.9441


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     151.5      0.00       0.0       0.0                              4.9441
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
  Global Optimization (Phase 74)
  Global Optimization (Phase 75)
  Global Optimization (Phase 76)
  Global Optimization (Phase 77)
  Global Optimization (Phase 78)
    0:00:10     151.5      0.00       0.0       0.0                              4.8792
    0:00:10     151.5      0.00       0.0       0.0                              4.8792
    0:00:10     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
    0:00:11     151.5      0.00       0.0       0.0                              4.8792
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
dc_shell> report_area
 
****************************************
Report : area
Design : shift_serializer
Version: N-2017.09
Date   : Fri Dec 21 14:44:20 2018
****************************************

Library(s) Used:

    sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs (File: /home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db)

Number of ports:                           22
Number of nets:                            90
Number of cells:                           71
Number of combinational cells:             49
Number of sequential cells:                22
Number of macros/black boxes:               0
Number of buf/inv:                         18
Number of references:                      11

Combinational area:                 51.471000
Buf/Inv area:                        8.618400
Noncombinational area:             100.069204
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   151.540204
Total area:                 undefined
1
dc_shell> report_a[Ktimi
report_timing              report_timing_derate       report_timing_requirements 
dc_shell> report_timing
report_timing              report_timing_derate       report_timing_requirements 
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : shift_serializer
Version: N-2017.09
Date   : Fri Dec 21 14:44:29 2018
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: State_SP_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Reg_SP_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  State_SP_reg_0_/CK (DFFRPQ_X0P5M_A9TS)                0.0000     0.0000 r
  State_SP_reg_0_/Q (DFFRPQ_X0P5M_A9TS)                 0.1530     0.1530 f
  U48/Y (NOR2_X0P7A_A9TS)                               0.1209     0.2739 r
  U85/Y (AOI222_X0P7M_A9TS)                             0.0549     0.3288 f
  U84/Y (INV_X0P8M_A9TS)                                0.0195     0.3482 r
  Reg_SP_reg_1_/D (DFFRPQ_X0P5M_A9TS)                   0.0000     0.3482 r
  data arrival time                                                0.3482

  clock clk (rise edge)                                 0.6500     0.6500
  clock network delay (ideal)                           0.0000     0.6500
  Reg_SP_reg_1_/CK (DFFRPQ_X0P5M_A9TS)                  0.0000     0.6500 r
  library setup time                                   -0.0263     0.6237
  data required time                                               0.6237
  --------------------------------------------------------------------------
  data required time                                               0.6237
  data arrival time                                               -0.3482
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2754


1
dc_shell> report_powr[K
report_power             report_power_calculation report_power_domain      report_power_gating      report_power_pin_info    report_power_switch      
dc_shell> report_power
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : shift_serializer
Version: N-2017.09
Date   : Fri Dec 21 14:44:50 2018
****************************************


Library(s) Used:

    sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs (File: /home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db)


Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top


Global Operating Voltage = 0.9  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  = 187.4276 uW   (95%)
  Net Switching Power  =  10.4978 uW    (5%)
                         ---------
Total Dynamic Power    = 197.9253 uW  (100%)

Cell Leakage Power     =   4.7368 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.1792        3.8720e-03            3.3644            0.1865  (  92.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  8.2068e-03        6.6258e-03            1.3724        1.6205e-02  (   8.00%)
--------------------------------------------------------------------------------------------------
Total              0.1874 mW     1.0498e-02 mW         4.7368 uW         0.2027 mW
1
dc_shell> source scr[11Greport_power[18Gtiming[18Garea[K[11Gsource scripts/shift_serializer_synth.tcl[11Greport_area[K[11Gsource scripts/shift_serializer_synth.tcl[11Greport_area[Ktiming[18Gpower[K[11Gsource scr[Kipts/shift_serializer_synth.tcl [K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[Kerializer_synth.tcl 
Removing design 'shift_serializer'
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/toplevel.sv
Compiling source file /home/msc18h28/ma/sourcecode/serializer.sv
Compiling source file /home/msc18h28/ma/sourcecode/Clock_divider.v
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/msc18h28/ma/sourcecode/toplevel.sv:20: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine toplevel line 27 in file
		'/home/msc18h28/ma/sourcecode/toplevel.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dataOut_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'toplevel'.
Information: Building the design 'Clock_divider'. (HDL-193)

Inferred memory devices in process
	in routine Clock_divider line 12 in file
		'/home/msc18h28/ma/sourcecode/Clock_divider.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      clkB_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'toplevel' with
	the parameters "32'h00000010,32'h00000004,0". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000010_00000004_0 line 24 in file
		'/home/msc18h28/ma/sourcecode/serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'Serializer_00000010_00000004_0' with
	the parameters "32'h00000008,32'h00000004,32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000008_00000004_00000001 line 24 in file
		'/home/msc18h28/ma/sourcecode/serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'Serializer_00000008_00000004_00000001' with
	the parameters "32'h00000004,32'h00000004,32'h00000002". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000004_00000004_00000002 line 24 in file
		'/home/msc18h28/ma/sourcecode/serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'Serializer_00000004_00000004_00000002' with
	the parameters "32'h00000002,32'h00000004,32'h00000003". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000002_00000004_00000003 line 24 in file
		'/home/msc18h28/ma/sourcecode/serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Writing ddc file 'DDC/Serializer_elab.ddc'.
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/Serializer_elab.ddc'.
Loaded 1 design.
Current design is 'toplevel'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Uniquified 4 instances of design 'Clock_divider'. (OPT-1056)
  Simplifying Design 'toplevel'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design toplevel has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Serializer_00000010_00000004_0'
  Processing 'Serializer_00000008_00000004_00000001'
  Processing 'toplevel'
  Processing 'Serializer_00000004_00000004_00000002'
  Processing 'Serializer_00000002_00000004_00000003'
  Processing 'Clock_divider_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     188.2      0.00       0.0       0.0                              6.5429
    0:00:09     188.2      0.00       0.0       0.0                              6.5429
    0:00:09     188.2      0.00       0.0       0.0                              6.5429
    0:00:09     188.2      0.00       0.0       0.0                              6.5429

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09     188.2      0.00       0.0       0.0                              6.5429
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
    0:00:10     188.2      0.00       0.0       0.0                              6.4998


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     188.2      0.00       0.0       0.0                              6.4998
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:10     188.2      0.00       0.0       0.0                              6.4956
    0:00:11     188.2      0.00       0.0       0.0                              6.4956
    0:00:11     188.2      0.00       0.0       0.0                              6.4956
    0:00:11     188.2      0.00       0.0       0.0                              6.4956
    0:00:11     188.2      0.00       0.0       0.0                              6.4956
    0:00:11     188.2      0.00       0.0       0.0                              6.4956
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/Serializer.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/Serializer_synth.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
dc_shell> gui_start 
dc_shell> Current design is 'toplevel'.
Current design is 'toplevel'.
dc_shell> report_tim
report_timing              report_timing_derate       report_timing_requirements 
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel
Version: N-2017.09
Date   : Fri Dec 21 14:46:25 2018
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: genblk1_0__Clock_divider/clkB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dataOut_SP_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  genblk1_0__Clock_divider/clkB_reg/CK (DFFRPQ_X0P5M_A9TS)
                                                        0.0000     0.0000 r
  genblk1_0__Clock_divider/clkB_reg/Q (DFFRPQ_X0P5M_A9TS)
                                                        0.1041     0.1041 f
  genblk1_0__Clock_divider/io_clkB (Clock_divider_3)    0.0000     0.1041 f
  Serializer/io_clk[1] (Serializer_00000010_00000004_0)
                                                        0.0000     0.1041 f
  Serializer/genblk1_Serializer/io_clk[1] (Serializer_00000008_00000004_00000001)
                                                        0.0000     0.1041 f
  Serializer/genblk1_Serializer/genblk1_Serializer/io_clk[1] (Serializer_00000004_00000004_00000002)
                                                        0.0000     0.1041 f
  Serializer/genblk1_Serializer/genblk1_Serializer/genblk1_Serializer/io_clk[1] (Serializer_00000002_00000004_00000003)
                                                        0.0000     0.1041 f
  Serializer/genblk1_Serializer/genblk1_Serializer/genblk1_Serializer/U4/Y (INV_X0P8M_A9TS)
                                                        0.0162     0.1203 r
  Serializer/genblk1_Serializer/genblk1_Serializer/genblk1_Serializer/U3/Y (AO22_X0P7M_A9TS)
                                                        0.0385     0.1588 r
  Serializer/genblk1_Serializer/genblk1_Serializer/genblk1_Serializer/io_dataOut (Serializer_00000002_00000004_00000003)
                                                        0.0000     0.1588 r
  Serializer/genblk1_Serializer/genblk1_Serializer/io_dataOut (Serializer_00000004_00000004_00000002)
                                                        0.0000     0.1588 r
  Serializer/genblk1_Serializer/io_dataOut (Serializer_00000008_00000004_00000001)
                                                        0.0000     0.1588 r
  Serializer/io_dataOut (Serializer_00000010_00000004_0)
                                                        0.0000     0.1588 r
  dataOut_SP_reg/D (DFFRPQ_X0P5M_A9TS)                  0.0000     0.1588 r
  data arrival time                                                0.1588

  clock clk (rise edge)                                 0.6500     0.6500
  clock network delay (ideal)                           0.0000     0.6500
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     0.6500 r
  library setup time                                   -0.0246     0.6254
  data required time                                               0.6254
  --------------------------------------------------------------------------
  data required time                                               0.6254
  data arrival time                                               -0.1588
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4666


1
dc_shell> report_area 
 
****************************************
Report : area
Design : toplevel
Version: N-2017.09
Date   : Fri Dec 21 14:46:49 2018
****************************************

Library(s) Used:

    sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs (File: /home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db)

Number of ports:                           79
Number of nets:                           136
Number of cells:                           66
Number of combinational cells:             23
Number of sequential cells:                35
Number of macros/black boxes:               0
Number of buf/inv:                          8
Number of references:                       6

Combinational area:                 28.967399
Buf/Inv area:                        3.830400
Noncombinational area:             159.201007
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   188.168406
Total area:                 undefined
1
dc_shell> report_power
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : toplevel
Version: N-2017.09
Date   : Fri Dec 21 14:47:12 2018
****************************************


Library(s) Used:

    sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs (File: /home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db)


Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top


Global Operating Voltage = 0.9  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =  29.2948 uW   (93%)
  Net Switching Power  =   2.1835 uW    (7%)
                         ---------
Total Dynamic Power    =  31.4782 uW  (100%)

Cell Leakage Power     =   5.9616 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.7554e-02        1.6963e-03            0.3129        1.9563e-02  (  52.25%)
sequential     1.1076e-02            0.0000            4.8368        1.5913e-02  (  42.50%)
combinational  6.6502e-04        4.8721e-04            0.8119        1.9641e-03  (   5.25%)
--------------------------------------------------------------------------------------------------
Total          2.9295e-02 mW     2.1835e-03 mW         5.9616 uW     3.7440e-02 mW
1
dc_shell> 