{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1518053925576 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digimon EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"digimon\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518053925592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518053925639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518053925639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518053925639 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518053925701 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518053925951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518053925951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518053925951 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1518053925951 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518053925951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518053925951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518053925951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518053925951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518053925951 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1518053925951 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518053925951 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { Clk } } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 29 0 0 } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518053926342 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vga_rgb\[0\] " "Pin Vga_rgb\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { Vga_rgb[0] } } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 31 0 0 } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_rgb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 4 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518053926342 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vga_rgb\[1\] " "Pin Vga_rgb\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { Vga_rgb[1] } } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 31 0 0 } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_rgb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518053926342 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vga_rgb\[2\] " "Pin Vga_rgb\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { Vga_rgb[2] } } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 31 0 0 } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_rgb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518053926342 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vga_rgb\[3\] " "Pin Vga_rgb\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { Vga_rgb[3] } } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 31 0 0 } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_rgb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518053926342 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vga_rgb\[4\] " "Pin Vga_rgb\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { Vga_rgb[4] } } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 31 0 0 } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_rgb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518053926342 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vga_rgb\[5\] " "Pin Vga_rgb\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { Vga_rgb[5] } } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 31 0 0 } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_rgb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518053926342 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vga_rgb\[6\] " "Pin Vga_rgb\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { Vga_rgb[6] } } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 31 0 0 } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_rgb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518053926342 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vga_rgb\[7\] " "Pin Vga_rgb\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { Vga_rgb[7] } } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 31 0 0 } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_rgb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518053926342 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vga_vsync " "Pin Vga_vsync not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { Vga_vsync } } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 32 0 0 } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518053926342 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vga_hsync " "Pin Vga_hsync not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { Vga_hsync } } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 33 0 0 } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vga_hsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518053926342 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rst " "Pin Rst not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.1/quartus/bin64/pin_planner.ppl" { Rst } } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 30 0 0 } } { "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518053926342 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1518053926342 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digimon.sdc " "Synopsys Design Constraints File file not found: 'digimon.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1518053926561 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1518053926561 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1518053926561 ""}
{ "Warning" "WSTA_SCC_LOOP" "137 " "Found combinational loop of 137 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~0\|dataa " "Node \"Add1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|cout " "Node \"Add1~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~2\|cin " "Node \"Add1~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~2\|combout " "Node \"Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~24\|datab " "Node \"Add1~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~24\|combout " "Node \"Add1~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~3\|dataa " "Node \"process_2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~3\|combout " "Node \"process_2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Vga_vsync_cnt\[15\]~0\|datab " "Node \"Vga_vsync_cnt\[15\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Vga_vsync_cnt\[15\]~0\|combout " "Node \"Vga_vsync_cnt\[15\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~38\|dataa " "Node \"Add1~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~38\|combout " "Node \"Add1~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~36\|dataa " "Node \"Add1~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~36\|combout " "Node \"Add1~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~38\|datab " "Node \"Add1~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~0\|dataa " "Node \"process_2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~0\|combout " "Node \"process_2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~2\|dataa " "Node \"process_2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~2\|combout " "Node \"process_2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Vga_vsync_cnt\[15\]~0\|datad " "Node \"Vga_vsync_cnt\[15\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~39\|dataa " "Node \"Add1~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~39\|combout " "Node \"Add1~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~34\|dataa " "Node \"Add1~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~34\|cout " "Node \"Add1~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~36\|cin " "Node \"Add1~36\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~34\|combout " "Node \"Add1~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~39\|datab " "Node \"Add1~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~0\|datab " "Node \"process_2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~40\|dataa " "Node \"Add1~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~40\|combout " "Node \"Add1~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~32\|dataa " "Node \"Add1~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~32\|cout " "Node \"Add1~32\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~34\|cin " "Node \"Add1~34\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~32\|combout " "Node \"Add1~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~40\|datab " "Node \"Add1~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~0\|datac " "Node \"process_2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~41\|dataa " "Node \"Add1~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~41\|combout " "Node \"Add1~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~30\|dataa " "Node \"Add1~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~30\|cout " "Node \"Add1~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~32\|cin " "Node \"Add1~32\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~30\|combout " "Node \"Add1~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~41\|datab " "Node \"Add1~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~0\|datad " "Node \"process_2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~42\|dataa " "Node \"Add1~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~42\|combout " "Node \"Add1~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~28\|dataa " "Node \"Add1~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~28\|cout " "Node \"Add1~28\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~30\|cin " "Node \"Add1~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~28\|combout " "Node \"Add1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~42\|datab " "Node \"Add1~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~1\|dataa " "Node \"process_2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~1\|combout " "Node \"process_2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~2\|datab " "Node \"process_2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~43\|dataa " "Node \"Add1~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~43\|combout " "Node \"Add1~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~26\|dataa " "Node \"Add1~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~26\|cout " "Node \"Add1~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~28\|cin " "Node \"Add1~28\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~26\|combout " "Node \"Add1~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~43\|datab " "Node \"Add1~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~1\|datab " "Node \"process_2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~22\|dataa " "Node \"Add1~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~22\|combout " "Node \"Add1~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~4\|datac " "Node \"process_2~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~4\|combout " "Node \"process_2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Vga_vsync_cnt\[15\]~0\|datac " "Node \"Vga_vsync_cnt\[15\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~20\|dataa " "Node \"Add1~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~20\|combout " "Node \"Add1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~22\|datab " "Node \"Add1~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~20\|cout " "Node \"Add1~20\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~26\|cin " "Node \"Add1~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~44\|dataa " "Node \"Add1~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~44\|combout " "Node \"Add1~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~18\|dataa " "Node \"Add1~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~18\|cout " "Node \"Add1~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~20\|cin " "Node \"Add1~20\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~18\|combout " "Node \"Add1~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~44\|datab " "Node \"Add1~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~1\|datac " "Node \"process_2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~45\|dataa " "Node \"Add1~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~45\|combout " "Node \"Add1~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~16\|dataa " "Node \"Add1~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~16\|cout " "Node \"Add1~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~18\|cin " "Node \"Add1~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~16\|combout " "Node \"Add1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~45\|datab " "Node \"Add1~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~1\|datad " "Node \"process_2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~23\|dataa " "Node \"Add1~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~23\|combout " "Node \"Add1~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~4\|datad " "Node \"process_2~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~14\|dataa " "Node \"Add1~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~14\|combout " "Node \"Add1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~23\|datab " "Node \"Add1~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~14\|cout " "Node \"Add1~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~16\|cin " "Node \"Add1~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~12\|dataa " "Node \"Add1~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~12\|combout " "Node \"Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~4\|datab " "Node \"process_2~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~10\|dataa " "Node \"Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~10\|combout " "Node \"Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~12\|datab " "Node \"Add1~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~10\|cout " "Node \"Add1~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~14\|cin " "Node \"Add1~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~13\|dataa " "Node \"Add1~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~13\|combout " "Node \"Add1~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~3\|datac " "Node \"process_2~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~8\|dataa " "Node \"Add1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~8\|combout " "Node \"Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~13\|datab " "Node \"Add1~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~8\|cout " "Node \"Add1~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~10\|cin " "Node \"Add1~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~46\|dataa " "Node \"Add1~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~46\|combout " "Node \"Add1~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~6\|dataa " "Node \"Add1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~6\|cout " "Node \"Add1~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~8\|cin " "Node \"Add1~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~6\|combout " "Node \"Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~46\|datab " "Node \"Add1~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~2\|datac " "Node \"process_2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~47\|dataa " "Node \"Add1~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~47\|combout " "Node \"Add1~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~4\|dataa " "Node \"Add1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~4\|cout " "Node \"Add1~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~6\|cin " "Node \"Add1~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~4\|combout " "Node \"Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~47\|datab " "Node \"Add1~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~2\|datad " "Node \"process_2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~24\|dataa " "Node \"Add1~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~25\|dataa " "Node \"Add1~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~25\|combout " "Node \"Add1~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "process_2~3\|datad " "Node \"process_2~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~2\|dataa " "Node \"Add1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~2\|cout " "Node \"Add1~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~4\|cin " "Node \"Add1~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|combout " "Node \"Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""} { "Warning" "WSTA_SCC_NODE" "Add1~25\|datab " "Node \"Add1~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926561 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1518053926561 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "137 " "Design contains combinational loop of 137 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1518053926576 ""}
{ "Warning" "WSTA_SCC_LOOP" "117 " "Found combinational loop of 117 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~0\|datab " "Node \"Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|cout " "Node \"Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cin " "Node \"Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datab " "Node \"Equal0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|combout " "Node \"Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|dataa " "Node \"Equal0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|combout " "Node \"Equal0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[15\]~7\|datab " "Node \"Vga_hsync_cnt\[15\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[15\]~7\|combout " "Node \"Vga_hsync_cnt\[15\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|dataa " "Node \"Add0~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|combout " "Node \"Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[15\]~7\|datac " "Node \"Vga_hsync_cnt\[15\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~1\|datac " "Node \"Vga_rgb~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~1\|combout " "Node \"Vga_rgb~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|datac " "Node \"Equal0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[14\]~8\|datab " "Node \"Vga_hsync_cnt\[14\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[14\]~8\|combout " "Node \"Vga_hsync_cnt\[14\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|dataa " "Node \"Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cout " "Node \"Add0~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|cin " "Node \"Add0~28\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|combout " "Node \"Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[14\]~8\|datac " "Node \"Vga_hsync_cnt\[14\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~1\|datad " "Node \"Vga_rgb~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[13\]~4\|datad " "Node \"Vga_hsync_cnt\[13\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[13\]~4\|combout " "Node \"Vga_hsync_cnt\[13\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~1\|datab " "Node \"Vga_rgb~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|datab " "Node \"Add0~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|combout " "Node \"Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~0\|datab " "Node \"Vga_rgb~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~0\|combout " "Node \"Vga_rgb~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~1\|dataa " "Node \"Vga_rgb~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|dataa " "Node \"Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cout " "Node \"Add0~24\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cin " "Node \"Add0~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|datab " "Node \"Add0~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|combout " "Node \"Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~0\|datac " "Node \"Vga_rgb~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|dataa " "Node \"Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cout " "Node \"Add0~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cin " "Node \"Add0~24\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|datab " "Node \"Add0~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|combout " "Node \"Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~0\|datad " "Node \"Vga_rgb~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|dataa " "Node \"Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cout " "Node \"Add0~20\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cin " "Node \"Add0~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|datab " "Node \"Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|combout " "Node \"Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~2\|dataa " "Node \"Vga_rgb~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~2\|combout " "Node \"Vga_rgb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|datab " "Node \"Equal0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|dataa " "Node \"Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cout " "Node \"Add0~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cin " "Node \"Add0~20\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|datab " "Node \"Add0~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|combout " "Node \"Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync~0\|datab " "Node \"Vga_hsync~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync~0\|combout " "Node \"Vga_hsync~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~2\|datab " "Node \"Vga_rgb~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|dataa " "Node \"Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cout " "Node \"Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cin " "Node \"Add0~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|datab " "Node \"Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|combout " "Node \"Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync~0\|datac " "Node \"Vga_hsync~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|dataa " "Node \"Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cout " "Node \"Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cin " "Node \"Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|datab " "Node \"Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|combout " "Node \"Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync~0\|datad " "Node \"Vga_hsync~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|dataa " "Node \"Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cout " "Node \"Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cin " "Node \"Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|datab " "Node \"Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|combout " "Node \"Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_rgb~2\|datad " "Node \"Vga_rgb~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|dataa " "Node \"Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cout " "Node \"Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cin " "Node \"Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|datab " "Node \"Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cout " "Node \"Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cin " "Node \"Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|combout " "Node \"Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|dataa " "Node \"Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|dataa " "Node \"Equal0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|combout " "Node \"Equal0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|datad " "Node \"Equal0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|datab " "Node \"Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cout " "Node \"Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cin " "Node \"Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|combout " "Node \"Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|dataa " "Node \"Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datad " "Node \"Equal0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|datab " "Node \"Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|combout " "Node \"Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|dataa " "Node \"Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|dataa " "Node \"Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cout " "Node \"Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cin " "Node \"Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datab " "Node \"Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cout " "Node \"Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cin " "Node \"Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[0\]~5\|datad " "Node \"Vga_hsync_cnt\[0\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[0\]~5\|combout " "Node \"Vga_hsync_cnt\[0\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datad " "Node \"Equal0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[0\]~5\|dataa " "Node \"Vga_hsync_cnt\[0\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[0\]~5_wirecell\|dataa " "Node \"Vga_hsync_cnt\[0\]~5_wirecell\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[0\]~5_wirecell\|combout " "Node \"Vga_hsync_cnt\[0\]~5_wirecell\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|dataa " "Node \"Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[1\]~6\|dataa " "Node \"Vga_hsync_cnt\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[1\]~6\|combout " "Node \"Vga_hsync_cnt\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datac " "Node \"Equal0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Vga_hsync_cnt\[1\]~6\|datad " "Node \"Vga_hsync_cnt\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|dataa " "Node \"Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053926576 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files (x86)/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 37 -1 0 } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 31 -1 0 } } { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1518053926576 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "117 " "Design contains combinational loop of 117 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1518053926576 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1518053926576 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1518053926576 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1518053926576 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1518053926576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518053926576 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518053926576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518053926576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518053926576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518053926576 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1518053926576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1518053926576 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518053926576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518053926576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1518053926592 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518053926592 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 2 10 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 2 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1518053926592 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1518053926592 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1518053926592 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1518053926592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1518053926592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1518053926592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1518053926592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1518053926592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1518053926592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1518053926592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1518053926592 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1518053926592 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1518053926592 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518053926592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518053927123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518053927186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518053927201 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518053927389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518053927389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518053927655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1518053927967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518053927967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518053928014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1518053928014 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1518053928014 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518053928014 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1518053928030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518053928092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518053928248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518053928358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518053928530 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518053928874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/output_files/digimon.fit.smsg " "Generated suppressed messages file C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/output_files/digimon.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518053929327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 262 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1317 " "Peak virtual memory: 1317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518053929811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 09:38:49 2018 " "Processing ended: Thu Feb 08 09:38:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518053929811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518053929811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518053929811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518053929811 ""}
