//
// Written by Synplify
// Product Version "Version 9.0.2"
// Program "Synplify Pro", Mapper "9.0.2, Build 136R"
// Sat May 31 11:12:50 2008
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "noname"
// file 1 "\c:\program files\synplicity\fpga_902\lib\vhd\std.vhd "
// file 2 "\c:\altera\work\maxii_picoblaze\vhdl\arithmatic.vhd "
// file 3 "\c:\program files\synplicity\fpga_902\lib\vhd\std1164.vhd "
// file 4 "\c:\program files\synplicity\fpga_902\lib\vhd\arith.vhd "
// file 5 "\c:\program files\synplicity\fpga_902\lib\vhd\unsigned.vhd "
// file 6 "\c:\altera\work\maxii_picoblaze\vhdl\carry_flag_logic.vhd "
// file 7 "\c:\altera\work\maxii_picoblaze\vhdl\flip.vhd "
// file 8 "\c:\altera\work\maxii_picoblaze\vhdl\interrupt_capture.vhd "
// file 9 "\c:\altera\work\maxii_picoblaze\vhdl\interrupt_logic.vhd "
// file 10 "\c:\altera\work\maxii_picoblaze\vhdl\io_strobe_logic.vhd "
// file 11 "\c:\program files\synplicity\fpga_902\lib\xilinx\unisim.vhd "
// file 12 "\c:\program files\synplicity\fpga_902\lib\vhdl_sim\synplify.vhd "
// file 13 "\c:\program files\synplicity\fpga_902\lib\vhd\synattr.vhd "
// file 14 "\c:\program files\synplicity\fpga_902\lib\xilinx\compatible_unisim.vhd "
// file 15 "\c:\altera\work\maxii_picoblaze\vhdl\logical_bus_processing.vhd "
// file 16 "\c:\altera\work\maxii_picoblaze\vhdl\program_counter.vhd "
// file 17 "\c:\altera\work\maxii_picoblaze\vhdl\register_and_flag_enable.vhd "
// file 18 "\c:\altera\work\maxii_picoblaze\vhdl\register_bank.vhd "
// file 19 "\c:\altera\work\maxii_picoblaze\vhdl\shift_rotate.vhd "
// file 20 "\c:\altera\work\maxii_picoblaze\vhdl\stack_counter.vhd "
// file 21 "\c:\altera\work\maxii_picoblaze\vhdl\stack_ram.vhd "
// file 22 "\c:\altera\work\maxii_picoblaze\vhdl\t_state_and_reset.vhd "
// file 23 "\c:\altera\work\maxii_picoblaze\vhdl\zero_flag_logic.vhd "
// file 24 "\c:\altera\work\maxii_picoblaze\vhdl\picoblaze.vhd "

// VQM4.1+ 
module IO_strobe_logic (
  instruction_c_0,
  reset_delay2,
  internal_T_state,
  un1_i_input_y_to_x_0_a2,
  read_strobe,
  count_value_1_sqmuxa_1,
  active_interrupt_pulse,
  un1_i_call_0_a2_1_x,
  clk_c,
  write_strobe
)
;
input instruction_c_0 ;
input reset_delay2 ;
input internal_T_state ;
input un1_i_input_y_to_x_0_a2 ;
output read_strobe ;
input count_value_1_sqmuxa_1 ;
input active_interrupt_pulse ;
input un1_i_call_0_a2_1_x ;
input clk_c ;
output write_strobe ;
wire instruction_c_0 ;
wire reset_delay2 ;
wire internal_T_state ;
wire un1_i_input_y_to_x_0_a2 ;
wire read_strobe ;
wire count_value_1_sqmuxa_1 ;
wire active_interrupt_pulse ;
wire un1_i_call_0_a2_1_x ;
wire clk_c ;
wire write_strobe ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:36
  maxii_lcell write_strobe_Z (
	.regout(write_strobe),
	.clk(clk_c),
	.dataa(instruction_c_0),
	.datab(un1_i_call_0_a2_1_x),
	.datac(active_interrupt_pulse),
	.datad(count_value_1_sqmuxa_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam write_strobe_Z.operation_mode="normal";
defparam write_strobe_Z.output_mode="reg_only";
defparam write_strobe_Z.lut_mask="0400";
defparam write_strobe_Z.synch_mode="off";
defparam write_strobe_Z.sum_lutc_input="datac";
// @10:49
  maxii_lcell read_strobe_Z (
	.regout(read_strobe),
	.clk(clk_c),
	.dataa(un1_i_input_y_to_x_0_a2),
	.datab(internal_T_state),
	.datac(reset_delay2),
	.datad(active_interrupt_pulse),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam read_strobe_Z.operation_mode="normal";
defparam read_strobe_Z.output_mode="reg_only";
defparam read_strobe_Z.lut_mask="0002";
defparam read_strobe_Z.synch_mode="off";
defparam read_strobe_Z.sum_lutc_input="datac";
endmodule /* IO_strobe_logic */

// VQM4.1+ 
module addsub8 (
  ramout_6_0,
  ramout_3_0,
  \bus_width_loop.6.mid_carry.carry_chain_13_u_s_0_0 ,
  \bus_width_loop.6.mid_carry.carry_chain_13_u_d_0 ,
  port_id_6,
  port_id_1,
  port_id_7,
  port_id_2,
  port_id_4,
  port_id_3,
  port_id_5,
  port_id_0,
  instruction_c_0,
  instruction_c_2,
  \bus_width_loop.0.pipeline_bit.Y_0 ,
  \bus_width_loop.1.pipeline_bit.Y_0 ,
  \bus_width_loop.2.pipeline_bit.Y_0 ,
  \bus_width_loop.3.pipeline_bit.Y_0 ,
  \bus_width_loop.4.pipeline_bit.Y_0 ,
  \bus_width_loop.5.pipeline_bit.Y_0 ,
  \bus_width_loop.6.pipeline_bit.Y_0 ,
  \bus_width_loop.7.pipeline_bit.Y_0 ,
  carry_out_d,
  g1_0_x,
  g2_4_x,
  g1_3_x,
  g1_2_x,
  g1_4_x,
  g2_3_x,
  g1_x,
  carry_in_bit_1_2_x2_i_x2_x,
  g1_1_x,
  clk_c
)
;
input ramout_6_0 ;
input ramout_3_0 ;
output \bus_width_loop.6.mid_carry.carry_chain_13_u_s_0_0  ;
output \bus_width_loop.6.mid_carry.carry_chain_13_u_d_0  ;
input port_id_6 ;
input port_id_1 ;
input port_id_7 ;
input port_id_2 ;
input port_id_4 ;
input port_id_3 ;
input port_id_5 ;
input port_id_0 ;
input instruction_c_0 ;
input instruction_c_2 ;
output \bus_width_loop.0.pipeline_bit.Y_0  ;
output \bus_width_loop.1.pipeline_bit.Y_0  ;
output \bus_width_loop.2.pipeline_bit.Y_0  ;
output \bus_width_loop.3.pipeline_bit.Y_0  ;
output \bus_width_loop.4.pipeline_bit.Y_0  ;
output \bus_width_loop.5.pipeline_bit.Y_0  ;
output \bus_width_loop.6.pipeline_bit.Y_0  ;
output \bus_width_loop.7.pipeline_bit.Y_0  ;
output carry_out_d ;
input g1_0_x ;
input g2_4_x ;
input g1_3_x ;
input g1_2_x ;
input g1_4_x ;
input g2_3_x ;
input g1_x ;
input carry_in_bit_1_2_x2_i_x2_x ;
input g1_1_x ;
input clk_c ;
wire ramout_6_0 ;
wire ramout_3_0 ;
wire \bus_width_loop.6.mid_carry.carry_chain_13_u_s_0_0  ;
wire \bus_width_loop.6.mid_carry.carry_chain_13_u_d_0  ;
wire port_id_6 ;
wire port_id_1 ;
wire port_id_7 ;
wire port_id_2 ;
wire port_id_4 ;
wire port_id_3 ;
wire port_id_5 ;
wire port_id_0 ;
wire instruction_c_0 ;
wire instruction_c_2 ;
wire \bus_width_loop.0.pipeline_bit.Y_0  ;
wire \bus_width_loop.1.pipeline_bit.Y_0  ;
wire \bus_width_loop.2.pipeline_bit.Y_0  ;
wire \bus_width_loop.3.pipeline_bit.Y_0  ;
wire \bus_width_loop.4.pipeline_bit.Y_0  ;
wire \bus_width_loop.5.pipeline_bit.Y_0  ;
wire \bus_width_loop.6.pipeline_bit.Y_0  ;
wire \bus_width_loop.7.pipeline_bit.Y_0  ;
wire carry_out_d ;
wire g1_0_x ;
wire g2_4_x ;
wire g1_3_x ;
wire g1_2_x ;
wire g1_4_x ;
wire g2_3_x ;
wire g1_x ;
wire carry_in_bit_1_2_x2_i_x2_x ;
wire g1_1_x ;
wire clk_c ;
wire [6:6] bus_width_loop_6_mid_carry_carry_chain_13_u_s;
wire [6:6] bus_width_loop_6_mid_carry_carry_chain_13_0_d;
wire [6:0] half_addsub_1_x;
wire [4:4] bus_width_loop_4_mid_carry_carry_chain_9_u_d_0;
wire [4:4] bus_width_loop_4_mid_carry_carry_chain_9_u_s_0_0_a2;
wire [2:2] bus_width_loop_2_mid_carry_carry_chain_5_0_d;
wire [4:4] half_addsub_1_i_x2_x;
wire [3:3] bus_width_loop_3_mid_carry_carry_chain_7_d;
wire [4:4] bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2;
wire [6:6] bus_width_loop_6_mid_carry_carry_chain_13_0_s_s;
wire [5:5] bus_width_loop_5_mid_carry_carry_chain_11_d_d;
wire [3:3] bus_width_loop_3_mid_carry_carry_chain_7_d_d;
wire [4:4] bus_width_loop_4_mid_carry_carry_chain_9_u_d;
wire [4:4] bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_x2;
wire g0_0_o2_3_x ;
wire g0_0_x2_4_1 ;
wire g0_0_x2_1_xx_mm_a ;
wire g0_0_1 ;
wire g0_0_o2_2_x ;
wire g0_0_o2_1 ;
wire g2_1_x ;
wire g0_0_o2_0_x ;
wire g0_0_o2_x ;
wire carry_out_d_d_d ;
wire carry_out_d_a ;
wire bus_width_loop_6_mid_carry_carry_chain_13_u_s_0_0 ;
wire bus_width_loop_6_mid_carry_carry_chain_13_u_d_0 ;
wire bus_width_loop_0_pipeline_bit_Y_0 ;
wire bus_width_loop_1_pipeline_bit_Y_0 ;
wire bus_width_loop_2_pipeline_bit_Y_0 ;
wire bus_width_loop_3_pipeline_bit_Y_0 ;
wire bus_width_loop_4_pipeline_bit_Y_0 ;
wire bus_width_loop_5_pipeline_bit_Y_0 ;
wire bus_width_loop_6_pipeline_bit_Y_0 ;
wire bus_width_loop_7_pipeline_bit_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @2:158
  maxii_lcell bus_width_loop_7_pipeline_bit_Y_7__Z (
	.regout(\bus_width_loop.7.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(g0_0_o2_3_x),
	.datab(bus_width_loop_6_mid_carry_carry_chain_13_u_s[6]),
	.datac(bus_width_loop_6_mid_carry_carry_chain_13_0_d[6]),
	.datad(g0_0_x2_4_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_7_pipeline_bit_Y_7__Z.operation_mode="normal";
defparam bus_width_loop_7_pipeline_bit_Y_7__Z.output_mode="reg_only";
defparam bus_width_loop_7_pipeline_bit_Y_7__Z.lut_mask="6a59";
defparam bus_width_loop_7_pipeline_bit_Y_7__Z.synch_mode="off";
defparam bus_width_loop_7_pipeline_bit_Y_7__Z.sum_lutc_input="datac";
// @2:158
  maxii_lcell bus_width_loop_6_pipeline_bit_Y_6__Z (
	.regout(\bus_width_loop.6.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(half_addsub_1_x[6]),
	.datab(g0_0_x2_1_xx_mm_a),
	.datac(bus_width_loop_6_mid_carry_carry_chain_13_0_d[6]),
	.datad(g0_0_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_6_pipeline_bit_Y_6__Z.operation_mode="normal";
defparam bus_width_loop_6_pipeline_bit_Y_6__Z.output_mode="reg_only";
defparam bus_width_loop_6_pipeline_bit_Y_6__Z.lut_mask="5a66";
defparam bus_width_loop_6_pipeline_bit_Y_6__Z.synch_mode="off";
defparam bus_width_loop_6_pipeline_bit_Y_6__Z.sum_lutc_input="datac";
// @2:158
  maxii_lcell bus_width_loop_5_pipeline_bit_Y_5__Z (
	.regout(\bus_width_loop.5.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(g0_0_o2_2_x),
	.datab(g0_0_x2_1_xx_mm_a),
	.datac(bus_width_loop_4_mid_carry_carry_chain_9_u_d_0[4]),
	.datad(bus_width_loop_4_mid_carry_carry_chain_9_u_s_0_0_a2[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_5_pipeline_bit_Y_5__Z.operation_mode="normal";
defparam bus_width_loop_5_pipeline_bit_Y_5__Z.output_mode="reg_only";
defparam bus_width_loop_5_pipeline_bit_Y_5__Z.lut_mask="665a";
defparam bus_width_loop_5_pipeline_bit_Y_5__Z.synch_mode="off";
defparam bus_width_loop_5_pipeline_bit_Y_5__Z.sum_lutc_input="datac";
// @2:158
  maxii_lcell bus_width_loop_4_pipeline_bit_Y_4__Z (
	.regout(\bus_width_loop.4.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(bus_width_loop_2_mid_carry_carry_chain_5_0_d[2]),
	.datab(half_addsub_1_i_x2_x[4]),
	.datac(bus_width_loop_3_mid_carry_carry_chain_7_d[3]),
	.datad(g0_0_o2_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_4_pipeline_bit_Y_4__Z.operation_mode="normal";
defparam bus_width_loop_4_pipeline_bit_Y_4__Z.output_mode="reg_only";
defparam bus_width_loop_4_pipeline_bit_Y_4__Z.lut_mask="c399";
defparam bus_width_loop_4_pipeline_bit_Y_4__Z.synch_mode="off";
defparam bus_width_loop_4_pipeline_bit_Y_4__Z.sum_lutc_input="datac";
// @2:158
  maxii_lcell bus_width_loop_3_pipeline_bit_Y_3__Z (
	.regout(\bus_width_loop.3.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(g1_1_x),
	.datab(g2_1_x),
	.datac(g0_0_o2_0_x),
	.datad(g0_0_x2_1_xx_mm_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_3_pipeline_bit_Y_3__Z.operation_mode="normal";
defparam bus_width_loop_3_pipeline_bit_Y_3__Z.output_mode="reg_only";
defparam bus_width_loop_3_pipeline_bit_Y_3__Z.lut_mask="36c6";
defparam bus_width_loop_3_pipeline_bit_Y_3__Z.synch_mode="off";
defparam bus_width_loop_3_pipeline_bit_Y_3__Z.sum_lutc_input="datac";
// @2:158
  maxii_lcell bus_width_loop_2_pipeline_bit_Y_2__Z (
	.regout(\bus_width_loop.2.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(g0_0_o2_0_x),
	.datad(g0_0_x2_1_xx_mm_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_2_pipeline_bit_Y_2__Z.operation_mode="normal";
defparam bus_width_loop_2_pipeline_bit_Y_2__Z.output_mode="reg_only";
defparam bus_width_loop_2_pipeline_bit_Y_2__Z.lut_mask="0ff0";
defparam bus_width_loop_2_pipeline_bit_Y_2__Z.synch_mode="off";
defparam bus_width_loop_2_pipeline_bit_Y_2__Z.sum_lutc_input="datac";
// @2:158
  maxii_lcell bus_width_loop_1_pipeline_bit_Y_1__Z (
	.regout(\bus_width_loop.1.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(carry_in_bit_1_2_x2_i_x2_x),
	.datab(g1_x),
	.datac(half_addsub_1_x[0]),
	.datad(g0_0_o2_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_1_pipeline_bit_Y_1__Z.operation_mode="normal";
defparam bus_width_loop_1_pipeline_bit_Y_1__Z.output_mode="reg_only";
defparam bus_width_loop_1_pipeline_bit_Y_1__Z.lut_mask="a35c";
defparam bus_width_loop_1_pipeline_bit_Y_1__Z.synch_mode="off";
defparam bus_width_loop_1_pipeline_bit_Y_1__Z.sum_lutc_input="datac";
// @2:158
  maxii_lcell bus_width_loop_0_pipeline_bit_Y_0__Z (
	.regout(\bus_width_loop.0.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_2),
	.datab(carry_in_bit_1_2_x2_i_x2_x),
	.datac(g1_x),
	.datad(port_id_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_0_pipeline_bit_Y_0__Z.operation_mode="normal";
defparam bus_width_loop_0_pipeline_bit_Y_0__Z.output_mode="reg_only";
defparam bus_width_loop_0_pipeline_bit_Y_0__Z.lut_mask="9669";
defparam bus_width_loop_0_pipeline_bit_Y_0__Z.synch_mode="off";
defparam bus_width_loop_0_pipeline_bit_Y_0__Z.sum_lutc_input="datac";
  maxii_lcell g0_0_1_cZ (
	.combout(g0_0_1),
	.clk(GND),
	.dataa(VCC),
	.datab(g0_0_o2_2_x),
	.datac(g0_0_o2_0_x),
	.datad(bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g0_0_1_cZ.operation_mode="normal";
defparam g0_0_1_cZ.output_mode="comb_only";
defparam g0_0_1_cZ.lut_mask="3fff";
defparam g0_0_1_cZ.synch_mode="off";
defparam g0_0_1_cZ.sum_lutc_input="datac";
  maxii_lcell g0_0_x2_4_1_cZ (
	.combout(g0_0_x2_4_1),
	.clk(GND),
	.dataa(VCC),
	.datab(g2_3_x),
	.datac(half_addsub_1_x[6]),
	.datad(g0_0_x2_1_xx_mm_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g0_0_x2_4_1_cZ.operation_mode="normal";
defparam g0_0_x2_4_1_cZ.output_mode="comb_only";
defparam g0_0_x2_4_1_cZ.lut_mask="03f3";
defparam g0_0_x2_4_1_cZ.synch_mode="off";
defparam g0_0_x2_4_1_cZ.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_6_mid_carry_carry_chain_13_0_s_s_6_ (
	.combout(bus_width_loop_6_mid_carry_carry_chain_13_0_s_s[6]),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(g1_4_x),
	.datac(port_id_5),
	.datad(g0_0_o2_0_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_6_mid_carry_carry_chain_13_0_s_s_6_.operation_mode="normal";
defparam bus_width_loop_6_mid_carry_carry_chain_13_0_s_s_6_.output_mode="comb_only";
defparam bus_width_loop_6_mid_carry_carry_chain_13_0_s_s_6_.lut_mask="9600";
defparam bus_width_loop_6_mid_carry_carry_chain_13_0_s_s_6_.synch_mode="off";
defparam bus_width_loop_6_mid_carry_carry_chain_13_0_s_s_6_.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_5_mid_carry_carry_chain_11_d_d_5_ (
	.combout(bus_width_loop_5_mid_carry_carry_chain_11_d_d[5]),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(g1_4_x),
	.datac(g1_1_x),
	.datad(port_id_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_5_mid_carry_carry_chain_11_d_d_5_.operation_mode="normal";
defparam bus_width_loop_5_mid_carry_carry_chain_11_d_d_5_.output_mode="comb_only";
defparam bus_width_loop_5_mid_carry_carry_chain_11_d_d_5_.lut_mask="d4e8";
defparam bus_width_loop_5_mid_carry_carry_chain_11_d_d_5_.synch_mode="off";
defparam bus_width_loop_5_mid_carry_carry_chain_11_d_d_5_.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_3_mid_carry_carry_chain_7_d_d_3_ (
	.combout(bus_width_loop_3_mid_carry_carry_chain_7_d_d[3]),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(g1_2_x),
	.datac(g1_1_x),
	.datad(port_id_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_3_mid_carry_carry_chain_7_d_d_3_.operation_mode="normal";
defparam bus_width_loop_3_mid_carry_carry_chain_7_d_d_3_.output_mode="comb_only";
defparam bus_width_loop_3_mid_carry_carry_chain_7_d_d_3_.lut_mask="d4e8";
defparam bus_width_loop_3_mid_carry_carry_chain_7_d_d_3_.synch_mode="off";
defparam bus_width_loop_3_mid_carry_carry_chain_7_d_d_3_.sum_lutc_input="datac";
// @2:150
  maxii_lcell half_addsub_1_i_x2_x_4_ (
	.combout(half_addsub_1_i_x2_x[4]),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(VCC),
	.datac(g1_3_x),
	.datad(port_id_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam half_addsub_1_i_x2_x_4_.operation_mode="normal";
defparam half_addsub_1_i_x2_x_4_.output_mode="comb_only";
defparam half_addsub_1_i_x2_x_4_.lut_mask="5aa5";
defparam half_addsub_1_i_x2_x_4_.synch_mode="off";
defparam half_addsub_1_i_x2_x_4_.sum_lutc_input="datac";
  maxii_lcell g2_1_x_cZ (
	.combout(g2_1_x),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(VCC),
	.datac(g1_2_x),
	.datad(port_id_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g2_1_x_cZ.operation_mode="normal";
defparam g2_1_x_cZ.output_mode="comb_only";
defparam g2_1_x_cZ.lut_mask="a55a";
defparam g2_1_x_cZ.synch_mode="off";
defparam g2_1_x_cZ.sum_lutc_input="datac";
  maxii_lcell g0_0_o2_0_x_cZ (
	.combout(g0_0_o2_0_x),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(VCC),
	.datac(g1_1_x),
	.datad(port_id_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g0_0_o2_0_x_cZ.operation_mode="normal";
defparam g0_0_o2_0_x_cZ.output_mode="comb_only";
defparam g0_0_o2_0_x_cZ.lut_mask="a55a";
defparam g0_0_o2_0_x_cZ.synch_mode="off";
defparam g0_0_o2_0_x_cZ.sum_lutc_input="datac";
// @2:150
  maxii_lcell half_addsub_1_x_0_ (
	.combout(half_addsub_1_x[0]),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(VCC),
	.datac(g1_x),
	.datad(port_id_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam half_addsub_1_x_0_.operation_mode="normal";
defparam half_addsub_1_x_0_.output_mode="comb_only";
defparam half_addsub_1_x_0_.lut_mask="a55a";
defparam half_addsub_1_x_0_.synch_mode="off";
defparam half_addsub_1_x_0_.sum_lutc_input="datac";
  maxii_lcell g0_0_o2_3_x_cZ (
	.combout(g0_0_o2_3_x),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(VCC),
	.datac(port_id_7),
	.datad(g2_4_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g0_0_o2_3_x_cZ.operation_mode="normal";
defparam g0_0_o2_3_x_cZ.output_mode="comb_only";
defparam g0_0_o2_3_x_cZ.lut_mask="a55a";
defparam g0_0_o2_3_x_cZ.synch_mode="off";
defparam g0_0_o2_3_x_cZ.sum_lutc_input="datac";
  maxii_lcell g0_0_o2_2_x_cZ (
	.combout(g0_0_o2_2_x),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(VCC),
	.datac(g1_4_x),
	.datad(port_id_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g0_0_o2_2_x_cZ.operation_mode="normal";
defparam g0_0_o2_2_x_cZ.output_mode="comb_only";
defparam g0_0_o2_2_x_cZ.lut_mask="a55a";
defparam g0_0_o2_2_x_cZ.synch_mode="off";
defparam g0_0_o2_2_x_cZ.sum_lutc_input="datac";
  maxii_lcell g0_0_o2_x_cZ (
	.combout(g0_0_o2_x),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(VCC),
	.datac(g1_0_x),
	.datad(port_id_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g0_0_o2_x_cZ.operation_mode="normal";
defparam g0_0_o2_x_cZ.output_mode="comb_only";
defparam g0_0_o2_x_cZ.lut_mask="a55a";
defparam g0_0_o2_x_cZ.synch_mode="off";
defparam g0_0_o2_x_cZ.sum_lutc_input="datac";
// @2:150
  maxii_lcell half_addsub_1_x_6_ (
	.combout(half_addsub_1_x[6]),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(VCC),
	.datac(g2_3_x),
	.datad(port_id_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam half_addsub_1_x_6_.operation_mode="normal";
defparam half_addsub_1_x_6_.output_mode="comb_only";
defparam half_addsub_1_x_6_.lut_mask="a55a";
defparam half_addsub_1_x_6_.synch_mode="off";
defparam half_addsub_1_x_6_.sum_lutc_input="datac";
  maxii_lcell g0_0_x2_1_xx_mm_a_cZ (
	.combout(g0_0_x2_1_xx_mm_a),
	.clk(GND),
	.dataa(carry_in_bit_1_2_x2_i_x2_x),
	.datab(g0_0_o2_x),
	.datac(half_addsub_1_x[0]),
	.datad(bus_width_loop_2_mid_carry_carry_chain_5_0_d[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g0_0_x2_1_xx_mm_a_cZ.operation_mode="normal";
defparam g0_0_x2_1_xx_mm_a_cZ.output_mode="comb_only";
defparam g0_0_x2_1_xx_mm_a_cZ.lut_mask="7f40";
defparam g0_0_x2_1_xx_mm_a_cZ.synch_mode="off";
defparam g0_0_x2_1_xx_mm_a_cZ.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_6_mid_carry_carry_chain_13_u_d_6_ (
	.combout(\bus_width_loop.6.mid_carry.carry_chain_13_u_d_0 ),
	.clk(GND),
	.dataa(VCC),
	.datab(g2_3_x),
	.datac(half_addsub_1_x[6]),
	.datad(g0_0_x2_1_xx_mm_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_d_6_.operation_mode="normal";
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_d_6_.output_mode="comb_only";
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_d_6_.lut_mask="fc0c";
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_d_6_.synch_mode="off";
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_d_6_.sum_lutc_input="datac";
  maxii_lcell g0_0_o2_1_cZ (
	.combout(g0_0_o2_1),
	.clk(GND),
	.dataa(g0_0_o2_x),
	.datab(half_addsub_1_x[0]),
	.datac(g2_1_x),
	.datad(g0_0_o2_0_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g0_0_o2_1_cZ.operation_mode="normal";
defparam g0_0_o2_1_cZ.output_mode="comb_only";
defparam g0_0_o2_1_cZ.lut_mask="8fff";
defparam g0_0_o2_1_cZ.synch_mode="off";
defparam g0_0_o2_1_cZ.sum_lutc_input="datac";
// @2:145
  maxii_lcell carry_out_d_cZ (
	.combout(carry_out_d),
	.clk(GND),
	.dataa(g0_0_o2_3_x),
	.datab(carry_out_d_d_d),
	.datac(g0_0_o2_2_x),
	.datad(carry_out_d_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam carry_out_d_cZ.operation_mode="normal";
defparam carry_out_d_cZ.output_mode="comb_only";
defparam carry_out_d_cZ.lut_mask="4cec";
defparam carry_out_d_cZ.synch_mode="off";
defparam carry_out_d_cZ.sum_lutc_input="datac";
// @2:145
  maxii_lcell carry_out_d_a_cZ (
	.combout(carry_out_d_a),
	.clk(GND),
	.dataa(VCC),
	.datab(g1_1_x),
	.datac(bus_width_loop_4_mid_carry_carry_chain_9_u_d[4]),
	.datad(bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam carry_out_d_a_cZ.operation_mode="normal";
defparam carry_out_d_a_cZ.output_mode="comb_only";
defparam carry_out_d_a_cZ.lut_mask="330f";
defparam carry_out_d_a_cZ.synch_mode="off";
defparam carry_out_d_a_cZ.sum_lutc_input="datac";
// @2:145
  maxii_lcell bus_width_loop_6_mid_carry_carry_chain_13_u_s_0_6_ (
	.combout(\bus_width_loop.6.mid_carry.carry_chain_13_u_s_0_0 ),
	.clk(GND),
	.dataa(g0_0_o2_3_x),
	.datab(half_addsub_1_x[6]),
	.datac(bus_width_loop_6_mid_carry_carry_chain_13_0_s_s[6]),
	.datad(bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_s_0_6_.operation_mode="normal";
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_s_0_6_.output_mode="comb_only";
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_s_0_6_.lut_mask="a222";
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_s_0_6_.synch_mode="off";
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_s_0_6_.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_4_mid_carry_carry_chain_9_u_d_0_4_ (
	.combout(bus_width_loop_4_mid_carry_carry_chain_9_u_d_0[4]),
	.clk(GND),
	.dataa(VCC),
	.datab(g1_1_x),
	.datac(bus_width_loop_4_mid_carry_carry_chain_9_u_d[4]),
	.datad(bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_d_0_4_.operation_mode="normal";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_d_0_4_.output_mode="comb_only";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_d_0_4_.lut_mask="ccf0";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_d_0_4_.synch_mode="off";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_d_0_4_.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_6_mid_carry_carry_chain_13_0_d_6_ (
	.combout(bus_width_loop_6_mid_carry_carry_chain_13_0_d[6]),
	.clk(GND),
	.dataa(g0_0_o2_2_x),
	.datab(bus_width_loop_4_mid_carry_carry_chain_9_u_d[4]),
	.datac(bus_width_loop_5_mid_carry_carry_chain_11_d_d[5]),
	.datad(bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_6_mid_carry_carry_chain_13_0_d_6_.operation_mode="normal";
defparam bus_width_loop_6_mid_carry_carry_chain_13_0_d_6_.output_mode="comb_only";
defparam bus_width_loop_6_mid_carry_carry_chain_13_0_d_6_.lut_mask="f0d8";
defparam bus_width_loop_6_mid_carry_carry_chain_13_0_d_6_.synch_mode="off";
defparam bus_width_loop_6_mid_carry_carry_chain_13_0_d_6_.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_2_mid_carry_carry_chain_5_0_d_2_ (
	.combout(bus_width_loop_2_mid_carry_carry_chain_5_0_d[2]),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(g1_0_x),
	.datac(g1_x),
	.datad(port_id_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_2_mid_carry_carry_chain_5_0_d_2_.operation_mode="normal";
defparam bus_width_loop_2_mid_carry_carry_chain_5_0_d_2_.output_mode="comb_only";
defparam bus_width_loop_2_mid_carry_carry_chain_5_0_d_2_.lut_mask="d4e8";
defparam bus_width_loop_2_mid_carry_carry_chain_5_0_d_2_.synch_mode="off";
defparam bus_width_loop_2_mid_carry_carry_chain_5_0_d_2_.sum_lutc_input="datac";
// @2:145
  maxii_lcell carry_out_d_d_d_cZ (
	.combout(carry_out_d_d_d),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(port_id_7),
	.datac(g1_4_x),
	.datad(g2_4_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam carry_out_d_d_d_cZ.operation_mode="normal";
defparam carry_out_d_d_d_cZ.output_mode="comb_only";
defparam carry_out_d_d_d_cZ.lut_mask="f660";
defparam carry_out_d_d_d_cZ.synch_mode="off";
defparam carry_out_d_d_d_cZ.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2_4_ (
	.combout(bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2[4]),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(g1_2_x),
	.datac(port_id_3),
	.datad(bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_x2[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2_4_.operation_mode="normal";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2_4_.output_mode="comb_only";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2_4_.lut_mask="1482";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2_4_.synch_mode="off";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2_4_.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_4_mid_carry_carry_chain_9_u_d_4_ (
	.combout(bus_width_loop_4_mid_carry_carry_chain_9_u_d[4]),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(g1_3_x),
	.datac(g1_2_x),
	.datad(port_id_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_d_4_.operation_mode="normal";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_d_4_.output_mode="comb_only";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_d_4_.lut_mask="d4e8";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_d_4_.synch_mode="off";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_d_4_.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_x2_4_ (
	.combout(bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_x2[4]),
	.clk(GND),
	.dataa(instruction_c_0),
	.datab(ramout_3_0),
	.datac(ramout_6_0),
	.datad(port_id_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_x2_4_.operation_mode="normal";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_x2_4_.output_mode="comb_only";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_x2_4_.lut_mask="1be4";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_x2_4_.synch_mode="off";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_x2_4_.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_3_mid_carry_carry_chain_7_d_3_ (
	.combout(bus_width_loop_3_mid_carry_carry_chain_7_d[3]),
	.clk(GND),
	.dataa(carry_in_bit_1_2_x2_i_x2_x),
	.datab(g2_1_x),
	.datac(g0_0_o2_0_x),
	.datad(bus_width_loop_3_mid_carry_carry_chain_7_d_d[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_3_mid_carry_carry_chain_7_d_3_.operation_mode="normal";
defparam bus_width_loop_3_mid_carry_carry_chain_7_d_3_.output_mode="comb_only";
defparam bus_width_loop_3_mid_carry_carry_chain_7_d_3_.lut_mask="7f40";
defparam bus_width_loop_3_mid_carry_carry_chain_7_d_3_.synch_mode="off";
defparam bus_width_loop_3_mid_carry_carry_chain_7_d_3_.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_6_mid_carry_carry_chain_13_u_s_6_ (
	.combout(bus_width_loop_6_mid_carry_carry_chain_13_u_s[6]),
	.clk(GND),
	.dataa(half_addsub_1_x[6]),
	.datab(g0_0_o2_2_x),
	.datac(g0_0_o2_0_x),
	.datad(bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_s_6_.operation_mode="normal";
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_s_6_.output_mode="comb_only";
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_s_6_.lut_mask="2aaa";
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_s_6_.synch_mode="off";
defparam bus_width_loop_6_mid_carry_carry_chain_13_u_s_6_.sum_lutc_input="datac";
// @2:137
  maxii_lcell bus_width_loop_4_mid_carry_carry_chain_9_u_s_0_0_a2_4_ (
	.combout(bus_width_loop_4_mid_carry_carry_chain_9_u_s_0_0_a2[4]),
	.clk(GND),
	.dataa(VCC),
	.datab(VCC),
	.datac(g0_0_o2_0_x),
	.datad(bus_width_loop_4_mid_carry_carry_chain_9_u_s_1_o2[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_0_0_a2_4_.operation_mode="normal";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_0_0_a2_4_.output_mode="comb_only";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_0_0_a2_4_.lut_mask="f000";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_0_0_a2_4_.synch_mode="off";
defparam bus_width_loop_4_mid_carry_carry_chain_9_u_s_0_0_a2_4_.sum_lutc_input="datac";
endmodule /* addsub8 */

// VQM4.1+ 
module arithmetic_process (
  \bus_width_loop.7.pipeline_bit.Y_0 ,
  \bus_width_loop.6.pipeline_bit.Y_0 ,
  \bus_width_loop.5.pipeline_bit.Y_0 ,
  \bus_width_loop.4.pipeline_bit.Y_0 ,
  \bus_width_loop.3.pipeline_bit.Y_0 ,
  \bus_width_loop.2.pipeline_bit.Y_0 ,
  \bus_width_loop.1.pipeline_bit.Y_0 ,
  \bus_width_loop.0.pipeline_bit.Y_0 ,
  port_id_0,
  port_id_5,
  port_id_3,
  port_id_4,
  port_id_2,
  port_id_7,
  port_id_1,
  port_id_6,
  ramout_3_0,
  ramout_6_0,
  instruction_c_0,
  instruction_c_1,
  instruction_c_2,
  g1_1_x,
  g1_x,
  g2_3_x,
  g1_4_x,
  g1_2_x,
  g1_3_x,
  g2_4_x,
  g1_0_x,
  carry_flag,
  clk_c,
  carry_out
)
;
output \bus_width_loop.7.pipeline_bit.Y_0  ;
output \bus_width_loop.6.pipeline_bit.Y_0  ;
output \bus_width_loop.5.pipeline_bit.Y_0  ;
output \bus_width_loop.4.pipeline_bit.Y_0  ;
output \bus_width_loop.3.pipeline_bit.Y_0  ;
output \bus_width_loop.2.pipeline_bit.Y_0  ;
output \bus_width_loop.1.pipeline_bit.Y_0  ;
output \bus_width_loop.0.pipeline_bit.Y_0  ;
input port_id_0 ;
input port_id_5 ;
input port_id_3 ;
input port_id_4 ;
input port_id_2 ;
input port_id_7 ;
input port_id_1 ;
input port_id_6 ;
input ramout_3_0 ;
input ramout_6_0 ;
input instruction_c_0 ;
input instruction_c_1 ;
input instruction_c_2 ;
input g1_1_x ;
input g1_x ;
input g2_3_x ;
input g1_4_x ;
input g1_2_x ;
input g1_3_x ;
input g2_4_x ;
input g1_0_x ;
input carry_flag ;
input clk_c ;
output carry_out ;
wire \bus_width_loop.7.pipeline_bit.Y_0  ;
wire \bus_width_loop.6.pipeline_bit.Y_0  ;
wire \bus_width_loop.5.pipeline_bit.Y_0  ;
wire \bus_width_loop.4.pipeline_bit.Y_0  ;
wire \bus_width_loop.3.pipeline_bit.Y_0  ;
wire \bus_width_loop.2.pipeline_bit.Y_0  ;
wire \bus_width_loop.1.pipeline_bit.Y_0  ;
wire \bus_width_loop.0.pipeline_bit.Y_0  ;
wire port_id_0 ;
wire port_id_5 ;
wire port_id_3 ;
wire port_id_4 ;
wire port_id_2 ;
wire port_id_7 ;
wire port_id_1 ;
wire port_id_6 ;
wire ramout_3_0 ;
wire ramout_6_0 ;
wire instruction_c_0 ;
wire instruction_c_1 ;
wire instruction_c_2 ;
wire g1_1_x ;
wire g1_x ;
wire g2_3_x ;
wire g1_4_x ;
wire g1_2_x ;
wire g1_3_x ;
wire g2_4_x ;
wire g1_0_x ;
wire carry_flag ;
wire clk_c ;
wire carry_out ;
wire [6:6] bus_width_loop_6_mid_carry_carry_chain_13_u_s_0;
wire [6:6] bus_width_loop_6_mid_carry_carry_chain_13_u_d;
wire carry_out_d ;
wire carry_in_bit_1_2_x2_i_x2_x ;
wire bus_width_loop_7_pipeline_bit_Y_0 ;
wire bus_width_loop_6_pipeline_bit_Y_0 ;
wire bus_width_loop_5_pipeline_bit_Y_0 ;
wire bus_width_loop_4_pipeline_bit_Y_0 ;
wire bus_width_loop_3_pipeline_bit_Y_0 ;
wire bus_width_loop_2_pipeline_bit_Y_0 ;
wire bus_width_loop_1_pipeline_bit_Y_0 ;
wire bus_width_loop_0_pipeline_bit_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @2:82
  maxii_lcell carry_out_Z (
	.regout(carry_out),
	.clk(clk_c),
	.dataa(instruction_c_2),
	.datab(bus_width_loop_6_mid_carry_carry_chain_13_u_s_0[6]),
	.datac(bus_width_loop_6_mid_carry_carry_chain_13_u_d[6]),
	.datad(carry_out_d),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam carry_out_Z.operation_mode="normal";
defparam carry_out_Z.output_mode="reg_only";
defparam carry_out_Z.lut_mask="596a";
defparam carry_out_Z.synch_mode="off";
defparam carry_out_Z.sum_lutc_input="datac";
// @2:58
  maxii_lcell carry_in_bit_1_2_x2_i_x2_x_cZ (
	.combout(carry_in_bit_1_2_x2_i_x2_x),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_2),
	.datac(carry_flag),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam carry_in_bit_1_2_x2_i_x2_x_cZ.operation_mode="normal";
defparam carry_in_bit_1_2_x2_i_x2_x_cZ.output_mode="comb_only";
defparam carry_in_bit_1_2_x2_i_x2_x_cZ.lut_mask="9393";
defparam carry_in_bit_1_2_x2_i_x2_x_cZ.synch_mode="off";
defparam carry_in_bit_1_2_x2_i_x2_x_cZ.sum_lutc_input="datac";
// @2:66
  addsub8 add_sub_module (
	.ramout_6_0(ramout_6_0),
	.ramout_3_0(ramout_3_0),
	.\bus_width_loop.6.mid_carry.carry_chain_13_u_s_0_0 (bus_width_loop_6_mid_carry_carry_chain_13_u_s_0[6]),
	.\bus_width_loop.6.mid_carry.carry_chain_13_u_d_0 (bus_width_loop_6_mid_carry_carry_chain_13_u_d[6]),
	.port_id_6(port_id_6),
	.port_id_1(port_id_1),
	.port_id_7(port_id_7),
	.port_id_2(port_id_2),
	.port_id_4(port_id_4),
	.port_id_3(port_id_3),
	.port_id_5(port_id_5),
	.port_id_0(port_id_0),
	.instruction_c_0(instruction_c_0),
	.instruction_c_2(instruction_c_2),
	.\bus_width_loop.0.pipeline_bit.Y_0 (\bus_width_loop.0.pipeline_bit.Y_0 ),
	.\bus_width_loop.1.pipeline_bit.Y_0 (\bus_width_loop.1.pipeline_bit.Y_0 ),
	.\bus_width_loop.2.pipeline_bit.Y_0 (\bus_width_loop.2.pipeline_bit.Y_0 ),
	.\bus_width_loop.3.pipeline_bit.Y_0 (\bus_width_loop.3.pipeline_bit.Y_0 ),
	.\bus_width_loop.4.pipeline_bit.Y_0 (\bus_width_loop.4.pipeline_bit.Y_0 ),
	.\bus_width_loop.5.pipeline_bit.Y_0 (\bus_width_loop.5.pipeline_bit.Y_0 ),
	.\bus_width_loop.6.pipeline_bit.Y_0 (\bus_width_loop.6.pipeline_bit.Y_0 ),
	.\bus_width_loop.7.pipeline_bit.Y_0 (\bus_width_loop.7.pipeline_bit.Y_0 ),
	.carry_out_d(carry_out_d),
	.g1_0_x(g1_0_x),
	.g2_4_x(g2_4_x),
	.g1_3_x(g1_3_x),
	.g1_2_x(g1_2_x),
	.g1_4_x(g1_4_x),
	.g2_3_x(g2_3_x),
	.g1_x(g1_x),
	.carry_in_bit_1_2_x2_i_x2_x(carry_in_bit_1_2_x2_i_x2_x),
	.g1_1_x(g1_1_x),
	.clk_c(clk_c)
);
endmodule /* arithmetic_process */

// VQM4.1+ 
module shift_rotate (
  ramout_3_2_0,
  ramout_6_2_0,
  ramout_3_i_m2_2_0,
  ramout_6_i_m2_2_0,
  ramout_3_i_m2_1_0,
  ramout_6_i_m2_1_0,
  ramout_3_i_m2_0_0,
  ramout_6_i_m2_0_0,
  ramout_3_i_m2_0,
  ramout_6_i_m2_0,
  ramout_3_1_0,
  ramout_6_1_0,
  ramout_3_0_0,
  ramout_6_0_0,
  ramout_3_0,
  ramout_6_0,
  \bus_width_loop.0.pipeline.Y_0 ,
  \bus_width_loop.1.pipeline.Y_0 ,
  \bus_width_loop.2.pipeline.Y_0 ,
  \bus_width_loop.3.pipeline.Y_0 ,
  \bus_width_loop.4.pipeline.Y_0 ,
  \bus_width_loop.5.pipeline.Y_0 ,
  \bus_width_loop.6.pipeline.Y_0 ,
  instruction_c_2,
  instruction_c_0,
  instruction_c_1,
  instruction_c_10,
  instruction_c_3,
  \bus_width_loop.7.pipeline.Y_0 ,
  shift_in_bit_i_m4_1_x,
  carry_flag,
  carry_out,
  g1_x,
  g1_0_x,
  g1_1_x,
  g1_2_x,
  g1_3_x,
  g1_4_x,
  g2_4_x,
  g2_3_x,
  clk_c
)
;
input ramout_3_2_0 ;
input ramout_6_2_0 ;
input ramout_3_i_m2_2_0 ;
input ramout_6_i_m2_2_0 ;
input ramout_3_i_m2_1_0 ;
input ramout_6_i_m2_1_0 ;
input ramout_3_i_m2_0_0 ;
input ramout_6_i_m2_0_0 ;
input ramout_3_i_m2_0 ;
input ramout_6_i_m2_0 ;
input ramout_3_1_0 ;
input ramout_6_1_0 ;
input ramout_3_0_0 ;
input ramout_6_0_0 ;
input ramout_3_0 ;
input ramout_6_0 ;
output \bus_width_loop.0.pipeline.Y_0  ;
output \bus_width_loop.1.pipeline.Y_0  ;
output \bus_width_loop.2.pipeline.Y_0  ;
output \bus_width_loop.3.pipeline.Y_0  ;
output \bus_width_loop.4.pipeline.Y_0  ;
output \bus_width_loop.5.pipeline.Y_0  ;
output \bus_width_loop.6.pipeline.Y_0  ;
input instruction_c_2 ;
input instruction_c_0 ;
input instruction_c_1 ;
input instruction_c_10 ;
input instruction_c_3 ;
output \bus_width_loop.7.pipeline.Y_0  ;
input shift_in_bit_i_m4_1_x ;
input carry_flag ;
output carry_out ;
output g1_x ;
output g1_0_x ;
output g1_1_x ;
output g1_2_x ;
output g1_3_x ;
output g1_4_x ;
output g2_4_x ;
output g2_3_x ;
input clk_c ;
wire ramout_3_2_0 ;
wire ramout_6_2_0 ;
wire ramout_3_i_m2_2_0 ;
wire ramout_6_i_m2_2_0 ;
wire ramout_3_i_m2_1_0 ;
wire ramout_6_i_m2_1_0 ;
wire ramout_3_i_m2_0_0 ;
wire ramout_6_i_m2_0_0 ;
wire ramout_3_i_m2_0 ;
wire ramout_6_i_m2_0 ;
wire ramout_3_1_0 ;
wire ramout_6_1_0 ;
wire ramout_3_0_0 ;
wire ramout_6_0_0 ;
wire ramout_3_0 ;
wire ramout_6_0 ;
wire \bus_width_loop.0.pipeline.Y_0  ;
wire \bus_width_loop.1.pipeline.Y_0  ;
wire \bus_width_loop.2.pipeline.Y_0  ;
wire \bus_width_loop.3.pipeline.Y_0  ;
wire \bus_width_loop.4.pipeline.Y_0  ;
wire \bus_width_loop.5.pipeline.Y_0  ;
wire \bus_width_loop.6.pipeline.Y_0  ;
wire instruction_c_2 ;
wire instruction_c_0 ;
wire instruction_c_1 ;
wire instruction_c_10 ;
wire instruction_c_3 ;
wire \bus_width_loop.7.pipeline.Y_0  ;
wire shift_in_bit_i_m4_1_x ;
wire carry_flag ;
wire carry_out ;
wire g1_x ;
wire g1_0_x ;
wire g1_1_x ;
wire g1_2_x ;
wire g1_3_x ;
wire g1_4_x ;
wire g2_4_x ;
wire g2_3_x ;
wire clk_c ;
wire shift_in_bit_i_m2 ;
wire shift_in_bit_i_m4_2_x ;
wire shift_in_bit_i_m2_c ;
wire bus_width_loop_0_pipeline_Y_0 ;
wire bus_width_loop_1_pipeline_Y_0 ;
wire bus_width_loop_2_pipeline_Y_0 ;
wire bus_width_loop_3_pipeline_Y_0 ;
wire bus_width_loop_4_pipeline_Y_0 ;
wire bus_width_loop_5_pipeline_Y_0 ;
wire bus_width_loop_6_pipeline_Y_0 ;
wire bus_width_loop_7_pipeline_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @19:64
  maxii_lcell bus_width_loop_7_pipeline_Y_7__Z (
	.regout(\bus_width_loop.7.pipeline.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_3),
	.datab(VCC),
	.datac(g2_3_x),
	.datad(shift_in_bit_i_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_7_pipeline_Y_7__Z.operation_mode="normal";
defparam bus_width_loop_7_pipeline_Y_7__Z.output_mode="reg_only";
defparam bus_width_loop_7_pipeline_Y_7__Z.lut_mask="fa50";
defparam bus_width_loop_7_pipeline_Y_7__Z.synch_mode="off";
defparam bus_width_loop_7_pipeline_Y_7__Z.sum_lutc_input="datac";
// @19:64
  maxii_lcell bus_width_loop_6_pipeline_Y_6__Z (
	.regout(\bus_width_loop.6.pipeline.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_3),
	.datab(VCC),
	.datac(g2_4_x),
	.datad(g1_4_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_6_pipeline_Y_6__Z.operation_mode="normal";
defparam bus_width_loop_6_pipeline_Y_6__Z.output_mode="reg_only";
defparam bus_width_loop_6_pipeline_Y_6__Z.lut_mask="f5a0";
defparam bus_width_loop_6_pipeline_Y_6__Z.synch_mode="off";
defparam bus_width_loop_6_pipeline_Y_6__Z.sum_lutc_input="datac";
// @19:64
  maxii_lcell bus_width_loop_5_pipeline_Y_5__Z (
	.regout(\bus_width_loop.5.pipeline.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_3),
	.datab(VCC),
	.datac(g1_3_x),
	.datad(g2_3_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_5_pipeline_Y_5__Z.operation_mode="normal";
defparam bus_width_loop_5_pipeline_Y_5__Z.output_mode="reg_only";
defparam bus_width_loop_5_pipeline_Y_5__Z.lut_mask="fa50";
defparam bus_width_loop_5_pipeline_Y_5__Z.synch_mode="off";
defparam bus_width_loop_5_pipeline_Y_5__Z.sum_lutc_input="datac";
// @19:64
  maxii_lcell bus_width_loop_4_pipeline_Y_4__Z (
	.regout(\bus_width_loop.4.pipeline.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_3),
	.datab(VCC),
	.datac(g1_2_x),
	.datad(g1_4_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_4_pipeline_Y_4__Z.operation_mode="normal";
defparam bus_width_loop_4_pipeline_Y_4__Z.output_mode="reg_only";
defparam bus_width_loop_4_pipeline_Y_4__Z.lut_mask="fa50";
defparam bus_width_loop_4_pipeline_Y_4__Z.synch_mode="off";
defparam bus_width_loop_4_pipeline_Y_4__Z.sum_lutc_input="datac";
// @19:64
  maxii_lcell bus_width_loop_3_pipeline_Y_3__Z (
	.regout(\bus_width_loop.3.pipeline.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_3),
	.datab(VCC),
	.datac(g1_3_x),
	.datad(g1_1_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_3_pipeline_Y_3__Z.operation_mode="normal";
defparam bus_width_loop_3_pipeline_Y_3__Z.output_mode="reg_only";
defparam bus_width_loop_3_pipeline_Y_3__Z.lut_mask="f5a0";
defparam bus_width_loop_3_pipeline_Y_3__Z.synch_mode="off";
defparam bus_width_loop_3_pipeline_Y_3__Z.sum_lutc_input="datac";
// @19:64
  maxii_lcell bus_width_loop_2_pipeline_Y_2__Z (
	.regout(\bus_width_loop.2.pipeline.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_3),
	.datab(VCC),
	.datac(g1_0_x),
	.datad(g1_2_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_2_pipeline_Y_2__Z.operation_mode="normal";
defparam bus_width_loop_2_pipeline_Y_2__Z.output_mode="reg_only";
defparam bus_width_loop_2_pipeline_Y_2__Z.lut_mask="fa50";
defparam bus_width_loop_2_pipeline_Y_2__Z.synch_mode="off";
defparam bus_width_loop_2_pipeline_Y_2__Z.sum_lutc_input="datac";
// @19:64
  maxii_lcell bus_width_loop_1_pipeline_Y_1__Z (
	.regout(\bus_width_loop.1.pipeline.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_3),
	.datab(VCC),
	.datac(g1_x),
	.datad(g1_1_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_1_pipeline_Y_1__Z.operation_mode="normal";
defparam bus_width_loop_1_pipeline_Y_1__Z.output_mode="reg_only";
defparam bus_width_loop_1_pipeline_Y_1__Z.lut_mask="fa50";
defparam bus_width_loop_1_pipeline_Y_1__Z.synch_mode="off";
defparam bus_width_loop_1_pipeline_Y_1__Z.sum_lutc_input="datac";
// @19:64
  maxii_lcell bus_width_loop_0_pipeline_Y_0__Z (
	.regout(\bus_width_loop.0.pipeline.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_3),
	.datab(VCC),
	.datac(g1_0_x),
	.datad(shift_in_bit_i_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_0_pipeline_Y_0__Z.operation_mode="normal";
defparam bus_width_loop_0_pipeline_Y_0__Z.output_mode="reg_only";
defparam bus_width_loop_0_pipeline_Y_0__Z.lut_mask="f5a0";
defparam bus_width_loop_0_pipeline_Y_0__Z.synch_mode="off";
defparam bus_width_loop_0_pipeline_Y_0__Z.sum_lutc_input="datac";
// @19:81
  maxii_lcell carry_out_Z (
	.regout(carry_out),
	.clk(clk_c),
	.dataa(instruction_c_3),
	.datab(g2_4_x),
	.datac(g1_x),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam carry_out_Z.operation_mode="normal";
defparam carry_out_Z.output_mode="reg_only";
defparam carry_out_Z.lut_mask="e4e4";
defparam carry_out_Z.synch_mode="off";
defparam carry_out_Z.sum_lutc_input="datac";
  maxii_lcell g1_1_x_cZ (
	.combout(g1_1_x),
	.clk(GND),
	.dataa(instruction_c_10),
	.datab(VCC),
	.datac(ramout_6_0),
	.datad(ramout_3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g1_1_x_cZ.operation_mode="normal";
defparam g1_1_x_cZ.output_mode="comb_only";
defparam g1_1_x_cZ.lut_mask="f5a0";
defparam g1_1_x_cZ.synch_mode="off";
defparam g1_1_x_cZ.sum_lutc_input="datac";
  maxii_lcell g1_3_x_cZ (
	.combout(g1_3_x),
	.clk(GND),
	.dataa(instruction_c_10),
	.datab(VCC),
	.datac(ramout_6_0_0),
	.datad(ramout_3_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g1_3_x_cZ.operation_mode="normal";
defparam g1_3_x_cZ.output_mode="comb_only";
defparam g1_3_x_cZ.lut_mask="f5a0";
defparam g1_3_x_cZ.synch_mode="off";
defparam g1_3_x_cZ.sum_lutc_input="datac";
  maxii_lcell g2_4_x_cZ (
	.combout(g2_4_x),
	.clk(GND),
	.dataa(instruction_c_10),
	.datab(VCC),
	.datac(ramout_6_1_0),
	.datad(ramout_3_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g2_4_x_cZ.operation_mode="normal";
defparam g2_4_x_cZ.output_mode="comb_only";
defparam g2_4_x_cZ.lut_mask="f5a0";
defparam g2_4_x_cZ.synch_mode="off";
defparam g2_4_x_cZ.sum_lutc_input="datac";
  maxii_lcell g1_4_x_cZ (
	.combout(g1_4_x),
	.clk(GND),
	.dataa(instruction_c_10),
	.datab(VCC),
	.datac(ramout_6_i_m2_0),
	.datad(ramout_3_i_m2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g1_4_x_cZ.operation_mode="normal";
defparam g1_4_x_cZ.output_mode="comb_only";
defparam g1_4_x_cZ.lut_mask="f5a0";
defparam g1_4_x_cZ.synch_mode="off";
defparam g1_4_x_cZ.sum_lutc_input="datac";
  maxii_lcell g2_3_x_cZ (
	.combout(g2_3_x),
	.clk(GND),
	.dataa(instruction_c_10),
	.datab(VCC),
	.datac(ramout_6_i_m2_0_0),
	.datad(ramout_3_i_m2_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g2_3_x_cZ.operation_mode="normal";
defparam g2_3_x_cZ.output_mode="comb_only";
defparam g2_3_x_cZ.lut_mask="f5a0";
defparam g2_3_x_cZ.synch_mode="off";
defparam g2_3_x_cZ.sum_lutc_input="datac";
  maxii_lcell g1_2_x_cZ (
	.combout(g1_2_x),
	.clk(GND),
	.dataa(instruction_c_10),
	.datab(VCC),
	.datac(ramout_6_i_m2_1_0),
	.datad(ramout_3_i_m2_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g1_2_x_cZ.operation_mode="normal";
defparam g1_2_x_cZ.output_mode="comb_only";
defparam g1_2_x_cZ.lut_mask="f5a0";
defparam g1_2_x_cZ.synch_mode="off";
defparam g1_2_x_cZ.sum_lutc_input="datac";
  maxii_lcell g1_0_x_cZ (
	.combout(g1_0_x),
	.clk(GND),
	.dataa(instruction_c_10),
	.datab(VCC),
	.datac(ramout_6_i_m2_2_0),
	.datad(ramout_3_i_m2_2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g1_0_x_cZ.operation_mode="normal";
defparam g1_0_x_cZ.output_mode="comb_only";
defparam g1_0_x_cZ.lut_mask="f5a0";
defparam g1_0_x_cZ.synch_mode="off";
defparam g1_0_x_cZ.sum_lutc_input="datac";
  maxii_lcell g1_x_cZ (
	.combout(g1_x),
	.clk(GND),
	.dataa(instruction_c_10),
	.datab(VCC),
	.datac(ramout_6_2_0),
	.datad(ramout_3_2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g1_x_cZ.operation_mode="normal";
defparam g1_x_cZ.output_mode="comb_only";
defparam g1_x_cZ.lut_mask="f5a0";
defparam g1_x_cZ.synch_mode="off";
defparam g1_x_cZ.sum_lutc_input="datac";
// @19:46
  maxii_lcell shift_in_bit_i_m4_2_x_cZ (
	.combout(shift_in_bit_i_m4_2_x),
	.clk(GND),
	.dataa(instruction_c_3),
	.datab(VCC),
	.datac(g2_4_x),
	.datad(g1_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam shift_in_bit_i_m4_2_x_cZ.operation_mode="normal";
defparam shift_in_bit_i_m4_2_x_cZ.output_mode="comb_only";
defparam shift_in_bit_i_m4_2_x_cZ.lut_mask="f5a0";
defparam shift_in_bit_i_m4_2_x_cZ.synch_mode="off";
defparam shift_in_bit_i_m4_2_x_cZ.sum_lutc_input="datac";
  maxii_lcell shift_in_bit_i_m2_cZ (
	.combout(shift_in_bit_i_m2),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(shift_in_bit_i_m4_2_x),
	.datad(shift_in_bit_i_m2_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam shift_in_bit_i_m2_cZ.operation_mode="normal";
defparam shift_in_bit_i_m2_cZ.output_mode="comb_only";
defparam shift_in_bit_i_m2_cZ.lut_mask="dda0";
defparam shift_in_bit_i_m2_cZ.synch_mode="off";
defparam shift_in_bit_i_m2_cZ.sum_lutc_input="datac";
  maxii_lcell shift_in_bit_i_m2_c_cZ (
	.combout(shift_in_bit_i_m2_c),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_2),
	.datac(carry_flag),
	.datad(shift_in_bit_i_m4_1_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam shift_in_bit_i_m2_c_cZ.operation_mode="normal";
defparam shift_in_bit_i_m2_c_cZ.output_mode="comb_only";
defparam shift_in_bit_i_m2_c_cZ.lut_mask="dc98";
defparam shift_in_bit_i_m2_c_cZ.synch_mode="off";
defparam shift_in_bit_i_m2_c_cZ.sum_lutc_input="datac";
endmodule /* shift_rotate */

// VQM4.1+ 
module logical_bus_processing (
  \bus_width_loop.0.pipeline_bit.Y_0 ,
  \bus_width_loop.1.pipeline_bit.Y_0 ,
  \bus_width_loop.2.pipeline_bit.Y_0 ,
  \bus_width_loop.3.pipeline_bit.Y_0 ,
  \bus_width_loop.4.pipeline_bit.Y_0 ,
  \bus_width_loop.5.pipeline_bit.Y_0 ,
  \bus_width_loop.6.pipeline_bit.Y_0 ,
  port_id_0,
  port_id_1,
  port_id_2,
  port_id_3,
  port_id_4,
  port_id_5,
  port_id_6,
  port_id_7,
  instruction_c_0,
  instruction_c_1,
  \bus_width_loop.7.pipeline_bit.Y_0 ,
  g1_x,
  g1_0_x,
  g1_1_x,
  g1_2_x,
  g1_3_x,
  g1_4_x,
  g2_3_x,
  g2_4_x,
  clk_c
)
;
output \bus_width_loop.0.pipeline_bit.Y_0  ;
output \bus_width_loop.1.pipeline_bit.Y_0  ;
output \bus_width_loop.2.pipeline_bit.Y_0  ;
output \bus_width_loop.3.pipeline_bit.Y_0  ;
output \bus_width_loop.4.pipeline_bit.Y_0  ;
output \bus_width_loop.5.pipeline_bit.Y_0  ;
output \bus_width_loop.6.pipeline_bit.Y_0  ;
input port_id_0 ;
input port_id_1 ;
input port_id_2 ;
input port_id_3 ;
input port_id_4 ;
input port_id_5 ;
input port_id_6 ;
input port_id_7 ;
input instruction_c_0 ;
input instruction_c_1 ;
output \bus_width_loop.7.pipeline_bit.Y_0  ;
input g1_x ;
input g1_0_x ;
input g1_1_x ;
input g1_2_x ;
input g1_3_x ;
input g1_4_x ;
input g2_3_x ;
input g2_4_x ;
input clk_c ;
wire \bus_width_loop.0.pipeline_bit.Y_0  ;
wire \bus_width_loop.1.pipeline_bit.Y_0  ;
wire \bus_width_loop.2.pipeline_bit.Y_0  ;
wire \bus_width_loop.3.pipeline_bit.Y_0  ;
wire \bus_width_loop.4.pipeline_bit.Y_0  ;
wire \bus_width_loop.5.pipeline_bit.Y_0  ;
wire \bus_width_loop.6.pipeline_bit.Y_0  ;
wire port_id_0 ;
wire port_id_1 ;
wire port_id_2 ;
wire port_id_3 ;
wire port_id_4 ;
wire port_id_5 ;
wire port_id_6 ;
wire port_id_7 ;
wire instruction_c_0 ;
wire instruction_c_1 ;
wire \bus_width_loop.7.pipeline_bit.Y_0  ;
wire g1_x ;
wire g1_0_x ;
wire g1_1_x ;
wire g1_2_x ;
wire g1_3_x ;
wire g1_4_x ;
wire g2_3_x ;
wire g2_4_x ;
wire clk_c ;
wire bus_width_loop_0_pipeline_bit_Y_0 ;
wire bus_width_loop_1_pipeline_bit_Y_0 ;
wire bus_width_loop_2_pipeline_bit_Y_0 ;
wire bus_width_loop_3_pipeline_bit_Y_0 ;
wire bus_width_loop_4_pipeline_bit_Y_0 ;
wire bus_width_loop_5_pipeline_bit_Y_0 ;
wire bus_width_loop_6_pipeline_bit_Y_0 ;
wire bus_width_loop_7_pipeline_bit_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @15:55
  maxii_lcell bus_width_loop_7_pipeline_bit_Y_7__Z (
	.regout(\bus_width_loop.7.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(port_id_7),
	.datad(g2_4_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_7_pipeline_bit_Y_7__Z.operation_mode="normal";
defparam bus_width_loop_7_pipeline_bit_Y_7__Z.output_mode="reg_only";
defparam bus_width_loop_7_pipeline_bit_Y_7__Z.lut_mask="7ab0";
defparam bus_width_loop_7_pipeline_bit_Y_7__Z.synch_mode="off";
defparam bus_width_loop_7_pipeline_bit_Y_7__Z.sum_lutc_input="datac";
// @15:55
  maxii_lcell bus_width_loop_6_pipeline_bit_Y_6__Z (
	.regout(\bus_width_loop.6.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_0),
	.datab(instruction_c_1),
	.datac(g2_3_x),
	.datad(port_id_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_6_pipeline_bit_Y_6__Z.operation_mode="normal";
defparam bus_width_loop_6_pipeline_bit_Y_6__Z.output_mode="reg_only";
defparam bus_width_loop_6_pipeline_bit_Y_6__Z.lut_mask="7dc0";
defparam bus_width_loop_6_pipeline_bit_Y_6__Z.synch_mode="off";
defparam bus_width_loop_6_pipeline_bit_Y_6__Z.sum_lutc_input="datac";
// @15:55
  maxii_lcell bus_width_loop_5_pipeline_bit_Y_5__Z (
	.regout(\bus_width_loop.5.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(g1_4_x),
	.datad(port_id_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_5_pipeline_bit_Y_5__Z.operation_mode="normal";
defparam bus_width_loop_5_pipeline_bit_Y_5__Z.output_mode="reg_only";
defparam bus_width_loop_5_pipeline_bit_Y_5__Z.lut_mask="7ba0";
defparam bus_width_loop_5_pipeline_bit_Y_5__Z.synch_mode="off";
defparam bus_width_loop_5_pipeline_bit_Y_5__Z.sum_lutc_input="datac";
// @15:55
  maxii_lcell bus_width_loop_4_pipeline_bit_Y_4__Z (
	.regout(\bus_width_loop.4.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(g1_3_x),
	.datad(port_id_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_4_pipeline_bit_Y_4__Z.operation_mode="normal";
defparam bus_width_loop_4_pipeline_bit_Y_4__Z.output_mode="reg_only";
defparam bus_width_loop_4_pipeline_bit_Y_4__Z.lut_mask="7ba0";
defparam bus_width_loop_4_pipeline_bit_Y_4__Z.synch_mode="off";
defparam bus_width_loop_4_pipeline_bit_Y_4__Z.sum_lutc_input="datac";
// @15:55
  maxii_lcell bus_width_loop_3_pipeline_bit_Y_3__Z (
	.regout(\bus_width_loop.3.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(g1_2_x),
	.datad(port_id_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_3_pipeline_bit_Y_3__Z.operation_mode="normal";
defparam bus_width_loop_3_pipeline_bit_Y_3__Z.output_mode="reg_only";
defparam bus_width_loop_3_pipeline_bit_Y_3__Z.lut_mask="7ba0";
defparam bus_width_loop_3_pipeline_bit_Y_3__Z.synch_mode="off";
defparam bus_width_loop_3_pipeline_bit_Y_3__Z.sum_lutc_input="datac";
// @15:55
  maxii_lcell bus_width_loop_2_pipeline_bit_Y_2__Z (
	.regout(\bus_width_loop.2.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(g1_1_x),
	.datad(port_id_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_2_pipeline_bit_Y_2__Z.operation_mode="normal";
defparam bus_width_loop_2_pipeline_bit_Y_2__Z.output_mode="reg_only";
defparam bus_width_loop_2_pipeline_bit_Y_2__Z.lut_mask="7ba0";
defparam bus_width_loop_2_pipeline_bit_Y_2__Z.synch_mode="off";
defparam bus_width_loop_2_pipeline_bit_Y_2__Z.sum_lutc_input="datac";
// @15:55
  maxii_lcell bus_width_loop_1_pipeline_bit_Y_1__Z (
	.regout(\bus_width_loop.1.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(g1_0_x),
	.datad(port_id_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_1_pipeline_bit_Y_1__Z.operation_mode="normal";
defparam bus_width_loop_1_pipeline_bit_Y_1__Z.output_mode="reg_only";
defparam bus_width_loop_1_pipeline_bit_Y_1__Z.lut_mask="7ba0";
defparam bus_width_loop_1_pipeline_bit_Y_1__Z.synch_mode="off";
defparam bus_width_loop_1_pipeline_bit_Y_1__Z.sum_lutc_input="datac";
// @15:55
  maxii_lcell bus_width_loop_0_pipeline_bit_Y_0__Z (
	.regout(\bus_width_loop.0.pipeline_bit.Y_0 ),
	.clk(clk_c),
	.dataa(instruction_c_0),
	.datab(instruction_c_1),
	.datac(g1_x),
	.datad(port_id_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_0_pipeline_bit_Y_0__Z.operation_mode="normal";
defparam bus_width_loop_0_pipeline_bit_Y_0__Z.output_mode="reg_only";
defparam bus_width_loop_0_pipeline_bit_Y_0__Z.lut_mask="7dc0";
defparam bus_width_loop_0_pipeline_bit_Y_0__Z.synch_mode="off";
defparam bus_width_loop_0_pipeline_bit_Y_0__Z.sum_lutc_input="datac";
endmodule /* logical_bus_processing */

// VQM4.1+ 
module T_state_and_Reset (
  reset_c,
  reset_delay2,
  clk_c,
  internal_T_state
)
;
input reset_c ;
output reset_delay2 ;
input clk_c ;
output internal_T_state ;
wire reset_c ;
wire reset_delay2 ;
wire clk_c ;
wire internal_T_state ;
wire reset_delay1 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @22:52
  maxii_lcell internal_T_state_Z (
	.regout(internal_T_state),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(reset_delay2),
	.datad(internal_T_state),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam internal_T_state_Z.operation_mode="normal";
defparam internal_T_state_Z.output_mode="reg_only";
defparam internal_T_state_Z.lut_mask="000f";
defparam internal_T_state_Z.synch_mode="off";
defparam internal_T_state_Z.sum_lutc_input="datac";
// @22:42
  maxii_lcell reset_delay2_Z (
	.regout(reset_delay2),
	.clk(clk_c),
	.dataa(reset_c),
	.datab(VCC),
	.datac(VCC),
	.datad(reset_delay1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam reset_delay2_Z.operation_mode="normal";
defparam reset_delay2_Z.output_mode="reg_only";
defparam reset_delay2_Z.lut_mask="ffaa";
defparam reset_delay2_Z.synch_mode="off";
defparam reset_delay2_Z.sum_lutc_input="datac";
// @22:34
  maxii_lcell reset_delay1_Z (
	.regout(reset_delay1),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(reset_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam reset_delay1_Z.operation_mode="normal";
defparam reset_delay1_Z.output_mode="reg_only";
defparam reset_delay1_Z.lut_mask="ff00";
defparam reset_delay1_Z.synch_mode="off";
defparam reset_delay1_Z.sum_lutc_input="datac";
endmodule /* T_state_and_Reset */

// VQM4.1+ 
module register_and_flag_enable (
  instruction_c_1,
  instruction_c_0,
  instruction_c_2,
  instruction_c_3,
  un1_i_shift_rotate_0_o2_x,
  arith_or_logical_valid,
  interrupt_enable_1_0_o2,
  returni_or_shift_valid,
  active_interrupt_pulse,
  un1_i_input_y_to_x_0_a2,
  g2,
  clk_c,
  register_write_valid
)
;
input instruction_c_1 ;
input instruction_c_0 ;
input instruction_c_2 ;
input instruction_c_3 ;
input un1_i_shift_rotate_0_o2_x ;
output arith_or_logical_valid ;
input interrupt_enable_1_0_o2 ;
output returni_or_shift_valid ;
input active_interrupt_pulse ;
input un1_i_input_y_to_x_0_a2 ;
output g2 ;
input clk_c ;
output register_write_valid ;
wire instruction_c_1 ;
wire instruction_c_0 ;
wire instruction_c_2 ;
wire instruction_c_3 ;
wire un1_i_shift_rotate_0_o2_x ;
wire arith_or_logical_valid ;
wire interrupt_enable_1_0_o2 ;
wire returni_or_shift_valid ;
wire active_interrupt_pulse ;
wire un1_i_input_y_to_x_0_a2 ;
wire g2 ;
wire clk_c ;
wire register_write_valid ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @17:57
  maxii_lcell register_write_valid_Z (
	.regout(register_write_valid),
	.clk(clk_c),
	.dataa(instruction_c_3),
	.datab(g2),
	.datac(un1_i_input_y_to_x_0_a2),
	.datad(active_interrupt_pulse),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam register_write_valid_Z.operation_mode="normal";
defparam register_write_valid_Z.output_mode="reg_only";
defparam register_write_valid_Z.lut_mask="00fd";
defparam register_write_valid_Z.synch_mode="off";
defparam register_write_valid_Z.sum_lutc_input="datac";
// @17:81
  maxii_lcell returni_or_shift_valid_Z (
	.regout(returni_or_shift_valid),
	.clk(clk_c),
	.dataa(instruction_c_2),
	.datab(g2),
	.datac(interrupt_enable_1_0_o2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam returni_or_shift_valid_Z.operation_mode="normal";
defparam returni_or_shift_valid_Z.output_mode="reg_only";
defparam returni_or_shift_valid_Z.lut_mask="cdcd";
defparam returni_or_shift_valid_Z.synch_mode="off";
defparam returni_or_shift_valid_Z.sum_lutc_input="datac";
// @17:71
  maxii_lcell arith_or_logical_valid_Z (
	.regout(arith_or_logical_valid),
	.clk(clk_c),
	.dataa(instruction_c_3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam arith_or_logical_valid_Z.operation_mode="normal";
defparam arith_or_logical_valid_Z.output_mode="reg_only";
defparam arith_or_logical_valid_Z.lut_mask="5555";
defparam arith_or_logical_valid_Z.synch_mode="off";
defparam arith_or_logical_valid_Z.sum_lutc_input="datac";
  maxii_lcell g2_cZ (
	.combout(g2),
	.clk(GND),
	.dataa(instruction_c_0),
	.datab(instruction_c_2),
	.datac(instruction_c_1),
	.datad(un1_i_shift_rotate_0_o2_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g2_cZ.operation_mode="normal";
defparam g2_cZ.output_mode="comb_only";
defparam g2_cZ.lut_mask="0010";
defparam g2_cZ.synch_mode="off";
defparam g2_cZ.sum_lutc_input="datac";
endmodule /* register_and_flag_enable */

// VQM4.1+ 
module carry_flag_logic (
  instruction_c_2,
  instruction_c_0,
  internal_T_state,
  returni_or_shift_valid,
  arith_or_logical_valid,
  carry_out_0,
  g2,
  carry_out,
  g0_i_o4,
  reset_delay2,
  shaddow_carry,
  un1_i_returni_0_o2,
  clk_c,
  carry_flag
)
;
input instruction_c_2 ;
input instruction_c_0 ;
input internal_T_state ;
input returni_or_shift_valid ;
input arith_or_logical_valid ;
input carry_out_0 ;
input g2 ;
input carry_out ;
output g0_i_o4 ;
input reset_delay2 ;
input shaddow_carry ;
input un1_i_returni_0_o2 ;
input clk_c ;
output carry_flag ;
wire instruction_c_2 ;
wire instruction_c_0 ;
wire internal_T_state ;
wire returni_or_shift_valid ;
wire arith_or_logical_valid ;
wire carry_out_0 ;
wire g2 ;
wire carry_out ;
wire g0_i_o4 ;
wire reset_delay2 ;
wire shaddow_carry ;
wire un1_i_returni_0_o2 ;
wire clk_c ;
wire carry_flag ;
wire g2_0 ;
wire carry_flag_0_0_a2_0_1_x ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @6:41
  maxii_lcell carry_flag_Z (
	.regout(carry_flag),
	.clk(clk_c),
	.dataa(un1_i_returni_0_o2),
	.datab(shaddow_carry),
	.datac(reset_delay2),
	.datad(g2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam carry_flag_Z.operation_mode="normal";
defparam carry_flag_Z.output_mode="reg_only";
defparam carry_flag_Z.lut_mask="ff04";
defparam carry_flag_Z.synch_mode="off";
defparam carry_flag_Z.sum_lutc_input="datac";
// @6:41
  maxii_lcell carry_flag_0_0_a2_0_1_x_cZ (
	.combout(carry_flag_0_0_a2_0_1_x),
	.clk(GND),
	.dataa(instruction_c_0),
	.datab(instruction_c_2),
	.datac(carry_out),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam carry_flag_0_0_a2_0_1_x_cZ.operation_mode="normal";
defparam carry_flag_0_0_a2_0_1_x_cZ.output_mode="comb_only";
defparam carry_flag_0_0_a2_0_1_x_cZ.lut_mask="2020";
defparam carry_flag_0_0_a2_0_1_x_cZ.synch_mode="off";
defparam carry_flag_0_0_a2_0_1_x_cZ.sum_lutc_input="datac";
  maxii_lcell g2_0_cZ (
	.combout(g2_0),
	.clk(GND),
	.dataa(g2),
	.datab(carry_out_0),
	.datac(reset_delay2),
	.datad(carry_flag_0_0_a2_0_1_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g2_0_cZ.operation_mode="normal";
defparam g2_0_cZ.output_mode="comb_only";
defparam g2_0_cZ.lut_mask="0f08";
defparam g2_0_cZ.synch_mode="off";
defparam g2_0_cZ.sum_lutc_input="datac";
  maxii_lcell g0_i_o4_cZ (
	.combout(g0_i_o4),
	.clk(GND),
	.dataa(arith_or_logical_valid),
	.datab(returni_or_shift_valid),
	.datac(internal_T_state),
	.datad(reset_delay2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g0_i_o4_cZ.operation_mode="normal";
defparam g0_i_o4_cZ.output_mode="comb_only";
defparam g0_i_o4_cZ.lut_mask="ffe0";
defparam g0_i_o4_cZ.synch_mode="off";
defparam g0_i_o4_cZ.sum_lutc_input="datac";
endmodule /* carry_flag_logic */

// VQM4.1+ 
module zero_flag_logic (
  g2_6_6,
  g2_6_5,
  g2_6_4,
  g2_6_3,
  data_zero_4,
  g2_6_2,
  g2_6_1,
  g2_6_0,
  g2_6,
  data_zero_5,
  g0_i_o4,
  zero_flag_0_i_m2,
  reset_delay2,
  clk_c,
  zero_flag
)
;
input g2_6_6 ;
input g2_6_5 ;
input g2_6_4 ;
input g2_6_3 ;
output data_zero_4 ;
input g2_6_2 ;
input g2_6_1 ;
input g2_6_0 ;
input g2_6 ;
output data_zero_5 ;
input g0_i_o4 ;
input zero_flag_0_i_m2 ;
input reset_delay2 ;
input clk_c ;
output zero_flag ;
wire g2_6_6 ;
wire g2_6_5 ;
wire g2_6_4 ;
wire g2_6_3 ;
wire data_zero_4 ;
wire g2_6_2 ;
wire g2_6_1 ;
wire g2_6_0 ;
wire g2_6 ;
wire data_zero_5 ;
wire g0_i_o4 ;
wire zero_flag_0_i_m2 ;
wire reset_delay2 ;
wire clk_c ;
wire zero_flag ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @23:49
  maxii_lcell zero_flag_Z (
	.regout(zero_flag),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(reset_delay2),
	.datad(zero_flag_0_i_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam zero_flag_Z.operation_mode="normal";
defparam zero_flag_Z.output_mode="reg_only";
defparam zero_flag_Z.lut_mask="0f00";
defparam zero_flag_Z.synch_mode="off";
defparam zero_flag_Z.sum_lutc_input="datac";
// @23:39
  maxii_lcell data_zero_5_cZ (
	.combout(data_zero_5),
	.clk(GND),
	.dataa(g2_6),
	.datab(g2_6_0),
	.datac(g2_6_1),
	.datad(g2_6_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam data_zero_5_cZ.operation_mode="normal";
defparam data_zero_5_cZ.output_mode="comb_only";
defparam data_zero_5_cZ.lut_mask="0001";
defparam data_zero_5_cZ.synch_mode="off";
defparam data_zero_5_cZ.sum_lutc_input="datac";
// @23:39
  maxii_lcell data_zero_4_cZ (
	.combout(data_zero_4),
	.clk(GND),
	.dataa(g2_6_3),
	.datab(g2_6_4),
	.datac(g2_6_5),
	.datad(g2_6_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam data_zero_4_cZ.operation_mode="normal";
defparam data_zero_4_cZ.output_mode="comb_only";
defparam data_zero_4_cZ.lut_mask="0001";
defparam data_zero_4_cZ.synch_mode="off";
defparam data_zero_4_cZ.sum_lutc_input="datac";
endmodule /* zero_flag_logic */

// VQM4.1+ 
module program_counter (
  \bus_width_loop.0.stack_ram_flop.Dout_0 ,
  \bus_width_loop.1.stack_ram_flop.Dout_0 ,
  \bus_width_loop.2.stack_ram_flop.Dout_0 ,
  \bus_width_loop.3.stack_ram_flop.Dout_0 ,
  \bus_width_loop.4.stack_ram_flop.Dout_0 ,
  \bus_width_loop.5.stack_ram_flop.Dout_0 ,
  \bus_width_loop.6.stack_ram_flop.Dout_0 ,
  \bus_width_loop.7.stack_ram_flop.Dout_0 ,
  instruction_c_12,
  instruction_c_14,
  instruction_c_0,
  instruction_c_1,
  instruction_c_2,
  instruction_c_3,
  instruction_c_4,
  instruction_c_5,
  instruction_c_6,
  instruction_c_7,
  instruction_c_8,
  instruction_c_10,
  count_value_0,
  count_value_1,
  count_value_2,
  count_value_3,
  count_value_4,
  count_value_5,
  count_value_6,
  count_value_7,
  internal_T_state,
  un1_i_call_0_a2_1_x,
  interrupt_enable_1_0_o2,
  un2_i_jump_0_a2_1,
  flag_condition_met_1_2_x2,
  count_value_1_sqmuxa_1,
  flag_condition_met_1_2_x2_x,
  active_interrupt_pulse,
  reset_delay2,
  clk_c
)
;
input \bus_width_loop.0.stack_ram_flop.Dout_0  ;
input \bus_width_loop.1.stack_ram_flop.Dout_0  ;
input \bus_width_loop.2.stack_ram_flop.Dout_0  ;
input \bus_width_loop.3.stack_ram_flop.Dout_0  ;
input \bus_width_loop.4.stack_ram_flop.Dout_0  ;
input \bus_width_loop.5.stack_ram_flop.Dout_0  ;
input \bus_width_loop.6.stack_ram_flop.Dout_0  ;
input \bus_width_loop.7.stack_ram_flop.Dout_0  ;
input instruction_c_12 ;
input instruction_c_14 ;
input instruction_c_0 ;
input instruction_c_1 ;
input instruction_c_2 ;
input instruction_c_3 ;
input instruction_c_4 ;
input instruction_c_5 ;
input instruction_c_6 ;
input instruction_c_7 ;
input instruction_c_8 ;
input instruction_c_10 ;
output count_value_0 ;
output count_value_1 ;
output count_value_2 ;
output count_value_3 ;
output count_value_4 ;
output count_value_5 ;
output count_value_6 ;
output count_value_7 ;
input internal_T_state ;
input un1_i_call_0_a2_1_x ;
input interrupt_enable_1_0_o2 ;
input un2_i_jump_0_a2_1 ;
input flag_condition_met_1_2_x2 ;
input count_value_1_sqmuxa_1 ;
input flag_condition_met_1_2_x2_x ;
input active_interrupt_pulse ;
input reset_delay2 ;
input clk_c ;
wire \bus_width_loop.0.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.1.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.2.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.3.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.4.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.5.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.6.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.7.stack_ram_flop.Dout_0  ;
wire instruction_c_12 ;
wire instruction_c_14 ;
wire instruction_c_0 ;
wire instruction_c_1 ;
wire instruction_c_2 ;
wire instruction_c_3 ;
wire instruction_c_4 ;
wire instruction_c_5 ;
wire instruction_c_6 ;
wire instruction_c_7 ;
wire instruction_c_8 ;
wire instruction_c_10 ;
wire count_value_0 ;
wire count_value_1 ;
wire count_value_2 ;
wire count_value_3 ;
wire count_value_4 ;
wire count_value_5 ;
wire count_value_6 ;
wire count_value_7 ;
wire internal_T_state ;
wire un1_i_call_0_a2_1_x ;
wire interrupt_enable_1_0_o2 ;
wire un2_i_jump_0_a2_1 ;
wire flag_condition_met_1_2_x2 ;
wire count_value_1_sqmuxa_1 ;
wire flag_condition_met_1_2_x2_x ;
wire active_interrupt_pulse ;
wire reset_delay2 ;
wire clk_c ;
wire [7:0] un1_stack_value_1_combout;
wire [7:0] un1_stack_value;
wire [7:0] un1_stack_value_0_x;
wire [0:0] un1_count_value_1_sqmuxa_combout;
wire [5:0] un1_stack_value_1_cout;
wire [0:0] un1_stack_value_1_a_cout;
wire g0_i_o4_6 ;
wire normal_count_1_0_x ;
wire move_group ;
wire select_load_value ;
wire normal_count_1_0 ;
wire bus_width_loop_0_stack_ram_flop_Dout_0 ;
wire bus_width_loop_1_stack_ram_flop_Dout_0 ;
wire bus_width_loop_2_stack_ram_flop_Dout_0 ;
wire bus_width_loop_3_stack_ram_flop_Dout_0 ;
wire bus_width_loop_4_stack_ram_flop_Dout_0 ;
wire bus_width_loop_5_stack_ram_flop_Dout_0 ;
wire bus_width_loop_6_stack_ram_flop_Dout_0 ;
wire bus_width_loop_7_stack_ram_flop_Dout_0 ;
wire N_1 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @16:51
  maxii_lcell count_value_7__Z (
	.regout(count_value_7),
	.clk(clk_c),
	.dataa(VCC),
	.datab(reset_delay2),
	.datac(active_interrupt_pulse),
	.datad(un1_stack_value_1_combout[7]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_value_7__Z.operation_mode="normal";
defparam count_value_7__Z.output_mode="reg_only";
defparam count_value_7__Z.lut_mask="f3f0";
defparam count_value_7__Z.synch_mode="off";
defparam count_value_7__Z.sum_lutc_input="datac";
// @16:51
  maxii_lcell count_value_6__Z (
	.regout(count_value_6),
	.clk(clk_c),
	.dataa(VCC),
	.datab(reset_delay2),
	.datac(active_interrupt_pulse),
	.datad(un1_stack_value_1_combout[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_value_6__Z.operation_mode="normal";
defparam count_value_6__Z.output_mode="reg_only";
defparam count_value_6__Z.lut_mask="f3f0";
defparam count_value_6__Z.synch_mode="off";
defparam count_value_6__Z.sum_lutc_input="datac";
// @16:51
  maxii_lcell count_value_5__Z (
	.regout(count_value_5),
	.clk(clk_c),
	.dataa(VCC),
	.datab(reset_delay2),
	.datac(active_interrupt_pulse),
	.datad(un1_stack_value_1_combout[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_value_5__Z.operation_mode="normal";
defparam count_value_5__Z.output_mode="reg_only";
defparam count_value_5__Z.lut_mask="f3f0";
defparam count_value_5__Z.synch_mode="off";
defparam count_value_5__Z.sum_lutc_input="datac";
// @16:51
  maxii_lcell count_value_4__Z (
	.regout(count_value_4),
	.clk(clk_c),
	.dataa(VCC),
	.datab(reset_delay2),
	.datac(active_interrupt_pulse),
	.datad(un1_stack_value_1_combout[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_value_4__Z.operation_mode="normal";
defparam count_value_4__Z.output_mode="reg_only";
defparam count_value_4__Z.lut_mask="f3f0";
defparam count_value_4__Z.synch_mode="off";
defparam count_value_4__Z.sum_lutc_input="datac";
// @16:51
  maxii_lcell count_value_3__Z (
	.regout(count_value_3),
	.clk(clk_c),
	.dataa(VCC),
	.datab(reset_delay2),
	.datac(active_interrupt_pulse),
	.datad(un1_stack_value_1_combout[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_value_3__Z.operation_mode="normal";
defparam count_value_3__Z.output_mode="reg_only";
defparam count_value_3__Z.lut_mask="f3f0";
defparam count_value_3__Z.synch_mode="off";
defparam count_value_3__Z.sum_lutc_input="datac";
// @16:51
  maxii_lcell count_value_2__Z (
	.regout(count_value_2),
	.clk(clk_c),
	.dataa(VCC),
	.datab(reset_delay2),
	.datac(active_interrupt_pulse),
	.datad(un1_stack_value_1_combout[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_value_2__Z.operation_mode="normal";
defparam count_value_2__Z.output_mode="reg_only";
defparam count_value_2__Z.lut_mask="f3f0";
defparam count_value_2__Z.synch_mode="off";
defparam count_value_2__Z.sum_lutc_input="datac";
// @16:51
  maxii_lcell count_value_1__Z (
	.regout(count_value_1),
	.clk(clk_c),
	.dataa(VCC),
	.datab(reset_delay2),
	.datac(active_interrupt_pulse),
	.datad(un1_stack_value_1_combout[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_value_1__Z.operation_mode="normal";
defparam count_value_1__Z.output_mode="reg_only";
defparam count_value_1__Z.lut_mask="f3f0";
defparam count_value_1__Z.synch_mode="off";
defparam count_value_1__Z.sum_lutc_input="datac";
// @16:51
  maxii_lcell count_value_0__Z (
	.regout(count_value_0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(reset_delay2),
	.datac(active_interrupt_pulse),
	.datad(un1_stack_value_1_combout[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_value_0__Z.operation_mode="normal";
defparam count_value_0__Z.output_mode="reg_only";
defparam count_value_0__Z.lut_mask="f3f0";
defparam count_value_0__Z.synch_mode="off";
defparam count_value_0__Z.sum_lutc_input="datac";
// @16:59
  maxii_lcell normal_count_1_0_x_cZ (
	.combout(normal_count_1_0_x),
	.clk(GND),
	.dataa(instruction_c_10),
	.datab(move_group),
	.datac(instruction_c_8),
	.datad(flag_condition_met_1_2_x2_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam normal_count_1_0_x_cZ.operation_mode="normal";
defparam normal_count_1_0_x_cZ.output_mode="comb_only";
defparam normal_count_1_0_x_cZ.lut_mask="b33b";
defparam normal_count_1_0_x_cZ.synch_mode="off";
defparam normal_count_1_0_x_cZ.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_5_ (
	.combout(un1_stack_value[5]),
	.clk(GND),
	.dataa(count_value_2),
	.datab(un1_stack_value_0_x[5]),
	.datac(count_value_1_sqmuxa_1),
	.datad(normal_count_1_0_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_5_.operation_mode="normal";
defparam un1_stack_value_5_.output_mode="comb_only";
defparam un1_stack_value_5_.lut_mask="accc";
defparam un1_stack_value_5_.synch_mode="off";
defparam un1_stack_value_5_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_1_ (
	.combout(un1_stack_value[1]),
	.clk(GND),
	.dataa(count_value_6),
	.datab(un1_stack_value_0_x[1]),
	.datac(count_value_1_sqmuxa_1),
	.datad(normal_count_1_0_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_1_.operation_mode="normal";
defparam un1_stack_value_1_.output_mode="comb_only";
defparam un1_stack_value_1_.lut_mask="accc";
defparam un1_stack_value_1_.synch_mode="off";
defparam un1_stack_value_1_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_4_ (
	.combout(un1_stack_value[4]),
	.clk(GND),
	.dataa(count_value_3),
	.datab(un1_stack_value_0_x[4]),
	.datac(count_value_1_sqmuxa_1),
	.datad(normal_count_1_0_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_4_.operation_mode="normal";
defparam un1_stack_value_4_.output_mode="comb_only";
defparam un1_stack_value_4_.lut_mask="accc";
defparam un1_stack_value_4_.synch_mode="off";
defparam un1_stack_value_4_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_3_ (
	.combout(un1_stack_value[3]),
	.clk(GND),
	.dataa(count_value_4),
	.datab(un1_stack_value_0_x[3]),
	.datac(count_value_1_sqmuxa_1),
	.datad(normal_count_1_0_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_3_.operation_mode="normal";
defparam un1_stack_value_3_.output_mode="comb_only";
defparam un1_stack_value_3_.lut_mask="accc";
defparam un1_stack_value_3_.synch_mode="off";
defparam un1_stack_value_3_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_7_ (
	.combout(un1_stack_value[7]),
	.clk(GND),
	.dataa(count_value_0),
	.datab(un1_stack_value_0_x[7]),
	.datac(count_value_1_sqmuxa_1),
	.datad(normal_count_1_0_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_7_.operation_mode="normal";
defparam un1_stack_value_7_.output_mode="comb_only";
defparam un1_stack_value_7_.lut_mask="accc";
defparam un1_stack_value_7_.synch_mode="off";
defparam un1_stack_value_7_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_6_ (
	.combout(un1_stack_value[6]),
	.clk(GND),
	.dataa(count_value_1),
	.datab(un1_stack_value_0_x[6]),
	.datac(count_value_1_sqmuxa_1),
	.datad(normal_count_1_0_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_6_.operation_mode="normal";
defparam un1_stack_value_6_.output_mode="comb_only";
defparam un1_stack_value_6_.lut_mask="accc";
defparam un1_stack_value_6_.synch_mode="off";
defparam un1_stack_value_6_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_2_ (
	.combout(un1_stack_value[2]),
	.clk(GND),
	.dataa(count_value_5),
	.datab(un1_stack_value_0_x[2]),
	.datac(count_value_1_sqmuxa_1),
	.datad(normal_count_1_0_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_2_.operation_mode="normal";
defparam un1_stack_value_2_.output_mode="comb_only";
defparam un1_stack_value_2_.lut_mask="accc";
defparam un1_stack_value_2_.synch_mode="off";
defparam un1_stack_value_2_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_0_x_0_ (
	.combout(un1_stack_value_0_x[0]),
	.clk(GND),
	.dataa(select_load_value),
	.datab(instruction_c_7),
	.datac(\bus_width_loop.7.stack_ram_flop.Dout_0 ),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_0_x_0_.operation_mode="normal";
defparam un1_stack_value_0_x_0_.output_mode="comb_only";
defparam un1_stack_value_0_x_0_.lut_mask="d8d8";
defparam un1_stack_value_0_x_0_.synch_mode="off";
defparam un1_stack_value_0_x_0_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_0_x_1_ (
	.combout(un1_stack_value_0_x[1]),
	.clk(GND),
	.dataa(select_load_value),
	.datab(instruction_c_6),
	.datac(VCC),
	.datad(\bus_width_loop.6.stack_ram_flop.Dout_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_0_x_1_.operation_mode="normal";
defparam un1_stack_value_0_x_1_.output_mode="comb_only";
defparam un1_stack_value_0_x_1_.lut_mask="dd88";
defparam un1_stack_value_0_x_1_.synch_mode="off";
defparam un1_stack_value_0_x_1_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_0_x_2_ (
	.combout(un1_stack_value_0_x[2]),
	.clk(GND),
	.dataa(select_load_value),
	.datab(instruction_c_5),
	.datac(VCC),
	.datad(\bus_width_loop.5.stack_ram_flop.Dout_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_0_x_2_.operation_mode="normal";
defparam un1_stack_value_0_x_2_.output_mode="comb_only";
defparam un1_stack_value_0_x_2_.lut_mask="dd88";
defparam un1_stack_value_0_x_2_.synch_mode="off";
defparam un1_stack_value_0_x_2_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_0_x_3_ (
	.combout(un1_stack_value_0_x[3]),
	.clk(GND),
	.dataa(select_load_value),
	.datab(instruction_c_4),
	.datac(VCC),
	.datad(\bus_width_loop.4.stack_ram_flop.Dout_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_0_x_3_.operation_mode="normal";
defparam un1_stack_value_0_x_3_.output_mode="comb_only";
defparam un1_stack_value_0_x_3_.lut_mask="dd88";
defparam un1_stack_value_0_x_3_.synch_mode="off";
defparam un1_stack_value_0_x_3_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_0_x_4_ (
	.combout(un1_stack_value_0_x[4]),
	.clk(GND),
	.dataa(select_load_value),
	.datab(instruction_c_3),
	.datac(VCC),
	.datad(\bus_width_loop.3.stack_ram_flop.Dout_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_0_x_4_.operation_mode="normal";
defparam un1_stack_value_0_x_4_.output_mode="comb_only";
defparam un1_stack_value_0_x_4_.lut_mask="dd88";
defparam un1_stack_value_0_x_4_.synch_mode="off";
defparam un1_stack_value_0_x_4_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_0_x_5_ (
	.combout(un1_stack_value_0_x[5]),
	.clk(GND),
	.dataa(select_load_value),
	.datab(instruction_c_2),
	.datac(VCC),
	.datad(\bus_width_loop.2.stack_ram_flop.Dout_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_0_x_5_.operation_mode="normal";
defparam un1_stack_value_0_x_5_.output_mode="comb_only";
defparam un1_stack_value_0_x_5_.lut_mask="dd88";
defparam un1_stack_value_0_x_5_.synch_mode="off";
defparam un1_stack_value_0_x_5_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_0_x_6_ (
	.combout(un1_stack_value_0_x[6]),
	.clk(GND),
	.dataa(select_load_value),
	.datab(instruction_c_1),
	.datac(VCC),
	.datad(\bus_width_loop.1.stack_ram_flop.Dout_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_0_x_6_.operation_mode="normal";
defparam un1_stack_value_0_x_6_.output_mode="comb_only";
defparam un1_stack_value_0_x_6_.lut_mask="dd88";
defparam un1_stack_value_0_x_6_.synch_mode="off";
defparam un1_stack_value_0_x_6_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_0_x_7_ (
	.combout(un1_stack_value_0_x[7]),
	.clk(GND),
	.dataa(select_load_value),
	.datab(instruction_c_0),
	.datac(VCC),
	.datad(\bus_width_loop.0.stack_ram_flop.Dout_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_0_x_7_.operation_mode="normal";
defparam un1_stack_value_0_x_7_.output_mode="comb_only";
defparam un1_stack_value_0_x_7_.lut_mask="dd88";
defparam un1_stack_value_0_x_7_.synch_mode="off";
defparam un1_stack_value_0_x_7_.sum_lutc_input="datac";
// @16:59
  maxii_lcell normal_count_1_0_cZ (
	.combout(normal_count_1_0),
	.clk(GND),
	.dataa(instruction_c_10),
	.datab(move_group),
	.datac(flag_condition_met_1_2_x2),
	.datad(count_value_1_sqmuxa_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam normal_count_1_0_cZ.operation_mode="normal";
defparam normal_count_1_0_cZ.output_mode="comb_only";
defparam normal_count_1_0_cZ.lut_mask="3b00";
defparam normal_count_1_0_cZ.synch_mode="off";
defparam normal_count_1_0_cZ.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_count_value_1_sqmuxa_0_ (
	.combout(un1_count_value_1_sqmuxa_combout[0]),
	.clk(GND),
	.dataa(instruction_c_14),
	.datab(un2_i_jump_0_a2_1),
	.datac(count_value_1_sqmuxa_1),
	.datad(normal_count_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_count_value_1_sqmuxa_0_.operation_mode="normal";
defparam un1_count_value_1_sqmuxa_0_.output_mode="comb_only";
defparam un1_count_value_1_sqmuxa_0_.lut_mask="ff40";
defparam un1_count_value_1_sqmuxa_0_.synch_mode="off";
defparam un1_count_value_1_sqmuxa_0_.sum_lutc_input="datac";
// @16:39
  maxii_lcell move_group_cZ (
	.combout(move_group),
	.clk(GND),
	.dataa(instruction_c_14),
	.datab(select_load_value),
	.datac(interrupt_enable_1_0_o2),
	.datad(un2_i_jump_0_a2_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam move_group_cZ.operation_mode="normal";
defparam move_group_cZ.output_mode="comb_only";
defparam move_group_cZ.lut_mask="ddcd";
defparam move_group_cZ.synch_mode="off";
defparam move_group_cZ.sum_lutc_input="datac";
// @16:39
  maxii_lcell select_load_value_cZ (
	.combout(select_load_value),
	.clk(GND),
	.dataa(instruction_c_14),
	.datab(instruction_c_12),
	.datac(un1_i_call_0_a2_1_x),
	.datad(un2_i_jump_0_a2_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam select_load_value_cZ.operation_mode="normal";
defparam select_load_value_cZ.output_mode="comb_only";
defparam select_load_value_cZ.lut_mask="aa80";
defparam select_load_value_cZ.synch_mode="off";
defparam select_load_value_cZ.sum_lutc_input="datac";
  maxii_lcell g0_i_o4_6_cZ (
	.combout(g0_i_o4_6),
	.clk(GND),
	.dataa(active_interrupt_pulse),
	.datab(reset_delay2),
	.datac(internal_T_state),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g0_i_o4_6_cZ.operation_mode="normal";
defparam g0_i_o4_6_cZ.output_mode="comb_only";
defparam g0_i_o4_6_cZ.lut_mask="efef";
defparam g0_i_o4_6_cZ.synch_mode="off";
defparam g0_i_o4_6_cZ.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_0_ (
	.combout(un1_stack_value[0]),
	.clk(GND),
	.dataa(VCC),
	.datab(count_value_7),
	.datac(un1_stack_value_0_x[0]),
	.datad(normal_count_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_0_.operation_mode="normal";
defparam un1_stack_value_0_.output_mode="comb_only";
defparam un1_stack_value_0_.lut_mask="ccf0";
defparam un1_stack_value_0_.synch_mode="off";
defparam un1_stack_value_0_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_1_7_ (
	.combout(un1_stack_value_1_combout[7]),
	.clk(GND),
	.dataa(un1_stack_value[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_stack_value_1_cout[5]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_1_7_.cin_used="true";
defparam un1_stack_value_1_7_.operation_mode="normal";
defparam un1_stack_value_1_7_.output_mode="comb_only";
defparam un1_stack_value_1_7_.lut_mask="5a5a";
defparam un1_stack_value_1_7_.synch_mode="off";
defparam un1_stack_value_1_7_.sum_lutc_input="cin";
// @16:52
  maxii_lcell un1_stack_value_1_6_ (
	.combout(un1_stack_value_1_combout[6]),
	.clk(GND),
	.dataa(un1_stack_value[2]),
	.datab(un1_stack_value[1]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_stack_value_1_cout[4]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_1_6_.cin_used="true";
defparam un1_stack_value_1_6_.operation_mode="normal";
defparam un1_stack_value_1_6_.output_mode="comb_only";
defparam un1_stack_value_1_6_.lut_mask="6c6c";
defparam un1_stack_value_1_6_.synch_mode="off";
defparam un1_stack_value_1_6_.sum_lutc_input="cin";
// @16:52
  maxii_lcell un1_stack_value_1_5_ (
	.combout(un1_stack_value_1_combout[5]),
	.cout(un1_stack_value_1_cout[5]),
	.clk(GND),
	.dataa(un1_stack_value[2]),
	.datab(un1_stack_value[1]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_stack_value_1_cout[3]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_1_5_.cin_used="true";
defparam un1_stack_value_1_5_.operation_mode="arithmetic";
defparam un1_stack_value_1_5_.output_mode="comb_only";
defparam un1_stack_value_1_5_.lut_mask="5a80";
defparam un1_stack_value_1_5_.synch_mode="off";
defparam un1_stack_value_1_5_.sum_lutc_input="cin";
// @16:52
  maxii_lcell un1_stack_value_1_4_ (
	.combout(un1_stack_value_1_combout[4]),
	.cout(un1_stack_value_1_cout[4]),
	.clk(GND),
	.dataa(un1_stack_value[4]),
	.datab(un1_stack_value[3]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_stack_value_1_cout[2]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_1_4_.cin_used="true";
defparam un1_stack_value_1_4_.operation_mode="arithmetic";
defparam un1_stack_value_1_4_.output_mode="comb_only";
defparam un1_stack_value_1_4_.lut_mask="6c80";
defparam un1_stack_value_1_4_.synch_mode="off";
defparam un1_stack_value_1_4_.sum_lutc_input="cin";
// @16:52
  maxii_lcell un1_stack_value_1_3_ (
	.combout(un1_stack_value_1_combout[3]),
	.cout(un1_stack_value_1_cout[3]),
	.clk(GND),
	.dataa(un1_stack_value[4]),
	.datab(un1_stack_value[3]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_stack_value_1_cout[1]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_1_3_.cin_used="true";
defparam un1_stack_value_1_3_.operation_mode="arithmetic";
defparam un1_stack_value_1_3_.output_mode="comb_only";
defparam un1_stack_value_1_3_.lut_mask="5a80";
defparam un1_stack_value_1_3_.synch_mode="off";
defparam un1_stack_value_1_3_.sum_lutc_input="cin";
// @16:52
  maxii_lcell un1_stack_value_1_2_ (
	.combout(un1_stack_value_1_combout[2]),
	.cout(un1_stack_value_1_cout[2]),
	.clk(GND),
	.dataa(un1_stack_value[6]),
	.datab(un1_stack_value[5]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_stack_value_1_cout[0]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_1_2_.cin_used="true";
defparam un1_stack_value_1_2_.operation_mode="arithmetic";
defparam un1_stack_value_1_2_.output_mode="comb_only";
defparam un1_stack_value_1_2_.lut_mask="6c80";
defparam un1_stack_value_1_2_.synch_mode="off";
defparam un1_stack_value_1_2_.sum_lutc_input="cin";
// @16:52
  maxii_lcell un1_stack_value_1_1_ (
	.combout(un1_stack_value_1_combout[1]),
	.cout(un1_stack_value_1_cout[1]),
	.clk(GND),
	.dataa(un1_stack_value[6]),
	.datab(un1_stack_value[5]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_stack_value_1_a_cout[0]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_1_1_.cin_used="true";
defparam un1_stack_value_1_1_.operation_mode="arithmetic";
defparam un1_stack_value_1_1_.output_mode="comb_only";
defparam un1_stack_value_1_1_.lut_mask="5a80";
defparam un1_stack_value_1_1_.synch_mode="off";
defparam un1_stack_value_1_1_.sum_lutc_input="cin";
// @16:52
  maxii_lcell un1_stack_value_1_a_0_ (
	.combout(N_1),
	.cout(un1_stack_value_1_a_cout[0]),
	.clk(GND),
	.dataa(un1_count_value_1_sqmuxa_combout[0]),
	.datab(un1_stack_value[7]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_1_a_0_.operation_mode="arithmetic";
defparam un1_stack_value_1_a_0_.output_mode="comb_only";
defparam un1_stack_value_1_a_0_.lut_mask="0088";
defparam un1_stack_value_1_a_0_.synch_mode="off";
defparam un1_stack_value_1_a_0_.sum_lutc_input="datac";
// @16:52
  maxii_lcell un1_stack_value_1_0_ (
	.combout(un1_stack_value_1_combout[0]),
	.cout(un1_stack_value_1_cout[0]),
	.clk(GND),
	.dataa(un1_count_value_1_sqmuxa_combout[0]),
	.datab(un1_stack_value[7]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_stack_value_1_0_.operation_mode="arithmetic";
defparam un1_stack_value_1_0_.output_mode="comb_only";
defparam un1_stack_value_1_0_.lut_mask="6688";
defparam un1_stack_value_1_0_.synch_mode="off";
defparam un1_stack_value_1_0_.sum_lutc_input="datac";
endmodule /* program_counter */

// VQM4.1+ 
module ram_Nx1 (
  ramout_6_0_0,
  ramout_3_0_0,
  ramout_3_0,
  ramout_6_0,
  \bus_width_loop.0.pipeline_bit.Y_0_0 ,
  \bus_width_loop.0.pipeline_bit.Y_0 ,
  instruction_c_0,
  instruction_c_1,
  instruction_c_4,
  instruction_c_10,
  instruction_c_8,
  instruction_c_3,
  instruction_c_5,
  in_port_c_0,
  awe5_0_a2_1_0,
  register_write_valid,
  internal_T_state,
  awe3_0_a2_1,
  awe2_0_a2_1_x,
  g0_i_o4_i,
  g0_i_o4_0_x_i,
  g0_i_o4_1_i,
  g0_i_o4_2_x_i,
  g0_i_o4_3_i,
  g0_i_o4_4_x_i,
  g0_i_o4_5_i,
  g0_i_o4_6_x_i,
  g2_6_1,
  \ALU_loop.0.un8_alu_result_x ,
  un1_i_input_y_to_x_0_a2,
  clk_c
)
;
output ramout_6_0_0 ;
output ramout_3_0_0 ;
output ramout_3_0 ;
output ramout_6_0 ;
input \bus_width_loop.0.pipeline_bit.Y_0_0  ;
input \bus_width_loop.0.pipeline_bit.Y_0  ;
input instruction_c_0 ;
input instruction_c_1 ;
input instruction_c_4 ;
input instruction_c_10 ;
input instruction_c_8 ;
input instruction_c_3 ;
input instruction_c_5 ;
input in_port_c_0 ;
output awe5_0_a2_1_0 ;
input register_write_valid ;
input internal_T_state ;
output awe3_0_a2_1 ;
output awe2_0_a2_1_x ;
input g0_i_o4_i ;
input g0_i_o4_0_x_i ;
input g0_i_o4_1_i ;
input g0_i_o4_2_x_i ;
input g0_i_o4_3_i ;
input g0_i_o4_4_x_i ;
input g0_i_o4_5_i ;
input g0_i_o4_6_x_i ;
output g2_6_1 ;
input \ALU_loop.0.un8_alu_result_x  ;
input un1_i_input_y_to_x_0_a2 ;
input clk_c ;
wire ramout_6_0_0 ;
wire ramout_3_0_0 ;
wire ramout_3_0 ;
wire ramout_6_0 ;
wire \bus_width_loop.0.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.0.pipeline_bit.Y_0  ;
wire instruction_c_0 ;
wire instruction_c_1 ;
wire instruction_c_4 ;
wire instruction_c_10 ;
wire instruction_c_8 ;
wire instruction_c_3 ;
wire instruction_c_5 ;
wire in_port_c_0 ;
wire awe5_0_a2_1_0 ;
wire register_write_valid ;
wire internal_T_state ;
wire awe3_0_a2_1 ;
wire awe2_0_a2_1_x ;
wire g0_i_o4_i ;
wire g0_i_o4_0_x_i ;
wire g0_i_o4_1_i ;
wire g0_i_o4_2_x_i ;
wire g0_i_o4_3_i ;
wire g0_i_o4_4_x_i ;
wire g0_i_o4_5_i ;
wire g0_i_o4_6_x_i ;
wire g2_6_1 ;
wire \ALU_loop.0.un8_alu_result_x  ;
wire un1_i_input_y_to_x_0_a2 ;
wire clk_c ;
wire [0:0] rambit_ram7_;
wire [0:0] rambit_1_ram6_;
wire [0:0] rambit_1_ram5_;
wire [0:0] rambit_1_ram4_;
wire [0:0] rambit_1_ram3_;
wire [0:0] rambit_1_ram2_;
wire [0:0] rambit_1_ram1_;
wire [0:0] rambit_1_ram0_;
wire [0:0] ramout_6_c;
wire [0:0] ramout_3_c;
wire [0:0] ramout_3_c_0;
wire [0:0] ramout_6_c_0;
wire ALU_loop_0_un8_alu_result_x ;
wire N_343 ;
wire N_342 ;
wire N_341 ;
wire N_340 ;
wire N_339 ;
wire N_338 ;
wire N_337 ;
wire bus_width_loop_0_pipeline_bit_Y_0_0 ;
wire bus_width_loop_0_pipeline_bit_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_0_data_registers_bus_width_loop_0_data_register_bit_rambit_ram7__0__Z (
	.regout(rambit_ram7_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.0.un8_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_data_registers_bus_width_loop_0_data_register_bit_rambit_ram7__0__Z.operation_mode="normal";
defparam rambit_0_data_registers_bus_width_loop_0_data_register_bit_rambit_ram7__0__Z.output_mode="reg_only";
defparam rambit_0_data_registers_bus_width_loop_0_data_register_bit_rambit_ram7__0__Z.lut_mask="fff8";
defparam rambit_0_data_registers_bus_width_loop_0_data_register_bit_rambit_ram7__0__Z.synch_mode="off";
defparam rambit_0_data_registers_bus_width_loop_0_data_register_bit_rambit_ram7__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram6__0__Z (
	.regout(rambit_1_ram6_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.0.un8_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_5_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram6__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram6__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram6__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram6__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram6__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram5__0__Z (
	.regout(rambit_1_ram5_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.0.un8_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_4_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram5__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram5__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram5__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram5__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram5__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram4__0__Z (
	.regout(rambit_1_ram4_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.0.un8_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram4__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram4__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram4__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram4__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram4__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram3__0__Z (
	.regout(rambit_1_ram3_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.0.un8_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_2_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram3__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram3__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram3__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram3__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram2__0__Z (
	.regout(rambit_1_ram2_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.0.un8_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram2__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram2__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram2__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram2__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram1__0__Z (
	.regout(rambit_1_ram1_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.0.un8_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_0_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram1__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram1__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram1__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram1__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram1__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram0__0__Z (
	.regout(rambit_1_ram0_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.0.un8_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram0__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram0__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram0__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram0__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_0_data_register_bit_rambit_1_ram0__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_awe2_0_a2_1_x (
	.combout(awe2_0_a2_1_x),
	.clk(GND),
	.dataa(instruction_c_5),
	.datab(instruction_c_3),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_awe2_0_a2_1_x.operation_mode="normal";
defparam rambit_0_awe2_0_a2_1_x.output_mode="comb_only";
defparam rambit_0_awe2_0_a2_1_x.lut_mask="1111";
defparam rambit_0_awe2_0_a2_1_x.synch_mode="off";
defparam rambit_0_awe2_0_a2_1_x.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g2_6_1 (
	.combout(g2_6_1),
	.clk(GND),
	.dataa(instruction_c_8),
	.datab(instruction_c_10),
	.datac(\bus_width_loop.0.pipeline_bit.Y_0 ),
	.datad(\bus_width_loop.0.pipeline_bit.Y_0_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g2_6_1.operation_mode="normal";
defparam rambit_1_0_g2_6_1.output_mode="comb_only";
defparam rambit_1_0_g2_6_1.lut_mask="3120";
defparam rambit_1_0_g2_6_1.synch_mode="off";
defparam rambit_1_0_g2_6_1.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_awe3_0_a2_1 (
	.combout(awe3_0_a2_1),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(internal_T_state),
	.datad(register_write_valid),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_awe3_0_a2_1.operation_mode="normal";
defparam rambit_0_awe3_0_a2_1.output_mode="comb_only";
defparam rambit_0_awe3_0_a2_1.lut_mask="8000";
defparam rambit_0_awe3_0_a2_1.synch_mode="off";
defparam rambit_0_awe3_0_a2_1.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_awe5_0_a2_1_0 (
	.combout(awe5_0_a2_1_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(internal_T_state),
	.datad(register_write_valid),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_awe5_0_a2_1_0.operation_mode="normal";
defparam rambit_0_awe5_0_a2_1_0.output_mode="comb_only";
defparam rambit_0_awe5_0_a2_1_0.lut_mask="4000";
defparam rambit_0_awe5_0_a2_1_0.synch_mode="off";
defparam rambit_0_awe5_0_a2_1_0.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_0_ (
	.combout(ramout_6_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_6_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_c_0_ (
	.combout(ramout_6_c[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_6_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_0_ (
	.combout(ramout_3_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_0_.operation_mode="normal";
defparam rambit_0_ramout_3_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_0_.lut_mask="dda0";
defparam rambit_0_ramout_3_0_.synch_mode="off";
defparam rambit_0_ramout_3_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_c_0_ (
	.combout(ramout_3_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_c_0_.operation_mode="normal";
defparam rambit_0_ramout_3_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_3_c_0_.synch_mode="off";
defparam rambit_0_ramout_3_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_0_ (
	.combout(ramout_3_0_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_c_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_3_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_c_0_ (
	.combout(ramout_3_c_0[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_3_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_0_ (
	.combout(ramout_6_0_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_c_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_0_.operation_mode="normal";
defparam rambit_0_ramout_6_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_0_.lut_mask="dda0";
defparam rambit_0_ramout_6_0_.synch_mode="off";
defparam rambit_0_ramout_6_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_c_0_ (
	.combout(ramout_6_c_0[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_c_0_.operation_mode="normal";
defparam rambit_0_ramout_6_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_6_c_0_.synch_mode="off";
defparam rambit_0_ramout_6_c_0_.sum_lutc_input="datac";
endmodule /* ram_Nx1 */

// VQM4.1+ 
module ram_Nx1_1 (
  ramout_3_i_m2_0,
  ramout_3_0,
  ramout_6_i_m2_0,
  ramout_6_0,
  \bus_width_loop.3.pipeline_bit.Y_0_0 ,
  \bus_width_loop.3.pipeline_bit.Y_0 ,
  instruction_c_3,
  instruction_c_4,
  instruction_c_0,
  instruction_c_1,
  instruction_c_10,
  instruction_c_8,
  in_port_c_0,
  g0_i_o4_i,
  g0_i_o4_0_x_i,
  g0_i_o4_1_i,
  g0_i_o4_2_x_i,
  g0_i_o4_3_i,
  g0_i_o4_4_x_i,
  g0_i_o4_5_i,
  g0_i_o4_6_x_i,
  g2_6_1,
  \ALU_loop.3.un69_alu_result_x ,
  un1_i_input_y_to_x_0_a2,
  clk_c
)
;
output ramout_3_i_m2_0 ;
output ramout_3_0 ;
output ramout_6_i_m2_0 ;
output ramout_6_0 ;
input \bus_width_loop.3.pipeline_bit.Y_0_0  ;
input \bus_width_loop.3.pipeline_bit.Y_0  ;
input instruction_c_3 ;
input instruction_c_4 ;
input instruction_c_0 ;
input instruction_c_1 ;
input instruction_c_10 ;
input instruction_c_8 ;
input in_port_c_0 ;
input g0_i_o4_i ;
input g0_i_o4_0_x_i ;
input g0_i_o4_1_i ;
input g0_i_o4_2_x_i ;
input g0_i_o4_3_i ;
input g0_i_o4_4_x_i ;
input g0_i_o4_5_i ;
input g0_i_o4_6_x_i ;
output g2_6_1 ;
input \ALU_loop.3.un69_alu_result_x  ;
input un1_i_input_y_to_x_0_a2 ;
input clk_c ;
wire ramout_3_i_m2_0 ;
wire ramout_3_0 ;
wire ramout_6_i_m2_0 ;
wire ramout_6_0 ;
wire \bus_width_loop.3.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.3.pipeline_bit.Y_0  ;
wire instruction_c_3 ;
wire instruction_c_4 ;
wire instruction_c_0 ;
wire instruction_c_1 ;
wire instruction_c_10 ;
wire instruction_c_8 ;
wire in_port_c_0 ;
wire g0_i_o4_i ;
wire g0_i_o4_0_x_i ;
wire g0_i_o4_1_i ;
wire g0_i_o4_2_x_i ;
wire g0_i_o4_3_i ;
wire g0_i_o4_4_x_i ;
wire g0_i_o4_5_i ;
wire g0_i_o4_6_x_i ;
wire g2_6_1 ;
wire \ALU_loop.3.un69_alu_result_x  ;
wire un1_i_input_y_to_x_0_a2 ;
wire clk_c ;
wire [0:0] rambit_1_ram7_;
wire [0:0] rambit_1_ram6_;
wire [0:0] rambit_1_ram5_;
wire [0:0] rambit_1_ram4_;
wire [0:0] rambit_1_ram3_;
wire [0:0] rambit_1_ram2_;
wire [0:0] rambit_1_ram1_;
wire [0:0] rambit_1_ram0_;
wire [0:0] ramout_6_c;
wire [0:0] ramout_6_i_m2_c;
wire [0:0] ramout_3_c;
wire [0:0] ramout_3_i_m2_c;
wire ALU_loop_3_un69_alu_result_x ;
wire N_351 ;
wire N_350 ;
wire N_349 ;
wire N_348 ;
wire N_347 ;
wire N_346 ;
wire N_345 ;
wire N_344 ;
wire bus_width_loop_3_pipeline_bit_Y_0_0 ;
wire bus_width_loop_3_pipeline_bit_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram7__0__Z (
	.regout(rambit_1_ram7_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.3.un69_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram7__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram7__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram7__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram7__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram7__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram6__0__Z (
	.regout(rambit_1_ram6_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.3.un69_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_5_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram6__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram6__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram6__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram6__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram6__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram5__0__Z (
	.regout(rambit_1_ram5_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.3.un69_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_4_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram5__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram5__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram5__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram5__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram5__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram4__0__Z (
	.regout(rambit_1_ram4_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.3.un69_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram4__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram4__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram4__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram4__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram4__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram3__0__Z (
	.regout(rambit_1_ram3_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.3.un69_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_2_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram3__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram3__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram3__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram3__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram2__0__Z (
	.regout(rambit_1_ram2_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.3.un69_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram2__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram2__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram2__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram2__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram1__0__Z (
	.regout(rambit_1_ram1_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.3.un69_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_0_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram1__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram1__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram1__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram1__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram1__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram0__0__Z (
	.regout(rambit_1_ram0_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.3.un69_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram0__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram0__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram0__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram0__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_3_data_register_bit_rambit_1_ram0__0__Z.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g2_6_1 (
	.combout(g2_6_1),
	.clk(GND),
	.dataa(instruction_c_8),
	.datab(instruction_c_10),
	.datac(\bus_width_loop.3.pipeline_bit.Y_0 ),
	.datad(\bus_width_loop.3.pipeline_bit.Y_0_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g2_6_1.operation_mode="normal";
defparam rambit_1_0_g2_6_1.output_mode="comb_only";
defparam rambit_1_0_g2_6_1.lut_mask="3120";
defparam rambit_1_0_g2_6_1.synch_mode="off";
defparam rambit_1_0_g2_6_1.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_0_ (
	.combout(ramout_6_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_0_.operation_mode="normal";
defparam rambit_0_ramout_6_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_0_.lut_mask="dda0";
defparam rambit_0_ramout_6_0_.synch_mode="off";
defparam rambit_0_ramout_6_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_c_0_ (
	.combout(ramout_6_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_c_0_.operation_mode="normal";
defparam rambit_0_ramout_6_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_6_c_0_.synch_mode="off";
defparam rambit_0_ramout_6_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_i_m2_0_ (
	.combout(ramout_6_i_m2_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_i_m2_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_i_m2_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_i_m2_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_i_m2_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_6_i_m2_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_i_m2_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_i_m2_c_0_ (
	.combout(ramout_6_i_m2_c[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_i_m2_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_i_m2_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_i_m2_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_6_i_m2_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_i_m2_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_0_ (
	.combout(ramout_3_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_0_.operation_mode="normal";
defparam rambit_0_ramout_3_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_0_.lut_mask="dda0";
defparam rambit_0_ramout_3_0_.synch_mode="off";
defparam rambit_0_ramout_3_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_c_0_ (
	.combout(ramout_3_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_c_0_.operation_mode="normal";
defparam rambit_0_ramout_3_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_3_c_0_.synch_mode="off";
defparam rambit_0_ramout_3_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_i_m2_0_ (
	.combout(ramout_3_i_m2_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_i_m2_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_i_m2_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_i_m2_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_i_m2_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_3_i_m2_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_i_m2_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_i_m2_c_0_ (
	.combout(ramout_3_i_m2_c[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_i_m2_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_i_m2_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_i_m2_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_3_i_m2_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_i_m2_c_0_.sum_lutc_input="datac";
endmodule /* ram_Nx1_1 */

// VQM4.1+ 
module ram_Nx1_2 (
  ramout_3_0_0,
  ramout_3_0,
  ramout_6_0_0,
  ramout_6_0,
  \bus_width_loop.2.pipeline_bit.Y_0_0 ,
  \bus_width_loop.2.pipeline_bit.Y_0 ,
  instruction_c_3,
  instruction_c_4,
  instruction_c_0,
  instruction_c_1,
  instruction_c_10,
  instruction_c_8,
  in_port_c_0,
  g0_i_o4_i,
  g0_i_o4_0_x_i,
  g0_i_o4_1_i,
  g0_i_o4_2_x_i,
  g0_i_o4_3_i,
  g0_i_o4_4_x_i,
  g0_i_o4_5_i,
  g0_i_o4_6_x_i,
  g2_6_1,
  \ALU_loop.2.un48_alu_result_x ,
  un1_i_input_y_to_x_0_a2,
  clk_c
)
;
output ramout_3_0_0 ;
output ramout_3_0 ;
output ramout_6_0_0 ;
output ramout_6_0 ;
input \bus_width_loop.2.pipeline_bit.Y_0_0  ;
input \bus_width_loop.2.pipeline_bit.Y_0  ;
input instruction_c_3 ;
input instruction_c_4 ;
input instruction_c_0 ;
input instruction_c_1 ;
input instruction_c_10 ;
input instruction_c_8 ;
input in_port_c_0 ;
input g0_i_o4_i ;
input g0_i_o4_0_x_i ;
input g0_i_o4_1_i ;
input g0_i_o4_2_x_i ;
input g0_i_o4_3_i ;
input g0_i_o4_4_x_i ;
input g0_i_o4_5_i ;
input g0_i_o4_6_x_i ;
output g2_6_1 ;
input \ALU_loop.2.un48_alu_result_x  ;
input un1_i_input_y_to_x_0_a2 ;
input clk_c ;
wire ramout_3_0_0 ;
wire ramout_3_0 ;
wire ramout_6_0_0 ;
wire ramout_6_0 ;
wire \bus_width_loop.2.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.2.pipeline_bit.Y_0  ;
wire instruction_c_3 ;
wire instruction_c_4 ;
wire instruction_c_0 ;
wire instruction_c_1 ;
wire instruction_c_10 ;
wire instruction_c_8 ;
wire in_port_c_0 ;
wire g0_i_o4_i ;
wire g0_i_o4_0_x_i ;
wire g0_i_o4_1_i ;
wire g0_i_o4_2_x_i ;
wire g0_i_o4_3_i ;
wire g0_i_o4_4_x_i ;
wire g0_i_o4_5_i ;
wire g0_i_o4_6_x_i ;
wire g2_6_1 ;
wire \ALU_loop.2.un48_alu_result_x  ;
wire un1_i_input_y_to_x_0_a2 ;
wire clk_c ;
wire [0:0] rambit_1_ram7_;
wire [0:0] rambit_1_ram6_;
wire [0:0] rambit_1_ram5_;
wire [0:0] rambit_1_ram4_;
wire [0:0] rambit_1_ram3_;
wire [0:0] rambit_1_ram2_;
wire [0:0] rambit_1_ram1_;
wire [0:0] rambit_1_ram0_;
wire [0:0] ramout_6_c;
wire [0:0] ramout_6_c_0;
wire [0:0] ramout_3_c;
wire [0:0] ramout_3_c_0;
wire ALU_loop_2_un48_alu_result_x ;
wire N_359 ;
wire N_358 ;
wire N_357 ;
wire N_356 ;
wire N_355 ;
wire N_354 ;
wire N_353 ;
wire N_352 ;
wire bus_width_loop_2_pipeline_bit_Y_0_0 ;
wire bus_width_loop_2_pipeline_bit_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram7__0__Z (
	.regout(rambit_1_ram7_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.2.un48_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram7__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram7__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram7__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram7__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram7__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram6__0__Z (
	.regout(rambit_1_ram6_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.2.un48_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_5_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram6__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram6__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram6__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram6__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram6__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram5__0__Z (
	.regout(rambit_1_ram5_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.2.un48_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_4_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram5__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram5__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram5__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram5__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram5__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram4__0__Z (
	.regout(rambit_1_ram4_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.2.un48_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram4__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram4__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram4__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram4__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram4__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram3__0__Z (
	.regout(rambit_1_ram3_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.2.un48_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_2_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram3__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram3__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram3__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram3__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram2__0__Z (
	.regout(rambit_1_ram2_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.2.un48_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram2__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram2__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram2__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram2__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram1__0__Z (
	.regout(rambit_1_ram1_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.2.un48_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_0_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram1__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram1__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram1__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram1__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram1__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram0__0__Z (
	.regout(rambit_1_ram0_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.2.un48_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram0__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram0__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram0__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram0__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_2_data_register_bit_rambit_1_ram0__0__Z.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g2_6_1 (
	.combout(g2_6_1),
	.clk(GND),
	.dataa(instruction_c_8),
	.datab(instruction_c_10),
	.datac(\bus_width_loop.2.pipeline_bit.Y_0 ),
	.datad(\bus_width_loop.2.pipeline_bit.Y_0_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g2_6_1.operation_mode="normal";
defparam rambit_1_0_g2_6_1.output_mode="comb_only";
defparam rambit_1_0_g2_6_1.lut_mask="3120";
defparam rambit_1_0_g2_6_1.synch_mode="off";
defparam rambit_1_0_g2_6_1.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_0_ (
	.combout(ramout_6_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_0_.operation_mode="normal";
defparam rambit_0_ramout_6_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_0_.lut_mask="dda0";
defparam rambit_0_ramout_6_0_.synch_mode="off";
defparam rambit_0_ramout_6_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_c_0_ (
	.combout(ramout_6_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_c_0_.operation_mode="normal";
defparam rambit_0_ramout_6_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_6_c_0_.synch_mode="off";
defparam rambit_0_ramout_6_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_0_ (
	.combout(ramout_6_0_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_c_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_6_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_c_0_ (
	.combout(ramout_6_c_0[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_6_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_0_ (
	.combout(ramout_3_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_0_.operation_mode="normal";
defparam rambit_0_ramout_3_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_0_.lut_mask="dda0";
defparam rambit_0_ramout_3_0_.synch_mode="off";
defparam rambit_0_ramout_3_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_c_0_ (
	.combout(ramout_3_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_c_0_.operation_mode="normal";
defparam rambit_0_ramout_3_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_3_c_0_.synch_mode="off";
defparam rambit_0_ramout_3_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_0_ (
	.combout(ramout_3_0_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_c_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_3_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_c_0_ (
	.combout(ramout_3_c_0[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_3_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_c_0_.sum_lutc_input="datac";
endmodule /* ram_Nx1_2 */

// VQM4.1+ 
module ram_Nx1_3 (
  ramout_6_i_m2_0,
  ramout_3_0,
  ramout_3_i_m2_0,
  ramout_6_0,
  \bus_width_loop.1.pipeline_bit.Y_0_0 ,
  \bus_width_loop.1.pipeline_bit.Y_0 ,
  instruction_c_3,
  instruction_c_4,
  instruction_c_0,
  instruction_c_1,
  instruction_c_10,
  instruction_c_8,
  in_port_c_0,
  g0_i_o4_i,
  g0_i_o4_0_x_i,
  g0_i_o4_1_i,
  g0_i_o4_2_x_i,
  g0_i_o4_3_i,
  g0_i_o4_4_x_i,
  g0_i_o4_5_i,
  g0_i_o4_6_x_i,
  g2_6_1,
  \ALU_loop.1.un27_alu_result_x ,
  un1_i_input_y_to_x_0_a2,
  clk_c
)
;
output ramout_6_i_m2_0 ;
output ramout_3_0 ;
output ramout_3_i_m2_0 ;
output ramout_6_0 ;
input \bus_width_loop.1.pipeline_bit.Y_0_0  ;
input \bus_width_loop.1.pipeline_bit.Y_0  ;
input instruction_c_3 ;
input instruction_c_4 ;
input instruction_c_0 ;
input instruction_c_1 ;
input instruction_c_10 ;
input instruction_c_8 ;
input in_port_c_0 ;
input g0_i_o4_i ;
input g0_i_o4_0_x_i ;
input g0_i_o4_1_i ;
input g0_i_o4_2_x_i ;
input g0_i_o4_3_i ;
input g0_i_o4_4_x_i ;
input g0_i_o4_5_i ;
input g0_i_o4_6_x_i ;
output g2_6_1 ;
input \ALU_loop.1.un27_alu_result_x  ;
input un1_i_input_y_to_x_0_a2 ;
input clk_c ;
wire ramout_6_i_m2_0 ;
wire ramout_3_0 ;
wire ramout_3_i_m2_0 ;
wire ramout_6_0 ;
wire \bus_width_loop.1.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.1.pipeline_bit.Y_0  ;
wire instruction_c_3 ;
wire instruction_c_4 ;
wire instruction_c_0 ;
wire instruction_c_1 ;
wire instruction_c_10 ;
wire instruction_c_8 ;
wire in_port_c_0 ;
wire g0_i_o4_i ;
wire g0_i_o4_0_x_i ;
wire g0_i_o4_1_i ;
wire g0_i_o4_2_x_i ;
wire g0_i_o4_3_i ;
wire g0_i_o4_4_x_i ;
wire g0_i_o4_5_i ;
wire g0_i_o4_6_x_i ;
wire g2_6_1 ;
wire \ALU_loop.1.un27_alu_result_x  ;
wire un1_i_input_y_to_x_0_a2 ;
wire clk_c ;
wire [0:0] rambit_1_ram7_;
wire [0:0] rambit_1_ram6_;
wire [0:0] rambit_1_ram5_;
wire [0:0] rambit_1_ram4_;
wire [0:0] rambit_1_ram3_;
wire [0:0] rambit_1_ram2_;
wire [0:0] rambit_1_ram1_;
wire [0:0] rambit_1_ram0_;
wire [0:0] ramout_6_c;
wire [0:0] ramout_3_i_m2_c;
wire [0:0] ramout_3_c;
wire [0:0] ramout_6_i_m2_c;
wire ALU_loop_1_un27_alu_result_x ;
wire N_367 ;
wire N_366 ;
wire N_365 ;
wire N_364 ;
wire N_363 ;
wire N_362 ;
wire N_361 ;
wire N_360 ;
wire bus_width_loop_1_pipeline_bit_Y_0_0 ;
wire bus_width_loop_1_pipeline_bit_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram7__0__Z (
	.regout(rambit_1_ram7_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.1.un27_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram7__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram7__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram7__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram7__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram7__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram6__0__Z (
	.regout(rambit_1_ram6_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.1.un27_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_5_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram6__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram6__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram6__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram6__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram6__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram5__0__Z (
	.regout(rambit_1_ram5_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.1.un27_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_4_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram5__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram5__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram5__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram5__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram5__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram4__0__Z (
	.regout(rambit_1_ram4_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.1.un27_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram4__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram4__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram4__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram4__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram4__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram3__0__Z (
	.regout(rambit_1_ram3_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.1.un27_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_2_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram3__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram3__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram3__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram3__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram2__0__Z (
	.regout(rambit_1_ram2_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.1.un27_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram2__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram2__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram2__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram2__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram1__0__Z (
	.regout(rambit_1_ram1_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.1.un27_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_0_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram1__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram1__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram1__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram1__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram1__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram0__0__Z (
	.regout(rambit_1_ram0_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.1.un27_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram0__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram0__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram0__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram0__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_1_data_register_bit_rambit_1_ram0__0__Z.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g2_6_1 (
	.combout(g2_6_1),
	.clk(GND),
	.dataa(instruction_c_8),
	.datab(instruction_c_10),
	.datac(\bus_width_loop.1.pipeline_bit.Y_0 ),
	.datad(\bus_width_loop.1.pipeline_bit.Y_0_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g2_6_1.operation_mode="normal";
defparam rambit_1_0_g2_6_1.output_mode="comb_only";
defparam rambit_1_0_g2_6_1.lut_mask="3120";
defparam rambit_1_0_g2_6_1.synch_mode="off";
defparam rambit_1_0_g2_6_1.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_0_ (
	.combout(ramout_6_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_0_.operation_mode="normal";
defparam rambit_0_ramout_6_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_0_.lut_mask="dda0";
defparam rambit_0_ramout_6_0_.synch_mode="off";
defparam rambit_0_ramout_6_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_c_0_ (
	.combout(ramout_6_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_c_0_.operation_mode="normal";
defparam rambit_0_ramout_6_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_6_c_0_.synch_mode="off";
defparam rambit_0_ramout_6_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_i_m2_0_ (
	.combout(ramout_3_i_m2_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_i_m2_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_i_m2_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_i_m2_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_i_m2_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_3_i_m2_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_i_m2_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_i_m2_c_0_ (
	.combout(ramout_3_i_m2_c[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_i_m2_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_i_m2_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_i_m2_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_3_i_m2_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_i_m2_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_0_ (
	.combout(ramout_3_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_0_.operation_mode="normal";
defparam rambit_0_ramout_3_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_0_.lut_mask="dda0";
defparam rambit_0_ramout_3_0_.synch_mode="off";
defparam rambit_0_ramout_3_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_c_0_ (
	.combout(ramout_3_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_c_0_.operation_mode="normal";
defparam rambit_0_ramout_3_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_3_c_0_.synch_mode="off";
defparam rambit_0_ramout_3_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_i_m2_0_ (
	.combout(ramout_6_i_m2_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_i_m2_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_i_m2_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_i_m2_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_i_m2_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_6_i_m2_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_i_m2_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_i_m2_c_0_ (
	.combout(ramout_6_i_m2_c[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_i_m2_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_i_m2_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_i_m2_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_6_i_m2_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_i_m2_c_0_.sum_lutc_input="datac";
endmodule /* ram_Nx1_3 */

// VQM4.1+ 
module ram_Nx1_4 (
  ramout_6_0_0,
  ramout_3_0_0,
  ramout_6_0,
  ramout_3_0,
  \bus_width_loop.4.pipeline_bit.Y_0_0 ,
  \bus_width_loop.4.pipeline_bit.Y_0 ,
  instruction_c_0,
  instruction_c_1,
  instruction_c_3,
  instruction_c_4,
  instruction_c_10,
  instruction_c_8,
  in_port_c_0,
  g0_i_o4_i,
  g0_i_o4_0_x_i,
  g0_i_o4_1_i,
  g0_i_o4_2_x_i,
  g0_i_o4_3_i,
  g0_i_o4_4_x_i,
  g0_i_o4_5_i,
  g0_i_o4_6_x_i,
  g2_6_1,
  \ALU_loop.4.un90_alu_result_x ,
  un1_i_input_y_to_x_0_a2,
  clk_c
)
;
output ramout_6_0_0 ;
output ramout_3_0_0 ;
output ramout_6_0 ;
output ramout_3_0 ;
input \bus_width_loop.4.pipeline_bit.Y_0_0  ;
input \bus_width_loop.4.pipeline_bit.Y_0  ;
input instruction_c_0 ;
input instruction_c_1 ;
input instruction_c_3 ;
input instruction_c_4 ;
input instruction_c_10 ;
input instruction_c_8 ;
input in_port_c_0 ;
input g0_i_o4_i ;
input g0_i_o4_0_x_i ;
input g0_i_o4_1_i ;
input g0_i_o4_2_x_i ;
input g0_i_o4_3_i ;
input g0_i_o4_4_x_i ;
input g0_i_o4_5_i ;
input g0_i_o4_6_x_i ;
output g2_6_1 ;
input \ALU_loop.4.un90_alu_result_x  ;
input un1_i_input_y_to_x_0_a2 ;
input clk_c ;
wire ramout_6_0_0 ;
wire ramout_3_0_0 ;
wire ramout_6_0 ;
wire ramout_3_0 ;
wire \bus_width_loop.4.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.4.pipeline_bit.Y_0  ;
wire instruction_c_0 ;
wire instruction_c_1 ;
wire instruction_c_3 ;
wire instruction_c_4 ;
wire instruction_c_10 ;
wire instruction_c_8 ;
wire in_port_c_0 ;
wire g0_i_o4_i ;
wire g0_i_o4_0_x_i ;
wire g0_i_o4_1_i ;
wire g0_i_o4_2_x_i ;
wire g0_i_o4_3_i ;
wire g0_i_o4_4_x_i ;
wire g0_i_o4_5_i ;
wire g0_i_o4_6_x_i ;
wire g2_6_1 ;
wire \ALU_loop.4.un90_alu_result_x  ;
wire un1_i_input_y_to_x_0_a2 ;
wire clk_c ;
wire [0:0] rambit_1_ram7_;
wire [0:0] rambit_1_ram6_;
wire [0:0] rambit_1_ram5_;
wire [0:0] rambit_1_ram4_;
wire [0:0] rambit_1_ram3_;
wire [0:0] rambit_1_ram2_;
wire [0:0] rambit_1_ram1_;
wire [0:0] rambit_1_ram0_;
wire [0:0] ramout_3_c;
wire [0:0] ramout_6_c;
wire [0:0] ramout_3_c_0;
wire [0:0] ramout_6_c_0;
wire ALU_loop_4_un90_alu_result_x ;
wire N_375 ;
wire N_374 ;
wire N_373 ;
wire N_372 ;
wire N_371 ;
wire N_370 ;
wire N_369 ;
wire N_368 ;
wire bus_width_loop_4_pipeline_bit_Y_0_0 ;
wire bus_width_loop_4_pipeline_bit_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram7__0__Z (
	.regout(rambit_1_ram7_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.4.un90_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram7__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram7__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram7__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram7__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram7__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram6__0__Z (
	.regout(rambit_1_ram6_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.4.un90_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_5_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram6__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram6__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram6__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram6__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram6__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram5__0__Z (
	.regout(rambit_1_ram5_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.4.un90_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_4_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram5__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram5__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram5__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram5__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram5__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram4__0__Z (
	.regout(rambit_1_ram4_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.4.un90_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram4__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram4__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram4__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram4__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram4__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram3__0__Z (
	.regout(rambit_1_ram3_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.4.un90_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_2_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram3__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram3__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram3__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram3__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram2__0__Z (
	.regout(rambit_1_ram2_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.4.un90_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram2__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram2__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram2__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram2__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram1__0__Z (
	.regout(rambit_1_ram1_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.4.un90_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_0_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram1__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram1__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram1__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram1__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram1__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram0__0__Z (
	.regout(rambit_1_ram0_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.4.un90_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram0__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram0__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram0__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram0__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_4_data_register_bit_rambit_1_ram0__0__Z.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g2_6_1 (
	.combout(g2_6_1),
	.clk(GND),
	.dataa(instruction_c_8),
	.datab(instruction_c_10),
	.datac(\bus_width_loop.4.pipeline_bit.Y_0 ),
	.datad(\bus_width_loop.4.pipeline_bit.Y_0_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g2_6_1.operation_mode="normal";
defparam rambit_1_0_g2_6_1.output_mode="comb_only";
defparam rambit_1_0_g2_6_1.lut_mask="3120";
defparam rambit_1_0_g2_6_1.synch_mode="off";
defparam rambit_1_0_g2_6_1.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_0_ (
	.combout(ramout_3_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_3_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_c_0_ (
	.combout(ramout_3_c[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_3_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_0_ (
	.combout(ramout_6_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_0_.operation_mode="normal";
defparam rambit_0_ramout_6_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_0_.lut_mask="dda0";
defparam rambit_0_ramout_6_0_.synch_mode="off";
defparam rambit_0_ramout_6_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_c_0_ (
	.combout(ramout_6_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_c_0_.operation_mode="normal";
defparam rambit_0_ramout_6_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_6_c_0_.synch_mode="off";
defparam rambit_0_ramout_6_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_0_ (
	.combout(ramout_3_0_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_c_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_0_.operation_mode="normal";
defparam rambit_0_ramout_3_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_0_.lut_mask="dda0";
defparam rambit_0_ramout_3_0_.synch_mode="off";
defparam rambit_0_ramout_3_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_c_0_ (
	.combout(ramout_3_c_0[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_c_0_.operation_mode="normal";
defparam rambit_0_ramout_3_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_3_c_0_.synch_mode="off";
defparam rambit_0_ramout_3_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_0_ (
	.combout(ramout_6_0_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_c_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_6_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_c_0_ (
	.combout(ramout_6_c_0[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_6_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_c_0_.sum_lutc_input="datac";
endmodule /* ram_Nx1_4 */

// VQM4.1+ 
module ram_Nx1_5 (
  ramout_3_0_0,
  ramout_6_0_0,
  ramout_6_0,
  ramout_3_0,
  \bus_width_loop.7.pipeline_bit.Y_0_0 ,
  \bus_width_loop.7.pipeline_bit.Y_0 ,
  instruction_c_0,
  instruction_c_1,
  instruction_c_3,
  instruction_c_4,
  instruction_c_10,
  instruction_c_8,
  in_port_c_0,
  g0_i_o4_i,
  g0_i_o4_0_x_i,
  g0_i_o4_1_i,
  g0_i_o4_2_x_i,
  g0_i_o4_3_i,
  g0_i_o4_4_x_i,
  g0_i_o4_5_i,
  g0_i_o4_6_x_i,
  g2_6_1,
  \ALU_loop.7.un153_alu_result_x ,
  un1_i_input_y_to_x_0_a2,
  clk_c
)
;
output ramout_3_0_0 ;
output ramout_6_0_0 ;
output ramout_6_0 ;
output ramout_3_0 ;
input \bus_width_loop.7.pipeline_bit.Y_0_0  ;
input \bus_width_loop.7.pipeline_bit.Y_0  ;
input instruction_c_0 ;
input instruction_c_1 ;
input instruction_c_3 ;
input instruction_c_4 ;
input instruction_c_10 ;
input instruction_c_8 ;
input in_port_c_0 ;
input g0_i_o4_i ;
input g0_i_o4_0_x_i ;
input g0_i_o4_1_i ;
input g0_i_o4_2_x_i ;
input g0_i_o4_3_i ;
input g0_i_o4_4_x_i ;
input g0_i_o4_5_i ;
input g0_i_o4_6_x_i ;
output g2_6_1 ;
input \ALU_loop.7.un153_alu_result_x  ;
input un1_i_input_y_to_x_0_a2 ;
input clk_c ;
wire ramout_3_0_0 ;
wire ramout_6_0_0 ;
wire ramout_6_0 ;
wire ramout_3_0 ;
wire \bus_width_loop.7.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.7.pipeline_bit.Y_0  ;
wire instruction_c_0 ;
wire instruction_c_1 ;
wire instruction_c_3 ;
wire instruction_c_4 ;
wire instruction_c_10 ;
wire instruction_c_8 ;
wire in_port_c_0 ;
wire g0_i_o4_i ;
wire g0_i_o4_0_x_i ;
wire g0_i_o4_1_i ;
wire g0_i_o4_2_x_i ;
wire g0_i_o4_3_i ;
wire g0_i_o4_4_x_i ;
wire g0_i_o4_5_i ;
wire g0_i_o4_6_x_i ;
wire g2_6_1 ;
wire \ALU_loop.7.un153_alu_result_x  ;
wire un1_i_input_y_to_x_0_a2 ;
wire clk_c ;
wire [0:0] rambit_1_ram7_;
wire [0:0] rambit_1_ram6_;
wire [0:0] rambit_1_ram5_;
wire [0:0] rambit_1_ram4_;
wire [0:0] rambit_1_ram3_;
wire [0:0] rambit_1_ram2_;
wire [0:0] rambit_1_ram1_;
wire [0:0] rambit_1_ram0_;
wire [0:0] ramout_3_c;
wire [0:0] ramout_6_c;
wire [0:0] ramout_6_c_0;
wire [0:0] ramout_3_c_0;
wire ALU_loop_7_un153_alu_result_x ;
wire N_383 ;
wire N_382 ;
wire N_381 ;
wire N_380 ;
wire N_379 ;
wire N_378 ;
wire N_377 ;
wire N_376 ;
wire bus_width_loop_7_pipeline_bit_Y_0_0 ;
wire bus_width_loop_7_pipeline_bit_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram7__0__Z (
	.regout(rambit_1_ram7_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.7.un153_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram7__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram7__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram7__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram7__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram7__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram6__0__Z (
	.regout(rambit_1_ram6_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.7.un153_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_5_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram6__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram6__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram6__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram6__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram6__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram5__0__Z (
	.regout(rambit_1_ram5_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.7.un153_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_4_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram5__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram5__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram5__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram5__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram5__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram4__0__Z (
	.regout(rambit_1_ram4_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.7.un153_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram4__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram4__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram4__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram4__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram4__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram3__0__Z (
	.regout(rambit_1_ram3_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.7.un153_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_2_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram3__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram3__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram3__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram3__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram2__0__Z (
	.regout(rambit_1_ram2_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.7.un153_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram2__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram2__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram2__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram2__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram1__0__Z (
	.regout(rambit_1_ram1_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.7.un153_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_0_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram1__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram1__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram1__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram1__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram1__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram0__0__Z (
	.regout(rambit_1_ram0_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.7.un153_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram0__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram0__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram0__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram0__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_7_data_register_bit_rambit_1_ram0__0__Z.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g2_6_1 (
	.combout(g2_6_1),
	.clk(GND),
	.dataa(instruction_c_8),
	.datab(instruction_c_10),
	.datac(\bus_width_loop.7.pipeline_bit.Y_0 ),
	.datad(\bus_width_loop.7.pipeline_bit.Y_0_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g2_6_1.operation_mode="normal";
defparam rambit_1_0_g2_6_1.output_mode="comb_only";
defparam rambit_1_0_g2_6_1.lut_mask="3120";
defparam rambit_1_0_g2_6_1.synch_mode="off";
defparam rambit_1_0_g2_6_1.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_0_ (
	.combout(ramout_3_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_3_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_c_0_ (
	.combout(ramout_3_c[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_3_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_0_ (
	.combout(ramout_6_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_0_.operation_mode="normal";
defparam rambit_0_ramout_6_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_0_.lut_mask="dda0";
defparam rambit_0_ramout_6_0_.synch_mode="off";
defparam rambit_0_ramout_6_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_c_0_ (
	.combout(ramout_6_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_c_0_.operation_mode="normal";
defparam rambit_0_ramout_6_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_6_c_0_.synch_mode="off";
defparam rambit_0_ramout_6_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_0_ (
	.combout(ramout_6_0_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_c_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_6_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_c_0_ (
	.combout(ramout_6_c_0[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_6_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_0_ (
	.combout(ramout_3_0_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_c_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_0_.operation_mode="normal";
defparam rambit_0_ramout_3_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_0_.lut_mask="dda0";
defparam rambit_0_ramout_3_0_.synch_mode="off";
defparam rambit_0_ramout_3_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_c_0_ (
	.combout(ramout_3_c_0[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_c_0_.operation_mode="normal";
defparam rambit_0_ramout_3_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_3_c_0_.synch_mode="off";
defparam rambit_0_ramout_3_c_0_.sum_lutc_input="datac";
endmodule /* ram_Nx1_5 */

// VQM4.1+ 
module ram_Nx1_6 (
  ramout_3_i_m2_0,
  ramout_6_0,
  ramout_3_0,
  ramout_6_i_m2_0,
  \bus_width_loop.6.pipeline_bit.Y_0_0 ,
  \bus_width_loop.6.pipeline_bit.Y_0 ,
  instruction_c_0,
  instruction_c_1,
  instruction_c_4,
  instruction_c_10,
  instruction_c_8,
  instruction_c_5,
  instruction_c_3,
  in_port_c_0,
  awe4_0_a2_1_x,
  g0_i_o4_i,
  g0_i_o4_0_x_i,
  g0_i_o4_1_i,
  g0_i_o4_2_x_i,
  g0_i_o4_3_i,
  g0_i_o4_4_x_i,
  g0_i_o4_5_i,
  g0_i_o4_6_x_i,
  g2_6_1,
  \ALU_loop.6.un132_alu_result_x ,
  un1_i_input_y_to_x_0_a2,
  clk_c
)
;
output ramout_3_i_m2_0 ;
output ramout_6_0 ;
output ramout_3_0 ;
output ramout_6_i_m2_0 ;
input \bus_width_loop.6.pipeline_bit.Y_0_0  ;
input \bus_width_loop.6.pipeline_bit.Y_0  ;
input instruction_c_0 ;
input instruction_c_1 ;
input instruction_c_4 ;
input instruction_c_10 ;
input instruction_c_8 ;
input instruction_c_5 ;
input instruction_c_3 ;
input in_port_c_0 ;
output awe4_0_a2_1_x ;
input g0_i_o4_i ;
input g0_i_o4_0_x_i ;
input g0_i_o4_1_i ;
input g0_i_o4_2_x_i ;
input g0_i_o4_3_i ;
input g0_i_o4_4_x_i ;
input g0_i_o4_5_i ;
input g0_i_o4_6_x_i ;
output g2_6_1 ;
input \ALU_loop.6.un132_alu_result_x  ;
input un1_i_input_y_to_x_0_a2 ;
input clk_c ;
wire ramout_3_i_m2_0 ;
wire ramout_6_0 ;
wire ramout_3_0 ;
wire ramout_6_i_m2_0 ;
wire \bus_width_loop.6.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.6.pipeline_bit.Y_0  ;
wire instruction_c_0 ;
wire instruction_c_1 ;
wire instruction_c_4 ;
wire instruction_c_10 ;
wire instruction_c_8 ;
wire instruction_c_5 ;
wire instruction_c_3 ;
wire in_port_c_0 ;
wire awe4_0_a2_1_x ;
wire g0_i_o4_i ;
wire g0_i_o4_0_x_i ;
wire g0_i_o4_1_i ;
wire g0_i_o4_2_x_i ;
wire g0_i_o4_3_i ;
wire g0_i_o4_4_x_i ;
wire g0_i_o4_5_i ;
wire g0_i_o4_6_x_i ;
wire g2_6_1 ;
wire \ALU_loop.6.un132_alu_result_x  ;
wire un1_i_input_y_to_x_0_a2 ;
wire clk_c ;
wire [0:0] rambit_1_ram7_;
wire [0:0] rambit_1_ram6_;
wire [0:0] rambit_1_ram5_;
wire [0:0] rambit_1_ram4_;
wire [0:0] rambit_1_ram3_;
wire [0:0] rambit_1_ram2_;
wire [0:0] rambit_1_ram1_;
wire [0:0] rambit_1_ram0_;
wire [0:0] ramout_6_i_m2_c;
wire [0:0] ramout_3_c;
wire [0:0] ramout_6_c;
wire [0:0] ramout_3_i_m2_c;
wire ALU_loop_6_un132_alu_result_x ;
wire N_391 ;
wire N_390 ;
wire N_389 ;
wire N_388 ;
wire N_387 ;
wire N_386 ;
wire N_385 ;
wire N_384 ;
wire bus_width_loop_6_pipeline_bit_Y_0_0 ;
wire bus_width_loop_6_pipeline_bit_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram7__0__Z (
	.regout(rambit_1_ram7_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.6.un132_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram7__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram7__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram7__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram7__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram7__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram6__0__Z (
	.regout(rambit_1_ram6_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.6.un132_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_5_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram6__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram6__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram6__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram6__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram6__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram5__0__Z (
	.regout(rambit_1_ram5_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.6.un132_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_4_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram5__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram5__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram5__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram5__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram5__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram4__0__Z (
	.regout(rambit_1_ram4_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.6.un132_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram4__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram4__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram4__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram4__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram4__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram3__0__Z (
	.regout(rambit_1_ram3_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.6.un132_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_2_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram3__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram3__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram3__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram3__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram2__0__Z (
	.regout(rambit_1_ram2_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.6.un132_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram2__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram2__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram2__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram2__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram1__0__Z (
	.regout(rambit_1_ram1_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.6.un132_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_0_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram1__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram1__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram1__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram1__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram1__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram0__0__Z (
	.regout(rambit_1_ram0_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.6.un132_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram0__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram0__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram0__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram0__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_6_data_register_bit_rambit_1_ram0__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_awe4_0_a2_1_x (
	.combout(awe4_0_a2_1_x),
	.clk(GND),
	.dataa(instruction_c_3),
	.datab(instruction_c_5),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_awe4_0_a2_1_x.operation_mode="normal";
defparam rambit_1_0_awe4_0_a2_1_x.output_mode="comb_only";
defparam rambit_1_0_awe4_0_a2_1_x.lut_mask="4444";
defparam rambit_1_0_awe4_0_a2_1_x.synch_mode="off";
defparam rambit_1_0_awe4_0_a2_1_x.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g2_6_1 (
	.combout(g2_6_1),
	.clk(GND),
	.dataa(instruction_c_8),
	.datab(instruction_c_10),
	.datac(\bus_width_loop.6.pipeline_bit.Y_0 ),
	.datad(\bus_width_loop.6.pipeline_bit.Y_0_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g2_6_1.operation_mode="normal";
defparam rambit_1_0_g2_6_1.output_mode="comb_only";
defparam rambit_1_0_g2_6_1.lut_mask="3120";
defparam rambit_1_0_g2_6_1.synch_mode="off";
defparam rambit_1_0_g2_6_1.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_i_m2_0_ (
	.combout(ramout_6_i_m2_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_i_m2_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_i_m2_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_i_m2_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_i_m2_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_6_i_m2_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_i_m2_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_i_m2_c_0_ (
	.combout(ramout_6_i_m2_c[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_i_m2_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_i_m2_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_i_m2_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_6_i_m2_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_i_m2_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_0_ (
	.combout(ramout_3_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_0_.operation_mode="normal";
defparam rambit_0_ramout_3_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_0_.lut_mask="dda0";
defparam rambit_0_ramout_3_0_.synch_mode="off";
defparam rambit_0_ramout_3_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_c_0_ (
	.combout(ramout_3_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_c_0_.operation_mode="normal";
defparam rambit_0_ramout_3_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_3_c_0_.synch_mode="off";
defparam rambit_0_ramout_3_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_0_ (
	.combout(ramout_6_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_0_.operation_mode="normal";
defparam rambit_0_ramout_6_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_0_.lut_mask="dda0";
defparam rambit_0_ramout_6_0_.synch_mode="off";
defparam rambit_0_ramout_6_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_c_0_ (
	.combout(ramout_6_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_c_0_.operation_mode="normal";
defparam rambit_0_ramout_6_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_6_c_0_.synch_mode="off";
defparam rambit_0_ramout_6_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_i_m2_0_ (
	.combout(ramout_3_i_m2_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_i_m2_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_i_m2_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_i_m2_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_i_m2_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_3_i_m2_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_i_m2_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_i_m2_c_0_ (
	.combout(ramout_3_i_m2_c[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_i_m2_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_i_m2_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_i_m2_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_3_i_m2_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_i_m2_c_0_.sum_lutc_input="datac";
endmodule /* ram_Nx1_6 */

// VQM4.1+ 
module ram_Nx1_7 (
  ramout_3_i_m2_0,
  ramout_6_0,
  ramout_6_i_m2_0,
  ramout_3_0,
  \bus_width_loop.5.pipeline_bit.Y_0_0 ,
  \bus_width_loop.5.pipeline_bit.Y_0 ,
  instruction_c_3,
  instruction_c_0,
  instruction_c_1,
  instruction_c_4,
  instruction_c_10,
  instruction_c_8,
  instruction_c_5,
  in_port_c_0,
  awe2_0_a2_1_x,
  register_write_valid,
  internal_T_state,
  awe4_0_a2_1_x,
  awe3_0_a2_1,
  awe5_0_a2_1_0,
  g0_i_o4_i,
  g0_i_o4_0_x_i,
  g0_i_o4_1_i,
  g0_i_o4_2_x_i,
  g0_i_o4_3_i,
  g0_i_o4_4_x_i,
  g0_i_o4_5_i,
  g0_i_o4_6_x_i,
  g2_6_1,
  \ALU_loop.5.un111_alu_result_x ,
  un1_i_input_y_to_x_0_a2,
  clk_c
)
;
output ramout_3_i_m2_0 ;
output ramout_6_0 ;
output ramout_6_i_m2_0 ;
output ramout_3_0 ;
input \bus_width_loop.5.pipeline_bit.Y_0_0  ;
input \bus_width_loop.5.pipeline_bit.Y_0  ;
input instruction_c_3 ;
input instruction_c_0 ;
input instruction_c_1 ;
input instruction_c_4 ;
input instruction_c_10 ;
input instruction_c_8 ;
input instruction_c_5 ;
input in_port_c_0 ;
input awe2_0_a2_1_x ;
input register_write_valid ;
input internal_T_state ;
input awe4_0_a2_1_x ;
input awe3_0_a2_1 ;
input awe5_0_a2_1_0 ;
output g0_i_o4_i ;
output g0_i_o4_0_x_i ;
output g0_i_o4_1_i ;
output g0_i_o4_2_x_i ;
output g0_i_o4_3_i ;
output g0_i_o4_4_x_i ;
output g0_i_o4_5_i ;
output g0_i_o4_6_x_i ;
output g2_6_1 ;
input \ALU_loop.5.un111_alu_result_x  ;
input un1_i_input_y_to_x_0_a2 ;
input clk_c ;
wire ramout_3_i_m2_0 ;
wire ramout_6_0 ;
wire ramout_6_i_m2_0 ;
wire ramout_3_0 ;
wire \bus_width_loop.5.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.5.pipeline_bit.Y_0  ;
wire instruction_c_3 ;
wire instruction_c_0 ;
wire instruction_c_1 ;
wire instruction_c_4 ;
wire instruction_c_10 ;
wire instruction_c_8 ;
wire instruction_c_5 ;
wire in_port_c_0 ;
wire awe2_0_a2_1_x ;
wire register_write_valid ;
wire internal_T_state ;
wire awe4_0_a2_1_x ;
wire awe3_0_a2_1 ;
wire awe5_0_a2_1_0 ;
wire g0_i_o4_i ;
wire g0_i_o4_0_x_i ;
wire g0_i_o4_1_i ;
wire g0_i_o4_2_x_i ;
wire g0_i_o4_3_i ;
wire g0_i_o4_4_x_i ;
wire g0_i_o4_5_i ;
wire g0_i_o4_6_x_i ;
wire g2_6_1 ;
wire \ALU_loop.5.un111_alu_result_x  ;
wire un1_i_input_y_to_x_0_a2 ;
wire clk_c ;
wire [0:0] rambit_1_ram7_;
wire [0:0] rambit_1_ram6_;
wire [0:0] rambit_1_ram5_;
wire [0:0] rambit_1_ram4_;
wire [0:0] rambit_1_ram3_;
wire [0:0] rambit_1_ram2_;
wire [0:0] rambit_1_ram1_;
wire [0:0] rambit_1_ram0_;
wire [0:0] ramout_3_c;
wire [0:0] ramout_6_i_m2_c;
wire [0:0] ramout_6_c;
wire [0:0] ramout_3_i_m2_c;
wire ALU_loop_5_un111_alu_result_x ;
wire N_399 ;
wire N_398 ;
wire N_397 ;
wire N_396 ;
wire N_395 ;
wire N_394 ;
wire N_393 ;
wire N_392 ;
wire bus_width_loop_5_pipeline_bit_Y_0_0 ;
wire bus_width_loop_5_pipeline_bit_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram7__0__Z (
	.regout(rambit_1_ram7_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.5.un111_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_6_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram7__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram7__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram7__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram7__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram7__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram6__0__Z (
	.regout(rambit_1_ram6_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.5.un111_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_5_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram6__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram6__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram6__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram6__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram6__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram5__0__Z (
	.regout(rambit_1_ram5_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.5.un111_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_4_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram5__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram5__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram5__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram5__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram5__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram4__0__Z (
	.regout(rambit_1_ram4_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.5.un111_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram4__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram4__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram4__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram4__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram4__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram3__0__Z (
	.regout(rambit_1_ram3_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.5.un111_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_2_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram3__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram3__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram3__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram3__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram2__0__Z (
	.regout(rambit_1_ram2_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.5.un111_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram2__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram2__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram2__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram2__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram1__0__Z (
	.regout(rambit_1_ram1_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.5.un111_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_0_x_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram1__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram1__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram1__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram1__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram1__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram0__0__Z (
	.regout(rambit_1_ram0_[0]),
	.clk(clk_c),
	.dataa(in_port_c_0),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(\ALU_loop.5.un111_alu_result_x ),
	.datad(g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram0__0__Z.operation_mode="normal";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram0__0__Z.output_mode="reg_only";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram0__0__Z.lut_mask="fff8";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram0__0__Z.synch_mode="off";
defparam rambit_1_0_data_registers_bus_width_loop_5_data_register_bit_rambit_1_ram0__0__Z.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g0_i_o4_0_x (
	.combout(g0_i_o4_0_x_i),
	.clk(GND),
	.dataa(instruction_c_5),
	.datab(awe5_0_a2_1_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g0_i_o4_0_x.operation_mode="normal";
defparam rambit_1_0_g0_i_o4_0_x.output_mode="comb_only";
defparam rambit_1_0_g0_i_o4_0_x.lut_mask="4444";
defparam rambit_1_0_g0_i_o4_0_x.synch_mode="off";
defparam rambit_1_0_g0_i_o4_0_x.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g0_i_o4_2_x (
	.combout(g0_i_o4_2_x_i),
	.clk(GND),
	.dataa(instruction_c_5),
	.datab(awe3_0_a2_1),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g0_i_o4_2_x.operation_mode="normal";
defparam rambit_1_0_g0_i_o4_2_x.output_mode="comb_only";
defparam rambit_1_0_g0_i_o4_2_x.lut_mask="4444";
defparam rambit_1_0_g0_i_o4_2_x.synch_mode="off";
defparam rambit_1_0_g0_i_o4_2_x.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g0_i_o4_4_x (
	.combout(g0_i_o4_4_x_i),
	.clk(GND),
	.dataa(instruction_c_5),
	.datab(awe5_0_a2_1_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g0_i_o4_4_x.operation_mode="normal";
defparam rambit_1_0_g0_i_o4_4_x.output_mode="comb_only";
defparam rambit_1_0_g0_i_o4_4_x.lut_mask="8888";
defparam rambit_1_0_g0_i_o4_4_x.synch_mode="off";
defparam rambit_1_0_g0_i_o4_4_x.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g0_i_o4_6_x (
	.combout(g0_i_o4_6_x_i),
	.clk(GND),
	.dataa(instruction_c_5),
	.datab(awe3_0_a2_1),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g0_i_o4_6_x.operation_mode="normal";
defparam rambit_1_0_g0_i_o4_6_x.output_mode="comb_only";
defparam rambit_1_0_g0_i_o4_6_x.lut_mask="8888";
defparam rambit_1_0_g0_i_o4_6_x.synch_mode="off";
defparam rambit_1_0_g0_i_o4_6_x.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g2_6_1 (
	.combout(g2_6_1),
	.clk(GND),
	.dataa(instruction_c_8),
	.datab(instruction_c_10),
	.datac(\bus_width_loop.5.pipeline_bit.Y_0 ),
	.datad(\bus_width_loop.5.pipeline_bit.Y_0_0 ),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g2_6_1.operation_mode="normal";
defparam rambit_1_0_g2_6_1.output_mode="comb_only";
defparam rambit_1_0_g2_6_1.lut_mask="3120";
defparam rambit_1_0_g2_6_1.synch_mode="off";
defparam rambit_1_0_g2_6_1.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g0_i_o4_5 (
	.combout(g0_i_o4_5_i),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(awe4_0_a2_1_x),
	.datac(internal_T_state),
	.datad(register_write_valid),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g0_i_o4_5.operation_mode="normal";
defparam rambit_1_0_g0_i_o4_5.output_mode="comb_only";
defparam rambit_1_0_g0_i_o4_5.lut_mask="8000";
defparam rambit_1_0_g0_i_o4_5.synch_mode="off";
defparam rambit_1_0_g0_i_o4_5.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g0_i_o4_3 (
	.combout(g0_i_o4_3_i),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(awe4_0_a2_1_x),
	.datac(internal_T_state),
	.datad(register_write_valid),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g0_i_o4_3.operation_mode="normal";
defparam rambit_1_0_g0_i_o4_3.output_mode="comb_only";
defparam rambit_1_0_g0_i_o4_3.lut_mask="4000";
defparam rambit_1_0_g0_i_o4_3.synch_mode="off";
defparam rambit_1_0_g0_i_o4_3.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g0_i_o4_1 (
	.combout(g0_i_o4_1_i),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(awe2_0_a2_1_x),
	.datac(internal_T_state),
	.datad(register_write_valid),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g0_i_o4_1.operation_mode="normal";
defparam rambit_1_0_g0_i_o4_1.output_mode="comb_only";
defparam rambit_1_0_g0_i_o4_1.lut_mask="8000";
defparam rambit_1_0_g0_i_o4_1.synch_mode="off";
defparam rambit_1_0_g0_i_o4_1.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_g0_i_o4 (
	.combout(g0_i_o4_i),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(awe2_0_a2_1_x),
	.datac(internal_T_state),
	.datad(register_write_valid),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_g0_i_o4.operation_mode="normal";
defparam rambit_1_0_g0_i_o4.output_mode="comb_only";
defparam rambit_1_0_g0_i_o4.lut_mask="4000";
defparam rambit_1_0_g0_i_o4.synch_mode="off";
defparam rambit_1_0_g0_i_o4.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_0_ (
	.combout(ramout_3_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_0_.operation_mode="normal";
defparam rambit_0_ramout_3_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_0_.lut_mask="dda0";
defparam rambit_0_ramout_3_0_.synch_mode="off";
defparam rambit_0_ramout_3_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_3_c_0_ (
	.combout(ramout_3_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_3_c_0_.operation_mode="normal";
defparam rambit_0_ramout_3_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_3_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_3_c_0_.synch_mode="off";
defparam rambit_0_ramout_3_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_i_m2_0_ (
	.combout(ramout_6_i_m2_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_i_m2_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_i_m2_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_i_m2_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_i_m2_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_6_i_m2_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_i_m2_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_6_i_m2_c_0_ (
	.combout(ramout_6_i_m2_c[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_6_i_m2_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_6_i_m2_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_6_i_m2_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_6_i_m2_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_6_i_m2_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_0_ (
	.combout(ramout_6_0),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(rambit_1_ram7_[0]),
	.datac(rambit_1_ram6_[0]),
	.datad(ramout_6_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_0_.operation_mode="normal";
defparam rambit_0_ramout_6_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_0_.lut_mask="dda0";
defparam rambit_0_ramout_6_0_.synch_mode="off";
defparam rambit_0_ramout_6_0_.sum_lutc_input="datac";
  maxii_lcell rambit_0_ramout_6_c_0_ (
	.combout(ramout_6_c[0]),
	.clk(GND),
	.dataa(instruction_c_1),
	.datab(instruction_c_0),
	.datac(rambit_1_ram5_[0]),
	.datad(rambit_1_ram4_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_ramout_6_c_0_.operation_mode="normal";
defparam rambit_0_ramout_6_c_0_.output_mode="comb_only";
defparam rambit_0_ramout_6_c_0_.lut_mask="d9c8";
defparam rambit_0_ramout_6_c_0_.synch_mode="off";
defparam rambit_0_ramout_6_c_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_i_m2_0_ (
	.combout(ramout_3_i_m2_0),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(rambit_1_ram3_[0]),
	.datac(rambit_1_ram2_[0]),
	.datad(ramout_3_i_m2_c[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_i_m2_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_i_m2_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_i_m2_0_.lut_mask="dda0";
defparam rambit_1_0_ramout_3_i_m2_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_i_m2_0_.sum_lutc_input="datac";
  maxii_lcell rambit_1_0_ramout_3_i_m2_c_0_ (
	.combout(ramout_3_i_m2_c[0]),
	.clk(GND),
	.dataa(instruction_c_4),
	.datab(instruction_c_3),
	.datac(rambit_1_ram1_[0]),
	.datad(rambit_1_ram0_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_1_0_ramout_3_i_m2_c_0_.operation_mode="normal";
defparam rambit_1_0_ramout_3_i_m2_c_0_.output_mode="comb_only";
defparam rambit_1_0_ramout_3_i_m2_c_0_.lut_mask="d9c8";
defparam rambit_1_0_ramout_3_i_m2_c_0_.synch_mode="off";
defparam rambit_1_0_ramout_3_i_m2_c_0_.sum_lutc_input="datac";
endmodule /* ram_Nx1_7 */

// VQM4.1+ 
module register_bank (
  \bus_width_loop.5.pipeline_bit.Y_0_0 ,
  \bus_width_loop.5.pipeline_bit.Y_0 ,
  ramout_3_10_0,
  ramout_6_i_m2_2_0,
  ramout_6_10_0,
  ramout_3_i_m2_2_0,
  \bus_width_loop.6.pipeline_bit.Y_0_0 ,
  \bus_width_loop.6.pipeline_bit.Y_0 ,
  ramout_6_i_m2_1_0,
  ramout_3_9_0,
  ramout_6_9_0,
  ramout_3_i_m2_1_0,
  \bus_width_loop.7.pipeline_bit.Y_0_0 ,
  \bus_width_loop.7.pipeline_bit.Y_0 ,
  ramout_3_8_0,
  ramout_6_8_0,
  ramout_6_7_0,
  ramout_3_7_0,
  \bus_width_loop.4.pipeline_bit.Y_0_0 ,
  \bus_width_loop.4.pipeline_bit.Y_0 ,
  ramout_3_6_0,
  ramout_6_6_0,
  ramout_3_5_0,
  ramout_6_5_0,
  \bus_width_loop.1.pipeline_bit.Y_0_0 ,
  \bus_width_loop.1.pipeline_bit.Y_0 ,
  ramout_6_4_0,
  ramout_3_i_m2_0_0,
  ramout_3_4_0,
  ramout_6_i_m2_0_0,
  \bus_width_loop.2.pipeline_bit.Y_0_0 ,
  \bus_width_loop.2.pipeline_bit.Y_0 ,
  ramout_6_3_0,
  ramout_6_2_0,
  ramout_3_3_0,
  ramout_3_2_0,
  \bus_width_loop.3.pipeline_bit.Y_0_0 ,
  \bus_width_loop.3.pipeline_bit.Y_0 ,
  ramout_6_1_0,
  ramout_6_i_m2_0,
  ramout_3_1_0,
  ramout_3_i_m2_0,
  in_port_c_5,
  in_port_c_6,
  in_port_c_7,
  in_port_c_4,
  in_port_c_1,
  in_port_c_2,
  in_port_c_3,
  in_port_c_0,
  instruction_c_5,
  instruction_c_3,
  instruction_c_8,
  instruction_c_10,
  instruction_c_4,
  instruction_c_1,
  instruction_c_0,
  \bus_width_loop.0.pipeline_bit.Y_0_0 ,
  \bus_width_loop.0.pipeline_bit.Y_0 ,
  ramout_6_0_0,
  ramout_3_0_0,
  ramout_3_0,
  ramout_6_0,
  \ALU_loop.5.un111_alu_result_x ,
  g2_6_1_6,
  \ALU_loop.6.un132_alu_result_x ,
  g2_6_1_5,
  \ALU_loop.7.un153_alu_result_x ,
  g2_6_1_4,
  \ALU_loop.4.un90_alu_result_x ,
  g2_6_1_3,
  \ALU_loop.1.un27_alu_result_x ,
  g2_6_1_2,
  \ALU_loop.2.un48_alu_result_x ,
  g2_6_1_1,
  \ALU_loop.3.un69_alu_result_x ,
  g2_6_1_0,
  clk_c,
  un1_i_input_y_to_x_0_a2,
  \ALU_loop.0.un8_alu_result_x ,
  g2_6_1,
  internal_T_state,
  register_write_valid
)
;
input \bus_width_loop.5.pipeline_bit.Y_0_0  ;
input \bus_width_loop.5.pipeline_bit.Y_0  ;
output ramout_3_10_0 ;
output ramout_6_i_m2_2_0 ;
output ramout_6_10_0 ;
output ramout_3_i_m2_2_0 ;
input \bus_width_loop.6.pipeline_bit.Y_0_0  ;
input \bus_width_loop.6.pipeline_bit.Y_0  ;
output ramout_6_i_m2_1_0 ;
output ramout_3_9_0 ;
output ramout_6_9_0 ;
output ramout_3_i_m2_1_0 ;
input \bus_width_loop.7.pipeline_bit.Y_0_0  ;
input \bus_width_loop.7.pipeline_bit.Y_0  ;
output ramout_3_8_0 ;
output ramout_6_8_0 ;
output ramout_6_7_0 ;
output ramout_3_7_0 ;
input \bus_width_loop.4.pipeline_bit.Y_0_0  ;
input \bus_width_loop.4.pipeline_bit.Y_0  ;
output ramout_3_6_0 ;
output ramout_6_6_0 ;
output ramout_3_5_0 ;
output ramout_6_5_0 ;
input \bus_width_loop.1.pipeline_bit.Y_0_0  ;
input \bus_width_loop.1.pipeline_bit.Y_0  ;
output ramout_6_4_0 ;
output ramout_3_i_m2_0_0 ;
output ramout_3_4_0 ;
output ramout_6_i_m2_0_0 ;
input \bus_width_loop.2.pipeline_bit.Y_0_0  ;
input \bus_width_loop.2.pipeline_bit.Y_0  ;
output ramout_6_3_0 ;
output ramout_6_2_0 ;
output ramout_3_3_0 ;
output ramout_3_2_0 ;
input \bus_width_loop.3.pipeline_bit.Y_0_0  ;
input \bus_width_loop.3.pipeline_bit.Y_0  ;
output ramout_6_1_0 ;
output ramout_6_i_m2_0 ;
output ramout_3_1_0 ;
output ramout_3_i_m2_0 ;
input in_port_c_5 ;
input in_port_c_6 ;
input in_port_c_7 ;
input in_port_c_4 ;
input in_port_c_1 ;
input in_port_c_2 ;
input in_port_c_3 ;
input in_port_c_0 ;
input instruction_c_5 ;
input instruction_c_3 ;
input instruction_c_8 ;
input instruction_c_10 ;
input instruction_c_4 ;
input instruction_c_1 ;
input instruction_c_0 ;
input \bus_width_loop.0.pipeline_bit.Y_0_0  ;
input \bus_width_loop.0.pipeline_bit.Y_0  ;
output ramout_6_0_0 ;
output ramout_3_0_0 ;
output ramout_3_0 ;
output ramout_6_0 ;
input \ALU_loop.5.un111_alu_result_x  ;
output g2_6_1_6 ;
input \ALU_loop.6.un132_alu_result_x  ;
output g2_6_1_5 ;
input \ALU_loop.7.un153_alu_result_x  ;
output g2_6_1_4 ;
input \ALU_loop.4.un90_alu_result_x  ;
output g2_6_1_3 ;
input \ALU_loop.1.un27_alu_result_x  ;
output g2_6_1_2 ;
input \ALU_loop.2.un48_alu_result_x  ;
output g2_6_1_1 ;
input \ALU_loop.3.un69_alu_result_x  ;
output g2_6_1_0 ;
input clk_c ;
input un1_i_input_y_to_x_0_a2 ;
input \ALU_loop.0.un8_alu_result_x  ;
output g2_6_1 ;
input internal_T_state ;
input register_write_valid ;
wire \bus_width_loop.5.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.5.pipeline_bit.Y_0  ;
wire ramout_3_10_0 ;
wire ramout_6_i_m2_2_0 ;
wire ramout_6_10_0 ;
wire ramout_3_i_m2_2_0 ;
wire \bus_width_loop.6.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.6.pipeline_bit.Y_0  ;
wire ramout_6_i_m2_1_0 ;
wire ramout_3_9_0 ;
wire ramout_6_9_0 ;
wire ramout_3_i_m2_1_0 ;
wire \bus_width_loop.7.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.7.pipeline_bit.Y_0  ;
wire ramout_3_8_0 ;
wire ramout_6_8_0 ;
wire ramout_6_7_0 ;
wire ramout_3_7_0 ;
wire \bus_width_loop.4.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.4.pipeline_bit.Y_0  ;
wire ramout_3_6_0 ;
wire ramout_6_6_0 ;
wire ramout_3_5_0 ;
wire ramout_6_5_0 ;
wire \bus_width_loop.1.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.1.pipeline_bit.Y_0  ;
wire ramout_6_4_0 ;
wire ramout_3_i_m2_0_0 ;
wire ramout_3_4_0 ;
wire ramout_6_i_m2_0_0 ;
wire \bus_width_loop.2.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.2.pipeline_bit.Y_0  ;
wire ramout_6_3_0 ;
wire ramout_6_2_0 ;
wire ramout_3_3_0 ;
wire ramout_3_2_0 ;
wire \bus_width_loop.3.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.3.pipeline_bit.Y_0  ;
wire ramout_6_1_0 ;
wire ramout_6_i_m2_0 ;
wire ramout_3_1_0 ;
wire ramout_3_i_m2_0 ;
wire in_port_c_5 ;
wire in_port_c_6 ;
wire in_port_c_7 ;
wire in_port_c_4 ;
wire in_port_c_1 ;
wire in_port_c_2 ;
wire in_port_c_3 ;
wire in_port_c_0 ;
wire instruction_c_5 ;
wire instruction_c_3 ;
wire instruction_c_8 ;
wire instruction_c_10 ;
wire instruction_c_4 ;
wire instruction_c_1 ;
wire instruction_c_0 ;
wire \bus_width_loop.0.pipeline_bit.Y_0_0  ;
wire \bus_width_loop.0.pipeline_bit.Y_0  ;
wire ramout_6_0_0 ;
wire ramout_3_0_0 ;
wire ramout_3_0 ;
wire ramout_6_0 ;
wire \ALU_loop.5.un111_alu_result_x  ;
wire g2_6_1_6 ;
wire \ALU_loop.6.un132_alu_result_x  ;
wire g2_6_1_5 ;
wire \ALU_loop.7.un153_alu_result_x  ;
wire g2_6_1_4 ;
wire \ALU_loop.4.un90_alu_result_x  ;
wire g2_6_1_3 ;
wire \ALU_loop.1.un27_alu_result_x  ;
wire g2_6_1_2 ;
wire \ALU_loop.2.un48_alu_result_x  ;
wire g2_6_1_1 ;
wire \ALU_loop.3.un69_alu_result_x  ;
wire g2_6_1_0 ;
wire clk_c ;
wire un1_i_input_y_to_x_0_a2 ;
wire \ALU_loop.0.un8_alu_result_x  ;
wire g2_6_1 ;
wire internal_T_state ;
wire register_write_valid ;
wire awe5_0_a2_1_0 ;
wire awe3_0_a2_1 ;
wire awe2_0_a2_1_x ;
wire g0_i_o4_i ;
wire g0_i_o4_0_x_i ;
wire g0_i_o4_1_i ;
wire g0_i_o4_2_x_i ;
wire g0_i_o4_3_i ;
wire g0_i_o4_4_x_i ;
wire g0_i_o4_5_i ;
wire g0_i_o4_6_x_i ;
wire ALU_loop_0_un8_alu_result_x ;
wire ALU_loop_3_un69_alu_result_x ;
wire ALU_loop_2_un48_alu_result_x ;
wire ALU_loop_1_un27_alu_result_x ;
wire ALU_loop_4_un90_alu_result_x ;
wire ALU_loop_7_un153_alu_result_x ;
wire awe4_0_a2_1_x ;
wire ALU_loop_6_un132_alu_result_x ;
wire ALU_loop_5_un111_alu_result_x ;
wire bus_width_loop_5_pipeline_bit_Y_0_0 ;
wire bus_width_loop_5_pipeline_bit_Y_0 ;
wire bus_width_loop_6_pipeline_bit_Y_0_0 ;
wire bus_width_loop_6_pipeline_bit_Y_0 ;
wire bus_width_loop_7_pipeline_bit_Y_0_0 ;
wire bus_width_loop_7_pipeline_bit_Y_0 ;
wire bus_width_loop_4_pipeline_bit_Y_0_0 ;
wire bus_width_loop_4_pipeline_bit_Y_0 ;
wire bus_width_loop_1_pipeline_bit_Y_0_0 ;
wire bus_width_loop_1_pipeline_bit_Y_0 ;
wire bus_width_loop_2_pipeline_bit_Y_0_0 ;
wire bus_width_loop_2_pipeline_bit_Y_0 ;
wire bus_width_loop_3_pipeline_bit_Y_0_0 ;
wire bus_width_loop_3_pipeline_bit_Y_0 ;
wire bus_width_loop_0_pipeline_bit_Y_0_0 ;
wire bus_width_loop_0_pipeline_bit_Y_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:41
  ram_Nx1 bus_width_loop_0_data_register_bit (
	.ramout_6_0_0(ramout_6_0),
	.ramout_3_0_0(ramout_3_0),
	.ramout_3_0(ramout_3_0_0),
	.ramout_6_0(ramout_6_0_0),
	.\bus_width_loop.0.pipeline_bit.Y_0_0 (\bus_width_loop.0.pipeline_bit.Y_0 ),
	.\bus_width_loop.0.pipeline_bit.Y_0 (\bus_width_loop.0.pipeline_bit.Y_0_0 ),
	.instruction_c_0(instruction_c_0),
	.instruction_c_1(instruction_c_1),
	.instruction_c_4(instruction_c_4),
	.instruction_c_10(instruction_c_10),
	.instruction_c_8(instruction_c_8),
	.instruction_c_3(instruction_c_3),
	.instruction_c_5(instruction_c_5),
	.in_port_c_0(in_port_c_0),
	.awe5_0_a2_1_0(awe5_0_a2_1_0),
	.register_write_valid(register_write_valid),
	.internal_T_state(internal_T_state),
	.awe3_0_a2_1(awe3_0_a2_1),
	.awe2_0_a2_1_x(awe2_0_a2_1_x),
	.g0_i_o4_i(g0_i_o4_i),
	.g0_i_o4_0_x_i(g0_i_o4_0_x_i),
	.g0_i_o4_1_i(g0_i_o4_1_i),
	.g0_i_o4_2_x_i(g0_i_o4_2_x_i),
	.g0_i_o4_3_i(g0_i_o4_3_i),
	.g0_i_o4_4_x_i(g0_i_o4_4_x_i),
	.g0_i_o4_5_i(g0_i_o4_5_i),
	.g0_i_o4_6_x_i(g0_i_o4_6_x_i),
	.g2_6_1(g2_6_1),
	.\ALU_loop.0.un8_alu_result_x (\ALU_loop.0.un8_alu_result_x ),
	.un1_i_input_y_to_x_0_a2(un1_i_input_y_to_x_0_a2),
	.clk_c(clk_c)
);
// @18:41
  ram_Nx1_1 bus_width_loop_3_data_register_bit (
	.ramout_3_i_m2_0(ramout_3_i_m2_0),
	.ramout_3_0(ramout_3_1_0),
	.ramout_6_i_m2_0(ramout_6_i_m2_0),
	.ramout_6_0(ramout_6_1_0),
	.\bus_width_loop.3.pipeline_bit.Y_0_0 (\bus_width_loop.3.pipeline_bit.Y_0 ),
	.\bus_width_loop.3.pipeline_bit.Y_0 (\bus_width_loop.3.pipeline_bit.Y_0_0 ),
	.instruction_c_3(instruction_c_3),
	.instruction_c_4(instruction_c_4),
	.instruction_c_0(instruction_c_0),
	.instruction_c_1(instruction_c_1),
	.instruction_c_10(instruction_c_10),
	.instruction_c_8(instruction_c_8),
	.in_port_c_0(in_port_c_3),
	.g0_i_o4_i(g0_i_o4_i),
	.g0_i_o4_0_x_i(g0_i_o4_0_x_i),
	.g0_i_o4_1_i(g0_i_o4_1_i),
	.g0_i_o4_2_x_i(g0_i_o4_2_x_i),
	.g0_i_o4_3_i(g0_i_o4_3_i),
	.g0_i_o4_4_x_i(g0_i_o4_4_x_i),
	.g0_i_o4_5_i(g0_i_o4_5_i),
	.g0_i_o4_6_x_i(g0_i_o4_6_x_i),
	.g2_6_1(g2_6_1_0),
	.\ALU_loop.3.un69_alu_result_x (\ALU_loop.3.un69_alu_result_x ),
	.un1_i_input_y_to_x_0_a2(un1_i_input_y_to_x_0_a2),
	.clk_c(clk_c)
);
// @18:41
  ram_Nx1_2 bus_width_loop_2_data_register_bit (
	.ramout_3_0_0(ramout_3_2_0),
	.ramout_3_0(ramout_3_3_0),
	.ramout_6_0_0(ramout_6_2_0),
	.ramout_6_0(ramout_6_3_0),
	.\bus_width_loop.2.pipeline_bit.Y_0_0 (\bus_width_loop.2.pipeline_bit.Y_0 ),
	.\bus_width_loop.2.pipeline_bit.Y_0 (\bus_width_loop.2.pipeline_bit.Y_0_0 ),
	.instruction_c_3(instruction_c_3),
	.instruction_c_4(instruction_c_4),
	.instruction_c_0(instruction_c_0),
	.instruction_c_1(instruction_c_1),
	.instruction_c_10(instruction_c_10),
	.instruction_c_8(instruction_c_8),
	.in_port_c_0(in_port_c_2),
	.g0_i_o4_i(g0_i_o4_i),
	.g0_i_o4_0_x_i(g0_i_o4_0_x_i),
	.g0_i_o4_1_i(g0_i_o4_1_i),
	.g0_i_o4_2_x_i(g0_i_o4_2_x_i),
	.g0_i_o4_3_i(g0_i_o4_3_i),
	.g0_i_o4_4_x_i(g0_i_o4_4_x_i),
	.g0_i_o4_5_i(g0_i_o4_5_i),
	.g0_i_o4_6_x_i(g0_i_o4_6_x_i),
	.g2_6_1(g2_6_1_1),
	.\ALU_loop.2.un48_alu_result_x (\ALU_loop.2.un48_alu_result_x ),
	.un1_i_input_y_to_x_0_a2(un1_i_input_y_to_x_0_a2),
	.clk_c(clk_c)
);
// @18:41
  ram_Nx1_3 bus_width_loop_1_data_register_bit (
	.ramout_6_i_m2_0(ramout_6_i_m2_0_0),
	.ramout_3_0(ramout_3_4_0),
	.ramout_3_i_m2_0(ramout_3_i_m2_0_0),
	.ramout_6_0(ramout_6_4_0),
	.\bus_width_loop.1.pipeline_bit.Y_0_0 (\bus_width_loop.1.pipeline_bit.Y_0 ),
	.\bus_width_loop.1.pipeline_bit.Y_0 (\bus_width_loop.1.pipeline_bit.Y_0_0 ),
	.instruction_c_3(instruction_c_3),
	.instruction_c_4(instruction_c_4),
	.instruction_c_0(instruction_c_0),
	.instruction_c_1(instruction_c_1),
	.instruction_c_10(instruction_c_10),
	.instruction_c_8(instruction_c_8),
	.in_port_c_0(in_port_c_1),
	.g0_i_o4_i(g0_i_o4_i),
	.g0_i_o4_0_x_i(g0_i_o4_0_x_i),
	.g0_i_o4_1_i(g0_i_o4_1_i),
	.g0_i_o4_2_x_i(g0_i_o4_2_x_i),
	.g0_i_o4_3_i(g0_i_o4_3_i),
	.g0_i_o4_4_x_i(g0_i_o4_4_x_i),
	.g0_i_o4_5_i(g0_i_o4_5_i),
	.g0_i_o4_6_x_i(g0_i_o4_6_x_i),
	.g2_6_1(g2_6_1_2),
	.\ALU_loop.1.un27_alu_result_x (\ALU_loop.1.un27_alu_result_x ),
	.un1_i_input_y_to_x_0_a2(un1_i_input_y_to_x_0_a2),
	.clk_c(clk_c)
);
// @18:41
  ram_Nx1_4 bus_width_loop_4_data_register_bit (
	.ramout_6_0_0(ramout_6_5_0),
	.ramout_3_0_0(ramout_3_5_0),
	.ramout_6_0(ramout_6_6_0),
	.ramout_3_0(ramout_3_6_0),
	.\bus_width_loop.4.pipeline_bit.Y_0_0 (\bus_width_loop.4.pipeline_bit.Y_0 ),
	.\bus_width_loop.4.pipeline_bit.Y_0 (\bus_width_loop.4.pipeline_bit.Y_0_0 ),
	.instruction_c_0(instruction_c_0),
	.instruction_c_1(instruction_c_1),
	.instruction_c_3(instruction_c_3),
	.instruction_c_4(instruction_c_4),
	.instruction_c_10(instruction_c_10),
	.instruction_c_8(instruction_c_8),
	.in_port_c_0(in_port_c_4),
	.g0_i_o4_i(g0_i_o4_i),
	.g0_i_o4_0_x_i(g0_i_o4_0_x_i),
	.g0_i_o4_1_i(g0_i_o4_1_i),
	.g0_i_o4_2_x_i(g0_i_o4_2_x_i),
	.g0_i_o4_3_i(g0_i_o4_3_i),
	.g0_i_o4_4_x_i(g0_i_o4_4_x_i),
	.g0_i_o4_5_i(g0_i_o4_5_i),
	.g0_i_o4_6_x_i(g0_i_o4_6_x_i),
	.g2_6_1(g2_6_1_3),
	.\ALU_loop.4.un90_alu_result_x (\ALU_loop.4.un90_alu_result_x ),
	.un1_i_input_y_to_x_0_a2(un1_i_input_y_to_x_0_a2),
	.clk_c(clk_c)
);
// @18:41
  ram_Nx1_5 bus_width_loop_7_data_register_bit (
	.ramout_3_0_0(ramout_3_7_0),
	.ramout_6_0_0(ramout_6_7_0),
	.ramout_6_0(ramout_6_8_0),
	.ramout_3_0(ramout_3_8_0),
	.\bus_width_loop.7.pipeline_bit.Y_0_0 (\bus_width_loop.7.pipeline_bit.Y_0 ),
	.\bus_width_loop.7.pipeline_bit.Y_0 (\bus_width_loop.7.pipeline_bit.Y_0_0 ),
	.instruction_c_0(instruction_c_0),
	.instruction_c_1(instruction_c_1),
	.instruction_c_3(instruction_c_3),
	.instruction_c_4(instruction_c_4),
	.instruction_c_10(instruction_c_10),
	.instruction_c_8(instruction_c_8),
	.in_port_c_0(in_port_c_7),
	.g0_i_o4_i(g0_i_o4_i),
	.g0_i_o4_0_x_i(g0_i_o4_0_x_i),
	.g0_i_o4_1_i(g0_i_o4_1_i),
	.g0_i_o4_2_x_i(g0_i_o4_2_x_i),
	.g0_i_o4_3_i(g0_i_o4_3_i),
	.g0_i_o4_4_x_i(g0_i_o4_4_x_i),
	.g0_i_o4_5_i(g0_i_o4_5_i),
	.g0_i_o4_6_x_i(g0_i_o4_6_x_i),
	.g2_6_1(g2_6_1_4),
	.\ALU_loop.7.un153_alu_result_x (\ALU_loop.7.un153_alu_result_x ),
	.un1_i_input_y_to_x_0_a2(un1_i_input_y_to_x_0_a2),
	.clk_c(clk_c)
);
// @18:41
  ram_Nx1_6 bus_width_loop_6_data_register_bit (
	.ramout_3_i_m2_0(ramout_3_i_m2_1_0),
	.ramout_6_0(ramout_6_9_0),
	.ramout_3_0(ramout_3_9_0),
	.ramout_6_i_m2_0(ramout_6_i_m2_1_0),
	.\bus_width_loop.6.pipeline_bit.Y_0_0 (\bus_width_loop.6.pipeline_bit.Y_0 ),
	.\bus_width_loop.6.pipeline_bit.Y_0 (\bus_width_loop.6.pipeline_bit.Y_0_0 ),
	.instruction_c_0(instruction_c_0),
	.instruction_c_1(instruction_c_1),
	.instruction_c_4(instruction_c_4),
	.instruction_c_10(instruction_c_10),
	.instruction_c_8(instruction_c_8),
	.instruction_c_5(instruction_c_5),
	.instruction_c_3(instruction_c_3),
	.in_port_c_0(in_port_c_6),
	.awe4_0_a2_1_x(awe4_0_a2_1_x),
	.g0_i_o4_i(g0_i_o4_i),
	.g0_i_o4_0_x_i(g0_i_o4_0_x_i),
	.g0_i_o4_1_i(g0_i_o4_1_i),
	.g0_i_o4_2_x_i(g0_i_o4_2_x_i),
	.g0_i_o4_3_i(g0_i_o4_3_i),
	.g0_i_o4_4_x_i(g0_i_o4_4_x_i),
	.g0_i_o4_5_i(g0_i_o4_5_i),
	.g0_i_o4_6_x_i(g0_i_o4_6_x_i),
	.g2_6_1(g2_6_1_5),
	.\ALU_loop.6.un132_alu_result_x (\ALU_loop.6.un132_alu_result_x ),
	.un1_i_input_y_to_x_0_a2(un1_i_input_y_to_x_0_a2),
	.clk_c(clk_c)
);
// @18:41
  ram_Nx1_7 bus_width_loop_5_data_register_bit (
	.ramout_3_i_m2_0(ramout_3_i_m2_2_0),
	.ramout_6_0(ramout_6_10_0),
	.ramout_6_i_m2_0(ramout_6_i_m2_2_0),
	.ramout_3_0(ramout_3_10_0),
	.\bus_width_loop.5.pipeline_bit.Y_0_0 (\bus_width_loop.5.pipeline_bit.Y_0 ),
	.\bus_width_loop.5.pipeline_bit.Y_0 (\bus_width_loop.5.pipeline_bit.Y_0_0 ),
	.instruction_c_3(instruction_c_3),
	.instruction_c_0(instruction_c_0),
	.instruction_c_1(instruction_c_1),
	.instruction_c_4(instruction_c_4),
	.instruction_c_10(instruction_c_10),
	.instruction_c_8(instruction_c_8),
	.instruction_c_5(instruction_c_5),
	.in_port_c_0(in_port_c_5),
	.awe2_0_a2_1_x(awe2_0_a2_1_x),
	.register_write_valid(register_write_valid),
	.internal_T_state(internal_T_state),
	.awe4_0_a2_1_x(awe4_0_a2_1_x),
	.awe3_0_a2_1(awe3_0_a2_1),
	.awe5_0_a2_1_0(awe5_0_a2_1_0),
	.g0_i_o4_i(g0_i_o4_i),
	.g0_i_o4_0_x_i(g0_i_o4_0_x_i),
	.g0_i_o4_1_i(g0_i_o4_1_i),
	.g0_i_o4_2_x_i(g0_i_o4_2_x_i),
	.g0_i_o4_3_i(g0_i_o4_3_i),
	.g0_i_o4_4_x_i(g0_i_o4_4_x_i),
	.g0_i_o4_5_i(g0_i_o4_5_i),
	.g0_i_o4_6_x_i(g0_i_o4_6_x_i),
	.g2_6_1(g2_6_1_6),
	.\ALU_loop.5.un111_alu_result_x (\ALU_loop.5.un111_alu_result_x ),
	.un1_i_input_y_to_x_0_a2(un1_i_input_y_to_x_0_a2),
	.clk_c(clk_c)
);
endmodule /* register_bank */

// VQM4.1+ 
module ram_x1s (
  rambit_ram2__0,
  rambit_ram3__0,
  count_value_0,
  \count_width_loop.0.register_bit.count_value_0 ,
  \count_width_loop.1.register_bit.count_value_0 ,
  g2_1_i,
  g2_2_i,
  g2_3_i,
  g2_0_i,
  clk_c,
  g0_c
)
;
output rambit_ram2__0 ;
output rambit_ram3__0 ;
input count_value_0 ;
input \count_width_loop.0.register_bit.count_value_0  ;
input \count_width_loop.1.register_bit.count_value_0  ;
input g2_1_i ;
input g2_2_i ;
input g2_3_i ;
input g2_0_i ;
input clk_c ;
output g0_c ;
wire rambit_ram2__0 ;
wire rambit_ram3__0 ;
wire count_value_0 ;
wire \count_width_loop.0.register_bit.count_value_0  ;
wire \count_width_loop.1.register_bit.count_value_0  ;
wire g2_1_i ;
wire g2_2_i ;
wire g2_3_i ;
wire g2_0_i ;
wire clk_c ;
wire g0_c ;
wire [0:0] rambit_ram1_;
wire VCC ;
wire count_width_loop_0_register_bit_count_value_0 ;
wire count_width_loop_1_register_bit_count_value_0 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram0__0__Z (
	.combout(g0_c),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(count_value_0),
	.datad(rambit_ram1_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(g2_0_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram0__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram0__0__Z.output_mode="comb_only";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram0__0__Z.lut_mask="dc98";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram0__0__Z.synch_mode="on";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram0__0__Z.sum_lutc_input="qfbk";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram3__0__Z (
	.regout(rambit_ram3__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram3__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram3__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram3__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram3__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram2__0__Z (
	.regout(rambit_ram2__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_2_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram2__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram2__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram2__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram2__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram1__0__Z (
	.regout(rambit_ram1_[0]),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram1__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram1__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram1__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram1__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_0_stack_ram_bit_rambit_ram1__0__Z.sum_lutc_input="datac";
endmodule /* ram_x1s */

// VQM4.1+ 
module ram_x1s_1 (
  rambit_ram2__0,
  rambit_ram3__0,
  count_value_0,
  \count_width_loop.0.register_bit.count_value_0 ,
  \count_width_loop.1.register_bit.count_value_0 ,
  g2_1_i,
  g2_2_i,
  g2_3_i,
  g2_0_i,
  clk_c,
  g0_c
)
;
output rambit_ram2__0 ;
output rambit_ram3__0 ;
input count_value_0 ;
input \count_width_loop.0.register_bit.count_value_0  ;
input \count_width_loop.1.register_bit.count_value_0  ;
input g2_1_i ;
input g2_2_i ;
input g2_3_i ;
input g2_0_i ;
input clk_c ;
output g0_c ;
wire rambit_ram2__0 ;
wire rambit_ram3__0 ;
wire count_value_0 ;
wire \count_width_loop.0.register_bit.count_value_0  ;
wire \count_width_loop.1.register_bit.count_value_0  ;
wire g2_1_i ;
wire g2_2_i ;
wire g2_3_i ;
wire g2_0_i ;
wire clk_c ;
wire g0_c ;
wire [0:0] rambit_ram1_;
wire VCC ;
wire count_width_loop_0_register_bit_count_value_0 ;
wire count_width_loop_1_register_bit_count_value_0 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram0__0__Z (
	.combout(g0_c),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(count_value_0),
	.datad(rambit_ram1_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(g2_0_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram0__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram0__0__Z.output_mode="comb_only";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram0__0__Z.lut_mask="dc98";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram0__0__Z.synch_mode="on";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram0__0__Z.sum_lutc_input="qfbk";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram3__0__Z (
	.regout(rambit_ram3__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram3__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram3__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram3__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram3__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram2__0__Z (
	.regout(rambit_ram2__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_2_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram2__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram2__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram2__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram2__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram1__0__Z (
	.regout(rambit_ram1_[0]),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram1__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram1__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram1__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram1__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_3_stack_ram_bit_rambit_ram1__0__Z.sum_lutc_input="datac";
endmodule /* ram_x1s_1 */

// VQM4.1+ 
module ram_x1s_2 (
  rambit_ram2__0,
  rambit_ram3__0,
  count_value_0,
  \count_width_loop.0.register_bit.count_value_0 ,
  \count_width_loop.1.register_bit.count_value_0 ,
  g2_1_i,
  g2_2_i,
  g2_3_i,
  g2_0_i,
  clk_c,
  g0_c
)
;
output rambit_ram2__0 ;
output rambit_ram3__0 ;
input count_value_0 ;
input \count_width_loop.0.register_bit.count_value_0  ;
input \count_width_loop.1.register_bit.count_value_0  ;
input g2_1_i ;
input g2_2_i ;
input g2_3_i ;
input g2_0_i ;
input clk_c ;
output g0_c ;
wire rambit_ram2__0 ;
wire rambit_ram3__0 ;
wire count_value_0 ;
wire \count_width_loop.0.register_bit.count_value_0  ;
wire \count_width_loop.1.register_bit.count_value_0  ;
wire g2_1_i ;
wire g2_2_i ;
wire g2_3_i ;
wire g2_0_i ;
wire clk_c ;
wire g0_c ;
wire [0:0] rambit_ram1_;
wire VCC ;
wire count_width_loop_0_register_bit_count_value_0 ;
wire count_width_loop_1_register_bit_count_value_0 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram0__0__Z (
	.combout(g0_c),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(count_value_0),
	.datad(rambit_ram1_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(g2_0_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram0__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram0__0__Z.output_mode="comb_only";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram0__0__Z.lut_mask="dc98";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram0__0__Z.synch_mode="on";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram0__0__Z.sum_lutc_input="qfbk";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram3__0__Z (
	.regout(rambit_ram3__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram3__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram3__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram3__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram3__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram2__0__Z (
	.regout(rambit_ram2__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_2_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram2__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram2__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram2__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram2__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram1__0__Z (
	.regout(rambit_ram1_[0]),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram1__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram1__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram1__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram1__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_2_stack_ram_bit_rambit_ram1__0__Z.sum_lutc_input="datac";
endmodule /* ram_x1s_2 */

// VQM4.1+ 
module ram_x1s_3 (
  rambit_ram2__0,
  rambit_ram3__0,
  count_value_0,
  \count_width_loop.0.register_bit.count_value_0 ,
  \count_width_loop.1.register_bit.count_value_0 ,
  g2_1_i,
  g2_2_i,
  g2_3_i,
  g2_0_i,
  clk_c,
  g0_c
)
;
output rambit_ram2__0 ;
output rambit_ram3__0 ;
input count_value_0 ;
input \count_width_loop.0.register_bit.count_value_0  ;
input \count_width_loop.1.register_bit.count_value_0  ;
input g2_1_i ;
input g2_2_i ;
input g2_3_i ;
input g2_0_i ;
input clk_c ;
output g0_c ;
wire rambit_ram2__0 ;
wire rambit_ram3__0 ;
wire count_value_0 ;
wire \count_width_loop.0.register_bit.count_value_0  ;
wire \count_width_loop.1.register_bit.count_value_0  ;
wire g2_1_i ;
wire g2_2_i ;
wire g2_3_i ;
wire g2_0_i ;
wire clk_c ;
wire g0_c ;
wire [0:0] rambit_ram1_;
wire VCC ;
wire count_width_loop_0_register_bit_count_value_0 ;
wire count_width_loop_1_register_bit_count_value_0 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram0__0__Z (
	.combout(g0_c),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(count_value_0),
	.datad(rambit_ram1_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(g2_0_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram0__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram0__0__Z.output_mode="comb_only";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram0__0__Z.lut_mask="dc98";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram0__0__Z.synch_mode="on";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram0__0__Z.sum_lutc_input="qfbk";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram3__0__Z (
	.regout(rambit_ram3__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram3__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram3__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram3__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram3__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram2__0__Z (
	.regout(rambit_ram2__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_2_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram2__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram2__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram2__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram2__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram1__0__Z (
	.regout(rambit_ram1_[0]),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram1__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram1__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram1__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram1__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_1_stack_ram_bit_rambit_ram1__0__Z.sum_lutc_input="datac";
endmodule /* ram_x1s_3 */

// VQM4.1+ 
module ram_x1s_4 (
  rambit_ram2__0,
  rambit_ram3__0,
  count_value_0,
  \count_width_loop.0.register_bit.count_value_0 ,
  \count_width_loop.1.register_bit.count_value_0 ,
  g2_1_i,
  g2_2_i,
  g2_3_i,
  g2_0_i,
  clk_c,
  g0_c
)
;
output rambit_ram2__0 ;
output rambit_ram3__0 ;
input count_value_0 ;
input \count_width_loop.0.register_bit.count_value_0  ;
input \count_width_loop.1.register_bit.count_value_0  ;
input g2_1_i ;
input g2_2_i ;
input g2_3_i ;
input g2_0_i ;
input clk_c ;
output g0_c ;
wire rambit_ram2__0 ;
wire rambit_ram3__0 ;
wire count_value_0 ;
wire \count_width_loop.0.register_bit.count_value_0  ;
wire \count_width_loop.1.register_bit.count_value_0  ;
wire g2_1_i ;
wire g2_2_i ;
wire g2_3_i ;
wire g2_0_i ;
wire clk_c ;
wire g0_c ;
wire [0:0] rambit_ram1_;
wire VCC ;
wire count_width_loop_0_register_bit_count_value_0 ;
wire count_width_loop_1_register_bit_count_value_0 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram0__0__Z (
	.combout(g0_c),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(count_value_0),
	.datad(rambit_ram1_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(g2_0_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram0__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram0__0__Z.output_mode="comb_only";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram0__0__Z.lut_mask="dc98";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram0__0__Z.synch_mode="on";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram0__0__Z.sum_lutc_input="qfbk";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram3__0__Z (
	.regout(rambit_ram3__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram3__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram3__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram3__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram3__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram2__0__Z (
	.regout(rambit_ram2__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_2_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram2__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram2__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram2__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram2__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram1__0__Z (
	.regout(rambit_ram1_[0]),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram1__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram1__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram1__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram1__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_4_stack_ram_bit_rambit_ram1__0__Z.sum_lutc_input="datac";
endmodule /* ram_x1s_4 */

// VQM4.1+ 
module ram_x1s_5 (
  rambit_ram2__0,
  rambit_ram3__0,
  count_value_0,
  \count_width_loop.0.register_bit.count_value_0 ,
  \count_width_loop.1.register_bit.count_value_0 ,
  g2_1_i,
  g2_2_i,
  g2_3_i,
  g2_0_i,
  clk_c,
  g0_c
)
;
output rambit_ram2__0 ;
output rambit_ram3__0 ;
input count_value_0 ;
input \count_width_loop.0.register_bit.count_value_0  ;
input \count_width_loop.1.register_bit.count_value_0  ;
input g2_1_i ;
input g2_2_i ;
input g2_3_i ;
input g2_0_i ;
input clk_c ;
output g0_c ;
wire rambit_ram2__0 ;
wire rambit_ram3__0 ;
wire count_value_0 ;
wire \count_width_loop.0.register_bit.count_value_0  ;
wire \count_width_loop.1.register_bit.count_value_0  ;
wire g2_1_i ;
wire g2_2_i ;
wire g2_3_i ;
wire g2_0_i ;
wire clk_c ;
wire g0_c ;
wire [0:0] rambit_ram1_;
wire VCC ;
wire count_width_loop_0_register_bit_count_value_0 ;
wire count_width_loop_1_register_bit_count_value_0 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram0__0__Z (
	.combout(g0_c),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(count_value_0),
	.datad(rambit_ram1_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(g2_0_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram0__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram0__0__Z.output_mode="comb_only";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram0__0__Z.lut_mask="dc98";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram0__0__Z.synch_mode="on";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram0__0__Z.sum_lutc_input="qfbk";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram3__0__Z (
	.regout(rambit_ram3__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram3__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram3__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram3__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram3__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram2__0__Z (
	.regout(rambit_ram2__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_2_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram2__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram2__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram2__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram2__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram1__0__Z (
	.regout(rambit_ram1_[0]),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram1__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram1__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram1__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram1__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_7_stack_ram_bit_rambit_ram1__0__Z.sum_lutc_input="datac";
endmodule /* ram_x1s_5 */

// VQM4.1+ 
module ram_x1s_6 (
  rambit_ram2__0,
  rambit_ram3__0,
  count_value_0,
  \count_width_loop.0.register_bit.count_value_0 ,
  \count_width_loop.1.register_bit.count_value_0 ,
  g2_1_i,
  g2_2_i,
  g2_3_i,
  g2_0_i,
  clk_c,
  g0_c
)
;
output rambit_ram2__0 ;
output rambit_ram3__0 ;
input count_value_0 ;
input \count_width_loop.0.register_bit.count_value_0  ;
input \count_width_loop.1.register_bit.count_value_0  ;
input g2_1_i ;
input g2_2_i ;
input g2_3_i ;
input g2_0_i ;
input clk_c ;
output g0_c ;
wire rambit_ram2__0 ;
wire rambit_ram3__0 ;
wire count_value_0 ;
wire \count_width_loop.0.register_bit.count_value_0  ;
wire \count_width_loop.1.register_bit.count_value_0  ;
wire g2_1_i ;
wire g2_2_i ;
wire g2_3_i ;
wire g2_0_i ;
wire clk_c ;
wire g0_c ;
wire [0:0] rambit_ram1_;
wire VCC ;
wire count_width_loop_0_register_bit_count_value_0 ;
wire count_width_loop_1_register_bit_count_value_0 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram0__0__Z (
	.combout(g0_c),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(count_value_0),
	.datad(rambit_ram1_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(g2_0_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram0__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram0__0__Z.output_mode="comb_only";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram0__0__Z.lut_mask="dc98";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram0__0__Z.synch_mode="on";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram0__0__Z.sum_lutc_input="qfbk";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram3__0__Z (
	.regout(rambit_ram3__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram3__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram3__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram3__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram3__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram2__0__Z (
	.regout(rambit_ram2__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_2_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram2__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram2__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram2__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram2__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram1__0__Z (
	.regout(rambit_ram1_[0]),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram1__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram1__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram1__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram1__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_6_stack_ram_bit_rambit_ram1__0__Z.sum_lutc_input="datac";
endmodule /* ram_x1s_6 */

// VQM4.1+ 
module ram_x1s_7 (
  rambit_ram2__0,
  rambit_ram3__0,
  count_value_0,
  \count_width_loop.0.register_bit.count_value_0 ,
  \count_width_loop.1.register_bit.count_value_0 ,
  internal_T_state,
  g2_1_i,
  g2_2_i,
  g2_3_i,
  g2_0_i,
  clk_c,
  g0_c
)
;
output rambit_ram2__0 ;
output rambit_ram3__0 ;
input count_value_0 ;
input \count_width_loop.0.register_bit.count_value_0  ;
input \count_width_loop.1.register_bit.count_value_0  ;
input internal_T_state ;
output g2_1_i ;
output g2_2_i ;
output g2_3_i ;
output g2_0_i ;
input clk_c ;
output g0_c ;
wire rambit_ram2__0 ;
wire rambit_ram3__0 ;
wire count_value_0 ;
wire \count_width_loop.0.register_bit.count_value_0  ;
wire \count_width_loop.1.register_bit.count_value_0  ;
wire internal_T_state ;
wire g2_1_i ;
wire g2_2_i ;
wire g2_3_i ;
wire g2_0_i ;
wire clk_c ;
wire g0_c ;
wire [0:0] rambit_ram1_;
wire VCC ;
wire count_width_loop_0_register_bit_count_value_0 ;
wire count_width_loop_1_register_bit_count_value_0 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram0__0__Z (
	.combout(g0_c),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(count_value_0),
	.datad(rambit_ram1_[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(g2_0_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram0__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram0__0__Z.output_mode="comb_only";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram0__0__Z.lut_mask="dc98";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram0__0__Z.synch_mode="on";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram0__0__Z.sum_lutc_input="qfbk";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram3__0__Z (
	.regout(rambit_ram3__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_3_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram3__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram3__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram3__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram3__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram3__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram2__0__Z (
	.regout(rambit_ram2__0),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_2_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram2__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram2__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram2__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram2__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram2__0__Z.sum_lutc_input="datac";
// @18:81
  maxii_lcell rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram1__0__Z (
	.regout(rambit_ram1_[0]),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(count_value_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g2_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram1__0__Z.operation_mode="normal";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram1__0__Z.output_mode="reg_only";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram1__0__Z.lut_mask="ff00";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram1__0__Z.synch_mode="off";
defparam rambit_0_stack_memory_bus_width_loop_5_stack_ram_bit_rambit_ram1__0__Z.sum_lutc_input="datac";
  maxii_lcell rambit_0_g2_0 (
	.combout(g2_0_i),
	.clk(GND),
	.dataa(internal_T_state),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(\count_width_loop.1.register_bit.count_value_0 ),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_g2_0.operation_mode="normal";
defparam rambit_0_g2_0.output_mode="comb_only";
defparam rambit_0_g2_0.lut_mask="0101";
defparam rambit_0_g2_0.synch_mode="off";
defparam rambit_0_g2_0.sum_lutc_input="datac";
  maxii_lcell rambit_0_g2_1 (
	.combout(g2_1_i),
	.clk(GND),
	.dataa(internal_T_state),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(\count_width_loop.1.register_bit.count_value_0 ),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_g2_1.operation_mode="normal";
defparam rambit_0_g2_1.output_mode="comb_only";
defparam rambit_0_g2_1.lut_mask="0404";
defparam rambit_0_g2_1.synch_mode="off";
defparam rambit_0_g2_1.sum_lutc_input="datac";
  maxii_lcell rambit_0_g2_2 (
	.combout(g2_2_i),
	.clk(GND),
	.dataa(internal_T_state),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(\count_width_loop.1.register_bit.count_value_0 ),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_g2_2.operation_mode="normal";
defparam rambit_0_g2_2.output_mode="comb_only";
defparam rambit_0_g2_2.lut_mask="1010";
defparam rambit_0_g2_2.synch_mode="off";
defparam rambit_0_g2_2.sum_lutc_input="datac";
  maxii_lcell rambit_0_g2_3 (
	.combout(g2_3_i),
	.clk(GND),
	.dataa(internal_T_state),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(\count_width_loop.1.register_bit.count_value_0 ),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rambit_0_g2_3.operation_mode="normal";
defparam rambit_0_g2_3.output_mode="comb_only";
defparam rambit_0_g2_3.lut_mask="4040";
defparam rambit_0_g2_3.synch_mode="off";
defparam rambit_0_g2_3.sum_lutc_input="datac";
endmodule /* ram_x1s_7 */

// VQM4.1+ 
module stack_ram (
  \count_width_loop.0.register_bit.count_value_0 ,
  count_value_5,
  count_value_6,
  count_value_7,
  count_value_4,
  count_value_1,
  count_value_2,
  count_value_3,
  count_value_0,
  \bus_width_loop.0.stack_ram_flop.Dout_0 ,
  \bus_width_loop.1.stack_ram_flop.Dout_0 ,
  \bus_width_loop.2.stack_ram_flop.Dout_0 ,
  \bus_width_loop.3.stack_ram_flop.Dout_0 ,
  \bus_width_loop.4.stack_ram_flop.Dout_0 ,
  \bus_width_loop.5.stack_ram_flop.Dout_0 ,
  \bus_width_loop.6.stack_ram_flop.Dout_0 ,
  \count_width_loop.1.register_bit.count_value_0 ,
  \bus_width_loop.7.stack_ram_flop.Dout_0 ,
  internal_T_state,
  clk_c
)
;
input \count_width_loop.0.register_bit.count_value_0  ;
input count_value_5 ;
input count_value_6 ;
input count_value_7 ;
input count_value_4 ;
input count_value_1 ;
input count_value_2 ;
input count_value_3 ;
input count_value_0 ;
output \bus_width_loop.0.stack_ram_flop.Dout_0  ;
output \bus_width_loop.1.stack_ram_flop.Dout_0  ;
output \bus_width_loop.2.stack_ram_flop.Dout_0  ;
output \bus_width_loop.3.stack_ram_flop.Dout_0  ;
output \bus_width_loop.4.stack_ram_flop.Dout_0  ;
output \bus_width_loop.5.stack_ram_flop.Dout_0  ;
output \bus_width_loop.6.stack_ram_flop.Dout_0  ;
input \count_width_loop.1.register_bit.count_value_0  ;
output \bus_width_loop.7.stack_ram_flop.Dout_0  ;
input internal_T_state ;
input clk_c ;
wire \count_width_loop.0.register_bit.count_value_0  ;
wire count_value_5 ;
wire count_value_6 ;
wire count_value_7 ;
wire count_value_4 ;
wire count_value_1 ;
wire count_value_2 ;
wire count_value_3 ;
wire count_value_0 ;
wire \bus_width_loop.0.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.1.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.2.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.3.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.4.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.5.stack_ram_flop.Dout_0  ;
wire \bus_width_loop.6.stack_ram_flop.Dout_0  ;
wire \count_width_loop.1.register_bit.count_value_0  ;
wire \bus_width_loop.7.stack_ram_flop.Dout_0  ;
wire internal_T_state ;
wire clk_c ;
wire [0:0] rambit_ram3_;
wire [0:0] rambit_ram2_;
wire [0:0] rambit_ram3__0;
wire [0:0] rambit_ram2__0;
wire [0:0] rambit_ram3__1;
wire [0:0] rambit_ram2__1;
wire [0:0] rambit_ram3__2;
wire [0:0] rambit_ram2__2;
wire [0:0] rambit_ram3__3;
wire [0:0] rambit_ram2__3;
wire [0:0] rambit_ram3__4;
wire [0:0] rambit_ram2__4;
wire [0:0] rambit_ram3__5;
wire [0:0] rambit_ram2__5;
wire [0:0] rambit_ram3__6;
wire [0:0] rambit_ram2__6;
wire g0_c ;
wire g0_c_0 ;
wire g0_c_1 ;
wire g0_c_2 ;
wire g0_c_3 ;
wire g0_c_4 ;
wire g0_c_5 ;
wire g0_c_6 ;
wire g2_1_i ;
wire g2_2_i ;
wire g2_3_i ;
wire g2_0_i ;
wire count_width_loop_0_register_bit_count_value_0 ;
wire bus_width_loop_0_stack_ram_flop_Dout_0 ;
wire bus_width_loop_1_stack_ram_flop_Dout_0 ;
wire bus_width_loop_2_stack_ram_flop_Dout_0 ;
wire bus_width_loop_3_stack_ram_flop_Dout_0 ;
wire bus_width_loop_4_stack_ram_flop_Dout_0 ;
wire bus_width_loop_5_stack_ram_flop_Dout_0 ;
wire bus_width_loop_6_stack_ram_flop_Dout_0 ;
wire count_width_loop_1_register_bit_count_value_0 ;
wire bus_width_loop_7_stack_ram_flop_Dout_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @21:61
  maxii_lcell bus_width_loop_7_stack_ram_flop_Dout_7__Z (
	.regout(\bus_width_loop.7.stack_ram_flop.Dout_0 ),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(rambit_ram3_[0]),
	.datac(rambit_ram2_[0]),
	.datad(g0_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_7_stack_ram_flop_Dout_7__Z.operation_mode="normal";
defparam bus_width_loop_7_stack_ram_flop_Dout_7__Z.output_mode="reg_only";
defparam bus_width_loop_7_stack_ram_flop_Dout_7__Z.lut_mask="dda0";
defparam bus_width_loop_7_stack_ram_flop_Dout_7__Z.synch_mode="off";
defparam bus_width_loop_7_stack_ram_flop_Dout_7__Z.sum_lutc_input="datac";
// @21:61
  maxii_lcell bus_width_loop_6_stack_ram_flop_Dout_6__Z (
	.regout(\bus_width_loop.6.stack_ram_flop.Dout_0 ),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(rambit_ram3__0[0]),
	.datac(rambit_ram2__0[0]),
	.datad(g0_c_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_6_stack_ram_flop_Dout_6__Z.operation_mode="normal";
defparam bus_width_loop_6_stack_ram_flop_Dout_6__Z.output_mode="reg_only";
defparam bus_width_loop_6_stack_ram_flop_Dout_6__Z.lut_mask="dda0";
defparam bus_width_loop_6_stack_ram_flop_Dout_6__Z.synch_mode="off";
defparam bus_width_loop_6_stack_ram_flop_Dout_6__Z.sum_lutc_input="datac";
// @21:61
  maxii_lcell bus_width_loop_5_stack_ram_flop_Dout_5__Z (
	.regout(\bus_width_loop.5.stack_ram_flop.Dout_0 ),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(rambit_ram3__1[0]),
	.datac(rambit_ram2__1[0]),
	.datad(g0_c_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_5_stack_ram_flop_Dout_5__Z.operation_mode="normal";
defparam bus_width_loop_5_stack_ram_flop_Dout_5__Z.output_mode="reg_only";
defparam bus_width_loop_5_stack_ram_flop_Dout_5__Z.lut_mask="dda0";
defparam bus_width_loop_5_stack_ram_flop_Dout_5__Z.synch_mode="off";
defparam bus_width_loop_5_stack_ram_flop_Dout_5__Z.sum_lutc_input="datac";
// @21:61
  maxii_lcell bus_width_loop_4_stack_ram_flop_Dout_4__Z (
	.regout(\bus_width_loop.4.stack_ram_flop.Dout_0 ),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(rambit_ram3__2[0]),
	.datac(rambit_ram2__2[0]),
	.datad(g0_c_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_4_stack_ram_flop_Dout_4__Z.operation_mode="normal";
defparam bus_width_loop_4_stack_ram_flop_Dout_4__Z.output_mode="reg_only";
defparam bus_width_loop_4_stack_ram_flop_Dout_4__Z.lut_mask="dda0";
defparam bus_width_loop_4_stack_ram_flop_Dout_4__Z.synch_mode="off";
defparam bus_width_loop_4_stack_ram_flop_Dout_4__Z.sum_lutc_input="datac";
// @21:61
  maxii_lcell bus_width_loop_3_stack_ram_flop_Dout_3__Z (
	.regout(\bus_width_loop.3.stack_ram_flop.Dout_0 ),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(rambit_ram3__3[0]),
	.datac(rambit_ram2__3[0]),
	.datad(g0_c_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_3_stack_ram_flop_Dout_3__Z.operation_mode="normal";
defparam bus_width_loop_3_stack_ram_flop_Dout_3__Z.output_mode="reg_only";
defparam bus_width_loop_3_stack_ram_flop_Dout_3__Z.lut_mask="dda0";
defparam bus_width_loop_3_stack_ram_flop_Dout_3__Z.synch_mode="off";
defparam bus_width_loop_3_stack_ram_flop_Dout_3__Z.sum_lutc_input="datac";
// @21:61
  maxii_lcell bus_width_loop_2_stack_ram_flop_Dout_2__Z (
	.regout(\bus_width_loop.2.stack_ram_flop.Dout_0 ),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(rambit_ram3__4[0]),
	.datac(rambit_ram2__4[0]),
	.datad(g0_c_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_2_stack_ram_flop_Dout_2__Z.operation_mode="normal";
defparam bus_width_loop_2_stack_ram_flop_Dout_2__Z.output_mode="reg_only";
defparam bus_width_loop_2_stack_ram_flop_Dout_2__Z.lut_mask="dda0";
defparam bus_width_loop_2_stack_ram_flop_Dout_2__Z.synch_mode="off";
defparam bus_width_loop_2_stack_ram_flop_Dout_2__Z.sum_lutc_input="datac";
// @21:61
  maxii_lcell bus_width_loop_1_stack_ram_flop_Dout_1__Z (
	.regout(\bus_width_loop.1.stack_ram_flop.Dout_0 ),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(rambit_ram3__5[0]),
	.datac(rambit_ram2__5[0]),
	.datad(g0_c_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_1_stack_ram_flop_Dout_1__Z.operation_mode="normal";
defparam bus_width_loop_1_stack_ram_flop_Dout_1__Z.output_mode="reg_only";
defparam bus_width_loop_1_stack_ram_flop_Dout_1__Z.lut_mask="dda0";
defparam bus_width_loop_1_stack_ram_flop_Dout_1__Z.synch_mode="off";
defparam bus_width_loop_1_stack_ram_flop_Dout_1__Z.sum_lutc_input="datac";
// @21:61
  maxii_lcell bus_width_loop_0_stack_ram_flop_Dout_0__Z (
	.regout(\bus_width_loop.0.stack_ram_flop.Dout_0 ),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(rambit_ram3__6[0]),
	.datac(rambit_ram2__6[0]),
	.datad(g0_c_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bus_width_loop_0_stack_ram_flop_Dout_0__Z.operation_mode="normal";
defparam bus_width_loop_0_stack_ram_flop_Dout_0__Z.output_mode="reg_only";
defparam bus_width_loop_0_stack_ram_flop_Dout_0__Z.lut_mask="dda0";
defparam bus_width_loop_0_stack_ram_flop_Dout_0__Z.synch_mode="off";
defparam bus_width_loop_0_stack_ram_flop_Dout_0__Z.sum_lutc_input="datac";
// @21:50
  ram_x1s bus_width_loop_0_stack_ram_bit (
	.rambit_ram2__0(rambit_ram2__6[0]),
	.rambit_ram3__0(rambit_ram3__6[0]),
	.count_value_0(count_value_0),
	.\count_width_loop.0.register_bit.count_value_0 (\count_width_loop.0.register_bit.count_value_0 ),
	.\count_width_loop.1.register_bit.count_value_0 (\count_width_loop.1.register_bit.count_value_0 ),
	.g2_1_i(g2_1_i),
	.g2_2_i(g2_2_i),
	.g2_3_i(g2_3_i),
	.g2_0_i(g2_0_i),
	.clk_c(clk_c),
	.g0_c(g0_c_6)
);
// @21:50
  ram_x1s_1 bus_width_loop_3_stack_ram_bit (
	.rambit_ram2__0(rambit_ram2__3[0]),
	.rambit_ram3__0(rambit_ram3__3[0]),
	.count_value_0(count_value_3),
	.\count_width_loop.0.register_bit.count_value_0 (\count_width_loop.0.register_bit.count_value_0 ),
	.\count_width_loop.1.register_bit.count_value_0 (\count_width_loop.1.register_bit.count_value_0 ),
	.g2_1_i(g2_1_i),
	.g2_2_i(g2_2_i),
	.g2_3_i(g2_3_i),
	.g2_0_i(g2_0_i),
	.clk_c(clk_c),
	.g0_c(g0_c_3)
);
// @21:50
  ram_x1s_2 bus_width_loop_2_stack_ram_bit (
	.rambit_ram2__0(rambit_ram2__4[0]),
	.rambit_ram3__0(rambit_ram3__4[0]),
	.count_value_0(count_value_2),
	.\count_width_loop.0.register_bit.count_value_0 (\count_width_loop.0.register_bit.count_value_0 ),
	.\count_width_loop.1.register_bit.count_value_0 (\count_width_loop.1.register_bit.count_value_0 ),
	.g2_1_i(g2_1_i),
	.g2_2_i(g2_2_i),
	.g2_3_i(g2_3_i),
	.g2_0_i(g2_0_i),
	.clk_c(clk_c),
	.g0_c(g0_c_4)
);
// @21:50
  ram_x1s_3 bus_width_loop_1_stack_ram_bit (
	.rambit_ram2__0(rambit_ram2__5[0]),
	.rambit_ram3__0(rambit_ram3__5[0]),
	.count_value_0(count_value_1),
	.\count_width_loop.0.register_bit.count_value_0 (\count_width_loop.0.register_bit.count_value_0 ),
	.\count_width_loop.1.register_bit.count_value_0 (\count_width_loop.1.register_bit.count_value_0 ),
	.g2_1_i(g2_1_i),
	.g2_2_i(g2_2_i),
	.g2_3_i(g2_3_i),
	.g2_0_i(g2_0_i),
	.clk_c(clk_c),
	.g0_c(g0_c_5)
);
// @21:50
  ram_x1s_4 bus_width_loop_4_stack_ram_bit (
	.rambit_ram2__0(rambit_ram2__2[0]),
	.rambit_ram3__0(rambit_ram3__2[0]),
	.count_value_0(count_value_4),
	.\count_width_loop.0.register_bit.count_value_0 (\count_width_loop.0.register_bit.count_value_0 ),
	.\count_width_loop.1.register_bit.count_value_0 (\count_width_loop.1.register_bit.count_value_0 ),
	.g2_1_i(g2_1_i),
	.g2_2_i(g2_2_i),
	.g2_3_i(g2_3_i),
	.g2_0_i(g2_0_i),
	.clk_c(clk_c),
	.g0_c(g0_c_2)
);
// @21:50
  ram_x1s_5 bus_width_loop_7_stack_ram_bit (
	.rambit_ram2__0(rambit_ram2_[0]),
	.rambit_ram3__0(rambit_ram3_[0]),
	.count_value_0(count_value_7),
	.\count_width_loop.0.register_bit.count_value_0 (\count_width_loop.0.register_bit.count_value_0 ),
	.\count_width_loop.1.register_bit.count_value_0 (\count_width_loop.1.register_bit.count_value_0 ),
	.g2_1_i(g2_1_i),
	.g2_2_i(g2_2_i),
	.g2_3_i(g2_3_i),
	.g2_0_i(g2_0_i),
	.clk_c(clk_c),
	.g0_c(g0_c)
);
// @21:50
  ram_x1s_6 bus_width_loop_6_stack_ram_bit (
	.rambit_ram2__0(rambit_ram2__0[0]),
	.rambit_ram3__0(rambit_ram3__0[0]),
	.count_value_0(count_value_6),
	.\count_width_loop.0.register_bit.count_value_0 (\count_width_loop.0.register_bit.count_value_0 ),
	.\count_width_loop.1.register_bit.count_value_0 (\count_width_loop.1.register_bit.count_value_0 ),
	.g2_1_i(g2_1_i),
	.g2_2_i(g2_2_i),
	.g2_3_i(g2_3_i),
	.g2_0_i(g2_0_i),
	.clk_c(clk_c),
	.g0_c(g0_c_0)
);
// @21:50
  ram_x1s_7 bus_width_loop_5_stack_ram_bit (
	.rambit_ram2__0(rambit_ram2__1[0]),
	.rambit_ram3__0(rambit_ram3__1[0]),
	.count_value_0(count_value_5),
	.\count_width_loop.0.register_bit.count_value_0 (\count_width_loop.0.register_bit.count_value_0 ),
	.\count_width_loop.1.register_bit.count_value_0 (\count_width_loop.1.register_bit.count_value_0 ),
	.internal_T_state(internal_T_state),
	.g2_1_i(g2_1_i),
	.g2_2_i(g2_2_i),
	.g2_3_i(g2_3_i),
	.g2_0_i(g2_0_i),
	.clk_c(clk_c),
	.g0_c(g0_c_1)
);
endmodule /* stack_ram */

// VQM4.1+ 
module stack_counter (
  instruction_c_4,
  instruction_c_2,
  instruction_c_0,
  \count_width_loop.1.register_bit.count_value_0 ,
  \count_width_loop.0.register_bit.count_value_0 ,
  un1_i_call_0_a2_x,
  un1_i_shift_rotate_0_o2_x,
  flag_condition_met_1_2_x2,
  active_interrupt_pulse,
  reset_delay2,
  internal_T_state,
  clk_c
)
;
input instruction_c_4 ;
input instruction_c_2 ;
input instruction_c_0 ;
output \count_width_loop.1.register_bit.count_value_0  ;
output \count_width_loop.0.register_bit.count_value_0  ;
input un1_i_call_0_a2_x ;
input un1_i_shift_rotate_0_o2_x ;
input flag_condition_met_1_2_x2 ;
input active_interrupt_pulse ;
input reset_delay2 ;
input internal_T_state ;
input clk_c ;
wire instruction_c_4 ;
wire instruction_c_2 ;
wire instruction_c_0 ;
wire \count_width_loop.1.register_bit.count_value_0  ;
wire \count_width_loop.0.register_bit.count_value_0  ;
wire un1_i_call_0_a2_x ;
wire un1_i_shift_rotate_0_o2_x ;
wire flag_condition_met_1_2_x2 ;
wire active_interrupt_pulse ;
wire reset_delay2 ;
wire internal_T_state ;
wire clk_c ;
wire m3 ;
wire valid_to_move_x ;
wire m9_a ;
wire push_or_pop_type_1_x ;
wire count_width_loop_1_register_bit_count_value_0 ;
wire count_width_loop_0_register_bit_count_value_0 ;
wire GND ;
wire VCC ;
wire active_interrupt_pulse_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @20:60
  maxii_lcell count_width_loop_0_register_bit_count_value_0__Z (
	.regout(\count_width_loop.0.register_bit.count_value_0 ),
	.clk(clk_c),
	.dataa(m3),
	.datab(internal_T_state),
	.datac(\count_width_loop.0.register_bit.count_value_0 ),
	.datad(valid_to_move_x),
	.aclr(reset_delay2),
	.sclr(GND),
	.sload(GND),
	.ena(active_interrupt_pulse_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_width_loop_0_register_bit_count_value_0__Z.operation_mode="normal";
defparam count_width_loop_0_register_bit_count_value_0__Z.output_mode="reg_only";
defparam count_width_loop_0_register_bit_count_value_0__Z.lut_mask="2d0f";
defparam count_width_loop_0_register_bit_count_value_0__Z.synch_mode="off";
defparam count_width_loop_0_register_bit_count_value_0__Z.sum_lutc_input="datac";
// @20:60
  maxii_lcell count_width_loop_1_register_bit_count_value_1__Z (
	.regout(\count_width_loop.1.register_bit.count_value_0 ),
	.clk(clk_c),
	.dataa(\count_width_loop.1.register_bit.count_value_0 ),
	.datab(\count_width_loop.0.register_bit.count_value_0 ),
	.datac(internal_T_state),
	.datad(m9_a),
	.aclr(reset_delay2),
	.sclr(GND),
	.sload(GND),
	.ena(active_interrupt_pulse_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_width_loop_1_register_bit_count_value_1__Z.operation_mode="normal";
defparam count_width_loop_1_register_bit_count_value_1__Z.output_mode="reg_only";
defparam count_width_loop_1_register_bit_count_value_1__Z.lut_mask="656a";
defparam count_width_loop_1_register_bit_count_value_1__Z.synch_mode="off";
defparam count_width_loop_1_register_bit_count_value_1__Z.sum_lutc_input="datac";
// @20:46
  maxii_lcell valid_to_move_x_cZ (
	.combout(valid_to_move_x),
	.clk(GND),
	.dataa(instruction_c_0),
	.datab(flag_condition_met_1_2_x2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam valid_to_move_x_cZ.operation_mode="normal";
defparam valid_to_move_x_cZ.output_mode="comb_only";
defparam valid_to_move_x_cZ.lut_mask="dddd";
defparam valid_to_move_x_cZ.synch_mode="off";
defparam valid_to_move_x_cZ.sum_lutc_input="datac";
// @20:47
  maxii_lcell push_or_pop_type_1_x_cZ (
	.combout(push_or_pop_type_1_x),
	.clk(GND),
	.dataa(instruction_c_2),
	.datab(instruction_c_4),
	.datac(un1_i_shift_rotate_0_o2_x),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam push_or_pop_type_1_x_cZ.operation_mode="normal";
defparam push_or_pop_type_1_x_cZ.output_mode="comb_only";
defparam push_or_pop_type_1_x_cZ.lut_mask="0202";
defparam push_or_pop_type_1_x_cZ.synch_mode="off";
defparam push_or_pop_type_1_x_cZ.sum_lutc_input="datac";
// @24:568
  maxii_lcell m9_a_cZ (
	.combout(m9_a),
	.clk(GND),
	.dataa(push_or_pop_type_1_x),
	.datab(un1_i_call_0_a2_x),
	.datac(\count_width_loop.0.register_bit.count_value_0 ),
	.datad(valid_to_move_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m9_a_cZ.operation_mode="normal";
defparam m9_a_cZ.output_mode="comb_only";
defparam m9_a_cZ.lut_mask="230f";
defparam m9_a_cZ.synch_mode="off";
defparam m9_a_cZ.sum_lutc_input="datac";
// @24:568
  maxii_lcell m3_cZ (
	.combout(m3),
	.clk(GND),
	.dataa(push_or_pop_type_1_x),
	.datab(un1_i_call_0_a2_x),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m3_cZ.operation_mode="normal";
defparam m3_cZ.output_mode="comb_only";
defparam m3_cZ.lut_mask="eeee";
defparam m3_cZ.synch_mode="off";
defparam m3_cZ.sum_lutc_input="datac";
  assign  active_interrupt_pulse_i = ~ active_interrupt_pulse;
endmodule /* stack_counter */

// VQM4.1+ 
module interrupt_capture (
  internal_T_state,
  interrupt_enable,
  active_interrupt_pulse,
  reset_delay2,
  interrupt_c,
  clk_c
)
;
input internal_T_state ;
input interrupt_enable ;
output active_interrupt_pulse ;
input reset_delay2 ;
input interrupt_c ;
input clk_c ;
wire internal_T_state ;
wire interrupt_enable ;
wire active_interrupt_pulse ;
wire reset_delay2 ;
wire interrupt_c ;
wire clk_c ;
wire clean_interrupt ;
wire g0_1 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @8:35
  maxii_lcell clean_interrupt_Z (
	.regout(clean_interrupt),
	.clk(clk_c),
	.dataa(interrupt_c),
	.datab(reset_delay2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clean_interrupt_Z.operation_mode="normal";
defparam clean_interrupt_Z.output_mode="reg_only";
defparam clean_interrupt_Z.lut_mask="2222";
defparam clean_interrupt_Z.synch_mode="off";
defparam clean_interrupt_Z.sum_lutc_input="datac";
// @8:48
  maxii_lcell active_interrupt_pulse_Z (
	.regout(active_interrupt_pulse),
	.clk(clk_c),
	.dataa(active_interrupt_pulse),
	.datab(clean_interrupt),
	.datac(interrupt_enable),
	.datad(g0_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam active_interrupt_pulse_Z.operation_mode="normal";
defparam active_interrupt_pulse_Z.output_mode="reg_only";
defparam active_interrupt_pulse_Z.lut_mask="4000";
defparam active_interrupt_pulse_Z.synch_mode="off";
defparam active_interrupt_pulse_Z.sum_lutc_input="datac";
  maxii_lcell g0_1_cZ (
	.combout(g0_1),
	.clk(GND),
	.dataa(reset_delay2),
	.datab(internal_T_state),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g0_1_cZ.operation_mode="normal";
defparam g0_1_cZ.output_mode="comb_only";
defparam g0_1_cZ.lut_mask="4444";
defparam g0_1_cZ.synch_mode="off";
defparam g0_1_cZ.sum_lutc_input="datac";
endmodule /* interrupt_capture */

// VQM4.1+ 
module interrupt_logic (
  instruction_c_13,
  instruction_c_12,
  instruction_c_15,
  instruction_c_11,
  instruction_c_0,
  interrupt_enable_1_0_o2,
  reset_delay2,
  interrupt_enable,
  carry_flag,
  shaddow_carry,
  active_interrupt_pulse,
  data_zero_5,
  zero_flag,
  data_zero_4,
  un1_i_returni_0_o2,
  clk_c,
  zero_flag_0_i_m2
)
;
input instruction_c_13 ;
input instruction_c_12 ;
input instruction_c_15 ;
input instruction_c_11 ;
input instruction_c_0 ;
output interrupt_enable_1_0_o2 ;
input reset_delay2 ;
output interrupt_enable ;
input carry_flag ;
output shaddow_carry ;
input active_interrupt_pulse ;
input data_zero_5 ;
input zero_flag ;
input data_zero_4 ;
input un1_i_returni_0_o2 ;
input clk_c ;
output zero_flag_0_i_m2 ;
wire instruction_c_13 ;
wire instruction_c_12 ;
wire instruction_c_15 ;
wire instruction_c_11 ;
wire instruction_c_0 ;
wire interrupt_enable_1_0_o2 ;
wire reset_delay2 ;
wire interrupt_enable ;
wire carry_flag ;
wire shaddow_carry ;
wire active_interrupt_pulse ;
wire data_zero_5 ;
wire zero_flag ;
wire data_zero_4 ;
wire un1_i_returni_0_o2 ;
wire clk_c ;
wire zero_flag_0_i_m2 ;
wire g0_i_o4_x ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @9:70
  maxii_lcell shaddow_zero_Z (
	.combout(zero_flag_0_i_m2),
	.clk(clk_c),
	.dataa(un1_i_returni_0_o2),
	.datab(data_zero_4),
	.datac(zero_flag),
	.datad(data_zero_5),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(active_interrupt_pulse),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam shaddow_zero_Z.operation_mode="normal";
defparam shaddow_zero_Z.output_mode="comb_only";
defparam shaddow_zero_Z.lut_mask="d850";
defparam shaddow_zero_Z.synch_mode="on";
defparam shaddow_zero_Z.sum_lutc_input="qfbk";
// @9:60
  maxii_lcell shaddow_carry_Z (
	.regout(shaddow_carry),
	.clk(clk_c),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(carry_flag),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(active_interrupt_pulse),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam shaddow_carry_Z.operation_mode="normal";
defparam shaddow_carry_Z.output_mode="reg_only";
defparam shaddow_carry_Z.lut_mask="ff00";
defparam shaddow_carry_Z.synch_mode="off";
defparam shaddow_carry_Z.sum_lutc_input="datac";
// @9:47
  maxii_lcell interrupt_enable_Z (
	.regout(interrupt_enable),
	.clk(clk_c),
	.dataa(instruction_c_0),
	.datab(active_interrupt_pulse),
	.datac(reset_delay2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(g0_i_o4_x),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam interrupt_enable_Z.operation_mode="normal";
defparam interrupt_enable_Z.output_mode="reg_only";
defparam interrupt_enable_Z.lut_mask="0202";
defparam interrupt_enable_Z.synch_mode="off";
defparam interrupt_enable_Z.sum_lutc_input="datac";
  maxii_lcell g0_i_o4_x_cZ (
	.combout(g0_i_o4_x),
	.clk(GND),
	.dataa(interrupt_enable_1_0_o2),
	.datab(active_interrupt_pulse),
	.datac(reset_delay2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam g0_i_o4_x_cZ.operation_mode="normal";
defparam g0_i_o4_x_cZ.output_mode="comb_only";
defparam g0_i_o4_x_cZ.lut_mask="fdfd";
defparam g0_i_o4_x_cZ.synch_mode="off";
defparam g0_i_o4_x_cZ.sum_lutc_input="datac";
// @9:47
  maxii_lcell interrupt_enable_1_0_o2_cZ (
	.combout(interrupt_enable_1_0_o2),
	.clk(GND),
	.dataa(instruction_c_11),
	.datab(instruction_c_15),
	.datac(instruction_c_12),
	.datad(instruction_c_13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam interrupt_enable_1_0_o2_cZ.operation_mode="normal";
defparam interrupt_enable_1_0_o2_cZ.output_mode="comb_only";
defparam interrupt_enable_1_0_o2_cZ.lut_mask="bfff";
defparam interrupt_enable_1_0_o2_cZ.synch_mode="off";
defparam interrupt_enable_1_0_o2_cZ.sum_lutc_input="datac";
endmodule /* interrupt_logic */

// VQM4.1+ 
module picoblaze (
  address,
  instruction,
  port_id,
  write_strobe,
  out_port,
  read_strobe,
  in_port,
  interrupt,
  reset,
  clk
)
;
output [7:0] address ;
input [15:0] instruction ;
output [7:0] port_id ;
output write_strobe ;
output [7:0] out_port ;
output read_strobe ;
input [7:0] in_port ;
input interrupt ;
input reset ;
input clk ;
wire write_strobe ;
wire read_strobe ;
wire interrupt ;
wire reset ;
wire clk ;
wire [0:0] arithmetic_group_add_sub_module_bus_width_loop_0_pipeline_bit_Y;
wire [1:1] arithmetic_group_add_sub_module_bus_width_loop_1_pipeline_bit_Y;
wire [2:2] arithmetic_group_add_sub_module_bus_width_loop_2_pipeline_bit_Y;
wire [3:3] arithmetic_group_add_sub_module_bus_width_loop_3_pipeline_bit_Y;
wire [4:4] arithmetic_group_add_sub_module_bus_width_loop_4_pipeline_bit_Y;
wire [5:5] arithmetic_group_add_sub_module_bus_width_loop_5_pipeline_bit_Y;
wire [6:6] arithmetic_group_add_sub_module_bus_width_loop_6_pipeline_bit_Y;
wire [7:7] arithmetic_group_add_sub_module_bus_width_loop_7_pipeline_bit_Y;
wire [0:0] shift_group_bus_width_loop_0_pipeline_Y;
wire [1:1] shift_group_bus_width_loop_1_pipeline_Y;
wire [2:2] shift_group_bus_width_loop_2_pipeline_Y;
wire [3:3] shift_group_bus_width_loop_3_pipeline_Y;
wire [4:4] shift_group_bus_width_loop_4_pipeline_Y;
wire [5:5] shift_group_bus_width_loop_5_pipeline_Y;
wire [6:6] shift_group_bus_width_loop_6_pipeline_Y;
wire [7:7] shift_group_bus_width_loop_7_pipeline_Y;
wire [0:0] logical_group_bus_width_loop_0_pipeline_bit_Y;
wire [1:1] logical_group_bus_width_loop_1_pipeline_bit_Y;
wire [2:2] logical_group_bus_width_loop_2_pipeline_bit_Y;
wire [3:3] logical_group_bus_width_loop_3_pipeline_bit_Y;
wire [4:4] logical_group_bus_width_loop_4_pipeline_bit_Y;
wire [5:5] logical_group_bus_width_loop_5_pipeline_bit_Y;
wire [6:6] logical_group_bus_width_loop_6_pipeline_bit_Y;
wire [7:7] logical_group_bus_width_loop_7_pipeline_bit_Y;
wire [0:0] stack_memory_bus_width_loop_0_stack_ram_flop_Dout;
wire [1:1] stack_memory_bus_width_loop_1_stack_ram_flop_Dout;
wire [2:2] stack_memory_bus_width_loop_2_stack_ram_flop_Dout;
wire [3:3] stack_memory_bus_width_loop_3_stack_ram_flop_Dout;
wire [4:4] stack_memory_bus_width_loop_4_stack_ram_flop_Dout;
wire [5:5] stack_memory_bus_width_loop_5_stack_ram_flop_Dout;
wire [6:6] stack_memory_bus_width_loop_6_stack_ram_flop_Dout;
wire [7:7] stack_memory_bus_width_loop_7_stack_ram_flop_Dout;
wire [0:0] stack_control_count_width_loop_0_register_bit_count_value;
wire [1:1] stack_control_count_width_loop_1_register_bit_count_value;
wire [0:0] data_registers_bus_width_loop_2_data_register_bit_rambit_1_0_ramout_3;
wire [0:0] data_registers_bus_width_loop_2_data_register_bit_rambit_1_0_ramout_6;
wire [0:0] data_registers_bus_width_loop_0_data_register_bit_rambit_0_ramout_6;
wire [0:0] data_registers_bus_width_loop_0_data_register_bit_rambit_0_ramout_3;
wire [0:0] data_registers_bus_width_loop_2_data_register_bit_rambit_0_ramout_3;
wire [0:0] data_registers_bus_width_loop_2_data_register_bit_rambit_0_ramout_6;
wire [0:0] data_registers_bus_width_loop_1_data_register_bit_rambit_0_ramout_3;
wire [0:0] data_registers_bus_width_loop_1_data_register_bit_rambit_0_ramout_6;
wire [0:0] data_registers_bus_width_loop_4_data_register_bit_rambit_0_ramout_3;
wire [0:0] data_registers_bus_width_loop_4_data_register_bit_rambit_0_ramout_6;
wire [0:0] data_registers_bus_width_loop_7_data_register_bit_rambit_0_ramout_3;
wire [0:0] data_registers_bus_width_loop_7_data_register_bit_rambit_0_ramout_6;
wire [0:0] data_registers_bus_width_loop_6_data_register_bit_rambit_0_ramout_3;
wire [0:0] data_registers_bus_width_loop_6_data_register_bit_rambit_0_ramout_6;
wire [0:0] data_registers_bus_width_loop_5_data_register_bit_rambit_0_ramout_3;
wire [0:0] data_registers_bus_width_loop_5_data_register_bit_rambit_0_ramout_6;
wire [0:0] data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_ramout_3;
wire [0:0] data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_ramout_6;
wire [0:0] data_registers_bus_width_loop_7_data_register_bit_rambit_1_0_ramout_3;
wire [0:0] data_registers_bus_width_loop_7_data_register_bit_rambit_1_0_ramout_6;
wire [0:0] data_registers_bus_width_loop_5_data_register_bit_rambit_1_0_ramout_3_i_m2;
wire [0:0] data_registers_bus_width_loop_5_data_register_bit_rambit_1_0_ramout_6_i_m2;
wire [0:0] data_registers_bus_width_loop_6_data_register_bit_rambit_1_0_ramout_3_i_m2;
wire [0:0] data_registers_bus_width_loop_6_data_register_bit_rambit_1_0_ramout_6_i_m2;
wire [0:0] data_registers_bus_width_loop_3_data_register_bit_rambit_1_0_ramout_3_i_m2;
wire [0:0] data_registers_bus_width_loop_3_data_register_bit_rambit_1_0_ramout_6_i_m2;
wire [0:0] data_registers_bus_width_loop_1_data_register_bit_rambit_1_0_ramout_3_i_m2;
wire [0:0] data_registers_bus_width_loop_1_data_register_bit_rambit_1_0_ramout_6_i_m2;
wire [0:0] data_registers_bus_width_loop_0_data_register_bit_rambit_1_0_ramout_3;
wire [0:0] data_registers_bus_width_loop_0_data_register_bit_rambit_1_0_ramout_6;
wire [0:0] data_registers_bus_width_loop_3_data_register_bit_rambit_0_ramout_3;
wire [0:0] data_registers_bus_width_loop_3_data_register_bit_rambit_0_ramout_6;
wire [6:0] port_id_d_x;
wire [7:0] prog_count_count_value;
wire [15:0] instruction_c;
wire [7:0] in_port_c;
wire [7:0] port_idz;
wire get_interrupt_active_interrupt_pulse ;
wire basic_control_internal_T_state ;
wire basic_control_reset_delay2 ;
wire carry_logic_carry_flag ;
wire arithmetic_group_carry_out ;
wire shift_group_carry_out ;
wire interrupt_control_shaddow_carry ;
wire zero_logic_zero_flag ;
wire interrupt_control_interrupt_enable ;
wire VCC ;
wire GND ;
wire reg_and_flag_enables_returni_or_shift_valid ;
wire reg_and_flag_enables_register_write_valid ;
wire reg_and_flag_enables_arith_or_logical_valid ;
wire carry_logic_g0_i_o4 ;
wire flag_condition_met_1_2_x2 ;
wire un1_i_shift_rotate_0_o2_x ;
wire interrupt_control_interrupt_enable_1_0_o2 ;
wire ALU_loop_0_un8_alu_result_x ;
wire ALU_loop_1_un27_alu_result_x ;
wire ALU_loop_2_un48_alu_result_x ;
wire ALU_loop_3_un69_alu_result_x ;
wire un1_i_returni_0_o2 ;
wire un2_i_jump_0_a2_1 ;
wire zero_logic_zero_flag_0_i_m2 ;
wire ALU_loop_7_un153_alu_result_x ;
wire ALU_loop_6_un132_alu_result_x ;
wire ALU_loop_5_un111_alu_result_x ;
wire ALU_loop_4_un90_alu_result_x ;
wire un1_i_call_0_a2_1_x ;
wire un1_i_call_0_a2_x ;
wire data_registers_bus_width_loop_1_data_register_bit_rambit_1_0_g2_6_1 ;
wire data_registers_bus_width_loop_0_data_register_bit_rambit_1_0_g2_6_1 ;
wire data_registers_bus_width_loop_2_data_register_bit_rambit_1_0_g2_6_1 ;
wire data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_g2_6_1 ;
wire data_registers_bus_width_loop_5_data_register_bit_rambit_1_0_g2_6_1 ;
wire data_registers_bus_width_loop_6_data_register_bit_rambit_1_0_g2_6_1 ;
wire data_registers_bus_width_loop_7_data_register_bit_rambit_1_0_g2_6_1 ;
wire data_registers_bus_width_loop_3_data_register_bit_rambit_1_0_g2_6_1 ;
wire zero_logic_data_zero_4 ;
wire zero_logic_data_zero_5 ;
wire un1_i_input_y_to_x_0_a2 ;
wire reg_and_flag_enables_g2 ;
wire IO_strobes_write_strobe ;
wire shift_group_g1_x ;
wire shift_group_g1_0_x ;
wire shift_group_g1_1_x ;
wire shift_group_g1_2_x ;
wire shift_group_g1_3_x ;
wire shift_group_g1_4_x ;
wire shift_group_g2_3_x ;
wire shift_group_g2_4_x ;
wire IO_strobes_read_strobe ;
wire interrupt_c ;
wire reset_c ;
wire clk_c ;
wire shift_group_shift_in_bit_i_m4_1_x ;
wire prog_count_count_value_1_sqmuxa_1 ;
wire data_registers_bus_width_loop_5_data_register_bit_rambit_1_0_g2_6 ;
wire data_registers_bus_width_loop_6_data_register_bit_rambit_1_0_g2_6 ;
wire data_registers_bus_width_loop_7_data_register_bit_rambit_1_0_g2_6 ;
wire data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_g2_6 ;
wire data_registers_bus_width_loop_1_data_register_bit_rambit_1_0_g2_6 ;
wire data_registers_bus_width_loop_2_data_register_bit_rambit_1_0_g2_6 ;
wire data_registers_bus_width_loop_3_data_register_bit_rambit_1_0_g2_6 ;
wire data_registers_bus_width_loop_0_data_register_bit_rambit_1_0_g2_6 ;
wire flag_condition_met_1_2_x2_x ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @24:615
  maxii_lcell flag_condition_met_1_2_x2_x_cZ (
	.combout(flag_condition_met_1_2_x2_x),
	.clk(GND),
	.dataa(instruction_c[9]),
	.datab(VCC),
	.datac(zero_logic_zero_flag),
	.datad(carry_logic_carry_flag),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam flag_condition_met_1_2_x2_x_cZ.operation_mode="normal";
defparam flag_condition_met_1_2_x2_x_cZ.output_mode="comb_only";
defparam flag_condition_met_1_2_x2_x_cZ.lut_mask="fa50";
defparam flag_condition_met_1_2_x2_x_cZ.synch_mode="off";
defparam flag_condition_met_1_2_x2_x_cZ.sum_lutc_input="datac";
  maxii_lcell retdata_registers_bus_width_loop_0_data_register_bit_rambit_1_0_g2_5 (
	.combout(data_registers_bus_width_loop_0_data_register_bit_rambit_1_0_g2_6),
	.clk(GND),
	.dataa(in_port_c[0]),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(ALU_loop_0_un8_alu_result_x),
	.datad(data_registers_bus_width_loop_0_data_register_bit_rambit_1_0_g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retdata_registers_bus_width_loop_0_data_register_bit_rambit_1_0_g2_5.operation_mode="normal";
defparam retdata_registers_bus_width_loop_0_data_register_bit_rambit_1_0_g2_5.output_mode="comb_only";
defparam retdata_registers_bus_width_loop_0_data_register_bit_rambit_1_0_g2_5.lut_mask="fff8";
defparam retdata_registers_bus_width_loop_0_data_register_bit_rambit_1_0_g2_5.synch_mode="off";
defparam retdata_registers_bus_width_loop_0_data_register_bit_rambit_1_0_g2_5.sum_lutc_input="datac";
  maxii_lcell retdata_registers_bus_width_loop_3_data_register_bit_rambit_1_0_g2_5 (
	.combout(data_registers_bus_width_loop_3_data_register_bit_rambit_1_0_g2_6),
	.clk(GND),
	.dataa(in_port_c[3]),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(ALU_loop_3_un69_alu_result_x),
	.datad(data_registers_bus_width_loop_3_data_register_bit_rambit_1_0_g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retdata_registers_bus_width_loop_3_data_register_bit_rambit_1_0_g2_5.operation_mode="normal";
defparam retdata_registers_bus_width_loop_3_data_register_bit_rambit_1_0_g2_5.output_mode="comb_only";
defparam retdata_registers_bus_width_loop_3_data_register_bit_rambit_1_0_g2_5.lut_mask="fff8";
defparam retdata_registers_bus_width_loop_3_data_register_bit_rambit_1_0_g2_5.synch_mode="off";
defparam retdata_registers_bus_width_loop_3_data_register_bit_rambit_1_0_g2_5.sum_lutc_input="datac";
  maxii_lcell retdata_registers_bus_width_loop_2_data_register_bit_rambit_1_0_g2_5 (
	.combout(data_registers_bus_width_loop_2_data_register_bit_rambit_1_0_g2_6),
	.clk(GND),
	.dataa(in_port_c[2]),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(ALU_loop_2_un48_alu_result_x),
	.datad(data_registers_bus_width_loop_2_data_register_bit_rambit_1_0_g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retdata_registers_bus_width_loop_2_data_register_bit_rambit_1_0_g2_5.operation_mode="normal";
defparam retdata_registers_bus_width_loop_2_data_register_bit_rambit_1_0_g2_5.output_mode="comb_only";
defparam retdata_registers_bus_width_loop_2_data_register_bit_rambit_1_0_g2_5.lut_mask="fff8";
defparam retdata_registers_bus_width_loop_2_data_register_bit_rambit_1_0_g2_5.synch_mode="off";
defparam retdata_registers_bus_width_loop_2_data_register_bit_rambit_1_0_g2_5.sum_lutc_input="datac";
  maxii_lcell retdata_registers_bus_width_loop_1_data_register_bit_rambit_1_0_g2_5 (
	.combout(data_registers_bus_width_loop_1_data_register_bit_rambit_1_0_g2_6),
	.clk(GND),
	.dataa(in_port_c[1]),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(ALU_loop_1_un27_alu_result_x),
	.datad(data_registers_bus_width_loop_1_data_register_bit_rambit_1_0_g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retdata_registers_bus_width_loop_1_data_register_bit_rambit_1_0_g2_5.operation_mode="normal";
defparam retdata_registers_bus_width_loop_1_data_register_bit_rambit_1_0_g2_5.output_mode="comb_only";
defparam retdata_registers_bus_width_loop_1_data_register_bit_rambit_1_0_g2_5.lut_mask="fff8";
defparam retdata_registers_bus_width_loop_1_data_register_bit_rambit_1_0_g2_5.synch_mode="off";
defparam retdata_registers_bus_width_loop_1_data_register_bit_rambit_1_0_g2_5.sum_lutc_input="datac";
  maxii_lcell retdata_registers_bus_width_loop_4_data_register_bit_rambit_1_0_g2_5 (
	.combout(data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_g2_6),
	.clk(GND),
	.dataa(in_port_c[4]),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(ALU_loop_4_un90_alu_result_x),
	.datad(data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retdata_registers_bus_width_loop_4_data_register_bit_rambit_1_0_g2_5.operation_mode="normal";
defparam retdata_registers_bus_width_loop_4_data_register_bit_rambit_1_0_g2_5.output_mode="comb_only";
defparam retdata_registers_bus_width_loop_4_data_register_bit_rambit_1_0_g2_5.lut_mask="fff8";
defparam retdata_registers_bus_width_loop_4_data_register_bit_rambit_1_0_g2_5.synch_mode="off";
defparam retdata_registers_bus_width_loop_4_data_register_bit_rambit_1_0_g2_5.sum_lutc_input="datac";
  maxii_lcell retdata_registers_bus_width_loop_7_data_register_bit_rambit_1_0_g2_5 (
	.combout(data_registers_bus_width_loop_7_data_register_bit_rambit_1_0_g2_6),
	.clk(GND),
	.dataa(in_port_c[7]),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(ALU_loop_7_un153_alu_result_x),
	.datad(data_registers_bus_width_loop_7_data_register_bit_rambit_1_0_g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retdata_registers_bus_width_loop_7_data_register_bit_rambit_1_0_g2_5.operation_mode="normal";
defparam retdata_registers_bus_width_loop_7_data_register_bit_rambit_1_0_g2_5.output_mode="comb_only";
defparam retdata_registers_bus_width_loop_7_data_register_bit_rambit_1_0_g2_5.lut_mask="fff8";
defparam retdata_registers_bus_width_loop_7_data_register_bit_rambit_1_0_g2_5.synch_mode="off";
defparam retdata_registers_bus_width_loop_7_data_register_bit_rambit_1_0_g2_5.sum_lutc_input="datac";
  maxii_lcell retdata_registers_bus_width_loop_6_data_register_bit_rambit_1_0_g2_5 (
	.combout(data_registers_bus_width_loop_6_data_register_bit_rambit_1_0_g2_6),
	.clk(GND),
	.dataa(in_port_c[6]),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(ALU_loop_6_un132_alu_result_x),
	.datad(data_registers_bus_width_loop_6_data_register_bit_rambit_1_0_g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retdata_registers_bus_width_loop_6_data_register_bit_rambit_1_0_g2_5.operation_mode="normal";
defparam retdata_registers_bus_width_loop_6_data_register_bit_rambit_1_0_g2_5.output_mode="comb_only";
defparam retdata_registers_bus_width_loop_6_data_register_bit_rambit_1_0_g2_5.lut_mask="fff8";
defparam retdata_registers_bus_width_loop_6_data_register_bit_rambit_1_0_g2_5.synch_mode="off";
defparam retdata_registers_bus_width_loop_6_data_register_bit_rambit_1_0_g2_5.sum_lutc_input="datac";
  maxii_lcell retdata_registers_bus_width_loop_5_data_register_bit_rambit_1_0_g2_5 (
	.combout(data_registers_bus_width_loop_5_data_register_bit_rambit_1_0_g2_6),
	.clk(GND),
	.dataa(in_port_c[5]),
	.datab(un1_i_input_y_to_x_0_a2),
	.datac(ALU_loop_5_un111_alu_result_x),
	.datad(data_registers_bus_width_loop_5_data_register_bit_rambit_1_0_g2_6_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retdata_registers_bus_width_loop_5_data_register_bit_rambit_1_0_g2_5.operation_mode="normal";
defparam retdata_registers_bus_width_loop_5_data_register_bit_rambit_1_0_g2_5.output_mode="comb_only";
defparam retdata_registers_bus_width_loop_5_data_register_bit_rambit_1_0_g2_5.lut_mask="fff8";
defparam retdata_registers_bus_width_loop_5_data_register_bit_rambit_1_0_g2_5.synch_mode="off";
defparam retdata_registers_bus_width_loop_5_data_register_bit_rambit_1_0_g2_5.sum_lutc_input="datac";
// @16:59
  maxii_lcell retprog_count_count_value_1_sqmuxa_1 (
	.combout(prog_count_count_value_1_sqmuxa_1),
	.clk(GND),
	.dataa(VCC),
	.datab(VCC),
	.datac(basic_control_reset_delay2),
	.datad(basic_control_internal_T_state),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retprog_count_count_value_1_sqmuxa_1.operation_mode="normal";
defparam retprog_count_count_value_1_sqmuxa_1.output_mode="comb_only";
defparam retprog_count_count_value_1_sqmuxa_1.lut_mask="000f";
defparam retprog_count_count_value_1_sqmuxa_1.synch_mode="off";
defparam retprog_count_count_value_1_sqmuxa_1.sum_lutc_input="datac";
// @19:46
  maxii_lcell retshift_group_shift_in_bit_i_m4_1_x (
	.combout(shift_group_shift_in_bit_i_m4_1_x),
	.clk(GND),
	.dataa(instruction_c[3]),
	.datab(VCC),
	.datac(shift_group_g2_4_x),
	.datad(shift_group_g1_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retshift_group_shift_in_bit_i_m4_1_x.operation_mode="normal";
defparam retshift_group_shift_in_bit_i_m4_1_x.output_mode="comb_only";
defparam retshift_group_shift_in_bit_i_m4_1_x.lut_mask="fa50";
defparam retshift_group_shift_in_bit_i_m4_1_x.synch_mode="off";
defparam retshift_group_shift_in_bit_i_m4_1_x.sum_lutc_input="datac";
// @24:652
  maxii_lcell un1_i_shift_rotate_0_o2_x_cZ (
	.combout(un1_i_shift_rotate_0_o2_x),
	.clk(GND),
	.dataa(instruction_c[15]),
	.datab(instruction_c[11]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_i_shift_rotate_0_o2_x_cZ.operation_mode="normal";
defparam un1_i_shift_rotate_0_o2_x_cZ.output_mode="comb_only";
defparam un1_i_shift_rotate_0_o2_x_cZ.lut_mask="dddd";
defparam un1_i_shift_rotate_0_o2_x_cZ.synch_mode="off";
defparam un1_i_shift_rotate_0_o2_x_cZ.sum_lutc_input="datac";
// @24:674
  maxii_lcell ALU_loop_0_un8_alu_result_x_cZ (
	.combout(ALU_loop_0_un8_alu_result_x),
	.clk(GND),
	.dataa(reg_and_flag_enables_g2),
	.datab(VCC),
	.datac(VCC),
	.datad(shift_group_bus_width_loop_0_pipeline_Y[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ALU_loop_0_un8_alu_result_x_cZ.operation_mode="normal";
defparam ALU_loop_0_un8_alu_result_x_cZ.output_mode="comb_only";
defparam ALU_loop_0_un8_alu_result_x_cZ.lut_mask="aa00";
defparam ALU_loop_0_un8_alu_result_x_cZ.synch_mode="off";
defparam ALU_loop_0_un8_alu_result_x_cZ.sum_lutc_input="datac";
// @24:674
  maxii_lcell ALU_loop_1_un27_alu_result_x_cZ (
	.combout(ALU_loop_1_un27_alu_result_x),
	.clk(GND),
	.dataa(reg_and_flag_enables_g2),
	.datab(VCC),
	.datac(VCC),
	.datad(shift_group_bus_width_loop_1_pipeline_Y[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ALU_loop_1_un27_alu_result_x_cZ.operation_mode="normal";
defparam ALU_loop_1_un27_alu_result_x_cZ.output_mode="comb_only";
defparam ALU_loop_1_un27_alu_result_x_cZ.lut_mask="aa00";
defparam ALU_loop_1_un27_alu_result_x_cZ.synch_mode="off";
defparam ALU_loop_1_un27_alu_result_x_cZ.sum_lutc_input="datac";
// @24:674
  maxii_lcell ALU_loop_2_un48_alu_result_x_cZ (
	.combout(ALU_loop_2_un48_alu_result_x),
	.clk(GND),
	.dataa(reg_and_flag_enables_g2),
	.datab(VCC),
	.datac(VCC),
	.datad(shift_group_bus_width_loop_2_pipeline_Y[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ALU_loop_2_un48_alu_result_x_cZ.operation_mode="normal";
defparam ALU_loop_2_un48_alu_result_x_cZ.output_mode="comb_only";
defparam ALU_loop_2_un48_alu_result_x_cZ.lut_mask="aa00";
defparam ALU_loop_2_un48_alu_result_x_cZ.synch_mode="off";
defparam ALU_loop_2_un48_alu_result_x_cZ.sum_lutc_input="datac";
// @24:674
  maxii_lcell ALU_loop_3_un69_alu_result_x_cZ (
	.combout(ALU_loop_3_un69_alu_result_x),
	.clk(GND),
	.dataa(reg_and_flag_enables_g2),
	.datab(VCC),
	.datac(VCC),
	.datad(shift_group_bus_width_loop_3_pipeline_Y[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ALU_loop_3_un69_alu_result_x_cZ.operation_mode="normal";
defparam ALU_loop_3_un69_alu_result_x_cZ.output_mode="comb_only";
defparam ALU_loop_3_un69_alu_result_x_cZ.lut_mask="aa00";
defparam ALU_loop_3_un69_alu_result_x_cZ.synch_mode="off";
defparam ALU_loop_3_un69_alu_result_x_cZ.sum_lutc_input="datac";
// @24:674
  maxii_lcell ALU_loop_7_un153_alu_result_x_cZ (
	.combout(ALU_loop_7_un153_alu_result_x),
	.clk(GND),
	.dataa(reg_and_flag_enables_g2),
	.datab(shift_group_bus_width_loop_7_pipeline_Y[7]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ALU_loop_7_un153_alu_result_x_cZ.operation_mode="normal";
defparam ALU_loop_7_un153_alu_result_x_cZ.output_mode="comb_only";
defparam ALU_loop_7_un153_alu_result_x_cZ.lut_mask="8888";
defparam ALU_loop_7_un153_alu_result_x_cZ.synch_mode="off";
defparam ALU_loop_7_un153_alu_result_x_cZ.sum_lutc_input="datac";
// @24:674
  maxii_lcell ALU_loop_6_un132_alu_result_x_cZ (
	.combout(ALU_loop_6_un132_alu_result_x),
	.clk(GND),
	.dataa(reg_and_flag_enables_g2),
	.datab(VCC),
	.datac(VCC),
	.datad(shift_group_bus_width_loop_6_pipeline_Y[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ALU_loop_6_un132_alu_result_x_cZ.operation_mode="normal";
defparam ALU_loop_6_un132_alu_result_x_cZ.output_mode="comb_only";
defparam ALU_loop_6_un132_alu_result_x_cZ.lut_mask="aa00";
defparam ALU_loop_6_un132_alu_result_x_cZ.synch_mode="off";
defparam ALU_loop_6_un132_alu_result_x_cZ.sum_lutc_input="datac";
// @24:674
  maxii_lcell ALU_loop_5_un111_alu_result_x_cZ (
	.combout(ALU_loop_5_un111_alu_result_x),
	.clk(GND),
	.dataa(reg_and_flag_enables_g2),
	.datab(VCC),
	.datac(VCC),
	.datad(shift_group_bus_width_loop_5_pipeline_Y[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ALU_loop_5_un111_alu_result_x_cZ.operation_mode="normal";
defparam ALU_loop_5_un111_alu_result_x_cZ.output_mode="comb_only";
defparam ALU_loop_5_un111_alu_result_x_cZ.lut_mask="aa00";
defparam ALU_loop_5_un111_alu_result_x_cZ.synch_mode="off";
defparam ALU_loop_5_un111_alu_result_x_cZ.sum_lutc_input="datac";
// @24:674
  maxii_lcell ALU_loop_4_un90_alu_result_x_cZ (
	.combout(ALU_loop_4_un90_alu_result_x),
	.clk(GND),
	.dataa(reg_and_flag_enables_g2),
	.datab(VCC),
	.datac(VCC),
	.datad(shift_group_bus_width_loop_4_pipeline_Y[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ALU_loop_4_un90_alu_result_x_cZ.operation_mode="normal";
defparam ALU_loop_4_un90_alu_result_x_cZ.output_mode="comb_only";
defparam ALU_loop_4_un90_alu_result_x_cZ.lut_mask="aa00";
defparam ALU_loop_4_un90_alu_result_x_cZ.synch_mode="off";
defparam ALU_loop_4_un90_alu_result_x_cZ.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_d_x_6_ (
	.combout(port_id_d_x[6]),
	.clk(GND),
	.dataa(instruction_c[14]),
	.datab(instruction_c[6]),
	.datac(VCC),
	.datad(data_registers_bus_width_loop_6_data_register_bit_rambit_0_ramout_3[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_d_x_6_.operation_mode="normal";
defparam port_id_d_x_6_.output_mode="comb_only";
defparam port_id_d_x_6_.lut_mask="ee44";
defparam port_id_d_x_6_.synch_mode="off";
defparam port_id_d_x_6_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_d_x_5_ (
	.combout(port_id_d_x[5]),
	.clk(GND),
	.dataa(instruction_c[14]),
	.datab(instruction_c[5]),
	.datac(VCC),
	.datad(data_registers_bus_width_loop_5_data_register_bit_rambit_0_ramout_3[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_d_x_5_.operation_mode="normal";
defparam port_id_d_x_5_.output_mode="comb_only";
defparam port_id_d_x_5_.lut_mask="ee44";
defparam port_id_d_x_5_.synch_mode="off";
defparam port_id_d_x_5_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_d_x_1_ (
	.combout(port_id_d_x[1]),
	.clk(GND),
	.dataa(instruction_c[14]),
	.datab(instruction_c[1]),
	.datac(VCC),
	.datad(data_registers_bus_width_loop_1_data_register_bit_rambit_0_ramout_3[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_d_x_1_.operation_mode="normal";
defparam port_id_d_x_1_.output_mode="comb_only";
defparam port_id_d_x_1_.lut_mask="ee44";
defparam port_id_d_x_1_.synch_mode="off";
defparam port_id_d_x_1_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_d_x_0_ (
	.combout(port_id_d_x[0]),
	.clk(GND),
	.dataa(instruction_c[14]),
	.datab(instruction_c[0]),
	.datac(VCC),
	.datad(data_registers_bus_width_loop_0_data_register_bit_rambit_0_ramout_3[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_d_x_0_.operation_mode="normal";
defparam port_id_d_x_0_.output_mode="comb_only";
defparam port_id_d_x_0_.lut_mask="ee44";
defparam port_id_d_x_0_.synch_mode="off";
defparam port_id_d_x_0_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_d_x_2_ (
	.combout(port_id_d_x[2]),
	.clk(GND),
	.dataa(instruction_c[14]),
	.datab(instruction_c[2]),
	.datac(VCC),
	.datad(data_registers_bus_width_loop_2_data_register_bit_rambit_0_ramout_3[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_d_x_2_.operation_mode="normal";
defparam port_id_d_x_2_.output_mode="comb_only";
defparam port_id_d_x_2_.lut_mask="ee44";
defparam port_id_d_x_2_.synch_mode="off";
defparam port_id_d_x_2_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_d_x_3_ (
	.combout(port_id_d_x[3]),
	.clk(GND),
	.dataa(instruction_c[14]),
	.datab(instruction_c[3]),
	.datac(VCC),
	.datad(data_registers_bus_width_loop_3_data_register_bit_rambit_0_ramout_3[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_d_x_3_.operation_mode="normal";
defparam port_id_d_x_3_.output_mode="comb_only";
defparam port_id_d_x_3_.lut_mask="ee44";
defparam port_id_d_x_3_.synch_mode="off";
defparam port_id_d_x_3_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_d_x_4_ (
	.combout(port_id_d_x[4]),
	.clk(GND),
	.dataa(instruction_c[14]),
	.datab(instruction_c[4]),
	.datac(VCC),
	.datad(data_registers_bus_width_loop_4_data_register_bit_rambit_0_ramout_3[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_d_x_4_.operation_mode="normal";
defparam port_id_d_x_4_.output_mode="comb_only";
defparam port_id_d_x_4_.lut_mask="ee44";
defparam port_id_d_x_4_.synch_mode="off";
defparam port_id_d_x_4_.sum_lutc_input="datac";
// @24:628
  maxii_lcell un1_i_call_0_a2_1_x_cZ (
	.combout(un1_i_call_0_a2_1_x),
	.clk(GND),
	.dataa(instruction_c[11]),
	.datab(instruction_c[15]),
	.datac(instruction_c[13]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_i_call_0_a2_1_x_cZ.operation_mode="normal";
defparam un1_i_call_0_a2_1_x_cZ.output_mode="comb_only";
defparam un1_i_call_0_a2_1_x_cZ.lut_mask="0808";
defparam un1_i_call_0_a2_1_x_cZ.synch_mode="off";
defparam un1_i_call_0_a2_1_x_cZ.sum_lutc_input="datac";
// @24:628
  maxii_lcell un1_i_call_0_a2_x_cZ (
	.combout(un1_i_call_0_a2_x),
	.clk(GND),
	.dataa(instruction_c[14]),
	.datab(instruction_c[12]),
	.datac(un1_i_call_0_a2_1_x),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_i_call_0_a2_x_cZ.operation_mode="normal";
defparam un1_i_call_0_a2_x_cZ.output_mode="comb_only";
defparam un1_i_call_0_a2_x_cZ.lut_mask="8080";
defparam un1_i_call_0_a2_x_cZ.synch_mode="off";
defparam un1_i_call_0_a2_x_cZ.sum_lutc_input="datac";
// @24:630
  maxii_lcell un1_i_returni_0_o2_cZ (
	.combout(un1_i_returni_0_o2),
	.clk(GND),
	.dataa(instruction_c[12]),
	.datab(instruction_c[13]),
	.datac(instruction_c[14]),
	.datad(un1_i_shift_rotate_0_o2_x),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_i_returni_0_o2_cZ.operation_mode="normal";
defparam un1_i_returni_0_o2_cZ.output_mode="comb_only";
defparam un1_i_returni_0_o2_cZ.lut_mask="fff7";
defparam un1_i_returni_0_o2_cZ.synch_mode="off";
defparam un1_i_returni_0_o2_cZ.sum_lutc_input="datac";
// @24:627
  maxii_lcell un2_i_jump_0_a2_1_cZ (
	.combout(un2_i_jump_0_a2_1),
	.clk(GND),
	.dataa(instruction_c[11]),
	.datab(instruction_c[15]),
	.datac(instruction_c[12]),
	.datad(instruction_c[13]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un2_i_jump_0_a2_1_cZ.operation_mode="normal";
defparam un2_i_jump_0_a2_1_cZ.output_mode="comb_only";
defparam un2_i_jump_0_a2_1_cZ.lut_mask="0040";
defparam un2_i_jump_0_a2_1_cZ.synch_mode="off";
defparam un2_i_jump_0_a2_1_cZ.sum_lutc_input="datac";
// @24:648
  maxii_lcell un1_i_input_y_to_x_0_a2_cZ (
	.combout(un1_i_input_y_to_x_0_a2),
	.clk(GND),
	.dataa(instruction_c[12]),
	.datab(instruction_c[13]),
	.datac(instruction_c[11]),
	.datad(instruction_c[15]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_i_input_y_to_x_0_a2_cZ.operation_mode="normal";
defparam un1_i_input_y_to_x_0_a2_cZ.output_mode="comb_only";
defparam un1_i_input_y_to_x_0_a2_cZ.lut_mask="0100";
defparam un1_i_input_y_to_x_0_a2_cZ.synch_mode="off";
defparam un1_i_input_y_to_x_0_a2_cZ.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_4_ (
	.combout(port_idz[4]),
	.clk(GND),
	.dataa(instruction_c[7]),
	.datab(instruction_c[14]),
	.datac(data_registers_bus_width_loop_4_data_register_bit_rambit_0_ramout_6[0]),
	.datad(port_id_d_x[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_4_.operation_mode="normal";
defparam port_id_4_.output_mode="comb_only";
defparam port_id_4_.lut_mask="f780";
defparam port_id_4_.synch_mode="off";
defparam port_id_4_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_3_ (
	.combout(port_idz[3]),
	.clk(GND),
	.dataa(instruction_c[7]),
	.datab(instruction_c[14]),
	.datac(data_registers_bus_width_loop_3_data_register_bit_rambit_0_ramout_6[0]),
	.datad(port_id_d_x[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_3_.operation_mode="normal";
defparam port_id_3_.output_mode="comb_only";
defparam port_id_3_.lut_mask="f780";
defparam port_id_3_.synch_mode="off";
defparam port_id_3_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_2_ (
	.combout(port_idz[2]),
	.clk(GND),
	.dataa(instruction_c[7]),
	.datab(instruction_c[14]),
	.datac(data_registers_bus_width_loop_2_data_register_bit_rambit_0_ramout_6[0]),
	.datad(port_id_d_x[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_2_.operation_mode="normal";
defparam port_id_2_.output_mode="comb_only";
defparam port_id_2_.lut_mask="f780";
defparam port_id_2_.synch_mode="off";
defparam port_id_2_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_0_ (
	.combout(port_idz[0]),
	.clk(GND),
	.dataa(instruction_c[7]),
	.datab(instruction_c[14]),
	.datac(data_registers_bus_width_loop_0_data_register_bit_rambit_0_ramout_6[0]),
	.datad(port_id_d_x[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_0_.operation_mode="normal";
defparam port_id_0_.output_mode="comb_only";
defparam port_id_0_.lut_mask="f780";
defparam port_id_0_.synch_mode="off";
defparam port_id_0_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_1_ (
	.combout(port_idz[1]),
	.clk(GND),
	.dataa(instruction_c[7]),
	.datab(instruction_c[14]),
	.datac(data_registers_bus_width_loop_1_data_register_bit_rambit_0_ramout_6[0]),
	.datad(port_id_d_x[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_1_.operation_mode="normal";
defparam port_id_1_.output_mode="comb_only";
defparam port_id_1_.lut_mask="f780";
defparam port_id_1_.synch_mode="off";
defparam port_id_1_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_7_ (
	.combout(port_idz[7]),
	.clk(GND),
	.dataa(instruction_c[7]),
	.datab(instruction_c[14]),
	.datac(data_registers_bus_width_loop_7_data_register_bit_rambit_0_ramout_3[0]),
	.datad(data_registers_bus_width_loop_7_data_register_bit_rambit_0_ramout_6[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_7_.operation_mode="normal";
defparam port_id_7_.output_mode="comb_only";
defparam port_id_7_.lut_mask="ea62";
defparam port_id_7_.synch_mode="off";
defparam port_id_7_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_5_ (
	.combout(port_idz[5]),
	.clk(GND),
	.dataa(instruction_c[7]),
	.datab(instruction_c[14]),
	.datac(data_registers_bus_width_loop_5_data_register_bit_rambit_0_ramout_6[0]),
	.datad(port_id_d_x[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_5_.operation_mode="normal";
defparam port_id_5_.output_mode="comb_only";
defparam port_id_5_.lut_mask="f780";
defparam port_id_5_.synch_mode="off";
defparam port_id_5_.sum_lutc_input="datac";
// @24:682
  maxii_lcell port_id_6_ (
	.combout(port_idz[6]),
	.clk(GND),
	.dataa(instruction_c[7]),
	.datab(instruction_c[14]),
	.datac(data_registers_bus_width_loop_6_data_register_bit_rambit_0_ramout_6[0]),
	.datad(port_id_d_x[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam port_id_6_.operation_mode="normal";
defparam port_id_6_.output_mode="comb_only";
defparam port_id_6_.lut_mask="f780";
defparam port_id_6_.synch_mode="off";
defparam port_id_6_.sum_lutc_input="datac";
// @24:615
  maxii_lcell flag_condition_met_1_2_x2_cZ (
	.combout(flag_condition_met_1_2_x2),
	.clk(GND),
	.dataa(instruction_c[9]),
	.datab(instruction_c[8]),
	.datac(zero_logic_zero_flag),
	.datad(carry_logic_carry_flag),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam flag_condition_met_1_2_x2_cZ.operation_mode="normal";
defparam flag_condition_met_1_2_x2_cZ.output_mode="comb_only";
defparam flag_condition_met_1_2_x2_cZ.lut_mask="369c";
defparam flag_condition_met_1_2_x2_cZ.synch_mode="off";
defparam flag_condition_met_1_2_x2_cZ.sum_lutc_input="datac";
// @24:42
  maxii_io clk_in (
	.padio(clk),
	.combout(clk_c),
	.oe(GND)
);
defparam clk_in.operation_mode = "input";
// @24:41
  maxii_io reset_in (
	.padio(reset),
	.combout(reset_c),
	.oe(GND)
);
defparam reset_in.operation_mode = "input";
// @24:40
  maxii_io interrupt_in (
	.padio(interrupt),
	.combout(interrupt_c),
	.oe(GND)
);
defparam interrupt_in.operation_mode = "input";
// @24:39
  maxii_io in_port_in_7_ (
	.padio(in_port[7]),
	.combout(in_port_c[7]),
	.oe(GND)
);
defparam in_port_in_7_.operation_mode = "input";
// @24:39
  maxii_io in_port_in_6_ (
	.padio(in_port[6]),
	.combout(in_port_c[6]),
	.oe(GND)
);
defparam in_port_in_6_.operation_mode = "input";
// @24:39
  maxii_io in_port_in_5_ (
	.padio(in_port[5]),
	.combout(in_port_c[5]),
	.oe(GND)
);
defparam in_port_in_5_.operation_mode = "input";
// @24:39
  maxii_io in_port_in_4_ (
	.padio(in_port[4]),
	.combout(in_port_c[4]),
	.oe(GND)
);
defparam in_port_in_4_.operation_mode = "input";
// @24:39
  maxii_io in_port_in_3_ (
	.padio(in_port[3]),
	.combout(in_port_c[3]),
	.oe(GND)
);
defparam in_port_in_3_.operation_mode = "input";
// @24:39
  maxii_io in_port_in_2_ (
	.padio(in_port[2]),
	.combout(in_port_c[2]),
	.oe(GND)
);
defparam in_port_in_2_.operation_mode = "input";
// @24:39
  maxii_io in_port_in_1_ (
	.padio(in_port[1]),
	.combout(in_port_c[1]),
	.oe(GND)
);
defparam in_port_in_1_.operation_mode = "input";
// @24:39
  maxii_io in_port_in_0_ (
	.padio(in_port[0]),
	.combout(in_port_c[0]),
	.oe(GND)
);
defparam in_port_in_0_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_15_ (
	.padio(instruction[15]),
	.combout(instruction_c[15]),
	.oe(GND)
);
defparam instruction_in_15_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_14_ (
	.padio(instruction[14]),
	.combout(instruction_c[14]),
	.oe(GND)
);
defparam instruction_in_14_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_13_ (
	.padio(instruction[13]),
	.combout(instruction_c[13]),
	.oe(GND)
);
defparam instruction_in_13_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_12_ (
	.padio(instruction[12]),
	.combout(instruction_c[12]),
	.oe(GND)
);
defparam instruction_in_12_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_11_ (
	.padio(instruction[11]),
	.combout(instruction_c[11]),
	.oe(GND)
);
defparam instruction_in_11_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_10_ (
	.padio(instruction[10]),
	.combout(instruction_c[10]),
	.oe(GND)
);
defparam instruction_in_10_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_9_ (
	.padio(instruction[9]),
	.combout(instruction_c[9]),
	.oe(GND)
);
defparam instruction_in_9_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_8_ (
	.padio(instruction[8]),
	.combout(instruction_c[8]),
	.oe(GND)
);
defparam instruction_in_8_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_7_ (
	.padio(instruction[7]),
	.combout(instruction_c[7]),
	.oe(GND)
);
defparam instruction_in_7_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_6_ (
	.padio(instruction[6]),
	.combout(instruction_c[6]),
	.oe(GND)
);
defparam instruction_in_6_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_5_ (
	.padio(instruction[5]),
	.combout(instruction_c[5]),
	.oe(GND)
);
defparam instruction_in_5_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_4_ (
	.padio(instruction[4]),
	.combout(instruction_c[4]),
	.oe(GND)
);
defparam instruction_in_4_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_3_ (
	.padio(instruction[3]),
	.combout(instruction_c[3]),
	.oe(GND)
);
defparam instruction_in_3_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_2_ (
	.padio(instruction[2]),
	.combout(instruction_c[2]),
	.oe(GND)
);
defparam instruction_in_2_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_1_ (
	.padio(instruction[1]),
	.combout(instruction_c[1]),
	.oe(GND)
);
defparam instruction_in_1_.operation_mode = "input";
// @24:34
  maxii_io instruction_in_0_ (
	.padio(instruction[0]),
	.combout(instruction_c[0]),
	.oe(GND)
);
defparam instruction_in_0_.operation_mode = "input";
// @24:38
  maxii_io read_strobe_out (
	.padio(read_strobe),
	.datain(IO_strobes_read_strobe),
	.oe(VCC)
);
defparam read_strobe_out.operation_mode = "output";
// @24:37
  maxii_io out_port_out_7_ (
	.padio(out_port[7]),
	.datain(shift_group_g2_4_x),
	.oe(VCC)
);
defparam out_port_out_7_.operation_mode = "output";
// @24:37
  maxii_io out_port_out_6_ (
	.padio(out_port[6]),
	.datain(shift_group_g2_3_x),
	.oe(VCC)
);
defparam out_port_out_6_.operation_mode = "output";
// @24:37
  maxii_io out_port_out_5_ (
	.padio(out_port[5]),
	.datain(shift_group_g1_4_x),
	.oe(VCC)
);
defparam out_port_out_5_.operation_mode = "output";
// @24:37
  maxii_io out_port_out_4_ (
	.padio(out_port[4]),
	.datain(shift_group_g1_3_x),
	.oe(VCC)
);
defparam out_port_out_4_.operation_mode = "output";
// @24:37
  maxii_io out_port_out_3_ (
	.padio(out_port[3]),
	.datain(shift_group_g1_2_x),
	.oe(VCC)
);
defparam out_port_out_3_.operation_mode = "output";
// @24:37
  maxii_io out_port_out_2_ (
	.padio(out_port[2]),
	.datain(shift_group_g1_1_x),
	.oe(VCC)
);
defparam out_port_out_2_.operation_mode = "output";
// @24:37
  maxii_io out_port_out_1_ (
	.padio(out_port[1]),
	.datain(shift_group_g1_0_x),
	.oe(VCC)
);
defparam out_port_out_1_.operation_mode = "output";
// @24:37
  maxii_io out_port_out_0_ (
	.padio(out_port[0]),
	.datain(shift_group_g1_x),
	.oe(VCC)
);
defparam out_port_out_0_.operation_mode = "output";
// @24:36
  maxii_io write_strobe_out (
	.padio(write_strobe),
	.datain(IO_strobes_write_strobe),
	.oe(VCC)
);
defparam write_strobe_out.operation_mode = "output";
// @24:35
  maxii_io port_id_out_7_ (
	.padio(port_id[7]),
	.datain(port_idz[7]),
	.oe(VCC)
);
defparam port_id_out_7_.operation_mode = "output";
// @24:35
  maxii_io port_id_out_6_ (
	.padio(port_id[6]),
	.datain(port_idz[6]),
	.oe(VCC)
);
defparam port_id_out_6_.operation_mode = "output";
// @24:35
  maxii_io port_id_out_5_ (
	.padio(port_id[5]),
	.datain(port_idz[5]),
	.oe(VCC)
);
defparam port_id_out_5_.operation_mode = "output";
// @24:35
  maxii_io port_id_out_4_ (
	.padio(port_id[4]),
	.datain(port_idz[4]),
	.oe(VCC)
);
defparam port_id_out_4_.operation_mode = "output";
// @24:35
  maxii_io port_id_out_3_ (
	.padio(port_id[3]),
	.datain(port_idz[3]),
	.oe(VCC)
);
defparam port_id_out_3_.operation_mode = "output";
// @24:35
  maxii_io port_id_out_2_ (
	.padio(port_id[2]),
	.datain(port_idz[2]),
	.oe(VCC)
);
defparam port_id_out_2_.operation_mode = "output";
// @24:35
  maxii_io port_id_out_1_ (
	.padio(port_id[1]),
	.datain(port_idz[1]),
	.oe(VCC)
);
defparam port_id_out_1_.operation_mode = "output";
// @24:35
  maxii_io port_id_out_0_ (
	.padio(port_id[0]),
	.datain(port_idz[0]),
	.oe(VCC)
);
defparam port_id_out_0_.operation_mode = "output";
// @24:33
  maxii_io address_out_7_ (
	.padio(address[7]),
	.datain(prog_count_count_value[7]),
	.oe(VCC)
);
defparam address_out_7_.operation_mode = "output";
// @24:33
  maxii_io address_out_6_ (
	.padio(address[6]),
	.datain(prog_count_count_value[6]),
	.oe(VCC)
);
defparam address_out_6_.operation_mode = "output";
// @24:33
  maxii_io address_out_5_ (
	.padio(address[5]),
	.datain(prog_count_count_value[5]),
	.oe(VCC)
);
defparam address_out_5_.operation_mode = "output";
// @24:33
  maxii_io address_out_4_ (
	.padio(address[4]),
	.datain(prog_count_count_value[4]),
	.oe(VCC)
);
defparam address_out_4_.operation_mode = "output";
// @24:33
  maxii_io address_out_3_ (
	.padio(address[3]),
	.datain(prog_count_count_value[3]),
	.oe(VCC)
);
defparam address_out_3_.operation_mode = "output";
// @24:33
  maxii_io address_out_2_ (
	.padio(address[2]),
	.datain(prog_count_count_value[2]),
	.oe(VCC)
);
defparam address_out_2_.operation_mode = "output";
// @24:33
  maxii_io address_out_1_ (
	.padio(address[1]),
	.datain(prog_count_count_value[1]),
	.oe(VCC)
);
defparam address_out_1_.operation_mode = "output";
// @24:33
  maxii_io address_out_0_ (
	.padio(address[0]),
	.datain(prog_count_count_value[0]),
	.oe(VCC)
);
defparam address_out_0_.operation_mode = "output";
// @24:432
  IO_strobe_logic IO_strobes (
	.instruction_c_0(instruction_c[12]),
	.reset_delay2(basic_control_reset_delay2),
	.internal_T_state(basic_control_internal_T_state),
	.un1_i_input_y_to_x_0_a2(un1_i_input_y_to_x_0_a2),
	.read_strobe(IO_strobes_read_strobe),
	.count_value_1_sqmuxa_1(prog_count_count_value_1_sqmuxa_1),
	.active_interrupt_pulse(get_interrupt_active_interrupt_pulse),
	.un1_i_call_0_a2_1_x(un1_i_call_0_a2_1_x),
	.clk_c(clk_c),
	.write_strobe(IO_strobes_write_strobe)
);
// @24:445
  arithmetic_process arithmetic_group (
	.\bus_width_loop.7.pipeline_bit.Y_0 (arithmetic_group_add_sub_module_bus_width_loop_7_pipeline_bit_Y[7]),
	.\bus_width_loop.6.pipeline_bit.Y_0 (arithmetic_group_add_sub_module_bus_width_loop_6_pipeline_bit_Y[6]),
	.\bus_width_loop.5.pipeline_bit.Y_0 (arithmetic_group_add_sub_module_bus_width_loop_5_pipeline_bit_Y[5]),
	.\bus_width_loop.4.pipeline_bit.Y_0 (arithmetic_group_add_sub_module_bus_width_loop_4_pipeline_bit_Y[4]),
	.\bus_width_loop.3.pipeline_bit.Y_0 (arithmetic_group_add_sub_module_bus_width_loop_3_pipeline_bit_Y[3]),
	.\bus_width_loop.2.pipeline_bit.Y_0 (arithmetic_group_add_sub_module_bus_width_loop_2_pipeline_bit_Y[2]),
	.\bus_width_loop.1.pipeline_bit.Y_0 (arithmetic_group_add_sub_module_bus_width_loop_1_pipeline_bit_Y[1]),
	.\bus_width_loop.0.pipeline_bit.Y_0 (arithmetic_group_add_sub_module_bus_width_loop_0_pipeline_bit_Y[0]),
	.port_id_0(port_idz[0]),
	.port_id_5(port_idz[5]),
	.port_id_3(port_idz[3]),
	.port_id_4(port_idz[4]),
	.port_id_2(port_idz[2]),
	.port_id_7(port_idz[7]),
	.port_id_1(port_idz[1]),
	.port_id_6(port_idz[6]),
	.ramout_3_0(data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_ramout_3[0]),
	.ramout_6_0(data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_ramout_6[0]),
	.instruction_c_0(instruction_c[10]),
	.instruction_c_1(instruction_c[11]),
	.instruction_c_2(instruction_c[12]),
	.g1_1_x(shift_group_g1_1_x),
	.g1_x(shift_group_g1_x),
	.g2_3_x(shift_group_g2_3_x),
	.g1_4_x(shift_group_g1_4_x),
	.g1_2_x(shift_group_g1_2_x),
	.g1_3_x(shift_group_g1_3_x),
	.g2_4_x(shift_group_g2_4_x),
	.g1_0_x(shift_group_g1_0_x),
	.carry_flag(carry_logic_carry_flag),
	.clk_c(clk_c),
	.carry_out(arithmetic_group_carry_out)
);
// @24:455
  shift_rotate shift_group (
	.ramout_3_2_0(data_registers_bus_width_loop_0_data_register_bit_rambit_1_0_ramout_3[0]),
	.ramout_6_2_0(data_registers_bus_width_loop_0_data_register_bit_rambit_1_0_ramout_6[0]),
	.ramout_3_i_m2_2_0(data_registers_bus_width_loop_1_data_register_bit_rambit_1_0_ramout_3_i_m2[0]),
	.ramout_6_i_m2_2_0(data_registers_bus_width_loop_1_data_register_bit_rambit_1_0_ramout_6_i_m2[0]),
	.ramout_3_i_m2_1_0(data_registers_bus_width_loop_3_data_register_bit_rambit_1_0_ramout_3_i_m2[0]),
	.ramout_6_i_m2_1_0(data_registers_bus_width_loop_3_data_register_bit_rambit_1_0_ramout_6_i_m2[0]),
	.ramout_3_i_m2_0_0(data_registers_bus_width_loop_6_data_register_bit_rambit_1_0_ramout_3_i_m2[0]),
	.ramout_6_i_m2_0_0(data_registers_bus_width_loop_6_data_register_bit_rambit_1_0_ramout_6_i_m2[0]),
	.ramout_3_i_m2_0(data_registers_bus_width_loop_5_data_register_bit_rambit_1_0_ramout_3_i_m2[0]),
	.ramout_6_i_m2_0(data_registers_bus_width_loop_5_data_register_bit_rambit_1_0_ramout_6_i_m2[0]),
	.ramout_3_1_0(data_registers_bus_width_loop_7_data_register_bit_rambit_1_0_ramout_3[0]),
	.ramout_6_1_0(data_registers_bus_width_loop_7_data_register_bit_rambit_1_0_ramout_6[0]),
	.ramout_3_0_0(data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_ramout_3[0]),
	.ramout_6_0_0(data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_ramout_6[0]),
	.ramout_3_0(data_registers_bus_width_loop_2_data_register_bit_rambit_1_0_ramout_3[0]),
	.ramout_6_0(data_registers_bus_width_loop_2_data_register_bit_rambit_1_0_ramout_6[0]),
	.\bus_width_loop.0.pipeline.Y_0 (shift_group_bus_width_loop_0_pipeline_Y[0]),
	.\bus_width_loop.1.pipeline.Y_0 (shift_group_bus_width_loop_1_pipeline_Y[1]),
	.\bus_width_loop.2.pipeline.Y_0 (shift_group_bus_width_loop_2_pipeline_Y[2]),
	.\bus_width_loop.3.pipeline.Y_0 (shift_group_bus_width_loop_3_pipeline_Y[3]),
	.\bus_width_loop.4.pipeline.Y_0 (shift_group_bus_width_loop_4_pipeline_Y[4]),
	.\bus_width_loop.5.pipeline.Y_0 (shift_group_bus_width_loop_5_pipeline_Y[5]),
	.\bus_width_loop.6.pipeline.Y_0 (shift_group_bus_width_loop_6_pipeline_Y[6]),
	.instruction_c_2(instruction_c[2]),
	.instruction_c_0(instruction_c[0]),
	.instruction_c_1(instruction_c[1]),
	.instruction_c_10(instruction_c[10]),
	.instruction_c_3(instruction_c[3]),
	.\bus_width_loop.7.pipeline.Y_0 (shift_group_bus_width_loop_7_pipeline_Y[7]),
	.shift_in_bit_i_m4_1_x(shift_group_shift_in_bit_i_m4_1_x),
	.carry_flag(carry_logic_carry_flag),
	.carry_out(shift_group_carry_out),
	.g1_x(shift_group_g1_x),
	.g1_0_x(shift_group_g1_0_x),
	.g1_1_x(shift_group_g1_1_x),
	.g1_2_x(shift_group_g1_2_x),
	.g1_3_x(shift_group_g1_3_x),
	.g1_4_x(shift_group_g1_4_x),
	.g2_4_x(shift_group_g2_4_x),
	.g2_3_x(shift_group_g2_3_x),
	.clk_c(clk_c)
);
// @24:472
  logical_bus_processing logical_group (
	.\bus_width_loop.0.pipeline_bit.Y_0 (logical_group_bus_width_loop_0_pipeline_bit_Y[0]),
	.\bus_width_loop.1.pipeline_bit.Y_0 (logical_group_bus_width_loop_1_pipeline_bit_Y[1]),
	.\bus_width_loop.2.pipeline_bit.Y_0 (logical_group_bus_width_loop_2_pipeline_bit_Y[2]),
	.\bus_width_loop.3.pipeline_bit.Y_0 (logical_group_bus_width_loop_3_pipeline_bit_Y[3]),
	.\bus_width_loop.4.pipeline_bit.Y_0 (logical_group_bus_width_loop_4_pipeline_bit_Y[4]),
	.\bus_width_loop.5.pipeline_bit.Y_0 (logical_group_bus_width_loop_5_pipeline_bit_Y[5]),
	.\bus_width_loop.6.pipeline_bit.Y_0 (logical_group_bus_width_loop_6_pipeline_bit_Y[6]),
	.port_id_0(port_idz[0]),
	.port_id_1(port_idz[1]),
	.port_id_2(port_idz[2]),
	.port_id_3(port_idz[3]),
	.port_id_4(port_idz[4]),
	.port_id_5(port_idz[5]),
	.port_id_6(port_idz[6]),
	.port_id_7(port_idz[7]),
	.instruction_c_0(instruction_c[11]),
	.instruction_c_1(instruction_c[12]),
	.\bus_width_loop.7.pipeline_bit.Y_0 (logical_group_bus_width_loop_7_pipeline_bit_Y[7]),
	.g1_x(shift_group_g1_x),
	.g1_0_x(shift_group_g1_0_x),
	.g1_1_x(shift_group_g1_1_x),
	.g1_2_x(shift_group_g1_2_x),
	.g1_3_x(shift_group_g1_3_x),
	.g1_4_x(shift_group_g1_4_x),
	.g2_3_x(shift_group_g2_3_x),
	.g2_4_x(shift_group_g2_4_x),
	.clk_c(clk_c)
);
// @24:483
  T_state_and_Reset basic_control (
	.reset_c(reset_c),
	.reset_delay2(basic_control_reset_delay2),
	.clk_c(clk_c),
	.internal_T_state(basic_control_internal_T_state)
);
// @24:489
  register_and_flag_enable reg_and_flag_enables (
	.instruction_c_1(instruction_c[13]),
	.instruction_c_0(instruction_c[12]),
	.instruction_c_2(instruction_c[14]),
	.instruction_c_3(instruction_c[15]),
	.un1_i_shift_rotate_0_o2_x(un1_i_shift_rotate_0_o2_x),
	.arith_or_logical_valid(reg_and_flag_enables_arith_or_logical_valid),
	.interrupt_enable_1_0_o2(interrupt_control_interrupt_enable_1_0_o2),
	.returni_or_shift_valid(reg_and_flag_enables_returni_or_shift_valid),
	.active_interrupt_pulse(get_interrupt_active_interrupt_pulse),
	.un1_i_input_y_to_x_0_a2(un1_i_input_y_to_x_0_a2),
	.g2(reg_and_flag_enables_g2),
	.clk_c(clk_c),
	.register_write_valid(reg_and_flag_enables_register_write_valid)
);
// @24:502
  carry_flag_logic carry_logic (
	.instruction_c_2(instruction_c[15]),
	.instruction_c_0(instruction_c[13]),
	.internal_T_state(basic_control_internal_T_state),
	.returni_or_shift_valid(reg_and_flag_enables_returni_or_shift_valid),
	.arith_or_logical_valid(reg_and_flag_enables_arith_or_logical_valid),
	.carry_out_0(shift_group_carry_out),
	.g2(reg_and_flag_enables_g2),
	.carry_out(arithmetic_group_carry_out),
	.g0_i_o4(carry_logic_g0_i_o4),
	.reset_delay2(basic_control_reset_delay2),
	.shaddow_carry(interrupt_control_shaddow_carry),
	.un1_i_returni_0_o2(un1_i_returni_0_o2),
	.clk_c(clk_c),
	.carry_flag(carry_logic_carry_flag)
);
// @24:514
  zero_flag_logic zero_logic (
	.g2_6_6(data_registers_bus_width_loop_1_data_register_bit_rambit_1_0_g2_6),
	.g2_6_5(data_registers_bus_width_loop_0_data_register_bit_rambit_1_0_g2_6),
	.g2_6_4(data_registers_bus_width_loop_3_data_register_bit_rambit_1_0_g2_6),
	.g2_6_3(data_registers_bus_width_loop_2_data_register_bit_rambit_1_0_g2_6),
	.data_zero_4(zero_logic_data_zero_4),
	.g2_6_2(data_registers_bus_width_loop_7_data_register_bit_rambit_1_0_g2_6),
	.g2_6_1(data_registers_bus_width_loop_6_data_register_bit_rambit_1_0_g2_6),
	.g2_6_0(data_registers_bus_width_loop_5_data_register_bit_rambit_1_0_g2_6),
	.g2_6(data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_g2_6),
	.data_zero_5(zero_logic_data_zero_5),
	.g0_i_o4(carry_logic_g0_i_o4),
	.zero_flag_0_i_m2(zero_logic_zero_flag_0_i_m2),
	.reset_delay2(basic_control_reset_delay2),
	.clk_c(clk_c),
	.zero_flag(zero_logic_zero_flag)
);
// @24:527
  program_counter prog_count (
	.\bus_width_loop.0.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_0_stack_ram_flop_Dout[0]),
	.\bus_width_loop.1.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_1_stack_ram_flop_Dout[1]),
	.\bus_width_loop.2.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_2_stack_ram_flop_Dout[2]),
	.\bus_width_loop.3.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_3_stack_ram_flop_Dout[3]),
	.\bus_width_loop.4.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_4_stack_ram_flop_Dout[4]),
	.\bus_width_loop.5.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_5_stack_ram_flop_Dout[5]),
	.\bus_width_loop.6.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_6_stack_ram_flop_Dout[6]),
	.\bus_width_loop.7.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_7_stack_ram_flop_Dout[7]),
	.instruction_c_12(instruction_c[12]),
	.instruction_c_14(instruction_c[14]),
	.instruction_c_0(instruction_c[0]),
	.instruction_c_1(instruction_c[1]),
	.instruction_c_2(instruction_c[2]),
	.instruction_c_3(instruction_c[3]),
	.instruction_c_4(instruction_c[4]),
	.instruction_c_5(instruction_c[5]),
	.instruction_c_6(instruction_c[6]),
	.instruction_c_7(instruction_c[7]),
	.instruction_c_8(instruction_c[8]),
	.instruction_c_10(instruction_c[10]),
	.count_value_0(prog_count_count_value[0]),
	.count_value_1(prog_count_count_value[1]),
	.count_value_2(prog_count_count_value[2]),
	.count_value_3(prog_count_count_value[3]),
	.count_value_4(prog_count_count_value[4]),
	.count_value_5(prog_count_count_value[5]),
	.count_value_6(prog_count_count_value[6]),
	.count_value_7(prog_count_count_value[7]),
	.internal_T_state(basic_control_internal_T_state),
	.un1_i_call_0_a2_1_x(un1_i_call_0_a2_1_x),
	.interrupt_enable_1_0_o2(interrupt_control_interrupt_enable_1_0_o2),
	.un2_i_jump_0_a2_1(un2_i_jump_0_a2_1),
	.flag_condition_met_1_2_x2(flag_condition_met_1_2_x2),
	.count_value_1_sqmuxa_1(prog_count_count_value_1_sqmuxa_1),
	.flag_condition_met_1_2_x2_x(flag_condition_met_1_2_x2_x),
	.active_interrupt_pulse(get_interrupt_active_interrupt_pulse),
	.reset_delay2(basic_control_reset_delay2),
	.clk_c(clk_c)
);
// @24:546
  register_bank data_registers (
	.\bus_width_loop.5.pipeline_bit.Y_0_0 (arithmetic_group_add_sub_module_bus_width_loop_5_pipeline_bit_Y[5]),
	.\bus_width_loop.5.pipeline_bit.Y_0 (logical_group_bus_width_loop_5_pipeline_bit_Y[5]),
	.ramout_3_10_0(data_registers_bus_width_loop_5_data_register_bit_rambit_0_ramout_3[0]),
	.ramout_6_i_m2_2_0(data_registers_bus_width_loop_5_data_register_bit_rambit_1_0_ramout_6_i_m2[0]),
	.ramout_6_10_0(data_registers_bus_width_loop_5_data_register_bit_rambit_0_ramout_6[0]),
	.ramout_3_i_m2_2_0(data_registers_bus_width_loop_5_data_register_bit_rambit_1_0_ramout_3_i_m2[0]),
	.\bus_width_loop.6.pipeline_bit.Y_0_0 (arithmetic_group_add_sub_module_bus_width_loop_6_pipeline_bit_Y[6]),
	.\bus_width_loop.6.pipeline_bit.Y_0 (logical_group_bus_width_loop_6_pipeline_bit_Y[6]),
	.ramout_6_i_m2_1_0(data_registers_bus_width_loop_6_data_register_bit_rambit_1_0_ramout_6_i_m2[0]),
	.ramout_3_9_0(data_registers_bus_width_loop_6_data_register_bit_rambit_0_ramout_3[0]),
	.ramout_6_9_0(data_registers_bus_width_loop_6_data_register_bit_rambit_0_ramout_6[0]),
	.ramout_3_i_m2_1_0(data_registers_bus_width_loop_6_data_register_bit_rambit_1_0_ramout_3_i_m2[0]),
	.\bus_width_loop.7.pipeline_bit.Y_0_0 (arithmetic_group_add_sub_module_bus_width_loop_7_pipeline_bit_Y[7]),
	.\bus_width_loop.7.pipeline_bit.Y_0 (logical_group_bus_width_loop_7_pipeline_bit_Y[7]),
	.ramout_3_8_0(data_registers_bus_width_loop_7_data_register_bit_rambit_1_0_ramout_3[0]),
	.ramout_6_8_0(data_registers_bus_width_loop_7_data_register_bit_rambit_0_ramout_6[0]),
	.ramout_6_7_0(data_registers_bus_width_loop_7_data_register_bit_rambit_1_0_ramout_6[0]),
	.ramout_3_7_0(data_registers_bus_width_loop_7_data_register_bit_rambit_0_ramout_3[0]),
	.\bus_width_loop.4.pipeline_bit.Y_0_0 (arithmetic_group_add_sub_module_bus_width_loop_4_pipeline_bit_Y[4]),
	.\bus_width_loop.4.pipeline_bit.Y_0 (logical_group_bus_width_loop_4_pipeline_bit_Y[4]),
	.ramout_3_6_0(data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_ramout_3[0]),
	.ramout_6_6_0(data_registers_bus_width_loop_4_data_register_bit_rambit_0_ramout_6[0]),
	.ramout_3_5_0(data_registers_bus_width_loop_4_data_register_bit_rambit_0_ramout_3[0]),
	.ramout_6_5_0(data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_ramout_6[0]),
	.\bus_width_loop.1.pipeline_bit.Y_0_0 (arithmetic_group_add_sub_module_bus_width_loop_1_pipeline_bit_Y[1]),
	.\bus_width_loop.1.pipeline_bit.Y_0 (logical_group_bus_width_loop_1_pipeline_bit_Y[1]),
	.ramout_6_4_0(data_registers_bus_width_loop_1_data_register_bit_rambit_0_ramout_6[0]),
	.ramout_3_i_m2_0_0(data_registers_bus_width_loop_1_data_register_bit_rambit_1_0_ramout_3_i_m2[0]),
	.ramout_3_4_0(data_registers_bus_width_loop_1_data_register_bit_rambit_0_ramout_3[0]),
	.ramout_6_i_m2_0_0(data_registers_bus_width_loop_1_data_register_bit_rambit_1_0_ramout_6_i_m2[0]),
	.\bus_width_loop.2.pipeline_bit.Y_0_0 (arithmetic_group_add_sub_module_bus_width_loop_2_pipeline_bit_Y[2]),
	.\bus_width_loop.2.pipeline_bit.Y_0 (logical_group_bus_width_loop_2_pipeline_bit_Y[2]),
	.ramout_6_3_0(data_registers_bus_width_loop_2_data_register_bit_rambit_0_ramout_6[0]),
	.ramout_6_2_0(data_registers_bus_width_loop_2_data_register_bit_rambit_1_0_ramout_6[0]),
	.ramout_3_3_0(data_registers_bus_width_loop_2_data_register_bit_rambit_0_ramout_3[0]),
	.ramout_3_2_0(data_registers_bus_width_loop_2_data_register_bit_rambit_1_0_ramout_3[0]),
	.\bus_width_loop.3.pipeline_bit.Y_0_0 (arithmetic_group_add_sub_module_bus_width_loop_3_pipeline_bit_Y[3]),
	.\bus_width_loop.3.pipeline_bit.Y_0 (logical_group_bus_width_loop_3_pipeline_bit_Y[3]),
	.ramout_6_1_0(data_registers_bus_width_loop_3_data_register_bit_rambit_0_ramout_6[0]),
	.ramout_6_i_m2_0(data_registers_bus_width_loop_3_data_register_bit_rambit_1_0_ramout_6_i_m2[0]),
	.ramout_3_1_0(data_registers_bus_width_loop_3_data_register_bit_rambit_0_ramout_3[0]),
	.ramout_3_i_m2_0(data_registers_bus_width_loop_3_data_register_bit_rambit_1_0_ramout_3_i_m2[0]),
	.in_port_c_5(in_port_c[5]),
	.in_port_c_6(in_port_c[6]),
	.in_port_c_7(in_port_c[7]),
	.in_port_c_4(in_port_c[4]),
	.in_port_c_1(in_port_c[1]),
	.in_port_c_2(in_port_c[2]),
	.in_port_c_3(in_port_c[3]),
	.in_port_c_0(in_port_c[0]),
	.instruction_c_5(instruction_c[10]),
	.instruction_c_3(instruction_c[8]),
	.instruction_c_8(instruction_c[13]),
	.instruction_c_10(instruction_c[15]),
	.instruction_c_4(instruction_c[9]),
	.instruction_c_1(instruction_c[6]),
	.instruction_c_0(instruction_c[5]),
	.\bus_width_loop.0.pipeline_bit.Y_0_0 (arithmetic_group_add_sub_module_bus_width_loop_0_pipeline_bit_Y[0]),
	.\bus_width_loop.0.pipeline_bit.Y_0 (logical_group_bus_width_loop_0_pipeline_bit_Y[0]),
	.ramout_6_0_0(data_registers_bus_width_loop_0_data_register_bit_rambit_1_0_ramout_6[0]),
	.ramout_3_0_0(data_registers_bus_width_loop_0_data_register_bit_rambit_0_ramout_3[0]),
	.ramout_3_0(data_registers_bus_width_loop_0_data_register_bit_rambit_1_0_ramout_3[0]),
	.ramout_6_0(data_registers_bus_width_loop_0_data_register_bit_rambit_0_ramout_6[0]),
	.\ALU_loop.5.un111_alu_result_x (ALU_loop_5_un111_alu_result_x),
	.g2_6_1_6(data_registers_bus_width_loop_5_data_register_bit_rambit_1_0_g2_6_1),
	.\ALU_loop.6.un132_alu_result_x (ALU_loop_6_un132_alu_result_x),
	.g2_6_1_5(data_registers_bus_width_loop_6_data_register_bit_rambit_1_0_g2_6_1),
	.\ALU_loop.7.un153_alu_result_x (ALU_loop_7_un153_alu_result_x),
	.g2_6_1_4(data_registers_bus_width_loop_7_data_register_bit_rambit_1_0_g2_6_1),
	.\ALU_loop.4.un90_alu_result_x (ALU_loop_4_un90_alu_result_x),
	.g2_6_1_3(data_registers_bus_width_loop_4_data_register_bit_rambit_1_0_g2_6_1),
	.\ALU_loop.1.un27_alu_result_x (ALU_loop_1_un27_alu_result_x),
	.g2_6_1_2(data_registers_bus_width_loop_1_data_register_bit_rambit_1_0_g2_6_1),
	.\ALU_loop.2.un48_alu_result_x (ALU_loop_2_un48_alu_result_x),
	.g2_6_1_1(data_registers_bus_width_loop_2_data_register_bit_rambit_1_0_g2_6_1),
	.\ALU_loop.3.un69_alu_result_x (ALU_loop_3_un69_alu_result_x),
	.g2_6_1_0(data_registers_bus_width_loop_3_data_register_bit_rambit_1_0_g2_6_1),
	.clk_c(clk_c),
	.un1_i_input_y_to_x_0_a2(un1_i_input_y_to_x_0_a2),
	.\ALU_loop.0.un8_alu_result_x (ALU_loop_0_un8_alu_result_x),
	.g2_6_1(data_registers_bus_width_loop_0_data_register_bit_rambit_1_0_g2_6_1),
	.internal_T_state(basic_control_internal_T_state),
	.register_write_valid(reg_and_flag_enables_register_write_valid)
);
// @24:558
  stack_ram stack_memory (
	.\count_width_loop.0.register_bit.count_value_0 (stack_control_count_width_loop_0_register_bit_count_value[0]),
	.count_value_5(prog_count_count_value[5]),
	.count_value_6(prog_count_count_value[6]),
	.count_value_7(prog_count_count_value[7]),
	.count_value_4(prog_count_count_value[4]),
	.count_value_1(prog_count_count_value[1]),
	.count_value_2(prog_count_count_value[2]),
	.count_value_3(prog_count_count_value[3]),
	.count_value_0(prog_count_count_value[0]),
	.\bus_width_loop.0.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_0_stack_ram_flop_Dout[0]),
	.\bus_width_loop.1.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_1_stack_ram_flop_Dout[1]),
	.\bus_width_loop.2.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_2_stack_ram_flop_Dout[2]),
	.\bus_width_loop.3.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_3_stack_ram_flop_Dout[3]),
	.\bus_width_loop.4.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_4_stack_ram_flop_Dout[4]),
	.\bus_width_loop.5.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_5_stack_ram_flop_Dout[5]),
	.\bus_width_loop.6.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_6_stack_ram_flop_Dout[6]),
	.\count_width_loop.1.register_bit.count_value_0 (stack_control_count_width_loop_1_register_bit_count_value[1]),
	.\bus_width_loop.7.stack_ram_flop.Dout_0 (stack_memory_bus_width_loop_7_stack_ram_flop_Dout[7]),
	.internal_T_state(basic_control_internal_T_state),
	.clk_c(clk_c)
);
// @24:568
  stack_counter stack_control (
	.instruction_c_4(instruction_c[14]),
	.instruction_c_2(instruction_c[12]),
	.instruction_c_0(instruction_c[10]),
	.\count_width_loop.1.register_bit.count_value_0 (stack_control_count_width_loop_1_register_bit_count_value[1]),
	.\count_width_loop.0.register_bit.count_value_0 (stack_control_count_width_loop_0_register_bit_count_value[0]),
	.un1_i_call_0_a2_x(un1_i_call_0_a2_x),
	.un1_i_shift_rotate_0_o2_x(un1_i_shift_rotate_0_o2_x),
	.flag_condition_met_1_2_x2(flag_condition_met_1_2_x2),
	.active_interrupt_pulse(get_interrupt_active_interrupt_pulse),
	.reset_delay2(basic_control_reset_delay2),
	.internal_T_state(basic_control_internal_T_state),
	.clk_c(clk_c)
);
// @24:583
  interrupt_capture get_interrupt (
	.internal_T_state(basic_control_internal_T_state),
	.interrupt_enable(interrupt_control_interrupt_enable),
	.active_interrupt_pulse(get_interrupt_active_interrupt_pulse),
	.reset_delay2(basic_control_reset_delay2),
	.interrupt_c(interrupt_c),
	.clk_c(clk_c)
);
// @24:593
  interrupt_logic interrupt_control (
	.instruction_c_13(instruction_c[13]),
	.instruction_c_12(instruction_c[12]),
	.instruction_c_15(instruction_c[15]),
	.instruction_c_11(instruction_c[11]),
	.instruction_c_0(instruction_c[0]),
	.interrupt_enable_1_0_o2(interrupt_control_interrupt_enable_1_0_o2),
	.reset_delay2(basic_control_reset_delay2),
	.interrupt_enable(interrupt_control_interrupt_enable),
	.carry_flag(carry_logic_carry_flag),
	.shaddow_carry(interrupt_control_shaddow_carry),
	.active_interrupt_pulse(get_interrupt_active_interrupt_pulse),
	.data_zero_5(zero_logic_data_zero_5),
	.zero_flag(zero_logic_zero_flag),
	.data_zero_4(zero_logic_data_zero_4),
	.un1_i_returni_0_o2(un1_i_returni_0_o2),
	.clk_c(clk_c),
	.zero_flag_0_i_m2(zero_logic_zero_flag_0_i_m2)
);
endmodule /* picoblaze */

