// Seed: 399025224
module module_0;
  bit id_1;
  final
    if (1) begin : LABEL_0
      id_1 <= id_1;
    end else @(1 or -1, posedge -1 or negedge -1);
  localparam id_2 = 1, id_3 = 1, id_4 = id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd90,
    parameter id_8 = 32'd26
) (
    output supply1 id_0,
    input supply0 id_1,
    output logic id_2,
    input supply0 id_3,
    input supply1 _id_4,
    input wire id_5[-1 : id_4],
    output tri0 id_6,
    input tri0 id_7,
    input tri0 _id_8,
    input tri id_9,
    output logic id_10
);
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_12;
  logic [1 : id_8  <->  1 'd0] id_13;
  initial id_2 <= "";
  initial
    if (1 & "") id_10 <= id_8;
    else $signed(62);
  ;
endmodule
