Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Fri Apr 27 13:38:21 2018
| Host             : linux running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.485  |
| Dynamic (W)              | 2.295  |
| Device Static (W)        | 0.190  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 56.3   |
| Junction Temperature (C) | 53.7   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.096 |        3 |       --- |             --- |
| Slice Logic              |     0.142 |    58391 |       --- |             --- |
|   LUT as Logic           |     0.127 |    22020 |     53200 |           41.39 |
|   Register               |     0.011 |    23533 |    106400 |           22.12 |
|   CARRY4                 |     0.003 |     1360 |     13300 |           10.23 |
|   LUT as Distributed RAM |     0.002 |     1636 |     17400 |            9.40 |
|   LUT as Shift Register  |    <0.001 |       62 |     17400 |            0.36 |
|   Others                 |     0.000 |     4518 |       --- |             --- |
| Signals                  |     0.215 |    49648 |       --- |             --- |
| Block RAM                |     0.200 |       72 |       140 |           51.43 |
| DSPs                     |     0.112 |      150 |       220 |           68.18 |
| I/O                      |    <0.001 |        1 |       200 |            0.50 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.190 |          |           |                 |
| Total                    |     2.485 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.777 |       0.751 |      0.026 |
| Vccaux    |       1.800 |     0.022 |       0.000 |      0.022 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.023 |       0.015 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.759 |       0.718 |      0.041 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------+-----------+
| Name                                                             | Power (W) |
+------------------------------------------------------------------+-----------+
| design_1_wrapper                                                 |     2.295 |
|   design_1_i                                                     |     2.295 |
|     axi_bram_ctrl_0                                              |    <0.001 |
|       U0                                                         |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                               |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                |    <0.001 |
|     axi_bram_ctrl_0_bram                                         |     0.003 |
|       U0                                                         |     0.003 |
|         inst_blk_mem_gen                                         |     0.003 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |     0.003 |
|             valid.cstr                                           |     0.003 |
|               ramloop[0].ram.r                                   |     0.002 |
|                 prim_noinit.ram                                  |     0.002 |
|               ramloop[1].ram.r                                   |     0.002 |
|                 prim_noinit.ram                                  |     0.002 |
|     mnist_0                                                      |     0.073 |
|       U0                                                         |     0.073 |
|         conv1Output_0_U                                          |    <0.001 |
|           mnist_conv1Output_0_ram_U                              |    <0.001 |
|         conv2Output_U                                            |     0.001 |
|           mnist_conv2Output_ram_U                                |     0.001 |
|         grp_conv1_fu_342                                         |     0.014 |
|           conv1Filters_0_0_U                                     |    <0.001 |
|             conv1_conv1Filterbkb_rom_U                           |    <0.001 |
|           mnist_fadd_32ns_3cud_U1                                |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_U2                                |     0.005 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.002 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |     0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |     0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |     0.001 |
|         grp_conv2_fu_352                                         |     0.014 |
|           conv2Filters_0_U                                       |     0.002 |
|             conv2_conv2FilterfYi_rom_U                           |     0.002 |
|           mnist_fadd_32ns_3cud_x_U9                              |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_x_U10                             |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_pool1_fu_360                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_U6                                |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         grp_pool2_fu_366                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_x_U15                             |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         ip1Biases_U                                              |    <0.001 |
|           mnist_ip1Biases_rom_U                                  |    <0.001 |
|         ip1Output_U                                              |     0.001 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|         ip1Weights_U                                             |     0.004 |
|           mnist_ip1Weights_rom_U                                 |     0.004 |
|         ip2Biases_U                                              |    <0.001 |
|           mnist_ip2Biases_rom_U                                  |    <0.001 |
|         ip2Weights_U                                             |     0.002 |
|           mnist_ip2Weights_rom_U                                 |     0.002 |
|         mnist_AXILiteS_s_axi_U                                   |     0.009 |
|           int_inputImage                                         |     0.005 |
|           int_outputVector                                       |     0.004 |
|         mnist_fadd_32ns_3cud_x_U18                               |     0.009 |
|           mnist_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                   |     0.007 |
|               i_synth                                            |     0.007 |
|                 ADDSUB_OP.ADDSUB                                 |     0.007 |
|                   SPEED_OP.DSP.OP                                |     0.007 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                       DSP2                                       |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.003 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         mnist_fcmp_32ns_3eOg_x_U20                               |    <0.001 |
|           mnist_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         mnist_fmul_32ns_3dEe_x_U19                               |     0.005 |
|           mnist_ap_fmul_2_max_dsp_32_u                           |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 MULT.OP                                          |     0.004 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.002 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         outputVector_assign_1_U                                  |     0.001 |
|           mnist_outputVectog8j_ram_U                             |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_10_10                                   |    <0.001 |
|             ram_reg_0_15_11_11                                   |    <0.001 |
|             ram_reg_0_15_12_12                                   |    <0.001 |
|             ram_reg_0_15_13_13                                   |    <0.001 |
|             ram_reg_0_15_14_14                                   |    <0.001 |
|             ram_reg_0_15_15_15                                   |    <0.001 |
|             ram_reg_0_15_16_16                                   |    <0.001 |
|             ram_reg_0_15_17_17                                   |    <0.001 |
|             ram_reg_0_15_18_18                                   |    <0.001 |
|             ram_reg_0_15_19_19                                   |    <0.001 |
|             ram_reg_0_15_1_1                                     |    <0.001 |
|             ram_reg_0_15_20_20                                   |    <0.001 |
|             ram_reg_0_15_21_21                                   |    <0.001 |
|             ram_reg_0_15_22_22                                   |    <0.001 |
|             ram_reg_0_15_23_23                                   |    <0.001 |
|             ram_reg_0_15_24_24                                   |    <0.001 |
|             ram_reg_0_15_25_25                                   |    <0.001 |
|             ram_reg_0_15_26_26                                   |    <0.001 |
|             ram_reg_0_15_27_27                                   |    <0.001 |
|             ram_reg_0_15_28_28                                   |    <0.001 |
|             ram_reg_0_15_29_29                                   |    <0.001 |
|             ram_reg_0_15_2_2                                     |    <0.001 |
|             ram_reg_0_15_30_30                                   |    <0.001 |
|             ram_reg_0_15_31_31                                   |    <0.001 |
|             ram_reg_0_15_3_3                                     |    <0.001 |
|             ram_reg_0_15_4_4                                     |    <0.001 |
|             ram_reg_0_15_5_5                                     |    <0.001 |
|             ram_reg_0_15_6_6                                     |    <0.001 |
|             ram_reg_0_15_7_7                                     |    <0.001 |
|             ram_reg_0_15_8_8                                     |    <0.001 |
|             ram_reg_0_15_9_9                                     |    <0.001 |
|         pool1Output_0_U                                          |    <0.001 |
|           mnist_pool1Output_0_ram_U                              |    <0.001 |
|         pool2Output_U                                            |     0.002 |
|           mnist_pool2Output_ram_U                                |     0.002 |
|         relu1Output_U                                            |     0.002 |
|           mnist_ip1Output_ram_U                                  |     0.002 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|     mnist_1                                                      |     0.073 |
|       U0                                                         |     0.073 |
|         conv1Output_0_U                                          |    <0.001 |
|           mnist_conv1Output_0_ram_U                              |    <0.001 |
|         conv2Output_U                                            |     0.001 |
|           mnist_conv2Output_ram_U                                |     0.001 |
|         grp_conv1_fu_342                                         |     0.014 |
|           conv1Filters_0_0_U                                     |    <0.001 |
|             conv1_conv1Filterbkb_rom_U                           |    <0.001 |
|           mnist_fadd_32ns_3cud_U1                                |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_U2                                |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_conv2_fu_352                                         |     0.014 |
|           conv2Filters_0_U                                       |     0.002 |
|             conv2_conv2FilterfYi_rom_U                           |     0.002 |
|           mnist_fadd_32ns_3cud_x_U9                              |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_x_U10                             |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_pool1_fu_360                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_U6                                |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         grp_pool2_fu_366                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_x_U15                             |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         ip1Biases_U                                              |    <0.001 |
|           mnist_ip1Biases_rom_U                                  |    <0.001 |
|         ip1Output_U                                              |     0.001 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|         ip1Weights_U                                             |     0.004 |
|           mnist_ip1Weights_rom_U                                 |     0.004 |
|         ip2Biases_U                                              |    <0.001 |
|           mnist_ip2Biases_rom_U                                  |    <0.001 |
|         ip2Weights_U                                             |     0.002 |
|           mnist_ip2Weights_rom_U                                 |     0.002 |
|         mnist_AXILiteS_s_axi_U                                   |     0.009 |
|           int_inputImage                                         |     0.005 |
|           int_outputVector                                       |     0.004 |
|         mnist_fadd_32ns_3cud_x_U18                               |     0.008 |
|           mnist_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                   |     0.007 |
|               i_synth                                            |     0.007 |
|                 ADDSUB_OP.ADDSUB                                 |     0.007 |
|                   SPEED_OP.DSP.OP                                |     0.007 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                       DSP2                                       |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.002 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         mnist_fcmp_32ns_3eOg_x_U20                               |    <0.001 |
|           mnist_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         mnist_fmul_32ns_3dEe_x_U19                               |     0.005 |
|           mnist_ap_fmul_2_max_dsp_32_u                           |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 MULT.OP                                          |     0.004 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         outputVector_assign_1_U                                  |     0.001 |
|           mnist_outputVectog8j_ram_U                             |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_10_10                                   |    <0.001 |
|             ram_reg_0_15_11_11                                   |    <0.001 |
|             ram_reg_0_15_12_12                                   |    <0.001 |
|             ram_reg_0_15_13_13                                   |    <0.001 |
|             ram_reg_0_15_14_14                                   |    <0.001 |
|             ram_reg_0_15_15_15                                   |    <0.001 |
|             ram_reg_0_15_16_16                                   |    <0.001 |
|             ram_reg_0_15_17_17                                   |    <0.001 |
|             ram_reg_0_15_18_18                                   |    <0.001 |
|             ram_reg_0_15_19_19                                   |    <0.001 |
|             ram_reg_0_15_1_1                                     |    <0.001 |
|             ram_reg_0_15_20_20                                   |    <0.001 |
|             ram_reg_0_15_21_21                                   |    <0.001 |
|             ram_reg_0_15_22_22                                   |    <0.001 |
|             ram_reg_0_15_23_23                                   |    <0.001 |
|             ram_reg_0_15_24_24                                   |    <0.001 |
|             ram_reg_0_15_25_25                                   |    <0.001 |
|             ram_reg_0_15_26_26                                   |    <0.001 |
|             ram_reg_0_15_27_27                                   |    <0.001 |
|             ram_reg_0_15_28_28                                   |    <0.001 |
|             ram_reg_0_15_29_29                                   |    <0.001 |
|             ram_reg_0_15_2_2                                     |    <0.001 |
|             ram_reg_0_15_30_30                                   |    <0.001 |
|             ram_reg_0_15_31_31                                   |    <0.001 |
|             ram_reg_0_15_3_3                                     |    <0.001 |
|             ram_reg_0_15_4_4                                     |    <0.001 |
|             ram_reg_0_15_5_5                                     |    <0.001 |
|             ram_reg_0_15_6_6                                     |    <0.001 |
|             ram_reg_0_15_7_7                                     |    <0.001 |
|             ram_reg_0_15_8_8                                     |    <0.001 |
|             ram_reg_0_15_9_9                                     |    <0.001 |
|         pool1Output_0_U                                          |    <0.001 |
|           mnist_pool1Output_0_ram_U                              |    <0.001 |
|         pool2Output_U                                            |     0.002 |
|           mnist_pool2Output_ram_U                                |     0.002 |
|         relu1Output_U                                            |     0.002 |
|           mnist_ip1Output_ram_U                                  |     0.002 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|     mnist_2                                                      |     0.072 |
|       U0                                                         |     0.072 |
|         conv1Output_0_U                                          |    <0.001 |
|           mnist_conv1Output_0_ram_U                              |    <0.001 |
|         conv2Output_U                                            |     0.001 |
|           mnist_conv2Output_ram_U                                |     0.001 |
|         grp_conv1_fu_342                                         |     0.014 |
|           conv1Filters_0_0_U                                     |    <0.001 |
|             conv1_conv1Filterbkb_rom_U                           |    <0.001 |
|           mnist_fadd_32ns_3cud_U1                                |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_U2                                |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_conv2_fu_352                                         |     0.014 |
|           conv2Filters_0_U                                       |     0.002 |
|             conv2_conv2FilterfYi_rom_U                           |     0.002 |
|           mnist_fadd_32ns_3cud_x_U9                              |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_x_U10                             |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_pool1_fu_360                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_U6                                |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         grp_pool2_fu_366                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_x_U15                             |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         ip1Biases_U                                              |    <0.001 |
|           mnist_ip1Biases_rom_U                                  |    <0.001 |
|         ip1Output_U                                              |     0.001 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|         ip1Weights_U                                             |     0.004 |
|           mnist_ip1Weights_rom_U                                 |     0.004 |
|         ip2Biases_U                                              |    <0.001 |
|           mnist_ip2Biases_rom_U                                  |    <0.001 |
|         ip2Weights_U                                             |     0.002 |
|           mnist_ip2Weights_rom_U                                 |     0.002 |
|         mnist_AXILiteS_s_axi_U                                   |     0.009 |
|           int_inputImage                                         |     0.005 |
|           int_outputVector                                       |     0.004 |
|         mnist_fadd_32ns_3cud_x_U18                               |     0.008 |
|           mnist_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                   |     0.007 |
|               i_synth                                            |     0.007 |
|                 ADDSUB_OP.ADDSUB                                 |     0.007 |
|                   SPEED_OP.DSP.OP                                |     0.007 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                       DSP2                                       |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.002 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         mnist_fcmp_32ns_3eOg_x_U20                               |    <0.001 |
|           mnist_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         mnist_fmul_32ns_3dEe_x_U19                               |     0.005 |
|           mnist_ap_fmul_2_max_dsp_32_u                           |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 MULT.OP                                          |     0.004 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         outputVector_assign_1_U                                  |    <0.001 |
|           mnist_outputVectog8j_ram_U                             |    <0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_10_10                                   |    <0.001 |
|             ram_reg_0_15_11_11                                   |    <0.001 |
|             ram_reg_0_15_12_12                                   |    <0.001 |
|             ram_reg_0_15_13_13                                   |    <0.001 |
|             ram_reg_0_15_14_14                                   |    <0.001 |
|             ram_reg_0_15_15_15                                   |    <0.001 |
|             ram_reg_0_15_16_16                                   |    <0.001 |
|             ram_reg_0_15_17_17                                   |    <0.001 |
|             ram_reg_0_15_18_18                                   |    <0.001 |
|             ram_reg_0_15_19_19                                   |    <0.001 |
|             ram_reg_0_15_1_1                                     |    <0.001 |
|             ram_reg_0_15_20_20                                   |    <0.001 |
|             ram_reg_0_15_21_21                                   |    <0.001 |
|             ram_reg_0_15_22_22                                   |    <0.001 |
|             ram_reg_0_15_23_23                                   |    <0.001 |
|             ram_reg_0_15_24_24                                   |    <0.001 |
|             ram_reg_0_15_25_25                                   |    <0.001 |
|             ram_reg_0_15_26_26                                   |    <0.001 |
|             ram_reg_0_15_27_27                                   |    <0.001 |
|             ram_reg_0_15_28_28                                   |    <0.001 |
|             ram_reg_0_15_29_29                                   |    <0.001 |
|             ram_reg_0_15_2_2                                     |    <0.001 |
|             ram_reg_0_15_30_30                                   |    <0.001 |
|             ram_reg_0_15_31_31                                   |    <0.001 |
|             ram_reg_0_15_3_3                                     |    <0.001 |
|             ram_reg_0_15_4_4                                     |    <0.001 |
|             ram_reg_0_15_5_5                                     |    <0.001 |
|             ram_reg_0_15_6_6                                     |    <0.001 |
|             ram_reg_0_15_7_7                                     |    <0.001 |
|             ram_reg_0_15_8_8                                     |    <0.001 |
|             ram_reg_0_15_9_9                                     |    <0.001 |
|         pool1Output_0_U                                          |    <0.001 |
|           mnist_pool1Output_0_ram_U                              |    <0.001 |
|         pool2Output_U                                            |     0.002 |
|           mnist_pool2Output_ram_U                                |     0.002 |
|         relu1Output_U                                            |     0.002 |
|           mnist_ip1Output_ram_U                                  |     0.002 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|     mnist_3                                                      |     0.075 |
|       U0                                                         |     0.075 |
|         conv1Output_0_U                                          |    <0.001 |
|           mnist_conv1Output_0_ram_U                              |    <0.001 |
|         conv2Output_U                                            |     0.001 |
|           mnist_conv2Output_ram_U                                |     0.001 |
|         grp_conv1_fu_342                                         |     0.014 |
|           conv1Filters_0_0_U                                     |    <0.001 |
|             conv1_conv1Filterbkb_rom_U                           |    <0.001 |
|           mnist_fadd_32ns_3cud_U1                                |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_U2                                |     0.005 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.002 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_conv2_fu_352                                         |     0.014 |
|           conv2Filters_0_U                                       |     0.002 |
|             conv2_conv2FilterfYi_rom_U                           |     0.002 |
|           mnist_fadd_32ns_3cud_x_U9                              |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_x_U10                             |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_pool1_fu_360                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_U6                                |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         grp_pool2_fu_366                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_x_U15                             |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         ip1Biases_U                                              |    <0.001 |
|           mnist_ip1Biases_rom_U                                  |    <0.001 |
|         ip1Output_U                                              |     0.001 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|         ip1Weights_U                                             |     0.004 |
|           mnist_ip1Weights_rom_U                                 |     0.004 |
|         ip2Biases_U                                              |    <0.001 |
|           mnist_ip2Biases_rom_U                                  |    <0.001 |
|         ip2Weights_U                                             |     0.003 |
|           mnist_ip2Weights_rom_U                                 |     0.003 |
|         mnist_AXILiteS_s_axi_U                                   |     0.009 |
|           int_inputImage                                         |     0.005 |
|           int_outputVector                                       |     0.004 |
|         mnist_fadd_32ns_3cud_x_U18                               |     0.009 |
|           mnist_ap_fadd_3_full_dsp_32_u                          |     0.008 |
|             U0                                                   |     0.007 |
|               i_synth                                            |     0.007 |
|                 ADDSUB_OP.ADDSUB                                 |     0.007 |
|                   SPEED_OP.DSP.OP                                |     0.007 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                       DSP2                                       |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.003 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         mnist_fcmp_32ns_3eOg_x_U20                               |    <0.001 |
|           mnist_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         mnist_fmul_32ns_3dEe_x_U19                               |     0.006 |
|           mnist_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                   |     0.005 |
|               i_synth                                            |     0.005 |
|                 MULT.OP                                          |     0.005 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.002 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |     0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |     0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |     0.001 |
|         outputVector_assign_1_U                                  |    <0.001 |
|           mnist_outputVectog8j_ram_U                             |    <0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_10_10                                   |    <0.001 |
|             ram_reg_0_15_11_11                                   |    <0.001 |
|             ram_reg_0_15_12_12                                   |    <0.001 |
|             ram_reg_0_15_13_13                                   |    <0.001 |
|             ram_reg_0_15_14_14                                   |    <0.001 |
|             ram_reg_0_15_15_15                                   |    <0.001 |
|             ram_reg_0_15_16_16                                   |    <0.001 |
|             ram_reg_0_15_17_17                                   |    <0.001 |
|             ram_reg_0_15_18_18                                   |    <0.001 |
|             ram_reg_0_15_19_19                                   |    <0.001 |
|             ram_reg_0_15_1_1                                     |    <0.001 |
|             ram_reg_0_15_20_20                                   |    <0.001 |
|             ram_reg_0_15_21_21                                   |    <0.001 |
|             ram_reg_0_15_22_22                                   |    <0.001 |
|             ram_reg_0_15_23_23                                   |    <0.001 |
|             ram_reg_0_15_24_24                                   |    <0.001 |
|             ram_reg_0_15_25_25                                   |    <0.001 |
|             ram_reg_0_15_26_26                                   |    <0.001 |
|             ram_reg_0_15_27_27                                   |    <0.001 |
|             ram_reg_0_15_28_28                                   |    <0.001 |
|             ram_reg_0_15_29_29                                   |    <0.001 |
|             ram_reg_0_15_2_2                                     |    <0.001 |
|             ram_reg_0_15_30_30                                   |    <0.001 |
|             ram_reg_0_15_31_31                                   |    <0.001 |
|             ram_reg_0_15_3_3                                     |    <0.001 |
|             ram_reg_0_15_4_4                                     |    <0.001 |
|             ram_reg_0_15_5_5                                     |    <0.001 |
|             ram_reg_0_15_6_6                                     |    <0.001 |
|             ram_reg_0_15_7_7                                     |    <0.001 |
|             ram_reg_0_15_8_8                                     |    <0.001 |
|             ram_reg_0_15_9_9                                     |    <0.001 |
|         pool1Output_0_U                                          |    <0.001 |
|           mnist_pool1Output_0_ram_U                              |    <0.001 |
|         pool2Output_U                                            |     0.002 |
|           mnist_pool2Output_ram_U                                |     0.002 |
|         relu1Output_U                                            |     0.002 |
|           mnist_ip1Output_ram_U                                  |     0.002 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|     mnist_4                                                      |     0.073 |
|       U0                                                         |     0.073 |
|         conv1Output_0_U                                          |    <0.001 |
|           mnist_conv1Output_0_ram_U                              |    <0.001 |
|         conv2Output_U                                            |     0.001 |
|           mnist_conv2Output_ram_U                                |     0.001 |
|         grp_conv1_fu_342                                         |     0.014 |
|           conv1Filters_0_0_U                                     |    <0.001 |
|             conv1_conv1Filterbkb_rom_U                           |    <0.001 |
|           mnist_fadd_32ns_3cud_U1                                |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_U2                                |     0.005 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_conv2_fu_352                                         |     0.014 |
|           conv2Filters_0_U                                       |     0.002 |
|             conv2_conv2FilterfYi_rom_U                           |     0.002 |
|           mnist_fadd_32ns_3cud_x_U9                              |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_x_U10                             |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_pool1_fu_360                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_U6                                |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         grp_pool2_fu_366                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_x_U15                             |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         ip1Biases_U                                              |    <0.001 |
|           mnist_ip1Biases_rom_U                                  |    <0.001 |
|         ip1Output_U                                              |     0.001 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|         ip1Weights_U                                             |     0.004 |
|           mnist_ip1Weights_rom_U                                 |     0.004 |
|         ip2Biases_U                                              |    <0.001 |
|           mnist_ip2Biases_rom_U                                  |    <0.001 |
|         ip2Weights_U                                             |     0.002 |
|           mnist_ip2Weights_rom_U                                 |     0.002 |
|         mnist_AXILiteS_s_axi_U                                   |     0.009 |
|           int_inputImage                                         |     0.005 |
|           int_outputVector                                       |     0.004 |
|         mnist_fadd_32ns_3cud_x_U18                               |     0.008 |
|           mnist_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                   |     0.007 |
|               i_synth                                            |     0.007 |
|                 ADDSUB_OP.ADDSUB                                 |     0.007 |
|                   SPEED_OP.DSP.OP                                |     0.007 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                       DSP2                                       |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.002 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         mnist_fcmp_32ns_3eOg_x_U20                               |    <0.001 |
|           mnist_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         mnist_fmul_32ns_3dEe_x_U19                               |     0.005 |
|           mnist_ap_fmul_2_max_dsp_32_u                           |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 MULT.OP                                          |     0.004 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.002 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |     0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |     0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |     0.001 |
|         outputVector_assign_1_U                                  |    <0.001 |
|           mnist_outputVectog8j_ram_U                             |    <0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_10_10                                   |    <0.001 |
|             ram_reg_0_15_11_11                                   |    <0.001 |
|             ram_reg_0_15_12_12                                   |    <0.001 |
|             ram_reg_0_15_13_13                                   |    <0.001 |
|             ram_reg_0_15_14_14                                   |    <0.001 |
|             ram_reg_0_15_15_15                                   |    <0.001 |
|             ram_reg_0_15_16_16                                   |    <0.001 |
|             ram_reg_0_15_17_17                                   |    <0.001 |
|             ram_reg_0_15_18_18                                   |    <0.001 |
|             ram_reg_0_15_19_19                                   |    <0.001 |
|             ram_reg_0_15_1_1                                     |    <0.001 |
|             ram_reg_0_15_20_20                                   |    <0.001 |
|             ram_reg_0_15_21_21                                   |    <0.001 |
|             ram_reg_0_15_22_22                                   |    <0.001 |
|             ram_reg_0_15_23_23                                   |    <0.001 |
|             ram_reg_0_15_24_24                                   |    <0.001 |
|             ram_reg_0_15_25_25                                   |    <0.001 |
|             ram_reg_0_15_26_26                                   |    <0.001 |
|             ram_reg_0_15_27_27                                   |    <0.001 |
|             ram_reg_0_15_28_28                                   |    <0.001 |
|             ram_reg_0_15_29_29                                   |    <0.001 |
|             ram_reg_0_15_2_2                                     |    <0.001 |
|             ram_reg_0_15_30_30                                   |    <0.001 |
|             ram_reg_0_15_31_31                                   |    <0.001 |
|             ram_reg_0_15_3_3                                     |    <0.001 |
|             ram_reg_0_15_4_4                                     |    <0.001 |
|             ram_reg_0_15_5_5                                     |    <0.001 |
|             ram_reg_0_15_6_6                                     |    <0.001 |
|             ram_reg_0_15_7_7                                     |    <0.001 |
|             ram_reg_0_15_8_8                                     |    <0.001 |
|             ram_reg_0_15_9_9                                     |    <0.001 |
|         pool1Output_0_U                                          |    <0.001 |
|           mnist_pool1Output_0_ram_U                              |    <0.001 |
|         pool2Output_U                                            |     0.002 |
|           mnist_pool2Output_ram_U                                |     0.002 |
|         relu1Output_U                                            |     0.001 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|     mnist_5                                                      |     0.076 |
|       U0                                                         |     0.076 |
|         conv1Output_0_U                                          |    <0.001 |
|           mnist_conv1Output_0_ram_U                              |    <0.001 |
|         conv2Output_U                                            |     0.001 |
|           mnist_conv2Output_ram_U                                |     0.001 |
|         grp_conv1_fu_342                                         |     0.015 |
|           conv1Filters_0_0_U                                     |    <0.001 |
|             conv1_conv1Filterbkb_rom_U                           |    <0.001 |
|           mnist_fadd_32ns_3cud_U1                                |     0.008 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.007 |
|               U0                                                 |     0.007 |
|                 i_synth                                          |     0.007 |
|                   ADDSUB_OP.ADDSUB                               |     0.007 |
|                     SPEED_OP.DSP.OP                              |     0.007 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.002 |
|                         DSP2                                     |     0.002 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_U2                                |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.002 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_conv2_fu_352                                         |     0.016 |
|           conv2Filters_0_U                                       |     0.002 |
|             conv2_conv2FilterfYi_rom_U                           |     0.002 |
|           mnist_fadd_32ns_3cud_x_U9                              |     0.008 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.007 |
|               U0                                                 |     0.007 |
|                 i_synth                                          |     0.007 |
|                   ADDSUB_OP.ADDSUB                               |     0.007 |
|                     SPEED_OP.DSP.OP                              |     0.007 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.002 |
|                         DSP2                                     |     0.002 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_x_U10                             |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.002 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |     0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |     0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |     0.001 |
|         grp_pool1_fu_360                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_U6                                |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         grp_pool2_fu_366                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_x_U15                             |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         ip1Biases_U                                              |    <0.001 |
|           mnist_ip1Biases_rom_U                                  |    <0.001 |
|         ip1Output_U                                              |     0.001 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|         ip1Weights_U                                             |     0.004 |
|           mnist_ip1Weights_rom_U                                 |     0.004 |
|         ip2Biases_U                                              |    <0.001 |
|           mnist_ip2Biases_rom_U                                  |    <0.001 |
|         ip2Weights_U                                             |     0.002 |
|           mnist_ip2Weights_rom_U                                 |     0.002 |
|         mnist_AXILiteS_s_axi_U                                   |     0.009 |
|           int_inputImage                                         |     0.005 |
|           int_outputVector                                       |     0.004 |
|         mnist_fadd_32ns_3cud_x_U18                               |     0.008 |
|           mnist_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                   |     0.007 |
|               i_synth                                            |     0.007 |
|                 ADDSUB_OP.ADDSUB                                 |     0.007 |
|                   SPEED_OP.DSP.OP                                |     0.007 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                       DSP2                                       |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.002 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         mnist_fcmp_32ns_3eOg_x_U20                               |    <0.001 |
|           mnist_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         mnist_fmul_32ns_3dEe_x_U19                               |     0.006 |
|           mnist_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                   |     0.005 |
|               i_synth                                            |     0.005 |
|                 MULT.OP                                          |     0.005 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.002 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |     0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |     0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |     0.001 |
|         outputVector_assign_1_U                                  |    <0.001 |
|           mnist_outputVectog8j_ram_U                             |    <0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_10_10                                   |    <0.001 |
|             ram_reg_0_15_11_11                                   |    <0.001 |
|             ram_reg_0_15_12_12                                   |    <0.001 |
|             ram_reg_0_15_13_13                                   |    <0.001 |
|             ram_reg_0_15_14_14                                   |    <0.001 |
|             ram_reg_0_15_15_15                                   |    <0.001 |
|             ram_reg_0_15_16_16                                   |    <0.001 |
|             ram_reg_0_15_17_17                                   |    <0.001 |
|             ram_reg_0_15_18_18                                   |    <0.001 |
|             ram_reg_0_15_19_19                                   |    <0.001 |
|             ram_reg_0_15_1_1                                     |    <0.001 |
|             ram_reg_0_15_20_20                                   |    <0.001 |
|             ram_reg_0_15_21_21                                   |    <0.001 |
|             ram_reg_0_15_22_22                                   |    <0.001 |
|             ram_reg_0_15_23_23                                   |    <0.001 |
|             ram_reg_0_15_24_24                                   |    <0.001 |
|             ram_reg_0_15_25_25                                   |    <0.001 |
|             ram_reg_0_15_26_26                                   |    <0.001 |
|             ram_reg_0_15_27_27                                   |    <0.001 |
|             ram_reg_0_15_28_28                                   |    <0.001 |
|             ram_reg_0_15_29_29                                   |    <0.001 |
|             ram_reg_0_15_2_2                                     |    <0.001 |
|             ram_reg_0_15_30_30                                   |    <0.001 |
|             ram_reg_0_15_31_31                                   |    <0.001 |
|             ram_reg_0_15_3_3                                     |    <0.001 |
|             ram_reg_0_15_4_4                                     |    <0.001 |
|             ram_reg_0_15_5_5                                     |    <0.001 |
|             ram_reg_0_15_6_6                                     |    <0.001 |
|             ram_reg_0_15_7_7                                     |    <0.001 |
|             ram_reg_0_15_8_8                                     |    <0.001 |
|             ram_reg_0_15_9_9                                     |    <0.001 |
|         pool1Output_0_U                                          |    <0.001 |
|           mnist_pool1Output_0_ram_U                              |    <0.001 |
|         pool2Output_U                                            |     0.002 |
|           mnist_pool2Output_ram_U                                |     0.002 |
|         relu1Output_U                                            |     0.002 |
|           mnist_ip1Output_ram_U                                  |     0.002 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|     mnist_6                                                      |     0.075 |
|       U0                                                         |     0.075 |
|         conv1Output_0_U                                          |    <0.001 |
|           mnist_conv1Output_0_ram_U                              |    <0.001 |
|         conv2Output_U                                            |     0.001 |
|           mnist_conv2Output_ram_U                                |     0.001 |
|         grp_conv1_fu_342                                         |     0.015 |
|           conv1Filters_0_0_U                                     |    <0.001 |
|             conv1_conv1Filterbkb_rom_U                           |    <0.001 |
|           mnist_fadd_32ns_3cud_U1                                |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.007 |
|               U0                                                 |     0.007 |
|                 i_synth                                          |     0.007 |
|                   ADDSUB_OP.ADDSUB                               |     0.007 |
|                     SPEED_OP.DSP.OP                              |     0.007 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_U2                                |     0.005 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.002 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_conv2_fu_352                                         |     0.014 |
|           conv2Filters_0_U                                       |     0.002 |
|             conv2_conv2FilterfYi_rom_U                           |     0.002 |
|           mnist_fadd_32ns_3cud_x_U9                              |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_x_U10                             |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_pool1_fu_360                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_U6                                |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         grp_pool2_fu_366                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_x_U15                             |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         ip1Biases_U                                              |    <0.001 |
|           mnist_ip1Biases_rom_U                                  |    <0.001 |
|         ip1Output_U                                              |     0.001 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|         ip1Weights_U                                             |     0.004 |
|           mnist_ip1Weights_rom_U                                 |     0.004 |
|         ip2Biases_U                                              |    <0.001 |
|           mnist_ip2Biases_rom_U                                  |    <0.001 |
|         ip2Weights_U                                             |     0.002 |
|           mnist_ip2Weights_rom_U                                 |     0.002 |
|         mnist_AXILiteS_s_axi_U                                   |     0.009 |
|           int_inputImage                                         |     0.005 |
|           int_outputVector                                       |     0.004 |
|         mnist_fadd_32ns_3cud_x_U18                               |     0.009 |
|           mnist_ap_fadd_3_full_dsp_32_u                          |     0.008 |
|             U0                                                   |     0.007 |
|               i_synth                                            |     0.007 |
|                 ADDSUB_OP.ADDSUB                                 |     0.007 |
|                   SPEED_OP.DSP.OP                                |     0.007 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.002 |
|                       DSP2                                       |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.003 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.002 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.002 |
|         mnist_fcmp_32ns_3eOg_x_U20                               |    <0.001 |
|           mnist_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         mnist_fmul_32ns_3dEe_x_U19                               |     0.006 |
|           mnist_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                   |     0.005 |
|               i_synth                                            |     0.005 |
|                 MULT.OP                                          |     0.005 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.002 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         outputVector_assign_1_U                                  |     0.001 |
|           mnist_outputVectog8j_ram_U                             |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_10_10                                   |    <0.001 |
|             ram_reg_0_15_11_11                                   |    <0.001 |
|             ram_reg_0_15_12_12                                   |    <0.001 |
|             ram_reg_0_15_13_13                                   |    <0.001 |
|             ram_reg_0_15_14_14                                   |    <0.001 |
|             ram_reg_0_15_15_15                                   |    <0.001 |
|             ram_reg_0_15_16_16                                   |    <0.001 |
|             ram_reg_0_15_17_17                                   |    <0.001 |
|             ram_reg_0_15_18_18                                   |    <0.001 |
|             ram_reg_0_15_19_19                                   |    <0.001 |
|             ram_reg_0_15_1_1                                     |    <0.001 |
|             ram_reg_0_15_20_20                                   |    <0.001 |
|             ram_reg_0_15_21_21                                   |    <0.001 |
|             ram_reg_0_15_22_22                                   |    <0.001 |
|             ram_reg_0_15_23_23                                   |    <0.001 |
|             ram_reg_0_15_24_24                                   |    <0.001 |
|             ram_reg_0_15_25_25                                   |    <0.001 |
|             ram_reg_0_15_26_26                                   |    <0.001 |
|             ram_reg_0_15_27_27                                   |    <0.001 |
|             ram_reg_0_15_28_28                                   |    <0.001 |
|             ram_reg_0_15_29_29                                   |    <0.001 |
|             ram_reg_0_15_2_2                                     |    <0.001 |
|             ram_reg_0_15_30_30                                   |    <0.001 |
|             ram_reg_0_15_31_31                                   |    <0.001 |
|             ram_reg_0_15_3_3                                     |    <0.001 |
|             ram_reg_0_15_4_4                                     |    <0.001 |
|             ram_reg_0_15_5_5                                     |    <0.001 |
|             ram_reg_0_15_6_6                                     |    <0.001 |
|             ram_reg_0_15_7_7                                     |    <0.001 |
|             ram_reg_0_15_8_8                                     |    <0.001 |
|             ram_reg_0_15_9_9                                     |    <0.001 |
|         pool1Output_0_U                                          |    <0.001 |
|           mnist_pool1Output_0_ram_U                              |    <0.001 |
|         pool2Output_U                                            |     0.002 |
|           mnist_pool2Output_ram_U                                |     0.002 |
|         relu1Output_U                                            |     0.002 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|     mnist_7                                                      |     0.074 |
|       U0                                                         |     0.074 |
|         conv1Output_0_U                                          |    <0.001 |
|           mnist_conv1Output_0_ram_U                              |    <0.001 |
|         conv2Output_U                                            |     0.001 |
|           mnist_conv2Output_ram_U                                |     0.001 |
|         grp_conv1_fu_342                                         |     0.015 |
|           conv1Filters_0_0_U                                     |    <0.001 |
|             conv1_conv1Filterbkb_rom_U                           |    <0.001 |
|           mnist_fadd_32ns_3cud_U1                                |     0.008 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.007 |
|               U0                                                 |     0.007 |
|                 i_synth                                          |     0.007 |
|                   ADDSUB_OP.ADDSUB                               |     0.007 |
|                     SPEED_OP.DSP.OP                              |     0.007 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.002 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_U2                                |     0.005 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.002 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |     0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |     0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |     0.001 |
|         grp_conv2_fu_352                                         |     0.015 |
|           conv2Filters_0_U                                       |     0.002 |
|             conv2_conv2FilterfYi_rom_U                           |     0.002 |
|           mnist_fadd_32ns_3cud_x_U9                              |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_x_U10                             |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.002 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |     0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |     0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |     0.001 |
|         grp_pool1_fu_360                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_U6                                |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         grp_pool2_fu_366                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_x_U15                             |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         ip1Biases_U                                              |    <0.001 |
|           mnist_ip1Biases_rom_U                                  |    <0.001 |
|         ip1Output_U                                              |     0.001 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|         ip1Weights_U                                             |     0.004 |
|           mnist_ip1Weights_rom_U                                 |     0.004 |
|         ip2Biases_U                                              |    <0.001 |
|           mnist_ip2Biases_rom_U                                  |    <0.001 |
|         ip2Weights_U                                             |     0.002 |
|           mnist_ip2Weights_rom_U                                 |     0.002 |
|         mnist_AXILiteS_s_axi_U                                   |     0.009 |
|           int_inputImage                                         |     0.005 |
|           int_outputVector                                       |     0.004 |
|         mnist_fadd_32ns_3cud_x_U18                               |     0.009 |
|           mnist_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                   |     0.007 |
|               i_synth                                            |     0.007 |
|                 ADDSUB_OP.ADDSUB                                 |     0.007 |
|                   SPEED_OP.DSP.OP                                |     0.007 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                       DSP2                                       |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.003 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         mnist_fcmp_32ns_3eOg_x_U20                               |    <0.001 |
|           mnist_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         mnist_fmul_32ns_3dEe_x_U19                               |     0.005 |
|           mnist_ap_fmul_2_max_dsp_32_u                           |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 MULT.OP                                          |     0.004 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         outputVector_assign_1_U                                  |     0.001 |
|           mnist_outputVectog8j_ram_U                             |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_10_10                                   |    <0.001 |
|             ram_reg_0_15_11_11                                   |    <0.001 |
|             ram_reg_0_15_12_12                                   |    <0.001 |
|             ram_reg_0_15_13_13                                   |    <0.001 |
|             ram_reg_0_15_14_14                                   |    <0.001 |
|             ram_reg_0_15_15_15                                   |    <0.001 |
|             ram_reg_0_15_16_16                                   |    <0.001 |
|             ram_reg_0_15_17_17                                   |    <0.001 |
|             ram_reg_0_15_18_18                                   |    <0.001 |
|             ram_reg_0_15_19_19                                   |    <0.001 |
|             ram_reg_0_15_1_1                                     |    <0.001 |
|             ram_reg_0_15_20_20                                   |    <0.001 |
|             ram_reg_0_15_21_21                                   |    <0.001 |
|             ram_reg_0_15_22_22                                   |    <0.001 |
|             ram_reg_0_15_23_23                                   |    <0.001 |
|             ram_reg_0_15_24_24                                   |    <0.001 |
|             ram_reg_0_15_25_25                                   |    <0.001 |
|             ram_reg_0_15_26_26                                   |    <0.001 |
|             ram_reg_0_15_27_27                                   |    <0.001 |
|             ram_reg_0_15_28_28                                   |    <0.001 |
|             ram_reg_0_15_29_29                                   |    <0.001 |
|             ram_reg_0_15_2_2                                     |    <0.001 |
|             ram_reg_0_15_30_30                                   |    <0.001 |
|             ram_reg_0_15_31_31                                   |    <0.001 |
|             ram_reg_0_15_3_3                                     |    <0.001 |
|             ram_reg_0_15_4_4                                     |    <0.001 |
|             ram_reg_0_15_5_5                                     |    <0.001 |
|             ram_reg_0_15_6_6                                     |    <0.001 |
|             ram_reg_0_15_7_7                                     |    <0.001 |
|             ram_reg_0_15_8_8                                     |    <0.001 |
|             ram_reg_0_15_9_9                                     |    <0.001 |
|         pool1Output_0_U                                          |    <0.001 |
|           mnist_pool1Output_0_ram_U                              |    <0.001 |
|         pool2Output_U                                            |     0.002 |
|           mnist_pool2Output_ram_U                                |     0.002 |
|         relu1Output_U                                            |     0.002 |
|           mnist_ip1Output_ram_U                                  |     0.002 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|     mnist_8                                                      |     0.073 |
|       U0                                                         |     0.073 |
|         conv1Output_0_U                                          |    <0.001 |
|           mnist_conv1Output_0_ram_U                              |    <0.001 |
|         conv2Output_U                                            |     0.001 |
|           mnist_conv2Output_ram_U                                |     0.001 |
|         grp_conv1_fu_342                                         |     0.014 |
|           conv1Filters_0_0_U                                     |    <0.001 |
|             conv1_conv1Filterbkb_rom_U                           |    <0.001 |
|           mnist_fadd_32ns_3cud_U1                                |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_U2                                |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.002 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_conv2_fu_352                                         |     0.014 |
|           conv2Filters_0_U                                       |     0.002 |
|             conv2_conv2FilterfYi_rom_U                           |     0.002 |
|           mnist_fadd_32ns_3cud_x_U9                              |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_x_U10                             |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_pool1_fu_360                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_U6                                |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         grp_pool2_fu_366                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_x_U15                             |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         ip1Biases_U                                              |    <0.001 |
|           mnist_ip1Biases_rom_U                                  |    <0.001 |
|         ip1Output_U                                              |     0.001 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|         ip1Weights_U                                             |     0.004 |
|           mnist_ip1Weights_rom_U                                 |     0.004 |
|         ip2Biases_U                                              |    <0.001 |
|           mnist_ip2Biases_rom_U                                  |    <0.001 |
|         ip2Weights_U                                             |     0.002 |
|           mnist_ip2Weights_rom_U                                 |     0.002 |
|         mnist_AXILiteS_s_axi_U                                   |     0.009 |
|           int_inputImage                                         |     0.005 |
|           int_outputVector                                       |     0.004 |
|         mnist_fadd_32ns_3cud_x_U18                               |     0.009 |
|           mnist_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                   |     0.007 |
|               i_synth                                            |     0.007 |
|                 ADDSUB_OP.ADDSUB                                 |     0.007 |
|                   SPEED_OP.DSP.OP                                |     0.007 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                       DSP2                                       |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.003 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         mnist_fcmp_32ns_3eOg_x_U20                               |    <0.001 |
|           mnist_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         mnist_fmul_32ns_3dEe_x_U19                               |     0.005 |
|           mnist_ap_fmul_2_max_dsp_32_u                           |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 MULT.OP                                          |     0.004 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.002 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         outputVector_assign_1_U                                  |    <0.001 |
|           mnist_outputVectog8j_ram_U                             |    <0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_10_10                                   |    <0.001 |
|             ram_reg_0_15_11_11                                   |    <0.001 |
|             ram_reg_0_15_12_12                                   |    <0.001 |
|             ram_reg_0_15_13_13                                   |    <0.001 |
|             ram_reg_0_15_14_14                                   |    <0.001 |
|             ram_reg_0_15_15_15                                   |    <0.001 |
|             ram_reg_0_15_16_16                                   |    <0.001 |
|             ram_reg_0_15_17_17                                   |    <0.001 |
|             ram_reg_0_15_18_18                                   |    <0.001 |
|             ram_reg_0_15_19_19                                   |    <0.001 |
|             ram_reg_0_15_1_1                                     |    <0.001 |
|             ram_reg_0_15_20_20                                   |    <0.001 |
|             ram_reg_0_15_21_21                                   |    <0.001 |
|             ram_reg_0_15_22_22                                   |    <0.001 |
|             ram_reg_0_15_23_23                                   |    <0.001 |
|             ram_reg_0_15_24_24                                   |    <0.001 |
|             ram_reg_0_15_25_25                                   |    <0.001 |
|             ram_reg_0_15_26_26                                   |    <0.001 |
|             ram_reg_0_15_27_27                                   |    <0.001 |
|             ram_reg_0_15_28_28                                   |    <0.001 |
|             ram_reg_0_15_29_29                                   |    <0.001 |
|             ram_reg_0_15_2_2                                     |    <0.001 |
|             ram_reg_0_15_30_30                                   |    <0.001 |
|             ram_reg_0_15_31_31                                   |    <0.001 |
|             ram_reg_0_15_3_3                                     |    <0.001 |
|             ram_reg_0_15_4_4                                     |    <0.001 |
|             ram_reg_0_15_5_5                                     |    <0.001 |
|             ram_reg_0_15_6_6                                     |    <0.001 |
|             ram_reg_0_15_7_7                                     |    <0.001 |
|             ram_reg_0_15_8_8                                     |    <0.001 |
|             ram_reg_0_15_9_9                                     |    <0.001 |
|         pool1Output_0_U                                          |    <0.001 |
|           mnist_pool1Output_0_ram_U                              |    <0.001 |
|         pool2Output_U                                            |     0.002 |
|           mnist_pool2Output_ram_U                                |     0.002 |
|         relu1Output_U                                            |     0.002 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|     mnist_9                                                      |     0.073 |
|       U0                                                         |     0.073 |
|         conv1Output_0_U                                          |    <0.001 |
|           mnist_conv1Output_0_ram_U                              |    <0.001 |
|         conv2Output_U                                            |     0.001 |
|           mnist_conv2Output_ram_U                                |     0.001 |
|         grp_conv1_fu_342                                         |     0.014 |
|           conv1Filters_0_0_U                                     |    <0.001 |
|             conv1_conv1Filterbkb_rom_U                           |    <0.001 |
|           mnist_fadd_32ns_3cud_U1                                |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_U2                                |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.002 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_conv2_fu_352                                         |     0.014 |
|           conv2Filters_0_U                                       |     0.002 |
|             conv2_conv2FilterfYi_rom_U                           |     0.002 |
|           mnist_fadd_32ns_3cud_x_U9                              |     0.007 |
|             mnist_ap_fadd_3_full_dsp_32_u                        |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                         DSP2                                     |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           mnist_fmul_32ns_3dEe_x_U10                             |     0.004 |
|             mnist_ap_fmul_2_max_dsp_32_u                         |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         grp_pool1_fu_360                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_U6                                |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         grp_pool2_fu_366                                         |     0.001 |
|           mnist_fcmp_32ns_3eOg_x_U15                             |    <0.001 |
|             mnist_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   COMP_OP.SPD.OP                                 |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                       WIDE_AND                                   |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                       C_CHAIN                                    |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                       WIDE_NOR                                   |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                       CARRY_ZERO_DET                             |    <0.001 |
|         ip1Biases_U                                              |    <0.001 |
|           mnist_ip1Biases_rom_U                                  |    <0.001 |
|         ip1Output_U                                              |     0.001 |
|           mnist_ip1Output_ram_U                                  |     0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|         ip1Weights_U                                             |     0.004 |
|           mnist_ip1Weights_rom_U                                 |     0.004 |
|         ip2Biases_U                                              |    <0.001 |
|           mnist_ip2Biases_rom_U                                  |    <0.001 |
|         ip2Weights_U                                             |     0.002 |
|           mnist_ip2Weights_rom_U                                 |     0.002 |
|         mnist_AXILiteS_s_axi_U                                   |     0.009 |
|           int_inputImage                                         |     0.005 |
|           int_outputVector                                       |     0.004 |
|         mnist_fadd_32ns_3cud_x_U18                               |     0.008 |
|           mnist_ap_fadd_3_full_dsp_32_u                          |     0.007 |
|             U0                                                   |     0.007 |
|               i_synth                                            |     0.007 |
|                 ADDSUB_OP.ADDSUB                                 |     0.007 |
|                   SPEED_OP.DSP.OP                                |     0.007 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                       DSP2                                       |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.003 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         mnist_fcmp_32ns_3eOg_x_U20                               |    <0.001 |
|           mnist_ap_fcmp_0_no_dsp_32_u                            |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         mnist_fmul_32ns_3dEe_x_U19                               |     0.005 |
|           mnist_ap_fmul_2_max_dsp_32_u                           |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 MULT.OP                                          |     0.004 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.002 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |     0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |     0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |     0.001 |
|         outputVector_assign_1_U                                  |    <0.001 |
|           mnist_outputVectog8j_ram_U                             |    <0.001 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_10_10                                   |    <0.001 |
|             ram_reg_0_15_11_11                                   |    <0.001 |
|             ram_reg_0_15_12_12                                   |    <0.001 |
|             ram_reg_0_15_13_13                                   |    <0.001 |
|             ram_reg_0_15_14_14                                   |    <0.001 |
|             ram_reg_0_15_15_15                                   |    <0.001 |
|             ram_reg_0_15_16_16                                   |    <0.001 |
|             ram_reg_0_15_17_17                                   |    <0.001 |
|             ram_reg_0_15_18_18                                   |    <0.001 |
|             ram_reg_0_15_19_19                                   |    <0.001 |
|             ram_reg_0_15_1_1                                     |    <0.001 |
|             ram_reg_0_15_20_20                                   |    <0.001 |
|             ram_reg_0_15_21_21                                   |    <0.001 |
|             ram_reg_0_15_22_22                                   |    <0.001 |
|             ram_reg_0_15_23_23                                   |    <0.001 |
|             ram_reg_0_15_24_24                                   |    <0.001 |
|             ram_reg_0_15_25_25                                   |    <0.001 |
|             ram_reg_0_15_26_26                                   |    <0.001 |
|             ram_reg_0_15_27_27                                   |    <0.001 |
|             ram_reg_0_15_28_28                                   |    <0.001 |
|             ram_reg_0_15_29_29                                   |    <0.001 |
|             ram_reg_0_15_2_2                                     |    <0.001 |
|             ram_reg_0_15_30_30                                   |    <0.001 |
|             ram_reg_0_15_31_31                                   |    <0.001 |
|             ram_reg_0_15_3_3                                     |    <0.001 |
|             ram_reg_0_15_4_4                                     |    <0.001 |
|             ram_reg_0_15_5_5                                     |    <0.001 |
|             ram_reg_0_15_6_6                                     |    <0.001 |
|             ram_reg_0_15_7_7                                     |    <0.001 |
|             ram_reg_0_15_8_8                                     |    <0.001 |
|             ram_reg_0_15_9_9                                     |    <0.001 |
|         pool1Output_0_U                                          |    <0.001 |
|           mnist_pool1Output_0_ram_U                              |    <0.001 |
|         pool2Output_U                                            |     0.002 |
|           mnist_pool2Output_ram_U                                |     0.002 |
|         relu1Output_U                                            |     0.002 |
|           mnist_ip1Output_ram_U                                  |     0.002 |
|             ram_reg_0_15_0_0                                     |    <0.001 |
|             ram_reg_0_15_0_0__0                                  |    <0.001 |
|             ram_reg_0_15_0_0__1                                  |    <0.001 |
|             ram_reg_0_15_0_0__10                                 |    <0.001 |
|             ram_reg_0_15_0_0__11                                 |    <0.001 |
|             ram_reg_0_15_0_0__12                                 |    <0.001 |
|             ram_reg_0_15_0_0__13                                 |    <0.001 |
|             ram_reg_0_15_0_0__14                                 |    <0.001 |
|             ram_reg_0_15_0_0__15                                 |    <0.001 |
|             ram_reg_0_15_0_0__16                                 |    <0.001 |
|             ram_reg_0_15_0_0__17                                 |    <0.001 |
|             ram_reg_0_15_0_0__18                                 |    <0.001 |
|             ram_reg_0_15_0_0__19                                 |    <0.001 |
|             ram_reg_0_15_0_0__2                                  |    <0.001 |
|             ram_reg_0_15_0_0__20                                 |    <0.001 |
|             ram_reg_0_15_0_0__21                                 |    <0.001 |
|             ram_reg_0_15_0_0__22                                 |    <0.001 |
|             ram_reg_0_15_0_0__23                                 |    <0.001 |
|             ram_reg_0_15_0_0__24                                 |    <0.001 |
|             ram_reg_0_15_0_0__25                                 |    <0.001 |
|             ram_reg_0_15_0_0__26                                 |    <0.001 |
|             ram_reg_0_15_0_0__27                                 |    <0.001 |
|             ram_reg_0_15_0_0__28                                 |    <0.001 |
|             ram_reg_0_15_0_0__29                                 |    <0.001 |
|             ram_reg_0_15_0_0__3                                  |    <0.001 |
|             ram_reg_0_15_0_0__30                                 |    <0.001 |
|             ram_reg_0_15_0_0__31                                 |    <0.001 |
|             ram_reg_0_15_0_0__32                                 |    <0.001 |
|             ram_reg_0_15_0_0__33                                 |    <0.001 |
|             ram_reg_0_15_0_0__34                                 |    <0.001 |
|             ram_reg_0_15_0_0__35                                 |    <0.001 |
|             ram_reg_0_15_0_0__36                                 |    <0.001 |
|             ram_reg_0_15_0_0__37                                 |    <0.001 |
|             ram_reg_0_15_0_0__38                                 |    <0.001 |
|             ram_reg_0_15_0_0__39                                 |    <0.001 |
|             ram_reg_0_15_0_0__4                                  |    <0.001 |
|             ram_reg_0_15_0_0__40                                 |    <0.001 |
|             ram_reg_0_15_0_0__41                                 |    <0.001 |
|             ram_reg_0_15_0_0__42                                 |    <0.001 |
|             ram_reg_0_15_0_0__43                                 |    <0.001 |
|             ram_reg_0_15_0_0__44                                 |    <0.001 |
|             ram_reg_0_15_0_0__45                                 |    <0.001 |
|             ram_reg_0_15_0_0__46                                 |    <0.001 |
|             ram_reg_0_15_0_0__47                                 |    <0.001 |
|             ram_reg_0_15_0_0__48                                 |    <0.001 |
|             ram_reg_0_15_0_0__49                                 |    <0.001 |
|             ram_reg_0_15_0_0__5                                  |    <0.001 |
|             ram_reg_0_15_0_0__50                                 |    <0.001 |
|             ram_reg_0_15_0_0__51                                 |    <0.001 |
|             ram_reg_0_15_0_0__52                                 |    <0.001 |
|             ram_reg_0_15_0_0__53                                 |    <0.001 |
|             ram_reg_0_15_0_0__54                                 |    <0.001 |
|             ram_reg_0_15_0_0__55                                 |    <0.001 |
|             ram_reg_0_15_0_0__56                                 |    <0.001 |
|             ram_reg_0_15_0_0__57                                 |    <0.001 |
|             ram_reg_0_15_0_0__58                                 |    <0.001 |
|             ram_reg_0_15_0_0__59                                 |    <0.001 |
|             ram_reg_0_15_0_0__6                                  |    <0.001 |
|             ram_reg_0_15_0_0__60                                 |    <0.001 |
|             ram_reg_0_15_0_0__61                                 |    <0.001 |
|             ram_reg_0_15_0_0__62                                 |    <0.001 |
|             ram_reg_0_15_0_0__7                                  |    <0.001 |
|             ram_reg_0_15_0_0__8                                  |    <0.001 |
|             ram_reg_0_15_0_0__9                                  |    <0.001 |
|     processing_system7_0                                         |     1.531 |
|       inst                                                       |     1.531 |
|     ps7_0_axi_periph                                             |     0.006 |
|       s00_couplers                                               |     0.004 |
|         auto_pc                                                  |     0.004 |
|           inst                                                   |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                 |     0.004 |
|               RD.ar_channel_0                                    |    <0.001 |
|                 ar_cmd_fsm_0                                     |    <0.001 |
|                 cmd_translator_0                                 |    <0.001 |
|                   incr_cmd_0                                     |    <0.001 |
|                   wrap_cmd_0                                     |    <0.001 |
|               RD.r_channel_0                                     |    <0.001 |
|                 rd_data_fifo_0                                   |    <0.001 |
|                 transaction_fifo_0                               |    <0.001 |
|               SI_REG                                             |     0.002 |
|                 ar_pipe                                          |    <0.001 |
|                 aw_pipe                                          |    <0.001 |
|                 b_pipe                                           |    <0.001 |
|                 r_pipe                                           |    <0.001 |
|               WR.aw_channel_0                                    |    <0.001 |
|                 aw_cmd_fsm_0                                     |    <0.001 |
|                 cmd_translator_0                                 |    <0.001 |
|                   incr_cmd_0                                     |    <0.001 |
|                   wrap_cmd_0                                     |    <0.001 |
|               WR.b_channel_0                                     |    <0.001 |
|                 bid_fifo_0                                       |    <0.001 |
|                 bresp_fifo_0                                     |    <0.001 |
|       xbar                                                       |     0.002 |
|         inst                                                     |     0.002 |
|           gen_sasd.crossbar_sasd_0                               |     0.002 |
|             addr_arbiter_inst                                    |     0.001 |
|             gen_decerr.decerr_slave_inst                         |    <0.001 |
|             reg_slice_r                                          |    <0.001 |
|             splitter_ar                                          |    <0.001 |
|             splitter_aw                                          |    <0.001 |
|     rst_ps7_0_100M                                               |    <0.001 |
|       U0                                                         |    <0.001 |
|         EXT_LPF                                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                              |    <0.001 |
|         SEQ                                                      |    <0.001 |
|           SEQ_COUNTER                                            |    <0.001 |
|     tmr_control_dut_0                                            |     0.017 |
|       U0                                                         |     0.017 |
|         control_dut_0                                            |     0.006 |
|           receive_buffer                                         |    <0.001 |
|             fifo_memory_reg_0_63_0_2                             |    <0.001 |
|             fifo_memory_reg_0_63_3_5                             |    <0.001 |
|             fifo_memory_reg_0_63_6_7                             |    <0.001 |
|           uart_inst                                              |    <0.001 |
|         control_dut_1                                            |     0.006 |
|           receive_buffer                                         |    <0.001 |
|             fifo_memory_reg_0_63_0_2                             |    <0.001 |
|             fifo_memory_reg_0_63_3_5                             |    <0.001 |
|             fifo_memory_reg_0_63_6_7                             |    <0.001 |
|           uart_inst                                              |    <0.001 |
|         control_dut_2                                            |     0.006 |
|           receive_buffer                                         |    <0.001 |
|             fifo_memory_reg_0_63_0_2                             |    <0.001 |
|             fifo_memory_reg_0_63_3_5                             |    <0.001 |
|             fifo_memory_reg_0_63_6_7                             |    <0.001 |
|           uart_inst                                              |    <0.001 |
+------------------------------------------------------------------+-----------+


