Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 12:47:23 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/22bit_decomposed_rca_timing.rpt
| Design       : decomposed_rca
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.914ns  (logic 6.177ns (29.535%)  route 14.737ns (70.465%))
  Logic Levels:           23  (IBUF=1 LUT3=19 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.032     2.982    A_IBUF[0]
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.124     3.106 r  S_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.806     3.912    nl[2]
    SLICE_X43Y23         LUT4 (Prop_lut4_I2_O)        0.124     4.036 r  S_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.848     4.884    r[0]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.124     5.008 r  S_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.445     5.452    r[1]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.124     5.576 r  S_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.414     5.991    r[2]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124     6.115 r  S_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.881     6.996    r[3]
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.120 r  S_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.172     7.292    r[4]
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.416 r  S_OBUF[8]_inst_i_2/O
                         net (fo=2, routed)           0.477     7.893    r[5]
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.017 r  S_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.796     8.813    r[6]
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.937 r  S_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.445     9.381    r[7]
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.124     9.505 r  S_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.415     9.921    r[8]
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.124    10.045 r  S_OBUF[12]_inst_i_2/O
                         net (fo=2, routed)           0.445    10.489    r[9]
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.124    10.613 r  S_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.415    11.029    r[10]
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    11.153 r  S_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.445    11.597    r[11]
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    11.721 r  S_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.415    12.137    r[12]
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124    12.261 r  S_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           0.445    12.705    r[13]
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124    12.829 r  S_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.415    13.245    r[14]
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.369 r  S_OBUF[18]_inst_i_2/O
                         net (fo=2, routed)           0.445    13.813    r[15]
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.937 r  S_OBUF[19]_inst_i_2/O
                         net (fo=2, routed)           0.881    14.819    r[16]
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    14.943 r  S_OBUF[20]_inst_i_2/O
                         net (fo=2, routed)           0.300    15.243    r[17]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    15.367 r  S_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.151    15.518    r[18]
    SLICE_X43Y40         LUT5 (Prop_lut5_I1_O)        0.124    15.642 r  S_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.649    18.291    S_OBUF[21]
    H18                  OBUF (Prop_obuf_I_O)         2.623    20.914 r  S_OBUF[21]_inst/O
                         net (fo=0)                   0.000    20.914    S[21]
    H18                                                               r  S[21] (OUT)
  -------------------------------------------------------------------    -------------------




