\hypertarget{stm32f072xb_8h_source}{}\doxysection{stm32f072xb.\+h}
\label{stm32f072xb_8h_source}\index{Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h@{Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h}}
\mbox{\hyperlink{stm32f072xb_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00034}00034\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F072xB\_H}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00035}00035\ \textcolor{preprocessor}{\#define\ \_\_STM32F072xB\_H}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00036}00036\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00037}00037\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00038}00038\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00039}00039\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00040}00040\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00047}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga905517438930a3f13cbc632e52990534}{00047}}\ \textcolor{preprocessor}{\#define\ \_\_CM0\_REV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00048}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{00048}}\ \textcolor{preprocessor}{\#define\ \_\_MPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 0\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00049}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{00049}}\ \textcolor{preprocessor}{\#define\ \_\_NVIC\_PRIO\_BITS\ \ \ \ \ \ \ \ \ \ 2\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00050}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{00050}}\ \textcolor{preprocessor}{\#define\ \_\_Vendor\_SysTickConfig\ \ \ \ 0\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00066}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{00066}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00067}00067\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00068}00068\ \textcolor{comment}{/******\ \ Cortex-\/M0\ Processor\ Exceptions\ Numbers\ **************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00069}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{00069}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}\ \ \ \ \ \ \ \ \ =\ -\/14,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00070}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{00070}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{HardFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/13,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00071}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{00071}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/5,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00072}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{00072}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/2,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00073}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{00073}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/1,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00075}00075\ \textcolor{comment}{/******\ \ STM32F0\ specific\ Interrupt\ Numbers\ ******************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00076}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{00076}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00077}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe}{00077}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe}{PVD\_VDDIO2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 1,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00078}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{00078}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 2,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00079}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{00079}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 3,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00080}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608}{00080}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608}{RCC\_CRS\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 4,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00081}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79}{00081}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79}{EXTI0\_1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 5,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00082}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f}{00082}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f}{EXTI2\_3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 6,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00083}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462}{00083}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462}{EXTI4\_15\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 7,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00084}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6}{00084}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6}{TSC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 8,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00085}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{00085}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\_Channel1\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 9,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00086}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71}{00086}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71}{DMA1\_Channel2\_3\_IRQn}}\ \ \ \ \ \ \ \ =\ 10,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00087}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed}{00087}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed}{DMA1\_Channel4\_5\_6\_7\_IRQn}}\ \ \ \ =\ 11,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00088}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012}{00088}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012}{ADC1\_COMP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 12,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00089}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5}{00089}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5}{TIM1\_BRK\_UP\_TRG\_COM\_IRQn}}\ \ \ \ =\ 13,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00090}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{00090}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 14,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00091}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{00091}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 15,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00092}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{00092}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 16,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00093}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{00093}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\_DAC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 17,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00094}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{00094}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 18,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00095}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f}{00095}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f}{TIM14\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 19,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00096}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84}{00096}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84}{TIM15\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 20,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00097}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb}{00097}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb}{TIM16\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 21,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00098}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d}{00098}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d}{TIM17\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 22,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00099}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398}{00099}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398}{I2C1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 23,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00100}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d}{00100}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d}{I2C2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 24,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00101}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{00101}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 25,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00102}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{00102}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 26,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00103}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{00103}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 27,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00104}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{00104}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 28,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00105}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf}{00105}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf}{USART3\_4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 29,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00106}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12}{00106}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12}{CEC\_CAN\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 30,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00107}00107\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692}{USB\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 31\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00108}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692}{00108}}\ \}\ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00109}00109\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00114}00114\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{core__cm0_8h}{core\_cm0.h}}"{}}\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Cortex-\/M0\ processor\ and\ core\ peripherals\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00115}00115\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{system__stm32f0xx_8h}{system\_stm32f0xx.h}}"{}}\ \ \ \ \textcolor{comment}{/*\ STM32F0xx\ System\ Header\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00116}00116\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00126}\mbox{\hyperlink{struct_a_d_c___type_def}{00126}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00127}00127\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00128}\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00128}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00129}\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{00129}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00130}\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00130}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00131}\mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{00131}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00132}\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{00132}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00133}\mbox{\hyperlink{struct_a_d_c___type_def_ad969d65fa03d3b7940bbc4250b773893}{00133}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ad969d65fa03d3b7940bbc4250b773893}{SMPR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00134}\mbox{\hyperlink{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{00134}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00135}\mbox{\hyperlink{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{00135}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00136}\mbox{\hyperlink{struct_a_d_c___type_def_a63d179b7a36a715dce7203858d3be132}{00136}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00137}\mbox{\hyperlink{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}{00137}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00138}\mbox{\hyperlink{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}{00138}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}{CHSELR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00139}\mbox{\hyperlink{struct_a_d_c___type_def_abca175d3acfbc2a0806452fd57ea5fc4}{00139}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[5];\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00140}\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00140}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00141}00141\ \}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00142}00142\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00143}\mbox{\hyperlink{struct_a_d_c___common___type_def}{00143}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00144}00144\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00145}\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{00145}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00146}00146\ \}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00147}00147\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00151}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{00151}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00152}00152\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00153}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a6921aa1c578a7d17c6e0eb33a73b6630}{00153}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a6921aa1c578a7d17c6e0eb33a73b6630}{TIR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00154}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aed87bed042dd9523ce086119a3bab0ea}{00154}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aed87bed042dd9523ce086119a3bab0ea}{TDTR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00155}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aded1359e1a32512910bff534d57ade68}{00155}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aded1359e1a32512910bff534d57ade68}{TDLR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00156}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a90f7c1cf22683459c632d6040366eddf}{00156}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a90f7c1cf22683459c632d6040366eddf}{TDHR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00157}00157\ \}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\_TxMailBox\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00158}00158\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00162}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{00162}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00163}00163\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00164}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}{00164}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}{RIR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00165}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}{00165}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}{RDTR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00166}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}{00166}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}{RDLR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00167}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}{00167}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}{RDHR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00168}00168\ \}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\_FIFOMailBox\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00173}\mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{00173}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00174}00174\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00175}\mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a92036953ac673803fe001d843fea508b}{00175}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a92036953ac673803fe001d843fea508b}{FR1}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00176}\mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a7f7d80b45b7574463d7030fc8a464582}{00176}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a7f7d80b45b7574463d7030fc8a464582}{FR2}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00177}00177\ \}\mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\_FilterRegister\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00178}00178\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00182}\mbox{\hyperlink{struct_c_a_n___type_def}{00182}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00183}00183\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00184}\mbox{\hyperlink{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{00184}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00185}\mbox{\hyperlink{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}{00185}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}{MSR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00186}\mbox{\hyperlink{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}{00186}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}{TSR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00187}\mbox{\hyperlink{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}{00187}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}{RF0R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00188}\mbox{\hyperlink{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}{00188}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}{RF1R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00189}\mbox{\hyperlink{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{00189}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00190}\mbox{\hyperlink{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}{00190}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}{ESR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00191}\mbox{\hyperlink{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}{00191}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}{BTR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00192}\mbox{\hyperlink{struct_c_a_n___type_def_aae28ab86a4ae57ed057ed1ea89a6d34b}{00192}}\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RESERVED0[88];\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00193}\mbox{\hyperlink{struct_c_a_n___type_def_ae37503ab1a7bbd29846f94cdadf0a9ef}{00193}}\ \ \ \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\_TxMailBox\_TypeDef}}\ \ \ \ \ \ sTxMailBox[3];\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00194}\mbox{\hyperlink{struct_c_a_n___type_def_a21b030b34e131f7ef6ea273416449fe4}{00194}}\ \ \ \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\_FIFOMailBox\_TypeDef}}\ \ \ \ sFIFOMailBox[2];\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00195}\mbox{\hyperlink{struct_c_a_n___type_def_a4bb07a7828fbd5fe86f6a5a3545c177d}{00195}}\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RESERVED1[12];\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00196}\mbox{\hyperlink{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}{00196}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}{FMR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00197}\mbox{\hyperlink{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}{00197}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}{FM1R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00198}\mbox{\hyperlink{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}{00198}}\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00199}\mbox{\hyperlink{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}{00199}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}{FS1R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00200}\mbox{\hyperlink{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}{00200}}\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00201}\mbox{\hyperlink{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}{00201}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}{FFA1R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00202}\mbox{\hyperlink{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}{00202}}\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00203}\mbox{\hyperlink{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}{00203}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}{FA1R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00204}\mbox{\hyperlink{struct_c_a_n___type_def_a269f31b91d0f38a48061b76ecc346f55}{00204}}\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RESERVED5[8];\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00205}\mbox{\hyperlink{struct_c_a_n___type_def_a6f34c431b88ced05a7315dfd33b343b2}{00205}}\ \ \ \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\_FilterRegister\_TypeDef}}\ sFilterRegister[14];\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00206}00206\ \}\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00207}00207\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00212}\mbox{\hyperlink{struct_c_e_c___type_def}{00212}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00213}00213\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00214}\mbox{\hyperlink{struct_c_e_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00214}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_e_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00215}\mbox{\hyperlink{struct_c_e_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{00215}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_e_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00216}\mbox{\hyperlink{struct_c_e_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{00216}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_e_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00217}\mbox{\hyperlink{struct_c_e_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{00217}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_e_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00218}\mbox{\hyperlink{struct_c_e_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00218}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_e_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00219}\mbox{\hyperlink{struct_c_e_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{00219}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_e_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00220}00220\ \}\mbox{\hyperlink{struct_c_e_c___type_def}{CEC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00221}00221\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00226}\mbox{\hyperlink{struct_c_o_m_p___type_def}{00226}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00227}00227\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00228}\mbox{\hyperlink{struct_c_o_m_p___type_def_ab5d0eeb11a728846c639375a18225d1f}{00228}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_c_o_m_p___type_def_ab5d0eeb11a728846c639375a18225d1f}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00229}00229\ \}\ \mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00230}00230\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00231}\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{00231}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00232}00232\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00233}\mbox{\hyperlink{struct_c_o_m_p___common___type_def_a876dd0a8546697065f406b7543e27af2}{00233}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_o_m_p___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00234}00234\ \}\ \mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\_Common\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00235}00235\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00236}00236\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00237}\mbox{\hyperlink{struct_c_o_m_p1__2___type_def}{00237}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00238}00238\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00239}\mbox{\hyperlink{struct_c_o_m_p1__2___type_def_a876dd0a8546697065f406b7543e27af2}{00239}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_o_m_p1__2___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00240}00240\ \}\mbox{\hyperlink{struct_c_o_m_p1__2___type_def}{COMP1\_2\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00241}00241\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00246}\mbox{\hyperlink{struct_c_r_c___type_def}{00246}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00247}00247\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00248}\mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00248}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00249}\mbox{\hyperlink{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}{00249}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ \ \mbox{\hyperlink{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}{IDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00250}\mbox{\hyperlink{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}{00250}}\ \ \ uint8\_t\ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}{RESERVED0}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00251}\mbox{\hyperlink{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}{00251}}\ \ \ uint16\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}{RESERVED1}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00252}\mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00252}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00253}\mbox{\hyperlink{struct_c_r_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{00253}}\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_c_r_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00254}\mbox{\hyperlink{struct_c_r_c___type_def_af29f59e3e9149946df6717c205eaac7c}{00254}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_af29f59e3e9149946df6717c205eaac7c}{INIT}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00255}\mbox{\hyperlink{struct_c_r_c___type_def_a9037a11797290aef4ac48048c07e2e89}{00255}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a9037a11797290aef4ac48048c07e2e89}{POL}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00256}00256\ \}\ \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00257}00257\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00261}\mbox{\hyperlink{struct_c_r_s___type_def}{00261}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00262}00262\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00263}\mbox{\hyperlink{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00263}}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00264}\mbox{\hyperlink{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{00264}}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00265}\mbox{\hyperlink{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00265}}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00266}\mbox{\hyperlink{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{00266}}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00267}00267\ \}\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00268}00268\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00273}\mbox{\hyperlink{struct_d_a_c___type_def}{00273}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00274}00274\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00275}\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00275}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00276}\mbox{\hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{00276}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{SWTRIGR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00277}\mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{00277}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{DHR12R1}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00278}\mbox{\hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{00278}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{DHR12L1}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00279}\mbox{\hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{00279}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{DHR8R1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00280}\mbox{\hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{00280}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{DHR12R2}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00281}\mbox{\hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{00281}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{DHR12L2}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00282}\mbox{\hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{00282}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{DHR8R2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00283}\mbox{\hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{00283}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{DHR12RD}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00284}\mbox{\hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{00284}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{DHR12LD}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00285}\mbox{\hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{00285}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{DHR8RD}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00286}\mbox{\hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{00286}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{DOR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00287}\mbox{\hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{00287}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{DOR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00288}\mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00288}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00289}00289\ \}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00290}00290\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00295}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{00295}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00296}00296\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00297}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{00297}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00298}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00298}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00299}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{00299}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{APB1FZ}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00300}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{00300}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{APB2FZ}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00301}00301\ \}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00302}00302\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00307}\mbox{\hyperlink{struct_d_m_a___channel___type_def}{00307}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00308}00308\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00309}\mbox{\hyperlink{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{00309}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00310}\mbox{\hyperlink{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}{00310}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}{CNDTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00311}\mbox{\hyperlink{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}{00311}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}{CPAR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00312}\mbox{\hyperlink{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}{00312}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}{CMAR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00313}00313\ \}\ \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00314}00314\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00315}\mbox{\hyperlink{struct_d_m_a___type_def}{00315}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00316}00316\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00317}\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00317}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00318}\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{00318}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00319}00319\ \}\ \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00320}00320\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00325}\mbox{\hyperlink{struct_e_x_t_i___type_def}{00325}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00326}00326\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00327}\mbox{\hyperlink{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}{00327}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00328}\mbox{\hyperlink{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}{00328}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}{EMR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00329}\mbox{\hyperlink{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}{00329}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}{RTSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00330}\mbox{\hyperlink{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}{00330}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}{FTSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00331}\mbox{\hyperlink{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}{00331}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}{SWIER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00332}\mbox{\hyperlink{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}{00332}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}{PR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00333}00333\ \}\ \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00334}00334\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00338}\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{00338}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00339}00339\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00340}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{00340}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{ACR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00341}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{00341}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00342}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{00342}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00343}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00343}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00344}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00344}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00345}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}{00345}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}{AR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00346}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_ad21eb922f00d583e80943def27a0f05c}{00346}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ad21eb922f00d583e80943def27a0f05c}{RESERVED}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00347}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_aadec05237ee04c5a913c7ca9cd944f38}{00347}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aadec05237ee04c5a913c7ca9cd944f38}{OBR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00348}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9bc0e514c0860e3c153a6cfa72bdf1c3}{00348}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9bc0e514c0860e3c153a6cfa72bdf1c3}{WRPR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00349}00349\ \}\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00350}00350\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00354}\mbox{\hyperlink{struct_o_b___type_def}{00354}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00355}00355\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00356}\mbox{\hyperlink{struct_o_b___type_def_ae708f301b866ad2a81ed39efba639aab}{00356}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_o_b___type_def_ae708f301b866ad2a81ed39efba639aab}{RDP}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00357}\mbox{\hyperlink{struct_o_b___type_def_a67442d4e459bba2c40fa62914d78ec1e}{00357}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_o_b___type_def_a67442d4e459bba2c40fa62914d78ec1e}{USER}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00358}\mbox{\hyperlink{struct_o_b___type_def_ac91ac63aaf885d7290d9903fc5bd9515}{00358}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_o_b___type_def_ac91ac63aaf885d7290d9903fc5bd9515}{DATA0}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00359}\mbox{\hyperlink{struct_o_b___type_def_a4fc75d06d435365a28ac018fdc0730cf}{00359}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_o_b___type_def_a4fc75d06d435365a28ac018fdc0730cf}{DATA1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00360}\mbox{\hyperlink{struct_o_b___type_def_ad43c7a196f0eef88b3038383c4f7d903}{00360}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_o_b___type_def_ad43c7a196f0eef88b3038383c4f7d903}{WRP0}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00361}\mbox{\hyperlink{struct_o_b___type_def_ac4e091dcb644dbb5d4a2c7aca7d4fe88}{00361}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_o_b___type_def_ac4e091dcb644dbb5d4a2c7aca7d4fe88}{WRP1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00362}\mbox{\hyperlink{struct_o_b___type_def_a05486d021c6761bf5a04f410a1c24e06}{00362}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_o_b___type_def_a05486d021c6761bf5a04f410a1c24e06}{WRP2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00363}\mbox{\hyperlink{struct_o_b___type_def_a7d9c1634a4c6027e12345f25d9d15b4d}{00363}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_o_b___type_def_a7d9c1634a4c6027e12345f25d9d15b4d}{WRP3}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00364}00364\ \}\ \mbox{\hyperlink{struct_o_b___type_def}{OB\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00365}00365\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00370}\mbox{\hyperlink{struct_g_p_i_o___type_def}{00370}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00371}00371\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00372}\mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{00372}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{MODER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00373}\mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{00373}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{OTYPER}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00374}\mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{00374}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{OSPEEDR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00375}\mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{00375}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{PUPDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00376}\mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{00376}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00377}\mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{00377}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{ODR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00378}\mbox{\hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{00378}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{BSRR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00379}\mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{00379}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{LCKR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00380}\mbox{\hyperlink{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}{00380}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ AFR[2];\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00381}\mbox{\hyperlink{struct_g_p_i_o___type_def_a092e59d908b2ca112e31047e942340cb}{00381}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00382}00382\ \}\ \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00383}00383\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00388}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{00388}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00389}00389\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00390}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{00390}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00391}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a0e5030971ec1bfd3101f83f546493c83}{00391}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a0e5030971ec1bfd3101f83f546493c83}{RESERVED}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00392}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}{00392}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ EXTICR[4];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00393}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{00393}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00394}00394\ \}\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00395}00395\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00400}\mbox{\hyperlink{struct_i2_c___type_def}{00400}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00401}00401\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00402}\mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{00402}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00403}\mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{00403}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00404}\mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{00404}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{OAR1}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00405}\mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{00405}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{OAR2}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00406}\mbox{\hyperlink{struct_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}{00406}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}{TIMINGR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00407}\mbox{\hyperlink{struct_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}{00407}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}{TIMEOUTR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00408}\mbox{\hyperlink{struct_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00408}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00409}\mbox{\hyperlink{struct_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{00409}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00410}\mbox{\hyperlink{struct_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}{00410}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}{PECR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00411}\mbox{\hyperlink{struct_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{00411}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00412}\mbox{\hyperlink{struct_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{00412}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00413}00413\ \}\ \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00414}00414\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00419}\mbox{\hyperlink{struct_i_w_d_g___type_def}{00419}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00420}00420\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00421}\mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{00421}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00422}\mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{00422}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00423}\mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{00423}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00424}\mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00424}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00425}\mbox{\hyperlink{struct_i_w_d_g___type_def_a794a46a7a95dca7444f7a797a4f6aa2a}{00425}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a794a46a7a95dca7444f7a797a4f6aa2a}{WINR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00426}00426\ \}\ \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00427}00427\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00432}\mbox{\hyperlink{struct_p_w_r___type_def}{00432}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00433}00433\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00434}\mbox{\hyperlink{struct_p_w_r___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00434}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00435}\mbox{\hyperlink{struct_p_w_r___type_def_a876dd0a8546697065f406b7543e27af2}{00435}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00436}00436\ \}\ \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00437}00437\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00442}\mbox{\hyperlink{struct_r_c_c___type_def}{00442}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00443}00443\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00444}\mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00444}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00445}\mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{00445}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00446}\mbox{\hyperlink{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{00446}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{CIR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00447}\mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{00447}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{APB2RSTR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00448}\mbox{\hyperlink{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{00448}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{APB1RSTR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00449}\mbox{\hyperlink{struct_r_c_c___type_def_acdf2b32fb3d8dad6bee74bf4cbe25020}{00449}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_acdf2b32fb3d8dad6bee74bf4cbe25020}{AHBENR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00450}\mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{00450}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{APB2ENR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00451}\mbox{\hyperlink{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{00451}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{APB1ENR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00452}\mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{00452}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00453}\mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{00453}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00454}\mbox{\hyperlink{struct_r_c_c___type_def_a0067b334dc6480de6ebe57955248758f}{00454}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a0067b334dc6480de6ebe57955248758f}{AHBRSTR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00455}\mbox{\hyperlink{struct_r_c_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{00455}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00456}\mbox{\hyperlink{struct_r_c_c___type_def_a2a080bea2fd90b70e0e528b9b655cf6a}{00456}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a2a080bea2fd90b70e0e528b9b655cf6a}{CFGR3}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00457}\mbox{\hyperlink{struct_r_c_c___type_def_afdfa307571967afb1d97943e982b6586}{00457}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00458}00458\ \}\ \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00459}00459\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00463}\mbox{\hyperlink{struct_r_t_c___type_def}{00463}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00464}00464\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00465}\mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{00465}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00466}\mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00466}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00467}\mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00467}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00468}\mbox{\hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00468}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00469}\mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{00469}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{PRER}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00470}\mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{00470}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{WUTR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00471}\mbox{\hyperlink{struct_r_t_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{00471}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00472}\mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{00472}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{ALRMAR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00473}\mbox{\hyperlink{struct_r_t_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{00473}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00474}\mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{00474}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{WPR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00475}\mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{00475}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{SSR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00476}\mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{00476}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{SHIFTR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00477}\mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{00477}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{TSTR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00478}\mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{00478}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{TSDR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00479}\mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{00479}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{TSSSR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00480}\mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{00480}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{CALR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00481}\mbox{\hyperlink{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}{00481}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}{TAFCR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00482}\mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{00482}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{ALRMASSR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00483}\mbox{\hyperlink{struct_r_t_c___type_def_af2b40c5e36a5e861490988275499e158}{00483}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00484}\mbox{\hyperlink{struct_r_t_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{00484}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00485}\mbox{\hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{00485}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{BKP0R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00486}\mbox{\hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{00486}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{BKP1R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00487}\mbox{\hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{00487}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{BKP2R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00488}\mbox{\hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{00488}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{BKP3R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00489}\mbox{\hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{00489}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{BKP4R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00490}00490\ \}\ \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00491}00491\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00496}\mbox{\hyperlink{struct_s_p_i___type_def}{00496}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00497}00497\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00498}\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{00498}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00499}\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{00499}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00500}\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00500}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00501}\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00501}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00502}\mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{00502}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00503}\mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{00503}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{RXCRCR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00504}\mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{00504}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{TXCRCR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00505}\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{00505}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00506}\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{00506}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00507}00507\ \}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00508}00508\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00512}\mbox{\hyperlink{struct_t_i_m___type_def}{00512}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00513}00513\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00514}\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{00514}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00515}\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{00515}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00516}\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{00516}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00517}\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{00517}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00518}\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00518}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00519}\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{00519}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00520}\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{00520}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00521}\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{00521}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00522}\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{00522}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00523}\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{00523}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00524}\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{00524}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00525}\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{00525}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00526}\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{00526}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00527}\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{00527}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00528}\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{00528}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00529}\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{00529}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00530}\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{00530}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00531}\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{00531}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00532}\mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{00532}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00533}\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{00533}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00534}\mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{00534}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00535}00535\ \}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00536}00536\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00540}\mbox{\hyperlink{struct_t_s_c___type_def}{00540}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00541}00541\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00542}\mbox{\hyperlink{struct_t_s_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00542}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00543}\mbox{\hyperlink{struct_t_s_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{00543}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00544}\mbox{\hyperlink{struct_t_s_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{00544}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00545}\mbox{\hyperlink{struct_t_s_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00545}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00546}\mbox{\hyperlink{struct_t_s_c___type_def_a2eaed98d8be30aa1f577f65817e37b2d}{00546}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_a2eaed98d8be30aa1f577f65817e37b2d}{IOHCR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00547}\mbox{\hyperlink{struct_t_s_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{00547}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00548}\mbox{\hyperlink{struct_t_s_c___type_def_aeff4f7701e46bc9c662eff485349df74}{00548}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_aeff4f7701e46bc9c662eff485349df74}{IOASCR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00549}\mbox{\hyperlink{struct_t_s_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{00549}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00550}\mbox{\hyperlink{struct_t_s_c___type_def_af63334a3c8d2a8672fb7b603e4832817}{00550}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_af63334a3c8d2a8672fb7b603e4832817}{IOSCR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00551}\mbox{\hyperlink{struct_t_s_c___type_def_af2b40c5e36a5e861490988275499e158}{00551}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00552}\mbox{\hyperlink{struct_t_s_c___type_def_a86d0ebb96aba44d9cf4ca082924bd2e5}{00552}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_a86d0ebb96aba44d9cf4ca082924bd2e5}{IOCCR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00553}\mbox{\hyperlink{struct_t_s_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{00553}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00554}\mbox{\hyperlink{struct_t_s_c___type_def_a3e7f82c383f073dd71524bda07a7d76d}{00554}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_s_c___type_def_a3e7f82c383f073dd71524bda07a7d76d}{IOGCSR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00555}\mbox{\hyperlink{struct_t_s_c___type_def_aa02a8b94021a40dfcbfb70f6f8b78979}{00555}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ IOGXCR[8];\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00556}00556\ \}\mbox{\hyperlink{struct_t_s_c___type_def}{TSC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00557}00557\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00562}\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{00562}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00563}00563\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00564}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{00564}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00565}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{00565}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00566}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{00566}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00567}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{00567}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00568}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{00568}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{GTPR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00569}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}{00569}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}{RTOR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00570}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aab90d7451f8af4b6e6fd1de6c72d8f22}{00570}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aab90d7451f8af4b6e6fd1de6c72d8f22}{RQR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00571}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00571}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00572}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{00572}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00573}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ac3397c07a89d7e7c051e37b6d628fdbb}{00573}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ac3397c07a89d7e7c051e37b6d628fdbb}{RDR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00574}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a8249a3955aace28d92109b391311eb30}{00574}}\ \ \ uint16\_t\ \ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a8249a3955aace28d92109b391311eb30}{RESERVED1}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00575}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ad6e9b50601cf364203668775f3f9032b}{00575}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ad6e9b50601cf364203668775f3f9032b}{TDR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00576}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5573848497a716a9947fd87487709feb}{00576}}\ \ \ uint16\_t\ \ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5573848497a716a9947fd87487709feb}{RESERVED2}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00577}00577\ \}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00578}00578\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00583}\mbox{\hyperlink{struct_u_s_b___type_def}{00583}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00584}00584\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00585}\mbox{\hyperlink{struct_u_s_b___type_def_a325f0bdb1f81ce237dea2773bc26aed2}{00585}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a325f0bdb1f81ce237dea2773bc26aed2}{EP0R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00586}\mbox{\hyperlink{struct_u_s_b___type_def_ab234cb4952ccf50c24a841b3f2f28a91}{00586}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ab234cb4952ccf50c24a841b3f2f28a91}{RESERVED0}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00587}\mbox{\hyperlink{struct_u_s_b___type_def_a181159566b312dd1471e247e6a74b8ef}{00587}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a181159566b312dd1471e247e6a74b8ef}{EP1R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00588}\mbox{\hyperlink{struct_u_s_b___type_def_abd0cb7c1fef737616a25adb37ef909bd}{00588}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_abd0cb7c1fef737616a25adb37ef909bd}{RESERVED1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00589}\mbox{\hyperlink{struct_u_s_b___type_def_aaf056ff97c76de78e90701449c8cbf16}{00589}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_aaf056ff97c76de78e90701449c8cbf16}{EP2R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00590}\mbox{\hyperlink{struct_u_s_b___type_def_a44086b7a050f78b2148a60945e477293}{00590}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a44086b7a050f78b2148a60945e477293}{RESERVED2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00591}\mbox{\hyperlink{struct_u_s_b___type_def_ac4d0c88deada778ef870d2f6d478768f}{00591}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ac4d0c88deada778ef870d2f6d478768f}{EP3R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00592}\mbox{\hyperlink{struct_u_s_b___type_def_a73aa1eb05d9f4581a6efe7a8e919bcbf}{00592}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a73aa1eb05d9f4581a6efe7a8e919bcbf}{RESERVED3}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00593}\mbox{\hyperlink{struct_u_s_b___type_def_a304267e30a8fb671cfe22c8ef965d284}{00593}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a304267e30a8fb671cfe22c8ef965d284}{EP4R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00594}\mbox{\hyperlink{struct_u_s_b___type_def_a27f713a0ca762e5fd478a66a82f39a36}{00594}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a27f713a0ca762e5fd478a66a82f39a36}{RESERVED4}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00595}\mbox{\hyperlink{struct_u_s_b___type_def_a5c7950efccc55900c811a434d259e357}{00595}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a5c7950efccc55900c811a434d259e357}{EP5R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00596}\mbox{\hyperlink{struct_u_s_b___type_def_a71145eb8e6d24d871c231d38f2ff49f7}{00596}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a71145eb8e6d24d871c231d38f2ff49f7}{RESERVED5}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00597}\mbox{\hyperlink{struct_u_s_b___type_def_aba6ced7617c465949dc6b9ba64b96ef7}{00597}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_aba6ced7617c465949dc6b9ba64b96ef7}{EP6R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00598}\mbox{\hyperlink{struct_u_s_b___type_def_af6264c920c71ea17140e0f673bd2f9ca}{00598}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_af6264c920c71ea17140e0f673bd2f9ca}{RESERVED6}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00599}\mbox{\hyperlink{struct_u_s_b___type_def_abc8d8ef89e886cc3492e0617bef98edf}{00599}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_abc8d8ef89e886cc3492e0617bef98edf}{EP7R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00600}\mbox{\hyperlink{struct_u_s_b___type_def_a56ede38a529e8da85e8ac7497a342486}{00600}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ RESERVED7[17];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00601}\mbox{\hyperlink{struct_u_s_b___type_def_a532529aa4c809b7e6881ce081f55c37b}{00601}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a532529aa4c809b7e6881ce081f55c37b}{CNTR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00602}\mbox{\hyperlink{struct_u_s_b___type_def_adcfbdb4bcad575e5ed423803e0a0b321}{00602}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_adcfbdb4bcad575e5ed423803e0a0b321}{RESERVED8}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00603}\mbox{\hyperlink{struct_u_s_b___type_def_a54fc7329a9549448d56b50bcca73bab4}{00603}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a54fc7329a9549448d56b50bcca73bab4}{ISTR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00604}\mbox{\hyperlink{struct_u_s_b___type_def_ac72f7489a9d2c795bce1158ee23e78f3}{00604}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ac72f7489a9d2c795bce1158ee23e78f3}{RESERVED9}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00605}\mbox{\hyperlink{struct_u_s_b___type_def_a5ecb1ade997ff76fd2ff76370717d464}{00605}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a5ecb1ade997ff76fd2ff76370717d464}{FNR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00606}\mbox{\hyperlink{struct_u_s_b___type_def_aaa3240660b9b6f379ecdffd4d440f726}{00606}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_aaa3240660b9b6f379ecdffd4d440f726}{RESERVEDA}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00607}\mbox{\hyperlink{struct_u_s_b___type_def_ae95ebb359f2974e0f25b27e488978922}{00607}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ae95ebb359f2974e0f25b27e488978922}{DADDR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00608}\mbox{\hyperlink{struct_u_s_b___type_def_a952c408bacd5ee662017440986eca043}{00608}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a952c408bacd5ee662017440986eca043}{RESERVEDB}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00609}\mbox{\hyperlink{struct_u_s_b___type_def_a045130eb8c2d3eb353a4417f24f34f46}{00609}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a045130eb8c2d3eb353a4417f24f34f46}{BTABLE}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00610}\mbox{\hyperlink{struct_u_s_b___type_def_a9af23dac80d50cdf937b9fbbc4add948}{00610}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a9af23dac80d50cdf937b9fbbc4add948}{RESERVEDC}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00611}\mbox{\hyperlink{struct_u_s_b___type_def_ae21a63f0e47e2b526ec7087deca91d96}{00611}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ae21a63f0e47e2b526ec7087deca91d96}{LPMCSR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00612}\mbox{\hyperlink{struct_u_s_b___type_def_a2eaf7996b107c6bf4c1930b05241420c}{00612}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a2eaf7996b107c6bf4c1930b05241420c}{RESERVEDD}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00613}\mbox{\hyperlink{struct_u_s_b___type_def_afa745ad72775fcf145e7637311dc2852}{00613}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_afa745ad72775fcf145e7637311dc2852}{BCDR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00614}\mbox{\hyperlink{struct_u_s_b___type_def_a0fdf1be4be4317a597f6b5f1f667290b}{00614}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a0fdf1be4be4317a597f6b5f1f667290b}{RESERVEDE}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00615}00615\ \}\ \mbox{\hyperlink{struct_u_s_b___type_def}{USB\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00616}00616\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00620}\mbox{\hyperlink{struct_w_w_d_g___type_def}{00620}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00621}00621\ \{}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00622}\mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00622}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00623}\mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{00623}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00624}\mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00624}}\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00625}00625\ \}\ \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00626}00626\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00635}\mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{00635}}\ \textcolor{preprocessor}{\#define\ FLASH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ 0x08000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00636}\mbox{\hyperlink{group___peripheral__memory__map_ga443a2786535d83e32dfdc2b29e379332}{00636}}\ \textcolor{preprocessor}{\#define\ FLASH\_BANK1\_END\ \ \ \ \ \ \ 0x0801FFFFUL\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00637}\mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{00637}}\ \textcolor{preprocessor}{\#define\ SRAM\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x20000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00638}00638\ \textcolor{preprocessor}{\#define\ PERIPH\_BASE\ \ \ \ \ \ \ \ \ \ \ 0x40000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00641}\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{00641}}\ \textcolor{preprocessor}{\#define\ APBPERIPH\_BASE\ \ \ \ \ \ \ \ PERIPH\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00642}\mbox{\hyperlink{group___peripheral__memory__map_ga92eb5d49730765d2abd0f5b09548f9f5}{00642}}\ \textcolor{preprocessor}{\#define\ AHBPERIPH\_BASE\ \ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x00020000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00643}00643\ \textcolor{preprocessor}{\#define\ AHB2PERIPH\_BASE\ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x08000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00644}00644\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00646}\mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{00646}}\ \textcolor{preprocessor}{\#define\ TIM2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00647}\mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{00647}}\ \textcolor{preprocessor}{\#define\ TIM3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00000400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00648}\mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{00648}}\ \textcolor{preprocessor}{\#define\ TIM6\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00001000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00649}\mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{00649}}\ \textcolor{preprocessor}{\#define\ TIM7\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00001400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00650}\mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{00650}}\ \textcolor{preprocessor}{\#define\ TIM14\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00002000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00651}\mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{00651}}\ \textcolor{preprocessor}{\#define\ RTC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00002800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00652}\mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{00652}}\ \textcolor{preprocessor}{\#define\ WWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00002C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00653}\mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{00653}}\ \textcolor{preprocessor}{\#define\ IWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00003000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00654}\mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{00654}}\ \textcolor{preprocessor}{\#define\ SPI2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00003800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00655}\mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{00655}}\ \textcolor{preprocessor}{\#define\ USART2\_BASE\ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00004400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00656}\mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{00656}}\ \textcolor{preprocessor}{\#define\ USART3\_BASE\ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00004800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00657}\mbox{\hyperlink{group___peripheral__memory__map_gafa384bb1e7d610a806f7c1f1dbc72ac5}{00657}}\ \textcolor{preprocessor}{\#define\ USART4\_BASE\ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00004C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00658}\mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{00658}}\ \textcolor{preprocessor}{\#define\ I2C1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00005400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00659}\mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{00659}}\ \textcolor{preprocessor}{\#define\ I2C2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00005800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00660}\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{00660}}\ \textcolor{preprocessor}{\#define\ USB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00005C00UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00661}\mbox{\hyperlink{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}{00661}}\ \textcolor{preprocessor}{\#define\ USB\_PMAADDR\ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00006000UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00662}\mbox{\hyperlink{group___peripheral__memory__map_gacbe030cda8eb3031d55a759612a9042d}{00662}}\ \textcolor{preprocessor}{\#define\ CAN\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00006400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00663}\mbox{\hyperlink{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}{00663}}\ \textcolor{preprocessor}{\#define\ CRS\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00006C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00664}\mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{00664}}\ \textcolor{preprocessor}{\#define\ PWR\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00007000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00665}\mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{00665}}\ \textcolor{preprocessor}{\#define\ DAC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00007400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00666}00666\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00667}\mbox{\hyperlink{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}{00667}}\ \textcolor{preprocessor}{\#define\ CEC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00007800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00668}00668\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00669}\mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{00669}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_BASE\ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00010000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00670}\mbox{\hyperlink{group___peripheral__memory__map_gaa9f5d2999c6918e385d7a526c4f6b1d3}{00670}}\ \textcolor{preprocessor}{\#define\ COMP\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x0001001CUL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00671}\mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{00671}}\ \textcolor{preprocessor}{\#define\ EXTI\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00010400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00672}\mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{00672}}\ \textcolor{preprocessor}{\#define\ ADC1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00012400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00673}\mbox{\hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{00673}}\ \textcolor{preprocessor}{\#define\ ADC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00012708UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00674}\mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{00674}}\ \textcolor{preprocessor}{\#define\ TIM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00012C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00675}\mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{00675}}\ \textcolor{preprocessor}{\#define\ SPI1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00013000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00676}\mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{00676}}\ \textcolor{preprocessor}{\#define\ USART1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00013800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00677}\mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{00677}}\ \textcolor{preprocessor}{\#define\ TIM15\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00014000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00678}\mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{00678}}\ \textcolor{preprocessor}{\#define\ TIM16\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00014400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00679}\mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{00679}}\ \textcolor{preprocessor}{\#define\ TIM17\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00014800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00680}00680\ \textcolor{preprocessor}{\#define\ DBGMCU\_BASE\ \ \ \ \ \ \ \ \ \ \ (APBPERIPH\_BASE\ +\ 0x00015800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00681}00681\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00683}\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{00683}}\ \textcolor{preprocessor}{\#define\ DMA1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHBPERIPH\_BASE\ +\ 0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00684}\mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{00684}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel1\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x00000008UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00685}\mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{00685}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel2\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0000001CUL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00686}\mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{00686}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel3\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x00000030UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00687}\mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{00687}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel4\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x00000044UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00688}\mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{00688}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel5\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x00000058UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00689}\mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{00689}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel6\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0000006CUL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00690}\mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{00690}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel7\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x00000080UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00691}00691\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00692}\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{00692}}\ \textcolor{preprocessor}{\#define\ RCC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHBPERIPH\_BASE\ +\ 0x00001000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00693}\mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{00693}}\ \textcolor{preprocessor}{\#define\ FLASH\_R\_BASE\ \ \ \ \ \ \ \ \ \ (AHBPERIPH\_BASE\ +\ 0x00002000UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00694}\mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{00694}}\ \textcolor{preprocessor}{\#define\ OB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1FFFF800UL\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00695}\mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{00695}}\ \textcolor{preprocessor}{\#define\ FLASHSIZE\_BASE\ \ \ \ \ \ \ \ 0x1FFFF7CCUL\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00696}\mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{00696}}\ \textcolor{preprocessor}{\#define\ UID\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1FFFF7ACUL\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00697}\mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{00697}}\ \textcolor{preprocessor}{\#define\ CRC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHBPERIPH\_BASE\ +\ 0x00003000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00698}00698\ \textcolor{preprocessor}{\#define\ TSC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHBPERIPH\_BASE\ +\ 0x00004000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00699}00699\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00701}\mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{00701}}\ \textcolor{preprocessor}{\#define\ GPIOA\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00702}\mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{00702}}\ \textcolor{preprocessor}{\#define\ GPIOB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x00000400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00703}\mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{00703}}\ \textcolor{preprocessor}{\#define\ GPIOC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x00000800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00704}\mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{00704}}\ \textcolor{preprocessor}{\#define\ GPIOD\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x00000C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00705}\mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{00705}}\ \textcolor{preprocessor}{\#define\ GPIOE\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x00001000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00706}\mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{00706}}\ \textcolor{preprocessor}{\#define\ GPIOF\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x00001400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00707}00707\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00716}\mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{00716}}\ \textcolor{preprocessor}{\#define\ TIM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00717}\mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{00717}}\ \textcolor{preprocessor}{\#define\ TIM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00718}\mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{00718}}\ \textcolor{preprocessor}{\#define\ TIM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00719}\mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{00719}}\ \textcolor{preprocessor}{\#define\ TIM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00720}\mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{00720}}\ \textcolor{preprocessor}{\#define\ TIM14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM14\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00721}\mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{00721}}\ \textcolor{preprocessor}{\#define\ RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RTC\_TypeDef\ *)\ RTC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00722}\mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{00722}}\ \textcolor{preprocessor}{\#define\ WWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((WWDG\_TypeDef\ *)\ WWDG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00723}\mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{00723}}\ \textcolor{preprocessor}{\#define\ IWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IWDG\_TypeDef\ *)\ IWDG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00724}\mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{00724}}\ \textcolor{preprocessor}{\#define\ USART2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00725}\mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{00725}}\ \textcolor{preprocessor}{\#define\ USART3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00726}\mbox{\hyperlink{group___peripheral__declaration_ga994759b8667e101cc1346d67833d980c}{00726}}\ \textcolor{preprocessor}{\#define\ USART4\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00727}\mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{00727}}\ \textcolor{preprocessor}{\#define\ I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00728}\mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{00728}}\ \textcolor{preprocessor}{\#define\ I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00729}\mbox{\hyperlink{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}{00729}}\ \textcolor{preprocessor}{\#define\ CAN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CAN\_TypeDef\ *)\ CAN\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00730}\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{00730}}\ \textcolor{preprocessor}{\#define\ CRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CRS\_TypeDef\ *)\ CRS\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00731}\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{00731}}\ \textcolor{preprocessor}{\#define\ PWR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_TypeDef\ *)\ PWR\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00732}\mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{00732}}\ \textcolor{preprocessor}{\#define\ DAC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00733}\mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{00733}}\ \textcolor{preprocessor}{\#define\ DAC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC\_BASE)\ }\textcolor{comment}{/*\ Kept\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00734}\mbox{\hyperlink{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}{00734}}\ \textcolor{preprocessor}{\#define\ CEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CEC\_TypeDef\ *)\ CEC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00735}\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{00735}}\ \textcolor{preprocessor}{\#define\ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYSCFG\_TypeDef\ *)\ SYSCFG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00736}\mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{00736}}\ \textcolor{preprocessor}{\#define\ COMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00737}\mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{00737}}\ \textcolor{preprocessor}{\#define\ COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ (COMP\_BASE\ +\ 0x00000002))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00738}\mbox{\hyperlink{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}{00738}}\ \textcolor{preprocessor}{\#define\ COMP12\_COMMON\ \ \ \ \ \ \ ((COMP\_Common\_TypeDef\ *)\ COMP\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00739}\mbox{\hyperlink{group___peripheral__declaration_ga076912543697dbe4c46b79e8e44ad2fb}{00739}}\ \textcolor{preprocessor}{\#define\ COMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP1\_2\_TypeDef\ *)\ COMP\_BASE)\ }\textcolor{comment}{/*\ Kept\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00740}\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{00740}}\ \textcolor{preprocessor}{\#define\ EXTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((EXTI\_TypeDef\ *)\ EXTI\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00741}\mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{00741}}\ \textcolor{preprocessor}{\#define\ ADC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00742}\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{00742}}\ \textcolor{preprocessor}{\#define\ ADC1\_COMMON\ \ \ \ \ \ \ \ \ ((ADC\_Common\_TypeDef\ *)\ ADC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00743}\mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{00743}}\ \textcolor{preprocessor}{\#define\ ADC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_Common\_TypeDef\ *)\ ADC\_BASE)\ }\textcolor{comment}{/*\ Kept\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00744}\mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{00744}}\ \textcolor{preprocessor}{\#define\ TIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00745}\mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{00745}}\ \textcolor{preprocessor}{\#define\ SPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00746}\mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{00746}}\ \textcolor{preprocessor}{\#define\ SPI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00747}\mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{00747}}\ \textcolor{preprocessor}{\#define\ USART1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00748}\mbox{\hyperlink{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}{00748}}\ \textcolor{preprocessor}{\#define\ TIM15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM15\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00749}\mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{00749}}\ \textcolor{preprocessor}{\#define\ TIM16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM16\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00750}\mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{00750}}\ \textcolor{preprocessor}{\#define\ TIM17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM17\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00751}\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{00751}}\ \textcolor{preprocessor}{\#define\ DBGMCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DBGMCU\_TypeDef\ *)\ DBGMCU\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00752}\mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{00752}}\ \textcolor{preprocessor}{\#define\ DMA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMA\_TypeDef\ *)\ DMA1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00753}\mbox{\hyperlink{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{00753}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel1\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00754}\mbox{\hyperlink{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{00754}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel2\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00755}\mbox{\hyperlink{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{00755}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel3\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00756}\mbox{\hyperlink{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{00756}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel4\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00757}\mbox{\hyperlink{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{00757}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel5\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00758}\mbox{\hyperlink{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}{00758}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel6\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00759}\mbox{\hyperlink{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}{00759}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel7\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00760}\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{00760}}\ \textcolor{preprocessor}{\#define\ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLASH\_TypeDef\ *)\ FLASH\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00761}\mbox{\hyperlink{group___peripheral__declaration_gad2d5f875cdc6d696735f20fa23a895c3}{00761}}\ \textcolor{preprocessor}{\#define\ OB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OB\_TypeDef\ *)\ OB\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00762}\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{00762}}\ \textcolor{preprocessor}{\#define\ RCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC\_TypeDef\ *)\ RCC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00763}\mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{00763}}\ \textcolor{preprocessor}{\#define\ CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CRC\_TypeDef\ *)\ CRC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00764}\mbox{\hyperlink{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}{00764}}\ \textcolor{preprocessor}{\#define\ TSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TSC\_TypeDef\ *)\ TSC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00765}\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{00765}}\ \textcolor{preprocessor}{\#define\ GPIOA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOA\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00766}\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{00766}}\ \textcolor{preprocessor}{\#define\ GPIOB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOB\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00767}\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{00767}}\ \textcolor{preprocessor}{\#define\ GPIOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00768}\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{00768}}\ \textcolor{preprocessor}{\#define\ GPIOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOD\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00769}\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{00769}}\ \textcolor{preprocessor}{\#define\ GPIOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOE\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00770}\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{00770}}\ \textcolor{preprocessor}{\#define\ GPIOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOF\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00771}\mbox{\hyperlink{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}{00771}}\ \textcolor{preprocessor}{\#define\ USB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USB\_TypeDef\ *)\ USB\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00783}\mbox{\hyperlink{group___hardware___constant___definition_gab9ea77371b070034ca2a56381a7e9de7}{00783}}\ \textcolor{preprocessor}{\#define\ LSI\_STARTUP\_TIME\ 85U\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00793}00793\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00794}00794\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Peripheral\ Registers\ Bits\ Definition\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00795}00795\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00796}00796\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00797}00797\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00798}00798\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00799}00799\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Analog\ to\ Digital\ Converter\ (ADC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00800}00800\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00801}00801\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00802}00802\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00803}00803\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00804}00804\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32F0\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00805}00805\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03061413e75d68ec968e31b2ee83e668}{00806}}\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_VBAT\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00808}00808\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ ADC\_ISR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19c4fef6f7378b0add98d47391bb9cd}{00809}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d192dae14cf2daa81ea3c7fe02082bd}{00810}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_ADRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06cdc9a3bf111d8c50ecba178daa90d8}{00811}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_ADRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6d6d7f86820ba6a5601ce928859372}{00812}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aca01f1e94e9cb20a24476342581e4b}{00813}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOSMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d87957a25e701a13575d635628d11}{00814}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOSMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0383b50a0b7c34b07143b4babf541f4a}{00815}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3a1b6e32741acec254760c4114270a}{00816}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{00817}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2abd0a8f62130cb6ad98665158cfd5c}{00818}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b497e9260ad2be98c5ce124848a58d9}{00819}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b6edb70e1c04c5e03a935d2c945f50}{00820}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdbc3d6b8db4b5680d83ad61b6484d4}{00821}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b28033954399020afcf36b016cc081}{00822}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f58970a53712eed20aaac04c6a6f61}{00823}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ec99e5d3bc6d63237978753b8f4e5fb}{00824}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047f1bb1d356fbb1398c15601b82fa18}{00825}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a11e5b28a1002826ef26b0b272b239}{00826}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00828}00828\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e6b127a64fba5b26f7e118f2c1bc461}{00829}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_ISR\_AWD1)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2250856b1a5661a7e778b90ca52e92c1}{00830}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSEQ\ \ \ \ \ \ \ \ \ \ \ (ADC\_ISR\_EOS)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00831}00831\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00832}00832\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ ADC\_IER\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeccda127223b6b216f423d43b9467c3a}{00833}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81c5b62b488d346911cb6865b767cd6}{00834}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_ADRDYIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{00835}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_ADRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b4712f97cc8cb749debb6ecb09c69c}{00836}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31989175e19559ccda01b8632318e2f8}{00837}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOSMPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{00838}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSMPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2e1b245365e1e24c2e7659a0b6f65c}{00839}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a189c99834bf55784fd4b7b69e9687}{00840}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{00841}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2bd2c0f26782ff0dd2177f329ced50}{00842}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54252f722bf811578202880a17727763}{00843}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba8c4da5807ce6cea8b14be76f6243d}{00844}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a3d46ce8771a632ba8371bbf060ffc9}{00845}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea659e540b09e6ac3e70ed7b561a7a4}{00846}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_OVRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{00847}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f24b791120130865b6bd81bb051350c}{00848}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7c0e35bcb154cc2da118c3504b50d4}{00849}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e70aa6f498afb91d459327c314c8f69}{00850}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00852}00852\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5e3e81e48728060a8815256bb7e555d}{00853}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWDIE\ \ \ \ \ \ \ \ \ \ \ (ADC\_IER\_AWD1IE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35cb3b8d136e2f793e02ecf91f6fc05}{00854}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSEQIE\ \ \ \ \ \ \ \ \ (ADC\_IER\_EOSIE)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00855}00855\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00856}00856\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ ADC\_CR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababb1708515c068f7551691c855032e1}{00857}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e660b36a753f0b46baa665d6dfe6e2d}{00858}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{00859}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd40135f101178cb34f7b44cfa70d20}{00860}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502e95251db602e283746c432535f335}{00861}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{00862}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ee3b14e6b8c22f2abf7b4990d12181}{00863}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953c154b7b2b18679ed80a7839c908f3}{00864}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADSTART\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{00865}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ffa93cc8555d8d083dc9c0f34b3b81}{00866}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a55e4a2d2535b15287b714d8c6b1ee8}{00867}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADSTP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{00868}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4930e9200637ddd5530b0b56f7667874}{00869}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9eb7e1a024259251ac752a6a7b4279}{00870}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADCAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{00871}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00873}00873\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ ADC\_CFGR1\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf353641c15a19c5580ba68b903a17ce9}{00874}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMAEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f5b4a43c49576c2cf94ee945f1bf1a}{00875}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMAEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_DMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1466dacc8afdc2a11ed1d10720834c0f}{00876}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMAEN\ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836d6591db0cae6a1e93358b452b0fc}{00877}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMACFG\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a2d12984ea98654c3ba5ee3dbde924}{00878}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMACFG\_Msk\ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_DMACFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab698a32d964b2c094ba4d42931c21068}{00879}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMACFG\ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc34a24052ed0a9419951c5f80223bcc}{00880}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_SCANDIR\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga414db6f840ab53499a7ccca07ea07bec}{00881}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_SCANDIR\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_SCANDIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga138c4d67e5735326ffc922409f3fc8f4}{00882}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_SCANDIR\ \ \ \ \ \ \ \ \ ADC\_CFGR1\_SCANDIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981ff45e8474ae53e42ef2858887d25e}{00884}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa236546999710afa33d9210b96723489}{00885}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5676c559f66561a86e6236ba803f98}{00886}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09ba21ff2817d7633982748c7afe8ff}{00887}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540c4cec0b318ccc71dfa1317b4f659}{00888}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf10e4fc871ad35c69f3ca9c16934d46}{00890}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_ALIGN\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa426b1457baaefc8d6e9eedd0f4f9b4b}{00891}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_ALIGN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_ALIGN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d91913f0fe8acb7a07de52505a1fa7}{00892}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_ALIGN\ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162680bbcf7a916e2a9ee9b4fe44dfad}{00894}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5bf4fd10475fc722aaa40e42c2e57ee}{00895}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_Msk\ \ \ \ \ \ (0x7UL\ <<\ ADC\_CFGR1\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01460f832e7bd04e150f86425aa922dd}{00896}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_EXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b23e26a7ff780ae4a913f9eb3c4fafb}{00897}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd08752ec8996d12b0dbf1b555f4a67f}{00898}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR1\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf417f2e3a6ca8d741d074fc2734e3b9d}{00899}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR1\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7343627bda8eba05a3a91813e81912}{00901}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d8e6d4b42e73e1d753b1340dc76499}{00902}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR1\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{00903}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd587c78699a50b76f5e33f867285c2}{00904}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf280aa8043f44ba5af39f6d9381169a1}{00905}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR1\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f77aa2a6bf622f0da6787ce30524b3}{00907}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_OVRMOD\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e34c3acc2cc1cca03427bd9fabb53a3}{00908}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_OVRMOD\_Msk\ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_OVRMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd980c2b24383afb370bfe69860064f}{00909}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_OVRMOD\ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_OVRMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d526f71d005912ada748371aec6843}{00910}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CONT\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga599ae2f682f21f719d888080fee9fdc0}{00911}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CONT\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_CONT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a68ef1ef5f97552db10e8a4303eb0a2}{00912}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CONT\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d73b0d6253711bbe135364a80db887}{00913}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_WAIT\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea3149a99b68b2ac694e1875a74e312e}{00914}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_WAIT\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_WAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fe986e2a65282b01053839f8c0877a3}{00915}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_WAIT\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_WAIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58fcdd459cb72e91916c99b10cf3f3d4}{00916}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AUTOFF\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga224daf2e65e108b177316de51f1c4128}{00917}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AUTOFF\_Msk\ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_AUTOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff56271bc473179a89b075fda664512}{00918}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AUTOFF\ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AUTOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1790fef0e8babfe323926e319ddd2383}{00919}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DISCEN\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdbef648fff668b8ef05c1f4453fbc26}{00920}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DISCEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_DISCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26a4779335193192049e1d58e3b2718}{00921}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DISCEN\ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_DISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70661171b8f495104da9615b59bc262b}{00923}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1SGL\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfc565e78991b785ab151925d49983e}{00924}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1SGL\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_AWD1SGL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697af08860622dd7b88c9d3038456ba5}{00925}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1SGL\ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWD1SGL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c739291479827235c77f00b5245703}{00926}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1EN\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44dced71b82895b090a7fb69ebe2caf}{00927}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1EN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_AWD1EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9773f646ed95db8219dc935e15bffa5}{00928}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1EN\ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8a98a582609586d0ab71205ac9d6fb}{00930}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39dac7fe90fe780d6751f0ba461df49b}{00931}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_Msk\ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad806d97ed9f53a934977b9cf445358c2}{00932}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWD1CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c83c3b6679def98fbf913d63349fb3b}{00933}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ba31e1f4b86c28064b65207c93aebb}{00934}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17bc65dbcb2831367b0ba9ae576d399}{00935}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a4d73c4e0f2618a3f96ed466ae21de}{00936}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bcca7b89fce298d3556714882f6e78}{00937}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00939}00939\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88cba4b5835e6defb1b6888c9640eeb0}{00940}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AUTDLY\ \ \ \ \ \ \ \ (ADC\_CFGR1\_WAIT)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfab18aa9b57f8ed8979f62d5d3900d2}{00941}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWDSGL\ \ \ \ \ \ \ \ (ADC\_CFGR1\_AWD1SGL)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee9f0fa04e0201a43856080e37c4508}{00942}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWDEN\ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_AWD1EN)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2eb115721c8054f7a2ba23c21bc68e1}{00943}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWDCH\ \ \ \ \ \ \ \ \ (ADC\_CFGR1\_AWD1CH)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55f1b109f8a2cc3f9dcd9e37cd455a4}{00944}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWDCH\_0\ \ \ \ \ \ \ (ADC\_CFGR1\_AWD1CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd0138148d02fe1d1d5b42ac69cfc2f}{00945}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWDCH\_1\ \ \ \ \ \ \ (ADC\_CFGR1\_AWD1CH\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509379e152bb99b3f2337e205b015b0c}{00946}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWDCH\_2\ \ \ \ \ \ \ (ADC\_CFGR1\_AWD1CH\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8016aaa2a77a3613067b46c41ecbc1d7}{00947}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWDCH\_3\ \ \ \ \ \ \ (ADC\_CFGR1\_AWD1CH\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373b490a8080d933fb8e0e77bd06d396}{00948}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWDCH\_4\ \ \ \ \ \ \ (ADC\_CFGR1\_AWD1CH\_4)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00949}00949\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00950}00950\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ ADC\_CFGR2\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f73124957abb109ed3bc1d8360aac3}{00951}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53371bbd6f4a55732ba953e91cb83e0c}{00952}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR2\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5821334c58af9ea7fa1205c1459f5a3a}{00953}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_CKMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8d90fdb7639030c0816d24f27cad4b}{00954}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR2\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8603cb9fe211cb7cda8b29049dcde908}{00955}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00957}00957\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd2fcfbed5ce42f548598253e2760be}{00958}}\ \textcolor{preprocessor}{\#define\ \ ADC\_CFGR2\_JITOFFDIV4\ \ \ (ADC\_CFGR2\_CKMODE\_1)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f696c99b9b4addf75b47035223e0d1}{00959}}\ \textcolor{preprocessor}{\#define\ \ ADC\_CFGR2\_JITOFFDIV2\ \ \ (ADC\_CFGR2\_CKMODE\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00961}00961\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_SMPR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8680bfe122defcd56b511bce04e1035}{00962}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d11cd6cdfa801c872dd0948b437d43b}{00963}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR\_SMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceac2124a2a41388f9f5e5c2c310a27e}{00964}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694f8b1e1e5410a1a60484f4857b8b2d}{00965}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57bf329f4bf7c460f3666ea37dc7221}{00966}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR\_SMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga046d9b1e209acb9e7152db85c8b7bcce}{00967}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR\_SMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00969}00969\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b01bfd0523da47456ba831cc68dc95}{00970}}\ \textcolor{preprocessor}{\#define\ \ ADC\_SMPR1\_SMPR\ \ \ \ \ \ \ \ \ (ADC\_SMPR\_SMP)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9cd8ff8dfaf9d4abd8151d213cae78}{00971}}\ \textcolor{preprocessor}{\#define\ \ ADC\_SMPR1\_SMPR\_0\ \ \ \ \ \ \ (ADC\_SMPR\_SMP\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f428f0a1aa53d93766479a36951db97}{00972}}\ \textcolor{preprocessor}{\#define\ \ ADC\_SMPR1\_SMPR\_1\ \ \ \ \ \ \ (ADC\_SMPR\_SMP\_1)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefffe59508c4f2748446371e9b791add}{00973}}\ \textcolor{preprocessor}{\#define\ \ ADC\_SMPR1\_SMPR\_2\ \ \ \ \ \ \ (ADC\_SMPR\_SMP\_2)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00975}00975\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_TR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff008dca1619ebb07b82861fb9003b02}{00976}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae8c5196727979bfdb50a35d4d18545}{00977}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{00978}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_LT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da7b993b06b77effba5f2f411b5eef9}{00979}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aae1040f7730eaa0e187e51564c8c1e}{00980}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa676b8632fc1481ea7eea37949d1f1}{00981}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2eab5c680ef57576cb899b7a3ea85be}{00982}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b491b417bf3c634fa457479cf60d04}{00983}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52262a8d95b8a14748dcc72b6ea96aaa}{00984}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3990d7c9b211b93d4bad5de08fa02c}{00985}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa104e1362b305a5ca7f4ef659ade3902}{00986}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_7\ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga928806f57017847b5e7339a0a5f12dd8}{00987}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d05c654d328d3707ed3e342a6bb2a09}{00988}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_9\ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed073de1c8c1750e2b7bf83f433add0}{00989}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_10\ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5af7fc08b67c8e7b4a783dfc0d8b64a}{00990}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_11\ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb876d83bea9a745b6dd32d9efc46d00}{00992}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa397c121d125dcbe3a686585064873b7}{00993}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ad1cfd78eff67df0be5c4925676819}{00994}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_HT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7810b13d98a10a6a0c0f42ec4d6c4f8}{00995}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75b052c1fa80b353a3e568d18f9bdf2}{00996}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a9d7a6c932a1161cae22bbd2c6345a}{00997}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83aede5882699c1a14de192a9c9e2ff2}{00998}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l00999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3273f19057accc4fa63f243c778f306a}{00999}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0aa4102b39935decbe2dc083e587c5}{01000}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a957eeed81169f2aa46d86bfd24e5a}{01001}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5b90376957036f86287ff09a5a7b91}{01002}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_7\ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9961fcd4c1edf4fd76e422d814872da0}{01003}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778c964be610134e2f6ce2c7b7165512}{01004}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_9\ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0460165b5a95af7ccadc8971ac7c5df8}{01005}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_10\ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf69af30215febb5942d58939fed114}{01006}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_11\ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01008}01008\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17fba2a9cb9dac07a81afc606a3c742a}{01009}}\ \textcolor{preprocessor}{\#define\ \ ADC\_TR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_TR1\_HT1)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256ca600edc7d15a8f5123730822667b}{01010}}\ \textcolor{preprocessor}{\#define\ \ ADC\_TR\_LT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_TR1\_LT1)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{01011}}\ \textcolor{preprocessor}{\#define\ \ ADC\_HTR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_TR1\_HT1)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{01012}}\ \textcolor{preprocessor}{\#define\ \ ADC\_LTR\_LT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_TR1\_LT1)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01013}01013\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01014}01014\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_CHSELR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d7d7277652dd4c2f070106dd993ee4}{01015}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b59d55fef67e80101e5c2a1772ec50d}{01016}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL\_Msk\ \ \ \ \ \ (0x7FFFFUL\ <<\ ADC\_CHSELR\_CHSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca21fba6d475be2101310ee709e3434}{01017}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL\ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2bb17ae180a315348377c1027e1e93c}{01018}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL18\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1c98512c1e24e5f71c5da63e304573}{01019}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL18\_Msk\ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8056645767f844ce037f2a45fdb54ca6}{01020}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL18\ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6b18ec9ebd4c9e95efd1a300f7c4cde}{01021}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL17\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b46d6cc9802bd5df7500709d562bc3d}{01022}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL17\_Msk\ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0461a534becec3c117d67abeb386b4}{01023}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL17\ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04830d32a93a58406b973870165d79ff}{01024}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL16\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91cd489db1657f1ae26345e3ebcaa162}{01025}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL16\_Msk\ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfc51c25f28841ceffb83ba992d07c5}{01026}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL16\ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478c951d01f1db2222c62298a4e4b00f}{01027}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f2987b60396f53ee2968a18fbfbf06}{01028}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL15\_Msk\ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab84928f30f310c5995fda17d09356caa}{01029}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL15\ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac594f5ffe6a55d45a0c2421c847f0b70}{01030}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f6c6ae7886562fb1ee5c74e5dcebcf}{01031}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL14\_Msk\ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5b84d83a703faf41021f5aed1b08d1f}{01032}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL14\ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9712cbe5717263afd082e605ad256d}{01033}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f05a1fce3fb5a476a3d6a1efa7e0f5}{01034}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL13\_Msk\ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9615a92dc5d719eda04efc0fbcc2274}{01035}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL13\ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa94fa077e46b5c294a27bc24a81dc94}{01036}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066545b519da65f4dee67b20ddd43bcd}{01037}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL12\_Msk\ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835b5a1068e5b4746a61a637831a6add}{01038}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL12\ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a96bfb55e4ac0b7b5fd512dc8c5c07}{01039}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad672dcfeb5d382e77dc94d280d77f2c3}{01040}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL11\_Msk\ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c74cdf4888bb431e36aa8f636c66e75}{01041}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL11\ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad5cb0ea5c509e683f24c444e3fe262a}{01042}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c09f86005172696eaeb796fcffd041}{01043}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL10\_Msk\ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6252eddc09ac86f0ba2fc34e9973b52}{01044}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL10\ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b8cbaabfdb773f7bc9b4385ca3133e}{01045}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab06703614fbccb72f2abc8a1a3d80647}{01046}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL9\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacfdf93021c4aa68f312f6f58c437091}{01047}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL9\ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae74deb460b9d900fb3d97d81d440a586}{01048}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148cef813445cc4506d6f89fb0409156}{01049}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL8\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e1d27f5eba18a59660d7b32611f068}{01050}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL8\ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253f2d8c6cd7523422e0ff35998b94c}{01051}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac566c041a57836d75b217dcf2466f5f8}{01052}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL7\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9b146cfe8e9ca180676f8e9af40b8b}{01053}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL7\ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496c3b47d45f280844cc9057a67f4a8f}{01054}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9627edf91b62eb894a5d713898aeb84b}{01055}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL6\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae}{01056}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL6\ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaf8620842807c83a2fc58b57dd1423}{01057}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c246993f940904e9c44cbdabba150e1}{01058}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL5\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bb861455b1d4bcfc419e7a5d76655ec}{01059}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL5\ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b81185c921897c7de18340cef3b91d}{01060}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2b66d105354c14511b62cb75fd8117}{01061}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL4\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae71a9b3ba55c541de0fd39ce647ba619}{01062}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL4\ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4033868b74b19544304e5f202e47972}{01063}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a4437436d6391d03ea0b46605164b5}{01064}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL3\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697a712147bfa61fd786ae5ce3ca2bfa}{01065}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL3\ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b5a6c1d562c5cdaa2560aba5af92c5}{01066}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d705d015fd20a8e5328ed49d6fcc355}{01067}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL2\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga828269a978a7bee65fc836de87b422d7}{01068}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL2\ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c351e86765207a289da47a7ba12261}{01069}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6189343dc80a0b0f88c27cbcd8188}{01070}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL1\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617214deca9d2d1fe358e7012de53b7}{01071}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL1\ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc468021a66564b9f9255c9a33fc46f3}{01072}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bfc56437a61398d433d775549c7d7e}{01073}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL0\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab167e83ae3042f3041d4da630d58ccc6}{01074}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL0\ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01076}01076\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_DR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{01077}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{01078}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{01079}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_DR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939e7a0780b9759e6c3f344553797101}{01080}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae696f0e147022ffcb55785e4fb7878}{01081}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc56241e0b3ab0798a981b14d3e302f}{01082}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab730b1087788f3ab18ec6145d84597d3}{01083}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0008UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f3f982a8420ece922b3f8684226307c}{01084}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0010UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6596f4834f2dd7e2604d4492135a4e3}{01085}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0020UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c27e67b6170a6873797fbf7e5c337fe}{01086}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0040UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0869cc00218b560ced2a4cf19770e5}{01087}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_7\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0080UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00d8950acc2211570da7c927ae77886b}{01088}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0100UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5ec727a1d5e3c082f49cead8dfac6aa}{01089}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_9\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0200UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2b611b9e68b09cf5a4f08cc0935b52}{01090}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_10\ \ \ \ \ \ \ \ \ \ \ \ (0x0400UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d8797443083b98d499e701de0c86ff}{01091}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_11\ \ \ \ \ \ \ \ \ \ \ \ (0x0800UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bfab758993417e28973d15df01d2186}{01092}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_12\ \ \ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8172b28fabb7022660cc1779da9547f0}{01093}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_13\ \ \ \ \ \ \ \ \ \ \ \ (0x2000UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae936291a38f1ecda447e0bf63c3a4e96}{01094}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_14\ \ \ \ \ \ \ \ \ \ \ \ (0x4000UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59822569482aa21059cbb6b706fb8c0}{01095}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_15\ \ \ \ \ \ \ \ \ \ \ \ (0x8000UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01097}01097\ \textcolor{comment}{/*************************\ \ ADC\ Common\ registers\ \ *****************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01098}01098\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f090284807523a73618d65e544615e0}{01099}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a1002ffadbdbd09104840b4300c63c9}{01100}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VREFEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{01101}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VREFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d249828559456628051dfb177da1a}{01102}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSEN\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8a6d7e4ca5663cbf6fb451279d7070}{01103}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_TSEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{01104}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_TSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cb3016a3acfed2d88b40124af68a459}{01106}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATEN\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba58395ea4e7d95827214a5463acb11}{01107}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VBATEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{01108}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATEN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VBATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01110}01110\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01111}01111\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01112}01112\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Controller\ Area\ Network\ (CAN\ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01113}01113\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01114}01114\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01116}01116\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_MCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcdd01eb82046959b22b3d254073c22}{01117}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_INRQ\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7afc4335014982a4cfac31de0cdbebc}{01118}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_INRQ\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_INRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}{01119}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_INRQ\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_INRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60009c948dbdf525fb2fc932d988c245}{01120}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_SLEEP\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4181676e5d50d29f09805be441efc9b}{01121}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_SLEEP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_SLEEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}{01122}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_SLEEP\ \ \ \ \ \ \ \ \ \ CAN\_MCR\_SLEEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80233affcdda60458e98647fe1416f85}{01123}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_TXFP\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1c0efc56b72fa75b6e25d773ada7d2}{01124}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_TXFP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_TXFP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}{01125}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_TXFP\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_TXFP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf728107056b7bc1dbab277967ad255bc}{01126}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_RFLM\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff5789ccbdf18976ec76ab44cd798e0}{01127}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_RFLM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_RFLM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}{01128}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_RFLM\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_RFLM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15d8c6ceddacbfdcfe732d9bcb0cd50}{01129}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_NART\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f03d5006b20e144bec0f3739345bc60}{01130}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_NART\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_NART\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}{01131}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_NART\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_NART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga191178a51ef5243b2ecf547aeb1d5eb9}{01132}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_AWUM\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a62120fa01d4bb366f02555ddd6a0d4}{01133}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_AWUM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_AWUM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}{01134}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_AWUM\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_AWUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc28c00c9766a53c2ba8c0d42feba92}{01135}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_ABOM\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5d923de1437f1c441b540c74c6ebd9}{01136}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_ABOM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_ABOM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}{01137}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_ABOM\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_ABOM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b15e96f1e4a0203c3974949c2e54a2}{01138}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_TTCM\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a53a37c946b05dbafc5b7392d5163a3}{01139}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_TTCM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_TTCM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}{01140}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_TTCM\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_TTCM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21598a34f72464c29fccedd71b51d519}{01141}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_RESET\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6c92ebbf496383e92f30301169b1b7}{01142}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_RESET\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}{01143}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_RESET\ \ \ \ \ \ \ \ \ \ CAN\_MCR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01145}01145\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_MSR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a392cb8353ef23ff078a068ad8cdf9}{01146}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_INAK\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65998a2ace7015bb67d9a4a64e4fba5}{01147}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_INAK\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_INAK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}{01148}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_INAK\ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_INAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c0590f11b2b5fb894a60a9700567c}{01149}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SLAK\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81eeee3e575f4bd0cf494ad946b11a90}{01150}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SLAK\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_SLAK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}{01151}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SLAK\ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_SLAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff8b9d234d0cd377443d4cc21ccd663}{01152}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_ERRI\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a189bb7f091383b4cbc858f14cf1dbc}{01153}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_ERRI\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_ERRI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}{01154}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_ERRI\ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_ERRI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953a3a5616c5bff5392ff196772915d7}{01155}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_WKUI\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3ddd5d76a1f1e9af5926464efff245}{01156}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_WKUI\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_WKUI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}{01157}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_WKUI\ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_WKUI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5030b442fd7a20eb18897625d8d68078}{01158}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SLAKI\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5373a083dae43a5491e9bc91d9478dd5}{01159}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SLAKI\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_SLAKI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}{01160}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SLAKI\ \ \ \ \ \ \ \ \ \ CAN\_MSR\_SLAKI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3d01c4e4a870b78aca2a679d1936095}{01161}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_TXM\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef1d9966b0022bbbeef87229714ec59}{01162}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_TXM\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_TXM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}{01163}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_TXM\ \ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_TXM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e954c04ec46d198ac7e9b88f46e9a93}{01164}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_RXM\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eec1fe9e0ab8545330e597a28d9035d}{01165}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_RXM\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_RXM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}{01166}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_RXM\ \ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_RXM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7ede877266831078649ab791547ba3e}{01167}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SAMP\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092ef8e336f9e5bf5121d0a5c28606cb}{01168}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SAMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_SAMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}{01169}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SAMP\ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_SAMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4c2abade47710dcb184a0f406eaf85}{01170}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_RX\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453cbc8d18bbadf9be9ec9b7987f1dc4}{01171}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_RX\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_RX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}{01172}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01174}01174\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TSR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31d05fd93767905fa9bde4b5d6143d4}{01175}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d71df41ef791745448cbd0aaaad6e38}{01176}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_RQCP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}{01177}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP0\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_RQCP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83553d6d8a8baa6d29b9df2e97689281}{01178}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK0\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13bd0e217ec398f9ac7c605b03eaa566}{01179}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TXOK0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}{01180}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK0\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TXOK0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b96c96a75628fa3b50f792e68b2b27}{01181}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST0\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2ee6ceab2eab0f30a108d406855c7e}{01182}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_ALST0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}{01183}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST0\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_ALST0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52966440e5d87a89726c19d62645a27c}{01184}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR0\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58999cde45dd10f2f351be5cc8ec1a8b}{01185}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TERR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}{01186}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR0\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TERR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56679e8aea1650e19f2baf79b35be24f}{01187}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ0\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78f950ccfd5a5a906c03de00a311047}{01188}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_ABRQ0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}{01189}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ0\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_ABRQ0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd31c6bc75f595b504cc521280752259}{01190}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP1\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27fdee112d3e6e2b5f6bad6c9d95cb2b}{01191}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_RQCP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}{01192}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP1\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_RQCP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf7c2bb1371409780b6aa677d30505d}{01193}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK1\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d08d43b83ebfa8f93c1ac842ccb1e31}{01194}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TXOK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}{01195}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK1\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TXOK1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3647d7d831be09723b38baaf9011fe0}{01196}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST1\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffcef1919cf06d2874bff8879d69c23}{01197}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_ALST1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}{01198}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST1\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_ALST1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c91415cb60af76367c9c03ddb9d1791}{01199}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR1\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd5d4653c34defa63b29c42292358dd}{01200}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TERR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}{01201}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR1\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TERR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2254de573340c2b341cecb12bb6ead4e}{01202}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ1\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca8d9c91c9b53a361a07cea552fe847}{01203}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_ABRQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}{01204}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ1\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_ABRQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32ff69b06375749e0a00c17c010f1fe}{01205}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP2\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8137af39f29d789c1794527149da1e70}{01206}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_RQCP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}{01207}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP2\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_RQCP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1c09375222011c0dba1bdb1cf56fd2}{01208}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK2\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26c50058879d92619cbc4bef2e9d492}{01209}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TXOK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}{01210}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK2\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TXOK2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga435fe7e72dd93d43d2a3f1bd89a89c44}{01211}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST2\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a24da79f81578dafc2126d5f731d4a}{01212}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_ALST2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}{01213}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST2\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_ALST2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b204977a683ed30b391720352e3260}{01214}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR2\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1cf1551625e3972c4942983a394acc}{01215}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TERR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}{01216}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR2\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TERR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad0f8e1da30d1f2b0c6713ae0cc2793}{01217}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ2\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba8518081068f7375284a1e07873417}{01218}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_ABRQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}{01219}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ2\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_ABRQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca63bcf7a21cf13d7fcd42d49ee2a59f}{01220}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_CODE\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9f007576f8a12578052bdbd224681}{01221}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_CODE\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ CAN\_TSR\_CODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}{01222}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_CODE\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_CODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4348cbdeed004189582a35db2ff12d74}{01224}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635aef2e8090ae256c1251a3a1736965}{01225}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ CAN\_TSR\_TME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}{01226}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME\ \ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b566e4628d2f032e393c1b86748f2c}{01227}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME0\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440056199033e966155a795be606acdc}{01228}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TME0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}{01229}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME0\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TME0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad799e75ed3dad61e73e34781df0f87f2}{01230}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME1\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fa95bef47ce6b3631b924d25556454}{01231}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TME1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}{01232}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME1\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TME1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1884d523a48ffedf27bb137b34ac6c78}{01233}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME2\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4977ccde238489d3291b2fe91434c713}{01234}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TME2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}{01235}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME2\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TME2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702291f34c1368501b753d7af3d553fe}{01237}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd34530d99bc8ff61a5e6ce04caf7d67}{01238}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ CAN\_TSR\_LOW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}{01239}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW\ \ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_LOW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4490d8d7d5ccfdf3200cf4be7d6641}{01240}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW0\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae04ec8ef32d4f5aa583628114cb54e}{01241}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_LOW0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}{01242}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW0\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_LOW0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb85fb2c45304df1a329b7d2320c511}{01243}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW1\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5f0c70b09a3395c07d6b2287210b7d}{01244}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_LOW1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}{01245}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW1\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_LOW1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822557268b20255c2be98727a357202}{01246}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW2\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987f19b94125300653186bb50bb43ca6}{01247}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_LOW2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}{01248}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW2\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_LOW2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01250}01250\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RF0R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab868d2c9f9b9e52d7d3b3e8227b8e862}{01251}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FMP0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74fc3f4e266805779daf7f69194bd97}{01252}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FMP0\_Msk\ \ \ \ \ \ (0x3UL\ <<\ CAN\_RF0R\_FMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}{01253}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FMP0\ \ \ \ \ \ \ \ \ \ CAN\_RF0R\_FMP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab168d7bfdd89ac5e7654804ff6c16d3}{01254}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FULL0\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27305e8a2d6f381b6d0ff05d6d0c74ba}{01255}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FULL0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_RF0R\_FULL0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}{01256}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FULL0\ \ \ \ \ \ \ \ \ CAN\_RF0R\_FULL0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0aad54077e9896ec6f7599d126e54e1}{01257}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FOVR0\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0699f23293ca0bc417c7c1a343f53ba}{01258}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FOVR0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_RF0R\_FOVR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}{01259}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FOVR0\ \ \ \ \ \ \ \ \ CAN\_RF0R\_FOVR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e432559ee49ae55397f529f199ad0}{01260}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_RFOM0\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c768b2f6a6c8b8b434991528110467}{01261}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_RFOM0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_RF0R\_RFOM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}{01262}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_RFOM0\ \ \ \ \ \ \ \ \ CAN\_RF0R\_RFOM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01264}01264\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RF1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00fcf8bdc5087d5ff6d55c5206b346f3}{01265}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FMP1\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b08002573d35c943f136ab6c667f363}{01266}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FMP1\_Msk\ \ \ \ \ \ (0x3UL\ <<\ CAN\_RF1R\_FMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}{01267}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FMP1\ \ \ \ \ \ \ \ \ \ CAN\_RF1R\_FMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc6bab0544e01fcd1bcf0487139f729e}{01268}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FULL1\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac244ab1c525913bfcc3d03b9ab06f}{01269}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FULL1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_RF1R\_FULL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}{01270}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FULL1\ \ \ \ \ \ \ \ \ CAN\_RF1R\_FULL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9faad05fc13813a198405bb5f064fb05}{01271}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FOVR1\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee8c5b572eb85447912dcbc62aac97c}{01272}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FOVR1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_RF1R\_FOVR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}{01273}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FOVR1\ \ \ \ \ \ \ \ \ CAN\_RF1R\_FOVR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2e95cc6d93830acc8669871fff26939}{01274}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_RFOM1\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec98a01deaf5464a0ba9052a028bf483}{01275}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_RFOM1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_RF1R\_RFOM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}{01276}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_RFOM1\ \ \ \ \ \ \ \ \ CAN\_RF1R\_RFOM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01278}01278\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ CAN\_IER\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8fc846d9892de7b30d31bdf6b54edb}{01279}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_TMEIE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38696874c8fbbd05b6413ac11746d6b}{01280}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_TMEIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_TMEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}{01281}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_TMEIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_TMEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3325defd7e318b63baa1f78b50394280}{01282}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FMPIE0\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6885c5945dc4db64d46aa83bd8367e83}{01283}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FMPIE0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_FMPIE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}{01284}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FMPIE0\ \ \ \ \ \ \ \ \ CAN\_IER\_FMPIE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411ce03315531b3f90698b7e9224b93a}{01285}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FFIE0\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885a2f34117d17dfb78fb78fb18b7a7}{01286}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FFIE0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_FFIE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}{01287}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FFIE0\ \ \ \ \ \ \ \ \ \ CAN\_IER\_FFIE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cded06b69c3ab261928a1b48ece5f9}{01288}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FOVIE0\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859520258dfc8c61eca8da04ff180f9}{01289}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FOVIE0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_FOVIE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}{01290}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FOVIE0\ \ \ \ \ \ \ \ \ CAN\_IER\_FOVIE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b904e14bd25a2d2e155364c2ebb5c7e}{01291}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FMPIE1\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66a68cb8bc52e699f9d83673515c3b9}{01292}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FMPIE1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_FMPIE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}{01293}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FMPIE1\ \ \ \ \ \ \ \ \ CAN\_IER\_FMPIE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0c5e16c335ad2459a1726d123b8f720}{01294}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FFIE1\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cba05b98222a9ce8bf5b5804c78ead}{01295}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FFIE1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_FFIE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}{01296}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FFIE1\ \ \ \ \ \ \ \ \ \ CAN\_IER\_FFIE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga210db948ed64aa24bc8176041966f934}{01297}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FOVIE1\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0256723529d4c2adf64c0f5b6da56e7a}{01298}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FOVIE1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_FOVIE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}{01299}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FOVIE1\ \ \ \ \ \ \ \ \ CAN\_IER\_FOVIE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed2cabb36a1f1b250a8d344896b1c9c}{01300}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EWGIE\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15046ca7a384201773a9dfeb03deabc}{01301}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EWGIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_EWGIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}{01302}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EWGIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_EWGIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f52eb0782253e0623c7bdd27823743}{01303}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EPVIE\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababf833052c2a6ffbd6ce2aa5960a61b}{01304}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EPVIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_EPVIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}{01305}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EPVIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_EPVIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa110152ba07d311efc4c513a0e39eb4}{01306}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_BOFIE\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748f02d794157dc9684f6c15096d4e75}{01307}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_BOFIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_BOFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}{01308}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_BOFIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_BOFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccd7e2e333c2dae013674b5bac0ecbc}{01309}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_LECIE\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f61a3f7ef21600969ef0c936e255c}{01310}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_LECIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_LECIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}{01311}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_LECIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_LECIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a98a5d7ea27cfd207b83364fb3b8e2}{01312}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_ERRIE\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df7133242e3ff1636bb946649faa8d0}{01313}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_ERRIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}{01314}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_ERRIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf233f7c7c686ed81c4bc295143eb3a4b}{01315}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_WKUIE\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga181d122c65769851c2cc82f4bd764d80}{01316}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_WKUIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_WKUIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}{01317}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_WKUIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_WKUIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7b49f18204d00911b39f940b63e0f3}{01318}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_SLKIE\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34b93be0df4cfdaad8dbb99f4fa1bc7}{01319}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_SLKIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_SLKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}{01320}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_SLKIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_SLKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01322}01322\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ CAN\_ESR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecadeaf7d9cadf19529cab6314ccc5e6}{01323}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_EWGF\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace0e3b331bea3a3f35a3bdf88a40b86}{01324}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_EWGF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_ESR\_EWGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}{01325}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_EWGF\ \ \ \ \ \ \ \ \ \ \ CAN\_ESR\_EWGF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c53494946cb6ee312e947da2e4329b6}{01326}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_EPVF\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80e2d629b9aaf329dee50e9e4ee4a3e}{01327}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_EPVF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_ESR\_EPVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}{01328}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_EPVF\ \ \ \ \ \ \ \ \ \ \ CAN\_ESR\_EPVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe022d4e68fb0eca8278904fcfe3c783}{01329}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_BOFF\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6607245f6b97f83691b9f9d9a3cf592}{01330}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_BOFF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_ESR\_BOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}{01331}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_BOFF\ \ \ \ \ \ \ \ \ \ \ CAN\_ESR\_BOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2dfedaf48ce2f4787afd43cad691bf}{01333}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_LEC\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88ad0a905fbbe60fa2900f2cec42f5c}{01334}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_LEC\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ CAN\_ESR\_LEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}{01335}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_LEC\ \ \ \ \ \ \ \ \ \ \ \ CAN\_ESR\_LEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}{01336}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_LEC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_ESR\_LEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}{01337}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_LEC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CAN\_ESR\_LEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}{01338}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_LEC\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ CAN\_ESR\_LEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fde56e8a41fc98f69d84636121a361}{01340}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_TEC\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c7759712292904bf0d15c2d968bbad}{01341}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_TEC\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ CAN\_ESR\_TEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}{01342}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_TEC\ \ \ \ \ \ \ \ \ \ \ \ CAN\_ESR\_TEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804f28bce21721cd4e9fcabf772f0f9d}{01343}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_REC\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0143dc7eea1099168ef7fef24192949e}{01344}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_REC\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ CAN\_ESR\_REC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}{01345}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_REC\ \ \ \ \ \ \ \ \ \ \ \ CAN\_ESR\_REC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01347}01347\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_BTR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a0f2dc6767c5297f2f3475fdea8bef}{01348}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_BRP\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530ac34faa377b770d56624f009934d}{01349}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_BRP\_Msk\ \ \ \ \ \ \ \ (0x3FFUL\ <<\ CAN\_BTR\_BRP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}{01350}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_BRP\ \ \ \ \ \ \ \ \ \ \ \ CAN\_BTR\_BRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e3a010662ce93bd9e67f340bd2646}{01351}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97266c03c918c7ff4a0d90b9f80b4f2}{01352}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ CAN\_BTR\_TS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}{01353}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\ \ \ \ \ \ \ \ \ \ \ \ CAN\_BTR\_TS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164ffd2240a76982894ce41143a12d82}{01354}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_BTR\_TS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4365204ebb29eb5595027a4ee9c5f0d}{01355}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CAN\_BTR\_TS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43dc43f11ee173cf07f77aa6e41f1275}{01356}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ CAN\_BTR\_TS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5cd639329fe3eef8cde846247a4be9}{01357}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ CAN\_BTR\_TS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e236530969bf1f520e8e0dd7b7e79}{01358}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS2\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c657a3c97363915a9d739defa0f516}{01359}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS2\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ CAN\_BTR\_TS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}{01360}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS2\ \ \ \ \ \ \ \ \ \ \ \ CAN\_BTR\_TS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee307fe50e8d3cfdc9513da803808880}{01361}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS2\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_BTR\_TS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33265730e1d25198d9fb4347bdce8019}{01362}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS2\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CAN\_BTR\_TS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4720d91283fc1fc74c1f0baaa8a3da}{01363}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS2\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ CAN\_BTR\_TS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc4270d185b17bd0ce09ebb14c30121}{01364}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SJW\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf7f2fb84354e7e4756bdc25569d6cc}{01365}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SJW\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ CAN\_BTR\_SJW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}{01366}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SJW\ \ \ \ \ \ \ \ \ \ \ \ CAN\_BTR\_SJW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae9e8258ef5c241733f6d58eb2a4e4}{01367}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SJW\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_BTR\_SJW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8178f0abe0f854f4503ded1ad1adb531}{01368}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SJW\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CAN\_BTR\_SJW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6dac3caae5bf3f69716d7417e920d7}{01369}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_LBKM\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a82ff55c8008f4c0a1e16c0492d6c}{01370}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_LBKM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_BTR\_LBKM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}{01371}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_LBKM\ \ \ \ \ \ \ \ \ \ \ CAN\_BTR\_LBKM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac19407ed54b60ae709840db37855a0a4}{01372}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SILM\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7f4e5e22b9959994c790ac9c7f03d3}{01373}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SILM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_BTR\_SILM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01374}01374\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SILM\ \ \ \ \ \ \ \ \ \ \ CAN\_BTR\_SILM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01377}01377\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ CAN\_TI0R\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255ce6dd558937c9b33efa43d01b7029}{01378}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_TXRQ\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53cf2d76df5b85e7363ca6fb45e71c4a}{01379}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_TXRQ\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI0R\_TXRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}{01380}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_TXRQ\ \ \ \ \ \ \ \ \ \ CAN\_TI0R\_TXRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b5217c83959ca007cb09ba59f1c182}{01381}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_RTR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab713759c47fadc25119dd265c413f771}{01382}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_RTR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI0R\_RTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}{01383}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_RTR\ \ \ \ \ \ \ \ \ \ \ CAN\_TI0R\_RTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b3ea5dc6c4d2f6d3925debfc2ba267}{01384}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_IDE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080d97de6d25618d06b2d0a453c692b6}{01385}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_IDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI0R\_IDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}{01386}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_IDE\ \ \ \ \ \ \ \ \ \ \ CAN\_TI0R\_IDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e738c64e396face3bbc9c5011e6b0e}{01387}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_EXID\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138165e39efac11d31381e1d7c72bfa}{01388}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_EXID\_Msk\ \ \ \ \ \ (0x3FFFFUL\ <<\ CAN\_TI0R\_EXID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}{01389}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_EXID\ \ \ \ \ \ \ \ \ \ CAN\_TI0R\_EXID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e827ddbaa36f5651329cc61375221f}{01390}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_STID\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b180d9e1ecf00b104d18670496a8db}{01391}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_STID\_Msk\ \ \ \ \ \ (0x7FFUL\ <<\ CAN\_TI0R\_STID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}{01392}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_STID\ \ \ \ \ \ \ \ \ \ CAN\_TI0R\_STID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01394}01394\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ CAN\_TDT0R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba7824b92498610f685f712c1075702}{01395}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_DLC\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a3a47edaaf175482a18feccbce3a61}{01396}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_DLC\_Msk\ \ \ \ \ \ (0xFUL\ <<\ CAN\_TDT0R\_DLC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}{01397}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_DLC\ \ \ \ \ \ \ \ \ \ CAN\_TDT0R\_DLC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac770efaeca5e93c9dbde1fa508ab79aa}{01398}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_TGT\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394785c0a3d16b48d7bbcc524d2821a3}{01399}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_TGT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TDT0R\_TGT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}{01400}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_TGT\ \ \ \ \ \ \ \ \ \ CAN\_TDT0R\_TGT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ffd9f8d93bb7f96dfc8f2b202986ec5}{01401}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_TIME\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544adf091e79aa36d9d7a6e47bafcb41}{01402}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_TIME\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ CAN\_TDT0R\_TIME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}{01403}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_TIME\ \ \ \ \ \ \ \ \ CAN\_TDT0R\_TIME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01405}01405\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ CAN\_TDL0R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2dfd1e20e5283d40302140066d527d3}{01406}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA0\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21c0f147ab22439d7677e400651302c4}{01407}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA0\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL0R\_DATA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}{01408}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA0\ \ \ \ \ \ \ \ CAN\_TDL0R\_DATA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebdc896d4816e5d5eee1c1700c7fb25}{01409}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b879d3e573023038e211ea211ae9f}{01410}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA1\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL0R\_DATA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}{01411}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA1\ \ \ \ \ \ \ \ CAN\_TDL0R\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46a5808e83c8ce1c6c2da8c3ee2898d}{01412}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA2\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcc788dc5db08c074c7026e60d3af7cb}{01413}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA2\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL0R\_DATA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}{01414}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA2\ \ \ \ \ \ \ \ CAN\_TDL0R\_DATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d8189fd904326f4be09972047fda59}{01415}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c6f20d550a56c15fe265a75105255}{01416}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA3\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL0R\_DATA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}{01417}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA3\ \ \ \ \ \ \ \ CAN\_TDL0R\_DATA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01419}01419\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ CAN\_TDH0R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67239c62f07e5a4d0f348f9595d4fb0e}{01420}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA4\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2389e6393c4c90eac09ecadd67e77203}{01421}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA4\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH0R\_DATA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}{01422}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA4\ \ \ \ \ \ \ \ CAN\_TDH0R\_DATA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac19fa11ce4c6d4c00690d453a3b42354}{01423}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA5\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa64cd95a54957ee402f9edbd62411}{01424}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA5\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH0R\_DATA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}{01425}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA5\ \ \ \ \ \ \ \ CAN\_TDH0R\_DATA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b1609d2ed4f6b59e9b175e022123b5}{01426}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA6\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80deb2e84b16aa300ba4b6dad03ced70}{01427}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA6\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH0R\_DATA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}{01428}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA6\ \ \ \ \ \ \ \ CAN\_TDH0R\_DATA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed76c2a3e8d2946eeed952bb2ff20e94}{01429}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA7\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14d21df0b2b694450b769b900c1161e}{01430}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA7\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH0R\_DATA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}{01431}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA7\ \ \ \ \ \ \ \ CAN\_TDH0R\_DATA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01433}01433\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TI1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab1e199d262fd92f1702125a8e8f5b49}{01434}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_TXRQ\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f8f9283cb55ff6427db96afb6ad799}{01435}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_TXRQ\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI1R\_TXRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}{01436}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_TXRQ\ \ \ \ \ \ \ \ \ \ CAN\_TI1R\_TXRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a4cc56a2487c645c3b318bfba5e8ca}{01437}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_RTR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f27bd0f65fe4d7afe69a92c28bef94e}{01438}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_RTR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI1R\_RTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}{01439}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_RTR\ \ \ \ \ \ \ \ \ \ \ CAN\_TI1R\_RTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga176b1ffea4ad6af7a07044e30d9a210e}{01440}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_IDE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f905ac8ef34db338cd9b9e94ea7216}{01441}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_IDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI1R\_IDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}{01442}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_IDE\ \ \ \ \ \ \ \ \ \ \ CAN\_TI1R\_IDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab927997e1cb30013ce0c58a974a1ea55}{01443}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_EXID\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba8b24afd72b47c403129c09a6f295f}{01444}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_EXID\_Msk\ \ \ \ \ \ (0x3FFFFUL\ <<\ CAN\_TI1R\_EXID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}{01445}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_EXID\ \ \ \ \ \ \ \ \ \ CAN\_TI1R\_EXID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5e1691eb28536f2773609a195e4cbf}{01446}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_STID\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb9bb620f8051f9059d78eb2fd09cd9}{01447}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_STID\_Msk\ \ \ \ \ \ (0x7FFUL\ <<\ CAN\_TI1R\_STID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}{01448}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_STID\ \ \ \ \ \ \ \ \ \ CAN\_TI1R\_STID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01450}01450\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TDT1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b088fcd5a224ff04b87ca90fe4ad93a}{01451}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_DLC\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb2a08e7abfd8105acee53c2fe6957}{01452}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_DLC\_Msk\ \ \ \ \ \ (0xFUL\ <<\ CAN\_TDT1R\_DLC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}{01453}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_DLC\ \ \ \ \ \ \ \ \ \ CAN\_TDT1R\_DLC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17aa4d8323302bc493c93d38be34b60}{01454}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_TGT\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36274682f7c568c18db742816468f08d}{01455}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_TGT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TDT1R\_TGT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}{01456}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_TGT\ \ \ \ \ \ \ \ \ \ CAN\_TDT1R\_TGT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37df5b75c3aedc37c37f308d32b178b6}{01457}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_TIME\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a341aceed7cefa4f144685b047b5aa}{01458}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_TIME\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ CAN\_TDT1R\_TIME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}{01459}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_TIME\ \ \ \ \ \ \ \ \ CAN\_TDT1R\_TIME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01461}01461\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TDL1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a9794992e11c29ba12088b41a9215cd}{01462}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA0\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16520ea88ace96a458b0818d3e4d5cf2}{01463}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA0\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL1R\_DATA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}{01464}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA0\ \ \ \ \ \ \ \ CAN\_TDL1R\_DATA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15870798808b9bf8e3b389d99f8205bd}{01465}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d121d05d7faac3231ab8b0cc3fd4e2}{01466}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA1\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL1R\_DATA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}{01467}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA1\ \ \ \ \ \ \ \ CAN\_TDL1R\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga822b0dd09688ddb0241506b3657d3e76}{01468}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA2\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06359cf64606bd479a4a5e074c5e70ac}{01469}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA2\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL1R\_DATA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}{01470}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA2\ \ \ \ \ \ \ \ CAN\_TDL1R\_DATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26002007d5645d59e1de29fecb91c906}{01471}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d98be9066ebe1cf701052043be89bc}{01472}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA3\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL1R\_DATA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}{01473}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA3\ \ \ \ \ \ \ \ CAN\_TDL1R\_DATA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01475}01475\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TDH1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4acd3f2aaf9f8a62bc486733feb4fba8}{01476}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA4\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d94c7419786e7bba7ec0a1b35395cb}{01477}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA4\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH1R\_DATA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}{01478}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA4\ \ \ \ \ \ \ \ CAN\_TDH1R\_DATA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2050d91710f0b977d984e164067f9f}{01479}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA5\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa946d8a10e5f952a5c4eda78228042af}{01480}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA5\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH1R\_DATA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}{01481}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA5\ \ \ \ \ \ \ \ CAN\_TDH1R\_DATA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3a0e5d886a7db9accd6e2d1316174f}{01482}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA6\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0a58abbdfa5e21213dbc2f82935250}{01483}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA6\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH1R\_DATA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}{01484}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA6\ \ \ \ \ \ \ \ CAN\_TDH1R\_DATA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae01db20e595c85191c3abd91a1f74717}{01485}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA7\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625d5b8e464b8dfc789e4191f55444cf}{01486}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA7\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH1R\_DATA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}{01487}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA7\ \ \ \ \ \ \ \ CAN\_TDH1R\_DATA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01489}01489\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TI2R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa18e2cbbb88117b1b6272c0c1ffea4}{01490}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_TXRQ\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f8681c59cc25db5a1089ecfc20a2ce}{01491}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_TXRQ\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI2R\_TXRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}{01492}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_TXRQ\ \ \ \ \ \ \ \ \ \ CAN\_TI2R\_TXRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8d95e007f7ca50f787eac4e08aa1e}{01493}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_RTR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe417e434f32c25426c52b68fb763c9f}{01494}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_RTR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI2R\_RTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}{01495}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_RTR\ \ \ \ \ \ \ \ \ \ \ CAN\_TI2R\_RTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade77331f4ecfa76912b1a1b439583b61}{01496}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_IDE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5048adf1f603ea5d5170f3f9bcb92b4}{01497}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_IDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI2R\_IDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}{01498}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_IDE\ \ \ \ \ \ \ \ \ \ \ CAN\_TI2R\_IDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd2af643048de0df22426f9066d19223}{01499}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_EXID\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade10da0694545f61f922cc3679f719d1}{01500}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_EXID\_Msk\ \ \ \ \ \ (0x3FFFFUL\ <<\ CAN\_TI2R\_EXID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}{01501}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_EXID\ \ \ \ \ \ \ \ \ \ CAN\_TI2R\_EXID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa5a1ec336dd0151f1027aa25379708}{01502}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_STID\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78165cdc898ec9184cf14df3d1940a46}{01503}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_STID\_Msk\ \ \ \ \ \ (0x7FFUL\ <<\ CAN\_TI2R\_STID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}{01504}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_STID\ \ \ \ \ \ \ \ \ \ CAN\_TI2R\_STID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01506}01506\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TDT2R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45143135ab0f9c01d85cca11d7949b26}{01507}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_DLC\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e75710f89ae715962fd2e2c5465edb}{01508}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_DLC\_Msk\ \ \ \ \ \ (0xFUL\ <<\ CAN\_TDT2R\_DLC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}{01509}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_DLC\ \ \ \ \ \ \ \ \ \ CAN\_TDT2R\_DLC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e5a3e9a2526007920e8a255b7e1c3a}{01510}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_TGT\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d388232664bf958d0396c19e39c815}{01511}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_TGT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TDT2R\_TGT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}{01512}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_TGT\ \ \ \ \ \ \ \ \ \ CAN\_TDT2R\_TGT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceba646b9f79f648862f0ec8cf1e6a85}{01513}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_TIME\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9585327a9b756069b9a3ee0727e35f19}{01514}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_TIME\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ CAN\_TDT2R\_TIME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}{01515}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_TIME\ \ \ \ \ \ \ \ \ CAN\_TDT2R\_TIME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01517}01517\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TDL2R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9d0286857aaf4744cae03ce9379b74}{01518}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA0\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d44c13085429bc76007fa3aff31964}{01519}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA0\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL2R\_DATA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}{01520}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA0\ \ \ \ \ \ \ \ CAN\_TDL2R\_DATA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e2da210f0a94f67e20d4c6179034c6}{01521}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e6c39a9c27791be19e6cde5f8c45c7}{01522}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA1\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL2R\_DATA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}{01523}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA1\ \ \ \ \ \ \ \ CAN\_TDL2R\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7a1f37d86fae4a8efd1beb1322a4de}{01524}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA2\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dae494d814d7c4c5785066ffc203f11}{01525}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA2\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL2R\_DATA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}{01526}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA2\ \ \ \ \ \ \ \ CAN\_TDL2R\_DATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b77eb2ec1d44ecd49eae21f5d238a32}{01527}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9551d67aa378b224e317e4f298ccd195}{01528}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA3\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL2R\_DATA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}{01529}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA3\ \ \ \ \ \ \ \ CAN\_TDL2R\_DATA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01531}01531\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TDH2R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61800b82cf4fd9229d91e7f9e3ac7158}{01532}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA4\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae061c8ed2699c7a7be546e5825946c60}{01533}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA4\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH2R\_DATA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}{01534}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA4\ \ \ \ \ \ \ \ CAN\_TDH2R\_DATA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd401f60132154e0d004d262ba48e862}{01535}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA5\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ace2c6eb67c621bf571e285b76b007}{01536}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA5\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH2R\_DATA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}{01537}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA5\ \ \ \ \ \ \ \ CAN\_TDH2R\_DATA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf512e0c618635a2b56048d1712930843}{01538}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA6\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga621fec630f1758b3f11a2e52e62fa970}{01539}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA6\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH2R\_DATA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}{01540}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA6\ \ \ \ \ \ \ \ CAN\_TDH2R\_DATA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57346e5378ab4dbab77f4f84d5a1e780}{01541}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA7\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62fccda69811932555a125bce78606}{01542}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA7\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH2R\_DATA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}{01543}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA7\ \ \ \ \ \ \ \ CAN\_TDH2R\_DATA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01545}01545\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RI0R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1534235598ebdacd295d6e248ca1732f}{01546}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_RTR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833387b84a95443455bffb4a6390b7b9}{01547}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_RTR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_RI0R\_RTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}{01548}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_RTR\ \ \ \ \ \ \ \ \ \ \ CAN\_RI0R\_RTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f9c6a0d27ac2f4c05fa3d0f6aab88b}{01549}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_IDE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f4b044d79d1e751d54a604b637c26c}{01550}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_IDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_RI0R\_IDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}{01551}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_IDE\ \ \ \ \ \ \ \ \ \ \ CAN\_RI0R\_IDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782a6732674fa4ee7b2581709d2a45b7}{01552}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_EXID\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf95ca68eadd026273958ef22678dc37}{01553}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_EXID\_Msk\ \ \ \ \ \ (0x3FFFFUL\ <<\ CAN\_RI0R\_EXID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}{01554}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_EXID\ \ \ \ \ \ \ \ \ \ CAN\_RI0R\_EXID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac72774c622ac99f08cc1f7e2814be168}{01555}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_STID\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a63ecf925c0930d317bdbf439e9486}{01556}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_STID\_Msk\ \ \ \ \ \ (0x7FFUL\ <<\ CAN\_RI0R\_STID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}{01557}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_STID\ \ \ \ \ \ \ \ \ \ CAN\_RI0R\_STID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01559}01559\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RDT0R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb714f10d7dba636a67e79c0473dbf9}{01560}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_DLC\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace43bd7d7388fd3cf4c33142d62ef541}{01561}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_DLC\_Msk\ \ \ \ \ \ (0xFUL\ <<\ CAN\_RDT0R\_DLC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}{01562}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_DLC\ \ \ \ \ \ \ \ \ \ CAN\_RDT0R\_DLC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6076b1e14b5a81a0a25e4e8973a28477}{01563}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_FMI\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bafb8a31e8370f9d068a1acfe30e222}{01564}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_FMI\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ CAN\_RDT0R\_FMI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}{01565}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_FMI\ \ \ \ \ \ \ \ \ \ CAN\_RDT0R\_FMI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d89e7d66e3f4c953cbaeb271a30ada}{01566}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_TIME\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf8581ecb0c6b9bf464155b93f1003a}{01567}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_TIME\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ CAN\_RDT0R\_TIME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}{01568}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_TIME\ \ \ \ \ \ \ \ \ CAN\_RDT0R\_TIME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01570}01570\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RDL0R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd7172931b3e1d8cf3daba5edfdd42c4}{01571}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA0\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f91b45288700ef7858e998d598ea21}{01572}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA0\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL0R\_DATA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}{01573}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA0\ \ \ \ \ \ \ \ CAN\_RDL0R\_DATA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab942d411c058da0f504d49adabdf7f11}{01574}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f144804d9b849f9bf589f9d0d53b4c}{01575}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA1\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL0R\_DATA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}{01576}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA1\ \ \ \ \ \ \ \ CAN\_RDL0R\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe0336c208a9884936f3527688c349de}{01577}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA2\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e00e47c6f9bab7a6602af43e7d9d4d}{01578}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA2\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL0R\_DATA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}{01579}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA2\ \ \ \ \ \ \ \ CAN\_RDL0R\_DATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga839a3d98930a4ab823b30dc7ac805e9a}{01580}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b46bd6794046d7c70d8db43a5c5524}{01581}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA3\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL0R\_DATA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}{01582}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA3\ \ \ \ \ \ \ \ CAN\_RDL0R\_DATA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01584}01584\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RDH0R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb8238c1f77ff904290afdc572b31bc}{01585}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA4\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043ce7187baa93bc909445ec56a283b1}{01586}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA4\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH0R\_DATA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}{01587}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA4\ \ \ \ \ \ \ \ CAN\_RDH0R\_DATA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeef959f9d8913e402c9a08f964da52f}{01588}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA5\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a76bc6ca34c282e8d5e6d80de4d2ae6}{01589}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA5\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH0R\_DATA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}{01590}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA5\ \ \ \ \ \ \ \ CAN\_RDH0R\_DATA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e54ca30453b2103004ca2b87da2e052}{01591}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA6\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6c132f074602725c9d14d4a66826c}{01592}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA6\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH0R\_DATA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}{01593}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA6\ \ \ \ \ \ \ \ CAN\_RDH0R\_DATA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga676e501253a8d78d74a13f9dbc87d222}{01594}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA7\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167fa92520367130afbb5e929ff8b542}{01595}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA7\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH0R\_DATA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}{01596}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA7\ \ \ \ \ \ \ \ CAN\_RDH0R\_DATA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01598}01598\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RI1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga726ed3ef9d26e53ea346a23731e0e967}{01599}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_RTR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9658541637a4332c1ccf67b34a8fb9}{01600}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_RTR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_RI1R\_RTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}{01601}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_RTR\ \ \ \ \ \ \ \ \ \ \ CAN\_RI1R\_RTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0367ce97761605b4cdc45b529f791417}{01602}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_IDE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b6e874a467bca60ef46e3ffb30f098}{01603}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_IDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_RI1R\_IDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}{01604}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_IDE\ \ \ \ \ \ \ \ \ \ \ CAN\_RI1R\_IDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd36dce59fa984a072c332c0fae7a29a}{01605}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_EXID\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8b1261a02cdc318caab37e7cff0f5f}{01606}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_EXID\_Msk\ \ \ \ \ \ (0x3FFFFUL\ <<\ CAN\_RI1R\_EXID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}{01607}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_EXID\ \ \ \ \ \ \ \ \ \ CAN\_RI1R\_EXID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7488f084446b0c0907a5f4851f48d38c}{01608}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_STID\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4d8511b43ff7f56e18c15c6b260e0}{01609}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_STID\_Msk\ \ \ \ \ \ (0x7FFUL\ <<\ CAN\_RI1R\_STID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}{01610}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_STID\ \ \ \ \ \ \ \ \ \ CAN\_RI1R\_STID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01612}01612\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RDT1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2e0b7a55b05caab1a213c35742696a6}{01613}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_DLC\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d633807f57ecc34d45c20e704a330}{01614}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_DLC\_Msk\ \ \ \ \ \ (0xFUL\ <<\ CAN\_RDT1R\_DLC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}{01615}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_DLC\ \ \ \ \ \ \ \ \ \ CAN\_RDT1R\_DLC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga683fd9390aff2459ef66760d02f7f654}{01616}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_FMI\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ca9a71d5f237de7e4d758b2b5850b5}{01617}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_FMI\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ CAN\_RDT1R\_FMI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}{01618}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_FMI\ \ \ \ \ \ \ \ \ \ CAN\_RDT1R\_FMI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a2fdfc1f548be70a30752803fea6a27}{01619}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_TIME\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e450deb1ed7a778b47b4cebad44f42}{01620}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_TIME\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ CAN\_RDT1R\_TIME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}{01621}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_TIME\ \ \ \ \ \ \ \ \ CAN\_RDT1R\_TIME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01623}01623\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RDL1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c0ebcd26923922b646df3064f4d5ad}{01624}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA0\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d11f01bf6ac61f279f5227e5cfa87ac}{01625}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA0\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL1R\_DATA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}{01626}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA0\ \ \ \ \ \ \ \ CAN\_RDL1R\_DATA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac291bf56ea60efcd3123d4c89fcc00fb}{01627}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754a3d3971d890a60306c923f4c027d}{01628}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA1\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL1R\_DATA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}{01629}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA1\ \ \ \ \ \ \ \ CAN\_RDL1R\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f1bee2b3aac2261c4f9c5aa92550bc}{01630}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA2\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ea71525f58798512e56b01db47f6d5}{01631}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA2\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL1R\_DATA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}{01632}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA2\ \ \ \ \ \ \ \ CAN\_RDL1R\_DATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f201d587103efa2fc6da443415d7127}{01633}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02684a0300f1d9e9c803b5afefb193fc}{01634}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA3\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL1R\_DATA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}{01635}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA3\ \ \ \ \ \ \ \ CAN\_RDL1R\_DATA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01637}01637\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RDH1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e5ea8ab1e1cf135a10b2dbc69932f2}{01638}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA4\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0ca00fb558f95f4f692d5f7b90d157}{01639}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA4\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH1R\_DATA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}{01640}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA4\ \ \ \ \ \ \ \ CAN\_RDH1R\_DATA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb82a6a71a2687b303c54a5c3aca105}{01641}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA5\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247617fd1c2c8daa148b3ed059f0603a}{01642}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA5\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH1R\_DATA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}{01643}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA5\ \ \ \ \ \ \ \ CAN\_RDH1R\_DATA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab2ec9fa28c3b6f72ed102d5d255e875}{01644}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA6\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eeec37fc704ce7cf1c9ef92f6d87635}{01645}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA6\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH1R\_DATA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}{01646}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA6\ \ \ \ \ \ \ \ CAN\_RDH1R\_DATA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga021f76c67a2d07b56c4e10cd56cc416a}{01647}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA7\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e7a5ddb046143d3ca7c85ddb9c94c0}{01648}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA7\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH1R\_DATA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01649}01649\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA7\ \ \ \ \ \ \ \ CAN\_RDH1R\_DATA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01652}01652\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_FMR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d07843af8269762b43ed1bef5fc29b3}{01653}}\ \textcolor{preprocessor}{\#define\ CAN\_FMR\_FINIT\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a8549f1c1784779e00b257c216102d}{01654}}\ \textcolor{preprocessor}{\#define\ CAN\_FMR\_FINIT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FMR\_FINIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}{01655}}\ \textcolor{preprocessor}{\#define\ CAN\_FMR\_FINIT\ \ \ \ \ \ \ \ \ \ CAN\_FMR\_FINIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaea537f2e7bfc1d90c43a60d12145b7}{01656}}\ \textcolor{preprocessor}{\#define\ CAN\_FMR\_CAN2SB\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c82386fd3904c98b94f78cfb9570d2}{01657}}\ \textcolor{preprocessor}{\#define\ CAN\_FMR\_CAN2SB\_Msk\ \ \ \ \ (0x3FUL\ <<\ CAN\_FMR\_CAN2SB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3753c67c075a4508104d112ef9047f21}{01658}}\ \textcolor{preprocessor}{\#define\ CAN\_FMR\_CAN2SB\ \ \ \ \ \ \ \ \ CAN\_FMR\_CAN2SB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01660}01660\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_FM1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa97dffd3da7f8927e2168a6dce9d8312}{01661}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97376a7949c1758c1f294cc9a85cbe8c}{01662}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM\_Msk\ \ \ \ \ \ \ (0xFFFFFFFUL\ <<\ CAN\_FM1R\_FBM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}{01663}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM\ \ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47e86b4f2e3c77569cfe84fbcb8806b}{01664}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e1fd75a24ae366d58b0a18e15f38bf}{01665}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}{01666}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM0\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b3a50f8a5df07e09f78d165ae0ebb0}{01667}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57540467b1e1e98c24df335d72b6715}{01668}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}{01669}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM1\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9893bef42453161269747598ec908d49}{01670}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab036323d5ff180c94cb011bda0e93738}{01671}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}{01672}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM2\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612d9e0e776abfcdbc2b24a964d6ab6e}{01673}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8514f94421b8d4665c84a5e09ea814b6}{01674}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}{01675}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM3\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb58de50d9b0a1508617d885f052d7a6}{01676}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bca8d2dab6ca215db7dfe45702c9c88}{01677}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}{01678}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM4\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b8f80f23a5ab8f322c9b4b441a8d768}{01679}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8534298a873d6eeba40f67ccd8e44dc}{01680}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}{01681}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM5\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4a556397deec72a65aec5ec5600e16f}{01682}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e635abf1f1fda09814600ac218b25a5}{01683}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}{01684}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM6\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d58da6b63e9ebe66d43e438f0df884}{01685}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e697f5e347652a49756219c13e6cc89}{01686}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}{01687}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM7\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b41b013fad0569137363aa33b5fd8e}{01688}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3e86a2ff5df79cb0d1fc1d09da5309}{01689}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}{01690}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM8\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae891964bdca74710cfb7a1587b9c75a2}{01691}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9787e28f4d47535624b593b042e7aef}{01692}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}{01693}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM9\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4c4d40f98e3c5e6116b323184afca0a}{01694}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb10a1a029fdb320217c7443225df7f8}{01695}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}{01696}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM10\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8310bf4c9b121dad00152f0d9e0aaf3d}{01697}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8a7616c4e1d6b08a96a629877107ad}{01698}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}{01699}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM11\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1c28f5a8c8f6e7c1203c3268307e7d}{01700}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b7c4c9581b2f876fe0cdf0bba3edaf}{01701}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}{01702}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM12\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510dd73a783e59a7d85c00d8190c89db}{01703}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e0f2dc1023e882b4f2392c68444858}{01704}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}{01705}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM13\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01707}01707\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_FS1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2ff6f825375b0d42b92e7446a4e39c}{01708}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5fd354abb81f726d16ba3df34d75d2}{01709}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC\_Msk\ \ \ \ \ \ \ (0xFFFFFFFUL\ <<\ CAN\_FS1R\_FSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}{01710}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC\ \ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga975c66c5f2d56c2ba83d022200c37958}{01711}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521e7ed67be2a02528c2dd393abf8980}{01712}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}{01713}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC0\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642ead0693a426283dce755b276cc60b}{01714}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1084aab8cb7c0fa2ebb1d54c8b1e5aec}{01715}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}{01716}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC1\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7026c45f4a48271ab35dd5e090c4568c}{01717}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c2bf5abff8b81f574f616837e91391}{01718}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}{01719}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC2\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4262b5fb400ad83240758a8e0033bb98}{01720}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8783da3e87efcfa99529dc7f6d3e9b8e}{01721}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}{01722}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC3\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba967abdc8c83c0d6e4590c691c16c1c}{01723}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ca51fc93d252a1a57a65ebf4163c46}{01724}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}{01725}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC4\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a409ade293eec6d218a684042312d3}{01726}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3efc361a57e98dc7fd35b9ad6db3f3}{01727}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}{01728}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC5\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cf40d32e952d3fddc0cdc49ef695b5}{01729}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a42808ce8e7e8c94c7a1748bc42b256}{01730}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}{01731}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC6\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8936fed15d6db3d7d1079851f2cf3679}{01732}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d4a45e6f9068e4c7ed2af48eeb9e16}{01733}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}{01734}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC7\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed8e8f6dee42172cd578e1abab937b8b}{01735}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90fee6d415260e5eb61df78ff0bbc3d}{01736}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}{01737}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC8\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d172244d6448c45cb6be5d36474a4e1}{01738}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb2cac86c92bee0c7d29a1ee401aaa0}{01739}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}{01740}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC9\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba757c59e5d37c1acdbed8af1ab90b4}{01741}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4915e6d23184afe98e5669b2575bfad}{01742}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}{01743}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC10\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2dd37596f667cdfd2771f05b413633e}{01744}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d1cabb7f95d9e773867888654ea3b0}{01745}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}{01746}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC11\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84011d0e3b79daa5ce4c9a076e774bca}{01747}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12de017f6c66c2b893b34d99c36c031}{01748}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}{01749}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC12\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5c2f04599975dff25a01253f0ed0db}{01750}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325adfc64e83297e5feb842002f09142}{01751}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}{01752}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC13\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01754}01754\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ CAN\_FFA1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a13781d7e62a0c62344a9e3d32c31b}{01755}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6813f166c5bc78b7ceabcaf544202e}{01756}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA\_Msk\ \ \ \ \ \ (0xFFFFFFFUL\ <<\ CAN\_FFA1R\_FFA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}{01757}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA\ \ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e673e4b99624b2b674c1a0cb814af7d}{01758}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a732f91a0c26a9e29151486e2af798}{01759}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}{01760}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA0\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce5ceec640174f6e6c06aafc980bb82}{01761}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f0c606853b771a99e052cd0fe0995}{01762}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}{01763}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA1\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a54c1f4d9f576917d36df988c7cce0}{01764}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197d8ba6187ed4b6842505ae99104992}{01765}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA2\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}{01766}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA2\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57037066dc96ae3ac826b462ab6916ac}{01767}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c1a5ee723cd899b098e277386d86a4}{01768}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA3\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}{01769}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA3\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b604f0eea6a02bb71611b830ff32c2}{01770}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d03c010394020f6172d2fceba9e02ea}{01771}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA4\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}{01772}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA4\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacfe37b33ceac03e2abad22e7bbce28}{01773}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51918688a8985d110c995bf441a4f763}{01774}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA5\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}{01775}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA5\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165fe8139c6eb2b3971def9579d1d497}{01776}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b319af3e2f1b59d544501192e24b68}{01777}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA6\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}{01778}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA6\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1f1bf154b1ffb5f5e1f7bb5d8b0a300}{01779}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ff14edc65346f9e08e9f259a7fd45a}{01780}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA7\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}{01781}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA7\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9092a75173fa128b0d1fb7616df2cd07}{01782}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141132dbc9c5d5a0a125c8aae363445b}{01783}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA8\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}{01784}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA8\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26f182a322fb252ccb2c4e573677ad7}{01785}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3270aaea7647ea2c5ccbaf747ceffb5b}{01786}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA9\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}{01787}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA9\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1221d604b06bcee9432d1438ddd2f1}{01788}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac746965c32524f17be780be809bf29}{01789}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA10\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}{01790}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA10\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4435daea27c23de8ac235d2dc6ce988d}{01791}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fec989f32c99595a73b0910dc92787}{01792}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA11\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}{01793}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA11\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088625981d2bbc9e281ad21fb592022d}{01794}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3859f0d8f9b1a52beaa72de195222b}{01795}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA12\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}{01796}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA12\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89646cfa2e98d87000f27e4bd22e0d48}{01797}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff3bf3a563646cf44a6dacfa1652cb0}{01798}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA13\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}{01799}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA13\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01801}01801\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_FA1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e8eff485fa16ae0d289eacce72bd56}{01802}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f05941c6d7ad0294283a20dc4307a56}{01803}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT\_Msk\ \ \ \ \ \ (0xFFFFFFFUL\ <<\ CAN\_FA1R\_FACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}{01804}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT\ \ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be3d2c02fe8f070f95f234191482b86}{01805}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc33c5308d541004ba2961a7d0527278}{01806}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}{01807}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT0\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6506d842c27928a8647942fbdb0602}{01808}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ee3a44fa9dc10a77c9a0668a19ddab}{01809}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}{01810}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT1\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac70ad8a114259387ba6eb4bf21a2c13}{01811}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc57ac18afd7bd0eb14e84dbc265a83}{01812}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT2\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}{01813}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT2\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93067be654983f42daf67ab9da3fbc3}{01814}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b6a83d65b39753f8208f45d0d72ce}{01815}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT3\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}{01816}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT3\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3f42141b00002a6db3db68ecd9909d}{01817}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562dc354461029230ead72878c01ba30}{01818}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT4\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}{01819}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT4\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf840e6f2d239bf5fc59c6f3454c2d122}{01820}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe67ef97c9d6b04fcad49eccad2ce8a1}{01821}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT5\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}{01822}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT5\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga390f38386d4c2a6940d7dfe88bc4ab70}{01823}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13ad536db58592d5b4f2beb9c4f0469}{01824}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT6\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}{01825}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT6\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade2b7e97d515badec6d07154c8fdec2e}{01826}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a9fa687af9f4bc3800be29ee32a3e6}{01827}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT7\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}{01828}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT7\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34978a6e1dbc7ff9a62d577d0473308}{01829}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9addaf5198f1b165bb8a1c5abe8c9a1f}{01830}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT8\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}{01831}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT8\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd9a79b3e73c5343df683cb08e213e1}{01832}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb920b1dd24719e2fe959bc9fa27b2c}{01833}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT9\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}{01834}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT9\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga095e0af1331f6dbf70921399cb9d5930}{01835}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61cabd030366925d3f3608cd81ec4}{01836}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT10\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}{01837}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT10\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd79b5d1d4a66c46c60190ff3e356419}{01838}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad043d708a8b891182f6f36217bba8a70}{01839}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT11\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}{01840}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT11\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec82f6225d96fddd6fdb40033aa54d8}{01841}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7de851ce57bd07d4913bd409dee3f51}{01842}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT12\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}{01843}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT12\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6056bd9c2a6de9289b06bbcd0eab4599}{01844}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc2cc6acea1e2a86083f9f0d5ce05c0}{01845}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT13\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}{01846}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT13\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01848}01848\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F0R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c98aba7c4d97ff22da1127911917846}{01849}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf41ce0d3efb93360593d51fc1507ef37}{01850}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}{01851}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa503478584d6bd0535d29df9839816a0}{01852}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf16111eec26fa5058aeac0945c0a481}{01853}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}{01854}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30edb71ea81cfa7a3e881e2692093d70}{01855}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269a36e254bdc397d46b7b04b25cf58c}{01856}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}{01857}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3365da181d4986260f3f1d0adfe2337a}{01858}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40133f8c3bdff4edac51999e63eb616}{01859}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}{01860}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5732df35cf88b47553b239d79818d29f}{01861}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5be6df46bddda042bca88f23939d6cf}{01862}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}{01863}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef90325b70b6dbc93a5468d6571ae60}{01864}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d0c4979d148b7aadf88999d127a8e4}{01865}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}{01866}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c06570c4e947c9f58d0fa0ec81490b}{01867}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559e44745ca384b08f8e3d370539e2a4}{01868}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}{01869}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19c4bdfb75f490af25c59c8feabf2be0}{01870}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0b187d74d01d2d7a9e0946287a523f}{01871}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}{01872}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ba4e35ff552a0750f809d3749a5861}{01873}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae373e9d2f9a170895ffab6051243a0f6}{01874}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}{01875}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea4ec2d33b8ef0f635bfac9654be0551}{01876}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac0f1442cbee02cb21fca28b5fc61f6}{01877}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}{01878}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df4d89fa55adb9f8984b482e8b84598}{01879}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb7c073dbc77461d7519a85f6377a08}{01880}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}{01881}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c39129e454b5f9ea84e7ff296d977b}{01882}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f982ab6a096e4421079c592b6791d47}{01883}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}{01884}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83390adff1d103861b00e3a6a7ff4eb2}{01885}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac70bfdc26446118697edbcd2d95b7676}{01886}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}{01887}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb3bc6c8af39e8e548d35945c4b4ec0}{01888}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67a5fe07e6f9e3b3330ad2a46d69d98}{01889}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}{01890}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0802c1f18214f151a01a44be1669efac}{01891}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac932d38da89bcc4fe8cde14ebb59a29e}{01892}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}{01893}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa270d9f780ab40ae9dc1a3650d4bd8d5}{01894}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b253d3185e16b606150fee2a19760d}{01895}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}{01896}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ff7c8fd59e93239bfc6b509e3698ce}{01897}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87631b267fd39cfee4d253a3d7295b2}{01898}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}{01899}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga594b502afc2b215e7b712f53a14bc5bc}{01900}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35416758e3db5bceaff708bdbe5bdc0}{01901}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}{01902}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf097e8cb0757c526b83c45390ffa4b26}{01903}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a49c7f4d13a4e4b4038caaea711391}{01904}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}{01905}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga467f1f2d0208a355d18cdd375eef9aed}{01906}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a34023fcd221fc010aaa51065d59dc}{01907}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}{01908}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdb169bfcc229d44b6f2cbd39327458}{01909}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574954093b93f62bcfa5cd31e366c2e8}{01910}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}{01911}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e0fc7eadce21f8851416d9cecbdb22}{01912}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41cb6ebc16634fc1a187d536575f47dc}{01913}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}{01914}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb02ba4a871b3e83ba9ffddc0aa283da}{01915}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56eff75e99dbbdd3e4ffe99ae98cd769}{01916}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}{01917}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fab79aa6648f9590bb08efd5ad74f4}{01918}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d558afd743b97060008ebad600c249}{01919}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}{01920}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b36c39c67b88f41d78466dabf1fc68}{01921}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05249fde15f0ea5a4447a370ba33f344}{01922}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}{01923}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f93a785540423f910b0fbba693c50c}{01924}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e99f0edf1d250d640fda6790e5f8e7}{01925}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}{01926}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7f7ef5b97b2df3a159a4f5d0c62485}{01927}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d00a7d84706b341bf587c7f329ddf88}{01928}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}{01929}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080266e7390127c1e4efa9bf8a1d3894}{01930}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf334329b9d4faf3443e12317303b45d6}{01931}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}{01932}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga828088c9ccc3e6f4a3b16fe6cf527a58}{01933}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb63f1377b7f9dfd87c3ef59a5977ee3}{01934}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}{01935}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9440886e48f1f2f9c8737120f2458c}{01936}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7e2b3d7caf0ff01c856374d60f8345}{01937}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}{01938}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fcf33bc1f1bcea9c87040747e2aa6ad}{01939}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9766eac13c78b86a31cd64e0d6bea0d}{01940}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}{01941}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c57e8d1ef05bc7b1c23812904b290f3}{01942}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e5e5a0416bc721a85eb46e256c35262}{01943}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}{01944}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01946}01946\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F1R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27eb131cdda754065a82c251b02d26ec}{01947}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7196f5a41c5a7692fa31249177a70de5}{01948}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}{01949}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aecffb61aa34f1bfd36d4230fbf1e87}{01950}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa957dafcd250c1c36d38a0da7a94d0b6}{01951}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}{01952}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e4d64e1f9cacf34eb857db24e2aaed7}{01953}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76348b5edccc3dff80131b8c8c66d91}{01954}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}{01955}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70b163a4031c8c84fd3b1691a0310ffa}{01956}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489dfc442d364861f5f985aae7651179}{01957}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}{01958}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfea6ec572e4c78a63141351020434f3}{01959}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fba4b8013f5aa76ca9008eb1942423}{01960}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}{01961}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07413947413c933237227a8f37ac6728}{01962}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b02c35ea2380f0f839784fc618090a}{01963}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}{01964}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0428081f736b6a2888514dccd2af1f28}{01965}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe821726bd0ab42de7eb6ba9b497e56}{01966}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}{01967}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7fad2e9157b6680041f1a4ff200af4}{01968}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655b773dfa0dfe1e62cd8560a8dcb150}{01969}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}{01970}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72753a76f8413d0a00ace38793d7ec9a}{01971}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1dd516a1cf52c63b64b028d7528da7b}{01972}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}{01973}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f45f8de5ab075f633d21443c8b2226}{01974}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4645154d1f265dee267626ae43e35eae}{01975}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}{01976}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf483657f1c8087691588ad2b4e8aa007}{01977}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbe75098babb0ad9de21a966115c4cb}{01978}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}{01979}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ebfb27d5d594fdb472d31751a25092}{01980}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5ea83ec6fdbcc28d0f2c907276bec9}{01981}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}{01982}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f87b433c7752b209f54f04ecb3f2e40}{01983}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd728a049ed7528b585dd56bd4e1d2cd}{01984}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}{01985}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf14a236c390185aa76b3223e2ab573}{01986}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf67d90e15499f16cb9903c75ffa2cdd}{01987}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}{01988}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166ab6b1478e95f89a920b63c1fe83b3}{01989}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd92e83b650c454a58a4e5bb0a2bae0}{01990}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}{01991}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8dc185faf155706578f28896e413294}{01992}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303d03c806b2cd4ae51703db085ff55b}{01993}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}{01994}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e9dd89c5bb2dbfb38154cf3d0f52f19}{01995}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd648d6b54d04ac636e7536a08d11ebb}{01996}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}{01997}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9816f741200a82b429a0ea6e18d4f481}{01998}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l01999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d839533fbd0dcc34aee11644d5f849}{01999}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}{02000}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67138d3787bf67035e1eb1d7420b999}{02001}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67914799f407244afdbf1ade349dbf3}{02002}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}{02003}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac725ea9b9e3b26ac347f66ccc4ddfae4}{02004}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0c47dda83f3ce3f3e5b18f3fb93b35}{02005}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}{02006}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba0bf91f16395564def3f873084dc0b}{02007}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122f1435ff77893cee8ec0d39fbfb178}{02008}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}{02009}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a40175f3f3d5fdb28dc172aa7a1595}{02010}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7164f10425d3caf734b284f3bc3b5449}{02011}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}{02012}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069b7dc2e0e3e0ab6445a2bf2bfc3bed}{02013}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ddbed5a2b9531b528d32857123af10a}{02014}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}{02015}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1be33c0c1d5b547f65b90e763ac7bbd}{02016}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc01c86ecce551ede43bfeafbbbb384}{02017}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}{02018}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cf527d0f7d4dfa543c7961d56909885}{02019}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9660622aa2fe3253f7b29e7591462002}{02020}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}{02021}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c5577c558a7f155db47732b868711c}{02022}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f80f8443876e5a992b6b320f19d537}{02023}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}{02024}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cc17673e3a875235664981d3ca221a}{02025}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad90d82d2f8485e7e9a530992ac4a84e0}{02026}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}{02027}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db09a50ddde24f79862191ca42bc451}{02028}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd73fe9a0c9c29fcb103e241ed3c4af}{02029}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}{02030}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0fe7f80eac137fc59498aaf1a4cda5}{02031}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1bc410d11b14bfa426de7b7977bee14}{02032}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}{02033}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51f300d424e7cd192b6af1f81cc2019}{02034}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48a223c7f7282dc22db7c2e0d557f35}{02035}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}{02036}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dd3f33af971def89d8e3ca8abd8f63}{02037}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ba201e41f2fd71cda39c7010f65e0}{02038}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}{02039}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e42f6407392d9744b324a3b9bca2ab8}{02040}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1345bf0889997c6316180e9754c3e18}{02041}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}{02042}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02044}02044\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F2R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d22e35b14dc0fd47606ec3e9f5433f0}{02045}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a7356281dd4bfe7825df1f7cf2cb9}{02046}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}{02047}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bde9b889c0e03d67ce1432aecbd75ce}{02048}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a45584a55de290532b6835fadf480a}{02049}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}{02050}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccd928df24722f7ac8cc22de452ab4b}{02051}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42aa2e179dd31d2ef7373acb814223f2}{02052}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}{02053}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca191ad3d0d9a8452f6dd9e8465695e5}{02054}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f6fc0a5744d9f9246ae814dde3a00}{02055}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}{02056}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc3a2fcc279f4d100b4bf0a3e56c027d}{02057}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7555733c5e81d91c22ef16a2954e58a0}{02058}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}{02059}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2706c0511eea92c7c23717696e2039ef}{02060}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3302502cfe80c87773630dbb3fe8eab1}{02061}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}{02062}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f556ca64f9a621435b46e87266ceed}{02063}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c22e704c9d4404892df4086290e68ec}{02064}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}{02065}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417d9fb1cd03584958223984f973ae45}{02066}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569ec796b80a5c48de939b628a2368d8}{02067}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}{02068}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecf568bb243c39cb4b591e10ee4c264}{02069}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc5dd0d405b5a0e37c5a7b44e3ddb27d}{02070}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}{02071}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb6429e869387e036a72125c767616a2}{02072}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52c1e2532edd862c9480c22ee72340}{02073}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}{02074}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb1104df1f5ea9a52bad81c16a10f93}{02075}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64a55a94cadc65b398bd15569223715}{02076}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}{02077}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8284e29a6acceb7cc51554bb5c1f4e9}{02078}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeac622ae5a702f2f5ca04eb6d07ba57}{02079}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}{02080}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccd6d7c8fed17e8a960cdea12e9937c}{02081}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dae1f468ba956371b53f200658cb93e}{02082}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}{02083}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859f236a687e19660de99278b9f5639e}{02084}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82190e04cc99936f1670f81b3e3306d5}{02085}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}{02086}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga719777f190551358a8e55b4551246985}{02087}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6722c1954e4dc9dce4931ca68545afd}{02088}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}{02089}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fe8abfa46f0bd92db7f7a8c67f89b5}{02090}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6b097d716445b57eb181592d9543c7}{02091}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}{02092}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b5440836903f347ea7693c40da4a01}{02093}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf}{02094}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}{02095}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a962747d2c8ba69f77cccef2add0bf9}{02096}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa515e5239f2fb3f7669106b0a42ce00b}{02097}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}{02098}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c37fe14d32d847ebb6880849d71e11}{02099}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7132daf6ddf622a30b31b0dc82b77bcf}{02100}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}{02101}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab020e6235fe4c66882df3b253b4898ef}{02102}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a8f0a1951ca9c9e8cdbac39f64ec6e}{02103}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}{02104}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32775644499bea180ed6be905e3ac7bc}{02105}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58042a29bd588ca97015f8de46239641}{02106}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}{02107}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb4b573d828f2498db857114f0b554f}{02108}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e2ea1ce258fc480fb8b2b12a885c9f}{02109}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}{02110}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed5841ad79cc5cf7e76cc3315b65497}{02111}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ff16cdc9d4b088573f668d99747af}{02112}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}{02113}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ced515beee7bd23f0d93610bab275b}{02114}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dd3a87b66e7f305670c551b67bff47}{02115}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}{02116}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe33b16774b21585c3661fbe2d9123cd}{02117}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353eaadcd9e7a6ffd389c81f75e5b860}{02118}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}{02119}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56ce415708ca6b0de210d624e9a5f606}{02120}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6516de993c142d8a23cc647e9b06ecd2}{02121}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}{02122}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110456643d2876e34dd02e537d9c0453}{02123}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6583d5cb48decd72eb2bee4113c48}{02124}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}{02125}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bfbbc6638ac01d28fe719942ed800cd}{02126}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6942aff7b854ed29d7bb8affba388}{02127}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}{02128}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782f72de6bdfb681a0790934b38ff480}{02129}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d262f3000a3723269b53cf0c4f3ad2}{02130}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}{02131}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb04ee516341a536f69fb6c4b87f8b9}{02132}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc1ecaa773500c32c41363b2dff8e72}{02133}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}{02134}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb8ecceb7be34c41af7c161d223689a8}{02135}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317461fc99abac5a1b3c44487499d315}{02136}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}{02137}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22488fb69df08c9ffc310f3ab575d02}{02138}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef1c89364eec52f78811d7a8e40d0b4}{02139}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}{02140}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02142}02142\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F3R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5a0c988cb0f7bded01fd1c5bcd9bb}{02143}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c1d5628f543d31326f122516ae8d36c}{02144}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}{02145}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e569040031dc2b17a3923d02c7b0a}{02146}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4654a2f7909715abd47c047c550d2ca}{02147}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}{02148}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183cdb0180529bd94bc2dfd3a2169316}{02149}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d554341693c4f1e9cb5ec2d90c74ca}{02150}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}{02151}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga264110432e8f853262985289f403cf69}{02152}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496aa97ec5c7995b3a6da8e9b33c660e}{02153}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}{02154}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad686b1dae4008be31598e02f433f4d6c}{02155}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62eb0d7464f228fd13f2d567e66b0225}{02156}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}{02157}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b58c76fcd660c939b781c7e82a8b81}{02158}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e25fcc0e53a3e2d271e06f8985a1e98}{02159}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}{02160}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c71ff110c18c45c1111ff2ec255da30}{02161}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa5eeffce32825d18dd6ae540691a43}{02162}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}{02163}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e1076d0bccc07adfcfdd9b10ef70d49}{02164}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f51e4b529f2c096fb6fec2b6d7df1f5}{02165}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}{02166}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ec42fffa4e19dd6841adeb7c581bbe}{02167}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa223fb562425adcb7022b2b5e6f0da6}{02168}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}{02169}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a409b79ae2582691f8998c525f259fc}{02170}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900e4c0c595155e852cbc17fda96e9ee}{02171}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}{02172}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5bff557fd63b73e4490b972bb5ac946}{02173}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3ae8c895b853d340ff7a133870164a}{02174}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}{02175}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f0a4a347f318e110ce2139acb78b13}{02176}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68222a41a14bb43bc6d2f0fc4dee1e0f}{02177}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}{02178}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d38f5393492a54b470fa2b985cec67}{02179}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2bac1777b3ebef8b3a22d22514a4b2}{02180}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}{02181}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1ceb6b25d05652aba0ef3a04caf40}{02182}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4c6942bebdcb179b5092520842e91}{02183}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}{02184}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2792beb7bfcf3e2ca26e092bb4ed2d50}{02185}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cbf7b6b28dce1e65f4377273b060b7}{02186}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}{02187}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7087ca402b574d4cce164525a75942c1}{02188}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d5afdf5c983489b0bcd8029a6e1c45a}{02189}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}{02190}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69cf5d074fb4b4a823b2f2071b5a391d}{02191}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1997d8f970761e068263b8aa9f439}{02192}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}{02193}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadccd15d0bba8530373bb5beafd51ccff}{02194}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8221248c305454dd5071679742a56383}{02195}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}{02196}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga667df86ec3ab1ef7d9a90d3e69a97ef7}{02197}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84e18a8d220d1dbf071afcbe969b976}{02198}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}{02199}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e23acb5ecf6e18637060239a690c034}{02200}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3806303c3cfe2dcee6e3409eb1492b6}{02201}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}{02202}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81dbe7a19466ef9c89804d77b695a8a}{02203}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e8b9d7e4cdc6856c6ad61d15fae9f2}{02204}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}{02205}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga504f3a0b162d61b85df522610ce39ef7}{02206}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6bf19e9356adcb47a75895b653025}{02207}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}{02208}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga802dd3b3cb24cf29fef5a437d611f374}{02209}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f9cc55362b508457dae2a22f3577b9}{02210}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}{02211}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b4c505b76333edc055ec8185ce9cca3}{02212}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b384413c96686c5b6d955edf3605e7}{02213}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}{02214}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72365189f731236a0347f2577b26ad1}{02215}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c095337bdce797f169006a2b79ecda}{02216}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}{02217}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7eb5954b6b37e1c895c7e5379b9ed89}{02218}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad411d7ebb23972f68d8d3622a89de73e}{02219}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}{02220}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa963a783c31dfb619f95c5f36fbbbfbb}{02221}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56aa4a1d23228828e880810e6d644054}{02222}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}{02223}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402faf6e5640540970f69b796fec57bc}{02224}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a14d8e964a880b27705af96225917cb}{02225}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}{02226}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac25fde9cd308c5fde521c6c649112109}{02227}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62dea0d389306d34595416ca334c7bf1}{02228}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}{02229}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98ffdf9966c92a5cbbcb23ad6c36b1a}{02230}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04da25e051a24c10b8d59f6a87818fb0}{02231}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}{02232}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6f8058f778d1ec69794aa937d96337}{02233}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9b888a2c0f23588c4f79d7e1545c61}{02234}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}{02235}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45325d0fb96d86f848601a582e47a5d}{02236}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5486013f92f3646e9ac903676b6743}{02237}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}{02238}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02240}02240\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F4R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5573bdc4becbeaab63e285f60bb316c6}{02241}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7988e6a122cc6084ea40df4b66de5f0f}{02242}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}{02243}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279a547f6c7143c59c912d85973493d1}{02244}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88382bdd2a166258413d39fbb436050}{02245}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}{02246}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae735647331c284d403b4917ff3b213ce}{02247}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6564dfdae0be64785df0d766aa5c149}{02248}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}{02249}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac731872ee45a7e0569871bfb02c6b6e9}{02250}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786fe254e7a86a2ac517ea453f78e120}{02251}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}{02252}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f4894ca5438e060ea17fcb6d0d2f9b}{02253}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd92184f0f30164e14b07a7a4e5208a2}{02254}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}{02255}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3eff06bd3294a077a43d55419ecbfbb}{02256}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8707829180a6a5ea26822a408facce}{02257}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}{02258}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea2a7ac1148da335845a257f1dde33e}{02259}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270fa51a92450225b554f19353f38f0e}{02260}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}{02261}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c8a70e48e55e45b8d3322a344bfa45}{02262}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474765e4a523545019ad84e02c9af69c}{02263}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}{02264}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4e861543c2dd0e3bfbd34fd6e97927f}{02265}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa256896c733d9155ab9c60d6f2d58a3b}{02266}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}{02267}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe495bcc370cfd21bdf1b6e751aa23a}{02268}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdff1d01f74ad524f97bd3a138e6c4d}{02269}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}{02270}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34153173f76d8b1aacbdd013a733fdd2}{02271}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5e8f2c67a528aa361922158ae8eb92}{02272}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}{02273}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8adba35f6ed518c3d762d8c791cfb85}{02274}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50cb96e2d638c18f5ce23bed3342f39d}{02275}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}{02276}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa308445d00347d34a263c82c0b5cc5a}{02277}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613094782d73b0e3e5272eff72f04d42}{02278}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}{02279}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6329ecd1b3904d370e9db06936fd0f5}{02280}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c564a28ae0d2958891d26110e4c411}{02281}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}{02282}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e223d1503fe560272d3851eef5850e0}{02283}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7d95aae3c918a4c446ecd57f876383}{02284}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}{02285}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801c05f9333d89c49f62aca3b77152c1}{02286}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf226c102853cbf2918931586573641bf}{02287}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}{02288}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9961594daf8302213f375760ba658031}{02289}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5885429c36cad6e1bae78efccc6f4c59}{02290}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}{02291}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0f6c8b0cd3bedcb4d900b936cb1206}{02292}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa31c54bcaf590c65c626253362949c8}{02293}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}{02294}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga618cffe573cd6ccff53130f3beb6bfcb}{02295}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6925aa9feee56fba36b3a4e399c2d8}{02296}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}{02297}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe302668b9837570409f0e5dafca0480}{02298}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb1f9e546b4c8bb2bcb3d6e9a1f0949}{02299}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}{02300}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b7d0c5f497cf6c9bc7e7fa16eccfd9}{02301}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fbe324a31a61a0b5aa989658cf15d}{02302}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}{02303}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec476098d3c0d9c6025f6a2bd35a7f9b}{02304}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57165c0d07048b0024f56e0febdaccd}{02305}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}{02306}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd5edc6ee520a4896e71f9613676f744}{02307}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91bdc8395c27e8e23092b3f9784b7994}{02308}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}{02309}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9a14d13a2ce6fb41594c8ebc9d1a62}{02310}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32276ab0a34c8ae46eee73ad1f208d7}{02311}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}{02312}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5666249f8189bddecf0c24687fb8e1a}{02313}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1033412ffe01f17f87d0287af5bd70}{02314}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}{02315}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aedd4cfb249867dc58b58f6f4cbedbb}{02316}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8fcea6cb9dd0d6240208ed38acecdc}{02317}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}{02318}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e69fe695c9a2aa5f7ebf5f8674022bd}{02319}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2abd932d950db3d7aafbb9af2639a57}{02320}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}{02321}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89e6768b343f3cf2702266b2832ecdc}{02322}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34b9b4abc8d9196ce7aab200c99787c}{02323}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}{02324}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a31d8ddb814f830f830b8831821bc4}{02325}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008f59ed84fb846c36803d37e52c09d0}{02326}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}{02327}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fcd8e8ee759e498a068f300ebd67923}{02328}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd6c2fc9688b65bda0ca6b9e18e0c072}{02329}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}{02330}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905946914d80198f6e0ecc939097904d}{02331}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2012557ac8ac7ddd510c1dd771062dc2}{02332}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}{02333}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1788952bedbeb5ee6a7aff15180cdd85}{02334}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe91e1b46bc8af15c5d727b81e51bfdb}{02335}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}{02336}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02338}02338\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F5R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d79dff94ff5fac00e5f6a357e44f85e}{02339}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f8312b10016a8ad987ceaa48f7a67f}{02340}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}{02341}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a8d5c8f4366ceabcfe2f90c570bb475}{02342}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4421f59236d1bd77fadc2e093c988466}{02343}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}{02344}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b23df31b5f7c3556c2702e20c923d6}{02345}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39beb5641b129903d6d43a152b9b1fc2}{02346}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}{02347}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca05592268e423c5ebe595aa0b66bab}{02348}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c30456c58159fc9c8b5fc705a897c4b}{02349}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}{02350}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9a7e1161697ffdc810058033c3c915}{02351}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecdbb3ad483c253075f585fb453e6fb8}{02352}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}{02353}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7703402af1cdf92f4711ced3fc67c1ca}{02354}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa323c7e6521417879450a4d5996e256}{02355}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}{02356}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256f07a9ee561dfc60a6a3f75d9802e9}{02357}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e09b9fe8aeb61f4253d15d6bd808f0}{02358}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}{02359}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5bf9e5ed786525dbe37eda02710a47}{02360}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ddbee4662088695a19791d9754f060}{02361}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}{02362}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f9ec2683178e836dabd60294ed4b5}{02363}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b80299e85591ee7bb2669dfbd7beced}{02364}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}{02365}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefafeaebf2f2d7db4ec1c34ab58b7d0d}{02366}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad909d1a8817b8daf42ad0ebd18551ae8}{02367}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}{02368}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d808208c09dd6604510d037d65d804a}{02369}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eba02afe3b8e8f8eebaa38b8499604c}{02370}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}{02371}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551f14a24c6f6dabb131b9e817a013e}{02372}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae735eeb78cc75daa1870ea4d2141e40e}{02373}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}{02374}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27662a1518dfbd5d0217709864fc8c}{02375}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa57169fb0310c42945b03d791c2f54b}{02376}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}{02377}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b7acc6d79a2decd37c40676d6a2aa7}{02378}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f520a74c377435d6bbbaf002bd72bf}{02379}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}{02380}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37ae18d19c8de2e1d7700aa436fbf0bb}{02381}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a677ded1b04b0ba090b33e4558f658}{02382}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}{02383}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb993ec1c88ae403c53a086db275ac2}{02384}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe4d49efd13e228ed872dbe7f8b5a6c}{02385}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}{02386}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092e685d17984f38bb1a88432ffc54ee}{02387}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6533312fc17838e6d13acb30b3920cb6}{02388}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}{02389}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82d98dee909d969dc96f564795027e2}{02390}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f582e0d54bfd7467f6feed9834672a}{02391}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}{02392}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52662c9e857187de4de1d65d6951bc7a}{02393}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241cc69a215db80ad1e1028462f05400}{02394}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}{02395}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0a5a14d7c4b76f8e6682dd9ef5956f}{02396}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1dc2e2a4b715e83aeee7419bb9640}{02397}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}{02398}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab743a0f6dd5ac3c4bac9a036b29081ef}{02399}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c7bd885ecb532509cd74d87eef62dc}{02400}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}{02401}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe48131ff33f7f9fbc7714c3d8c7bfeb}{02402}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481485aaa4f39fcdbc5e687452e08cab}{02403}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}{02404}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43bab79ebaba0ef928bdd3a1e63402e}{02405}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629b22e7deeac3e00278086311c7494}{02406}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}{02407}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805d068ed5f42588a3cd264fdeaed117}{02408}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a285e060706ab40c834d30f23584f21}{02409}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}{02410}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e981a2d5ffc5c12b41ee861e7bf776}{02411}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb36d512d79bbf393fd07152d0128b3}{02412}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}{02413}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37c511b19288ec9ba0732c9aff018656}{02414}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad908c2a3a6d777350aa5a7c926523d4}{02415}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}{02416}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24657fe7c1ff00ab6b3a5750ba99bd7}{02417}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0db33c0e7a81c01f442cd914348b7}{02418}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}{02419}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840bed18d4fe71ed9e31e9df74daa351}{02420}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa42eeb73609e01712771d123cf5d9b}{02421}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}{02422}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b688950a4a528471aa72a2fb4ee35b}{02423}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a15489fa10cf7d251f7faa5955ba5}{02424}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}{02425}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd871efe11f26d251caa7bd258791e5b}{02426}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c619cf4d0662ee07d2621300d0a22e0}{02427}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}{02428}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f1a63c02db020d08a6337a5c35c72c}{02429}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45b2c10d0637cb1279cfdaccd186e11}{02430}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}{02431}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ac5fc7a98ea52047846b17abbf45f6}{02432}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cca1e8863cc27c3c8afb9d7cee55fe5}{02433}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}{02434}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02436}02436\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F6R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a05745a737f85b835db1099ff6e7263}{02437}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaf448c354a5a325c540df29f7af6ad}{02438}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}{02439}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9c5707374ef1577ec2a5c7dec11322}{02440}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3154b0f8cb4e1e230e37da1e696659f}{02441}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}{02442}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7015e00f7ebf7b7727c89dd1e4d39aa6}{02443}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19eddf607d2cf5941d3b6807ff89cd}{02444}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}{02445}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97c920c1437c8ac5df50b171f4aee5f}{02446}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1656844d8617834262a5b6e24936bd}{02447}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}{02448}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d7ff307582eac29ccb7608880ff227d}{02449}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a812ea22c8f0cfb484edc70dd19d6b}{02450}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}{02451}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3202c6c2ba274ba1a5920c47b2141d}{02452}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1da36ff17919dc17466458f924a2}{02453}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}{02454}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e24b0fe81f24078bdd007cbe832c07}{02455}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd31d2b1806cf454d51d956eb339d096}{02456}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}{02457}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2438dd17101c15d44b533cf1904f2fc}{02458}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b36413ac64900c2398a530bbe647a6}{02459}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}{02460}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32fdb53fc39d6a2e09fcbbafb6d2ec81}{02461}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45055999ce3c93c3f0e13f6a5fa1da30}{02462}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}{02463}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad128a04f722f5190105f598e2b6ac8}{02464}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1904252fa35eca764e319ae3d124caa}{02465}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}{02466}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bca6dcb49673694c6ac968da048d79}{02467}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a103dac7595c91ff96149735c5ce964}{02468}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}{02469}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf750a53eaea8fac3215da663a4d1fbd7}{02470}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf418fcb1f3c27715523268e65cacab77}{02471}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}{02472}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fe4fd95f7cac5eda54ed4260e350d8e}{02473}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf975da091767c6f1106d725426874602}{02474}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}{02475}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0854e19abe416754a29c04869c5dd57b}{02476}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf024ad0a5286c193a57e761ae8dd78ab}{02477}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}{02478}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06cb4f011cdc5345ffd410b209ae38ef}{02479}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc33648e9130b7b12dd082032e1e02}{02480}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}{02481}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a55b3fc85269d073d5cda9c98e2e1ef}{02482}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad577265745548ad4066ee66d7db968f5}{02483}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}{02484}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3df4af8b5925814763b952a9c6f328}{02485}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4c35e9c340e717ba471e6913120bac}{02486}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}{02487}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c2447a18f72f6dd8d73e51d72ca71f}{02488}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71b0660dd705a9ebe22c2e768e4172}{02489}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}{02490}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3aa83c6161527cef489d960584af040}{02491}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42fa5a606d58f2a30da9a58581178127}{02492}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}{02493}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6a4e2993cf15d28b3ff030793d110a6}{02494}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c7e51a79cc95f7aa5593c5d347dfc}{02495}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}{02496}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9841eeaf6951092200c67ee2e1d8959d}{02497}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b843a11577d4891e11238810c01ccea}{02498}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}{02499}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef6fa85c2d4ef60e08f9cc04e5531c48}{02500}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49834ceca6245c6bed6b011c37cb51c}{02501}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}{02502}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fbd8ee1cf6970c9065f5afa0a7f3d8}{02503}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd32cd4a51845ae3257bec44dea5f36}{02504}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}{02505}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12596b4ab04f15a4de2a08772365def}{02506}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601aa03929a9eed61e4191a049c75fb8}{02507}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}{02508}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa75de907e614398eb71f98ebcd4f9e}{02509}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2707b11422d80fcc55e5759c7d7a3983}{02510}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}{02511}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc2b7e2fbf01700501b1d5fb0ed54d6}{02512}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ed60d8e8930a207039da6873a403b4}{02513}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}{02514}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a7a5394639689f077cd23a1bc2a2c3}{02515}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2202fe7314b833d290f25a0e5234169}{02516}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}{02517}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193993f46c36ffb52f560dd38e2f2b14}{02518}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b34d58ea8416ea9ccdadd87259d810}{02519}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}{02520}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2064cf4f9bff8a3880b2b3f80225de4f}{02521}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87f159252e6a934b1ecfb6082d8ac50}{02522}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}{02523}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8ac47a8b593b2d941f2df07adc8f65}{02524}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87baee8a9cefd8158caf141f29881051}{02525}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}{02526}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga208a9734e163cf973b02b3e7a8d9271a}{02527}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdec0e767a520aa7bcffac3e5652181b}{02528}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}{02529}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76a4f2683f6acc00c48fadadcc75f877}{02530}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2f09b2ada8e9ea6e28a7abe6dfd678}{02531}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}{02532}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02534}02534\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F7R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07592cc9f142c86800624b80ac659191}{02535}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19ad30a6bd063074a8e787ce24f7d3f}{02536}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}{02537}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab323a7481c5d75df36e9e2b25c7e6e32}{02538}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83bdd3955b202a00602bff176ab3cd8}{02539}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}{02540}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b06796d92491cd5111bad5c6c380190}{02541}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffbf82ffead59ec0190dec25b9c8c621}{02542}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}{02543}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548972b3e8900613c72d584ac0550d81}{02544}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab477aa17c626cac52ef965f21579dc69}{02545}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}{02546}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428d061d3d6cd26401f09a0a9d888582}{02547}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6552b734a4618cff826b853d8e5ac7}{02548}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}{02549}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f21f5d42dc175f69e397d8a021ec17}{02550}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b90d78121983740c8d803352b68cef}{02551}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}{02552}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf5d52b07d0fb670d7b754f293193b2}{02553}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3a549c7bf229dda892b600b320b4e0}{02554}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}{02555}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85318a4750085acc0f67eaf5d748f0b0}{02556}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ad36251e272dd1487dfec8f4b6cfd}{02557}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}{02558}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3977b859e97377959d730d66dba4cea}{02559}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2be453e8e7320b77bc242044038ab02}{02560}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}{02561}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaaf940b9f64ff8cf14a1ccb1f01353}{02562}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271c074cc3a12f895a531d0cfb29a883}{02563}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}{02564}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e458cf6d5da73505414aa25098d9282}{02565}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad708e8bc52c416ee38bc5bb93822a877}{02566}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}{02567}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c05b416f990eebb80363c022661be43}{02568}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fa9afddd282899c92a7647e6f1eb8e}{02569}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}{02570}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae496f5c9c04aa8d161b380cfc46c1a89}{02571}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad694f31ad366db83ec659c93fb75db7f}{02572}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}{02573}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0706b04b0ddfa96c5ab1120d8973c8fd}{02574}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc73cd4c1973c6d575b12ef8a34aefdf}{02575}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}{02576}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9cd9b7f8196e5831e7a68cc063eabb}{02577}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51f245c33277eb5e09db8b8302e2df6}{02578}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}{02579}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5c4ef28847f4fa0d27a781b0b8a986}{02580}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd14c5855dfe51bc8a1a44266d1c925}{02581}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}{02582}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d07c069c5aca9e42f268ab32a062c75}{02583}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc661e05b2422313bf88f39f049ce53e}{02584}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}{02585}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648db438e1aef7f7b35396757e7c7b52}{02586}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a27e2e7fd333f0aba9fbd5919e260d}{02587}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}{02588}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56090225bc33669e07141a1243cec88}{02589}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278e31f437817faa9cad12cc69e3112b}{02590}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}{02591}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab1b958322e9e8924570497657ef396}{02592}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1422787fd4beb2c5679f45908214fd6}{02593}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}{02594}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638a9090ca2ae17ea3d000deca166de3}{02595}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71fb64ea19cf98ac384fed6babe5fdc}{02596}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}{02597}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf70e06346fa4c3754533c7743bd04f}{02598}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1d29a629499734298ff81b9892cb0a}{02599}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}{02600}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcea76ba56f67ee953e46d4a2730b36a}{02601}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4535f6c9da894cc9ef7a6ba6f6bc6525}{02602}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}{02603}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4853c3d121f3c2d11833d11b395e0038}{02604}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b9c180bade4dad957697b4f5b4354f}{02605}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}{02606}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2567b1837c81aba2759686438547cc}{02607}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cad693a28b872fe402439c9548f35}{02608}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}{02609}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5867f7e9cb965e6a3768f6bb02f080e}{02610}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aefee2f7b7c851315fd09a2ef4df5ed}{02611}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}{02612}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb741309bad1c9aef3ede7c187c05a92}{02613}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae7335a105fc044215160bdafda2485}{02614}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}{02615}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae02d56cf4acb7e92586c65c2da805d}{02616}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f9cbef574790752e5579402adbfcf9}{02617}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}{02618}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab06f238fd2c787b94e9022a874f0e4f7}{02619}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5accb398c1b8d49f33264729b9248ba}{02620}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}{02621}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec347619871661fb58366eb358f0d3c8}{02622}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a0882ce4432f84db55f3f699cbd93}{02623}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}{02624}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga920c885a992444b856bc4df2862f44ae}{02625}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bedd413e3ab8e91f9d779ef40e45b5}{02626}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}{02627}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099ccfbf473ed4897db9b4d16ac3c150}{02628}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85d8f6af8cfade40eaef271291512ef}{02629}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}{02630}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02632}02632\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F8R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e21006790f44d0394235edb9533fe9f}{02633}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a1537e2aeed84464aed2c398cb24c5}{02634}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}{02635}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab537c0b3bf184ffb31d73312facd8d44}{02636}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136ab0937c4919934d7dc1185d3c4064}{02637}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}{02638}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d30a98a695d270dbff8e07b9079e5d8}{02639}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fac3bd96ed91e471081a51b6b08ca3}{02640}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}{02641}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1894d0455f9488198430c70db97c865}{02642}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9c8ec036840da8f0b04aaa715d031}{02643}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}{02644}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0ded25fe64917e6868d95b1d468771}{02645}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9829df8a13336ccf61d59be6c282d52}{02646}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}{02647}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5792df4298b71222586c057d8c783ed2}{02648}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d67631dbfe1a1f15fb712df7cca4d8}{02649}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}{02650}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d2bdc498bb762e71c06682ddcffcd0}{02651}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d9da45066db64dcc7b6d6ea9d8d3f8}{02652}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}{02653}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a3d24b2ddf64251f6257500549eb78}{02654}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a2fe60539e333588226dbc4de4fffa}{02655}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}{02656}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc32c5836d51b1c7aa00509af2f84335}{02657}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57e77aa8ea032bc07463d82e451e1b}{02658}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}{02659}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e709811995d99e00d150e9bc96fa27}{02660}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab30a05da2419398ee1eb3cc0d0c468f3}{02661}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}{02662}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d988713272210141906dbbf7c86e9a}{02663}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ae96856872467bd01177a14cbd757}{02664}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}{02665}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1a8d858999311a306e931621b57f21}{02666}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f936dea8e23ad47f01a690e3144442c}{02667}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}{02668}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dee94be5857587a290a91b8e69ebd75}{02669}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad340588e0f2e4424892bf86a3df02297}{02670}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}{02671}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa36fb31c4e4460571555e84cb306cf0}{02672}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c0634095cd3178f8b2836d6855d3f3}{02673}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}{02674}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c42fee1e932aebc586aa5cfa634be5}{02675}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0c83e006384165f5d1cb982728cc50}{02676}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}{02677}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b62ff2f6a779932be13dfa2eba51c8c}{02678}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f23b1489ef4904d4f0a629f4fff1da}{02679}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}{02680}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6b2bfaa28bb99475c1ffe09c55bedb}{02681}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a05e0a87d907888aed8f07c72d00f9}{02682}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}{02683}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e73d311df6235cbf5fc02a800628db}{02684}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5980d9a8107fa12b63f1ee0abe74cd}{02685}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}{02686}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59f6130156da5081b0eee3acb154374}{02687}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae850211d9876f0063e13b5610cf8ac65}{02688}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}{02689}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe27087a9da8f3202a319dbaf07b6d6}{02690}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666296673c08dd22ca95dab553d430ef}{02691}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}{02692}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55046c532cef29a6df857a821d8d9750}{02693}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b241f62e465fede05a749af4f6d46d}{02694}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}{02695}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef11cb2b0be6f8a07ca34699c89a7098}{02696}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894777fbc3a4cfc64d779ee1bb28447a}{02697}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}{02698}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d6b1387dd6af3f5f6ad71dc57738bb}{02699}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a971879dd5369d39b1b5a2d55af7f2}{02700}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}{02701}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga928556e1ce80afd85bc49deca2f1dc2a}{02702}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c136499422980d6a619619b67024115}{02703}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}{02704}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6287f1cbffc6c85b5a8c540bdd238dd1}{02705}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cb63c9cc186f5a6a188e50e9440b71}{02706}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}{02707}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b42664c93972b8ceef0bb224465868a}{02708}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66fb66d8e41424f6a5df8645e889aed}{02709}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}{02710}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4046289146213969c12a1a9c88756853}{02711}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4ac7b030b72119e7ff52cd7ed2c22b}{02712}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}{02713}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f7d4b16bb82b31e2fb4879e64a7632}{02714}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36df86343d04760bb4fef8b027e668d6}{02715}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}{02716}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d24f22e4e970b13528482d65e0bcd21}{02717}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647ae349a353febc85e2d06384798e35}{02718}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}{02719}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270dce4d4b698b43b0f9eed16a95b336}{02720}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddb3d32fc778601342a863d0a6612f5}{02721}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}{02722}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac7d47b043f02ea1fe15f4ed1ea69ea}{02723}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cfc8c264df5fef0511b3cd66e459c3}{02724}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}{02725}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f280f7adb7d1b1f1a2fd964496d382}{02726}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1306a969e63813c78f15304cfeef9d}{02727}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}{02728}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02730}02730\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F9R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e408d4dcf2104036587654b320ef837}{02731}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc0e0cbb432679fb469888559cd8ba0}{02732}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}{02733}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b2c5ddbad8e4d30df6bae1553ae95f}{02734}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311d13b8b6763e76d9c889e49c7f5254}{02735}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}{02736}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdac08de057f74084b0df1bdd49ffaa4}{02737}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66033af8f1d5f936090a464ef6af680}{02738}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}{02739}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693575c5b64ad798658952694e636204}{02740}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfd9933c0a4fb97ece209b9fcdfa794}{02741}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}{02742}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga726f4f35552287c718dce9b5c46baba1}{02743}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362251d468d76c64459afc82f84acd06}{02744}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}{02745}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6064e11830367708fa478a64d6134471}{02746}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af391a698294bbcfd73e13d7bc3d45f}{02747}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}{02748}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48d9cd13e58139129678537b2a46a54}{02749}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf73980f9d3a6a660ab4b0742b849827}{02750}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}{02751}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c12d5c48b26fa65b51d8978f372d235}{02752}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc25aaf5401c7a3e16cb4609ee0e07}{02753}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}{02754}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fce8e9c5098084f4b4e9fffe064627c}{02755}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba01d797a4d055fe0a1af549c3fb4734}{02756}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}{02757}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9d0da640c988023228da572b39189f}{02758}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7a7ac6a91de762e00f6ccbde5c982}{02759}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}{02760}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382c3bfb429d3dcb4dc665af752e569b}{02761}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd756a032170c40a6e99e78c1c52eb95}{02762}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}{02763}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8154705ae1b389be82edd66ab25b9f81}{02764}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7239e8ffb07b9aea8013fec8dded9153}{02765}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}{02766}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae584c59edb1f026fe49dc993eb084dd3}{02767}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fdb5f76ff7140ead344e774d2a7624}{02768}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}{02769}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8bce562ccc80042ac70f70fc9c0bc35}{02770}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156dc983e417d37a94dd165f5d3d2f93}{02771}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}{02772}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6618206f24c69189d2e432bd4efc0651}{02773}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396a55b76a656a8592faa6c6910dbb40}{02774}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}{02775}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee8557da5e6de53987fbd0a185596107}{02776}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd456c2656ca51201b43ed9831d24d4d}{02777}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}{02778}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe418890b1a83c8846daace95b47edf9}{02779}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc59d106067ea2d6a18fd5f08ba2767}{02780}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}{02781}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c61d64fef04b48caeba748a9a22aa6}{02782}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff327faa1fe85083a3ef4f071e86e9}{02783}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}{02784}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35916c6399028aaf16c864a1b37f191e}{02785}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1580585e09b20a6bc206c033139649a6}{02786}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}{02787}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa5760e3a9d5b2ae2596c1a203ac772a}{02788}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356b4a420c19ac07bfa409d55e53adc}{02789}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}{02790}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e961ee93fb85b21e152e98eb2d69e08}{02791}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f43ec3ddec319e7dfbda3b44c7c2df4}{02792}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}{02793}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf1cb9ca8fd641443fbddc3b66dd953}{02794}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5361a1933b142476427e60fc3f9c72}{02795}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}{02796}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad975dfcf3d01716533fb54d8b61787c2}{02797}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a508f12177632ba51a7ddc551ed9e2}{02798}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}{02799}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad49102a5c0f38207584062f8303da2f5}{02800}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ef341230d8345ce5e8176674f9f745}{02801}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}{02802}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac621c869012858627036bd298ced7e8f}{02803}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309068d091fa9bd5abd28c709efb96c8}{02804}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}{02805}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb66980120bd88fc4a472a87ea672e4}{02806}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97a1bd116fc0f32a29c4c3006d0330d}{02807}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}{02808}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2aaac573ee7915936b4c68ab36fc5a}{02809}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed19ac97bbe1e8d109a31af97ac183c}{02810}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}{02811}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c420c0a498d9f93ae7b78d10c90171}{02812}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfa05da1393f001376725caac1a5cb1}{02813}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}{02814}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e5d9b745f7bd053a3843faf405b7eb1}{02815}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab301858f2e91edd141441ebf4be606b}{02816}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}{02817}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8fc29302b5a2404550b37a1e62c0f11}{02818}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23f3b612ef426adf60238083766f4a8}{02819}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}{02820}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4d21090abcdafb53a216c6507cbf57}{02821}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0799e2743ca085ddc2d3557c81d4fb5a}{02822}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}{02823}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c781d400959fec8e3f8636b97c6227c}{02824}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69d0815a7cd9bf18de74375fea92676}{02825}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}{02826}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02828}02828\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F10R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b8639dd16a3b599266e6a777fb604d}{02829}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a05b74c330bf04f1f6f3ae982306f57}{02830}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}{02831}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61d255693dabbb9177ad7a611aac5958}{02832}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc10e15c593cf151539aaf626131cd6}{02833}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}{02834}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e899e29234df6b50a1866c607823ca8}{02835}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc815403ff9f3643971ecd50b8e1c0a}{02836}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}{02837}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6414ba4791274ad1dedeae302deb8c}{02838}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1db4c0b25f68a6bd3c6cbb2d2c82ee}{02839}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}{02840}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1468d4f971fefa12ac2373e9059fcc4}{02841}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91329ef7b3229b4f06f31c8fbaa8507}{02842}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}{02843}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5059f789c76d31ef43d2933a6794ebef}{02844}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7af08619a0d22a111e253c1059024d}{02845}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}{02846}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c9f5e78c2fbffbca7976837c901ae11}{02847}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcb5577636b7acc70f13f92cbfa3f9a}{02848}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}{02849}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3456bf703efc85fb20bc9ccae394e575}{02850}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557466eedc11bcfb78333511b3465921}{02851}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}{02852}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77280ec33da757f550aa90612a3e45c}{02853}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451e0f30e41e5216fb223e52bdadce7a}{02854}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}{02855}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5340c5e8483f2ab61e51f7f4b0d6a78a}{02856}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434ad62e086a866ca425960236216d34}{02857}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}{02858}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a16b6466cddacc04e9200bea868510}{02859}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159afb7939de25a56d4a7c72e3669b8c}{02860}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}{02861}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB10\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77878bda5d61d09fa0b3ea54a208c889}{02862}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37f47760352e40a33327441fa44917a}{02863}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}{02864}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB11\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb667a50ca9535347b011c47aa7f7f8a}{02865}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6456e18d6659ec3437ab1b5c84b60681}{02866}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}{02867}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB12\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf29dbf589e4978181256649c864076da}{02868}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0b809ab8b05e662982533d29d34196}{02869}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}{02870}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB13\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1630e20424cfa65e81a05cce2c1f7337}{02871}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1553e078a11eeb8d8ea8c0e0448b4d0}{02872}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}{02873}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB14\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1651020c3774aaad2dcda820e38a4b61}{02874}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ca9243e9a38085b93d717f05b885a}{02875}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}{02876}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB15\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18243430f119e7ed075890d0c4ee9bd}{02877}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ecfd894be7f8a4d1eb0cbfe995f7a8}{02878}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}{02879}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB16\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5b824a1aa2f34e1c413feffd1503fd}{02880}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4bfbfb134e99de69fe63974eae0eba}{02881}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}{02882}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB17\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca233f5cf20e9ec03df3088fdf56f06}{02883}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59843c48e4723e0d3cb389b8dc31e95a}{02884}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}{02885}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB18\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6910b732b7855530c3a345d1b027a7f4}{02886}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028e9c16a75cfe1a4209db5761793d65}{02887}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}{02888}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB19\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55c921e020738e5610d97fe033855c7}{02889}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3e3967b90e93cdf5d2dff50ccd6467}{02890}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}{02891}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB20\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga971d242e49fe7359b6e741466d305411}{02892}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7d08dc1418dc7260c85dcd41c3f2f7}{02893}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}{02894}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB21\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf28c54456414ccbb9b51ce644d47601}{02895}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f696dbd8db5370eb9701e521227e2e}{02896}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}{02897}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB22\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adb7b8a937732924faef5a13b6d691c}{02898}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4b78077f4a9d949debb3c345fcc8203}{02899}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}{02900}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB23\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3774098d002351e5997edddd0c0ce5d0}{02901}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa800d4dbab113869136419067683b7}{02902}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}{02903}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB24\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91439fb8d069e77aeb88065b1c685f89}{02904}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2755b753aff086d43feba71cc367da2}{02905}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}{02906}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB25\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed8963dfbdac3df92f96632e9f8973a9}{02907}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c4b309760f303d4bbd9ef507673d9}{02908}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}{02909}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB26\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacffecbefab44f2d80330ff6b3316404}{02910}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713459bb360bab56e68cd562bcc86992}{02911}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}{02912}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB27\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8670b0f5b08f2106aed385abe471988}{02913}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904044b84be51c67151570af41280109}{02914}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}{02915}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB28\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47d24136b51470d74e9e0416110e608}{02916}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9254a4f5e458db48b99024ee4dcf28}{02917}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}{02918}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB29\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cf8efcf620782b10885d84e0ebd370}{02919}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17c37afd6e8048e5561cc76204de98}{02920}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}{02921}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB30\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486a9b2d165733097746c0e075332056}{02922}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0010aac3ddd9cb356328c22fcab2fd9}{02923}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}{02924}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB31\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02926}02926\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F11R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad825b1610c2deb52c7e2a14d4ffb33ae}{02927}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cf61e4385aa30fbdff533d51bdd612}{02928}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}{02929}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786a94d3ab775de9da9195130b1b76bb}{02930}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ad3f7a5ffa1fd9136447924950ea6}{02931}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}{02932}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b59aee05e1add366c493e4ccd2637c5}{02933}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5614e1e331777400a4903b74f3398d1c}{02934}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}{02935}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db6817cdb088212132aebd6b1e6fadb}{02936}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf6f2e8167bd44d1f02ff8de4574d4d}{02937}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}{02938}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa798693295399620c2a62defb02ad5}{02939}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab99e31bdf86aaad8ba7d6ad75ba7dc}{02940}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}{02941}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf95e8d5586045005c6fc0dbb9d42017}{02942}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554f40a4480434bf6e3633e52d45e6bd}{02943}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}{02944}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33946da5363485ee484a5fd3b977068d}{02945}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aed14b088705fde497369d39675369e}{02946}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}{02947}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga390e032609e5d44f7dd0c7e9d2f5ee16}{02948}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8580e565ee4bc7966aa7c515d6fab446}{02949}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}{02950}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73563f8f0592450f6c15ad9d91495e62}{02951}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639a8dc5a46ee8b2a380ac7978fb0672}{02952}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}{02953}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01de290d95f18b06e6aed12bb01cbe88}{02954}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd49481651b80f8fdcf08efd0e07f8c}{02955}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}{02956}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ccf16da47b6e8c9a396eaca7ae390d7}{02957}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cb55bd09dade7046aa52361411fb68}{02958}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}{02959}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB10\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b2fe2b66aa2708feafdf1b5fac1a5d}{02960}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6235ef02d18d862d4018aa9d3f2612bd}{02961}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}{02962}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB11\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8638152a30201e227efb08a7239a9a1}{02963}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga488ce892527f6e05b74c72d3540e86e9}{02964}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}{02965}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB12\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4ada853a29ea4b6975619939ad6aeb}{02966}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34726d941ba918d973035cdfd4956f22}{02967}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}{02968}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB13\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623aadd0e75b5b15052e0ee6db31b9e8}{02969}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a261d1beaaa14ef8021eaa305b4cdf6}{02970}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}{02971}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB14\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2162c84a2aee3dc40f2822bbf8967b5d}{02972}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc324a22f00abfe9bcf15478238eeda}{02973}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}{02974}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB15\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2464caefce933de15008f8e10a0229a}{02975}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67cc7cf7f00a9e32c2bd48dcd4941eeb}{02976}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}{02977}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB16\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59287ed65d1bab31859947cf1c0e520}{02978}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5442d8600f85b1f2efb8cd2a0a9ec764}{02979}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}{02980}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB17\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd205d1cabe770ac20592d94a9a59a02}{02981}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga882ce3ab193542e376fb5f6d4f497a46}{02982}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}{02983}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB18\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdda7d2445b53f67f690c62be9246090}{02984}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d345cf87d73bed1e41d1fdd1da16378}{02985}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}{02986}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB19\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc43b832b438ebbad185e628f43c46c}{02987}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7955a656970b266f1398cdfc4bdb6cb}{02988}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}{02989}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB20\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a5d20941e9430ed2d0a146328ac31}{02990}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5b2c12419c4cff708970be601ad3e2}{02991}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}{02992}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB21\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2af39e6af45c497fc6f8f9e21892aff}{02993}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad2a3cd3442663331b96444d1ed798e}{02994}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}{02995}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB22\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413238cb6d5869b63b343f15b589a7d0}{02996}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0869365b6223739ccb3b62cfadd9f1db}{02997}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}{02998}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB23\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l02999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac72a9af5034ed0aedfb37bf45717785f}{02999}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed24f7ad9ae64b130e3e2ce65cf5d04}{03000}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}{03001}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB24\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3375fdb7a20bb2603e470ceefb5ea811}{03002}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c2fdd934f06f41139da93cf271c9e5b}{03003}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}{03004}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB25\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga856a5c13143c62e9fe351bc40419273a}{03005}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga547f899b4aaa6323c75dc4660cc6dd4e}{03006}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}{03007}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB26\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc7863389837d8c6e58d46c87543339}{03008}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5499db54e781ed6a09c987857d851e4b}{03009}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}{03010}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB27\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6146861f9546873f507b6ec159010caf}{03011}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80b8ed435fa7866580be0ec7cfada3ce}{03012}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}{03013}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB28\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14db22bec110547f85af0a1d37723bdc}{03014}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa11c1e2e43d9234f768ca5f3db3521}{03015}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}{03016}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB29\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed80cbf06c649fa59a60cc19bffb3ca5}{03017}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665b624ef9be8a7b67fd0d0c8a2cc28d}{03018}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}{03019}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB30\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac933da1992c44dc61bea38e44c376f01}{03020}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb79224e74be4064c186c1fd8f430b3f}{03021}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}{03022}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB31\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03024}03024\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F12R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f295f2367e770b2d0a6c376512bf73a}{03025}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493ad4f71737d83380a81e3df1fafca6}{03026}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}{03027}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17093a08b107416231f3d9028b7e161d}{03028}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4cc96e515fe07094a824e27ad4d925}{03029}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}{03030}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9311ab17c937d6e57b9e2e5ae93494b4}{03031}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c8d6c0e2c177e40ff60568beffac86b}{03032}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}{03033}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8158fab7bc36d56b1202e637d45e0ee9}{03034}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c79794004930e3de57c8417f7c5d6d}{03035}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}{03036}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db6bf56bfc0ceb513363931e2f032dc}{03037}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b358c5c72ac735e4c7c802287f9903}{03038}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}{03039}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2298551f803cc3ee122b170a68369c63}{03040}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc058f703f84921bf889c9ce3c000d0}{03041}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}{03042}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2183cc81753585bdca7ca731db48f6ae}{03043}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86849d0bdcd7b03a0770c9fb4e1c0cf8}{03044}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}{03045}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f008c792182223c7f2ed45c5cec3461}{03046}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e08cb6960016b6a352bd8353733dd}{03047}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}{03048}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb125f5efb6b0daae3758f92a2aadcbb}{03049}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad138ae340d080c7b69b9dfe0814234f6}{03050}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}{03051}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5573719f28f6259a0c06f933691797}{03052}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0713b2abf45e4c66dfc0c2f4aa902c}{03053}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}{03054}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae32861a7d09171945a044611c0799be5}{03055}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3becedeec4964364eb6a6ca51af6c7a7}{03056}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}{03057}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB10\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038226b9a5057333b93511a33a628df5}{03058}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab33464326b0107849ae73eb2d74649}{03059}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}{03060}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB11\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aa1cdae5ac88b5dfb35f4e7fa1efa6}{03061}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55c96f63d9cb2115cf779e2108cd2c2}{03062}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}{03063}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB12\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4705c5fa21a51b511e077c3812068f53}{03064}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6754922701ae479453231e3082f5995}{03065}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}{03066}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB13\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabece220b17e1d4e3d305e083f7a8cdf6}{03067}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40af5057b396387a1162d0091b2d826e}{03068}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}{03069}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB14\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd867683a9a1ea022cfa4211a5079d0}{03070}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a4f362ed99f3b71078c88c720f7603}{03071}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}{03072}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB15\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab018f535eba98e6869cb39a15b6b27d6}{03073}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44038ad11ff535489420a521d43090cd}{03074}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}{03075}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB16\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518951f7f8d5f8a22f7782ea13a2ac0c}{03076}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1462a6bf5fd7f197bf4fc6b40f3531e}{03077}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}{03078}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB17\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1f6af451262400037581950b32da4b8}{03079}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ded4d9316004285d4c49d62eb48cce6}{03080}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}{03081}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB18\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9e3a6b9cf0673647bd9adfeadb887c}{03082}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5a9bb84c7973eb3aee9bcc751a402}{03083}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}{03084}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB19\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a25348307ed3392337ad2a40bdfe73a}{03085}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e4aaef17496cf40db364d4c7ead7d5}{03086}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}{03087}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB20\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752faf78fd8e420905118261b231241c}{03088}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776befd35d22caa64a1754b75134f2a6}{03089}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}{03090}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB21\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3238cf7161e4270d40115f5b61431a22}{03091}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5b00cf1faf748d52633ee2a1989b49}{03092}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}{03093}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB22\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7d9b502598ae8cc04847d5cf9c0b52}{03094}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9c58f403ed9bfc19a23aff1960065e}{03095}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}{03096}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB23\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b9e2a2787690c33948183acf3e600fd}{03097}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efaf0ba941dc22a8a322e75d6495237}{03098}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}{03099}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB24\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae772d3a7da965bbd759aa2ffceeb3ae4}{03100}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495bdfd934bc40aeabfcb0454e47a2c7}{03101}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}{03102}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB25\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48905689b327cf537df7a4e7f12ed097}{03103}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26edbc0aad33ae916a2c765f8a463023}{03104}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}{03105}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB26\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece06032650d7777a44ada0b8cc4a85b}{03106}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb051023923964df52386c58e0ee26ed}{03107}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}{03108}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB27\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe5041f598b90c619dfa60edee91ced}{03109}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e1bbde0fef2e2dab933da257a3afd66}{03110}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}{03111}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB28\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f3ef59e719e677cd850e299d9961a5}{03112}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d988431331cf581558317c045e1117b}{03113}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}{03114}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB29\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0704718cb8d28fcbdb546e660b109e73}{03115}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b733b7cb7755ebe4678bf011a490f5}{03116}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}{03117}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB30\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b666278c8cbde1fda669c22af52c2ab}{03118}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ce05849eef3967db74c9dcab8d936e}{03119}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}{03120}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB31\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03122}03122\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F13R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ab98a53a5893c727ea9957188ee26a}{03123}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0775804606cd66638da3f6ba1b3b493}{03124}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}{03125}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f9a2ceccf6229be57bb4145d593543}{03126}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af825390c54a3a65aac39d6a998ca48}{03127}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}{03128}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6613018ad3a9b1086f63172d3fa5322}{03129}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ca97bf95c63ac91fe0bbf664f96c5a}{03130}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}{03131}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38212e081d0a3d8b9b5384f034a5407a}{03132}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf217b9312083ea4fee7d1e808d6abb84}{03133}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}{03134}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdcbf72e68c8d4c217a3cc35c9a6a19d}{03135}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325e27d4b7557c9da7685eaaefdd9bbe}{03136}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}{03137}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6317c62241dd862ad43be5bd0ce74696}{03138}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53dda4ae54ad09328863f96688745173}{03139}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}{03140}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097998c68e6f03b713fe2eae37670c72}{03141}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae396c50fbe96dbdd418620ffd2fa5b4}{03142}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}{03143}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30d6f9e145dbaf24c55480181072280}{03144}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a54488273ee23a74dfe0a0deca7d7d}{03145}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}{03146}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8cb9dd079a3116919ec1e48f3267b7}{03147}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c2421189d009e0b2630cf53f0caaf1}{03148}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}{03149}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd53ccc27879017d3a67b404b6cc2e8e}{03150}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa365ae887f59e0e1684a5ed96fb50042}{03151}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}{03152}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a6f5d5b2e92245427b68c7961e76c6}{03153}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2439f107e699d239c00b630979ba87e1}{03154}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}{03155}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB10\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f5353506ab2189b95cc97232c4fae4}{03156}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9103107051eb07e5ae903489b76eb2c4}{03157}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}{03158}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB11\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2be27cb238beb59c18bdb3b874f96e}{03159}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dabd107a2de9ccd6461da5926e4d4e4}{03160}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}{03161}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB12\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c3512eefb28504e6db269b9cd68202e}{03162}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1db0ef6756bc958994e6fc702ce75b81}{03163}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}{03164}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB13\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac817b1dbf5b97572d61f4cb97ac35395}{03165}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e4fcd6edb251cf356694de9f3f42}{03166}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}{03167}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB14\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba2fba83e1654499f506bfe603b877a6}{03168}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc8b54a2836661fdd482c004556cba1}{03169}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}{03170}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB15\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cdea57e0dff6ff19f5cc60f4307e25c}{03171}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d570ecd25032c69017c3c117f0aebdf}{03172}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}{03173}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB16\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa862da872daa901ad2449731d9218b4d}{03174}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2321a184dc8aa13baef70a5cb6193f}{03175}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}{03176}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB17\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f93c38f644d676c7241d539765e044a}{03177}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c24ba203819e140dfddb8bc05c473}{03178}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}{03179}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB18\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962217baf4c2af30fc495a0eb0b51879}{03180}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471095d382cce78017304b5db76f7a04}{03181}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}{03182}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB19\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48c0363bcb1ee7fa09ecf22f6b94ed2a}{03183}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c097cf8909e3cc7825d9500a891be52}{03184}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}{03185}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB20\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556fb1d9d20383d707a69806152d2571}{03186}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d0b622d476255e22d07d76831a75}{03187}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}{03188}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB21\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec41136c74e99a37d9aca5c92ac9a93c}{03189}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50e71fdf75fcc3e59b95b855d3bf30a}{03190}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}{03191}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB22\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7686cf2ffa6e927845c1064994c8d392}{03192}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b6b1f5126bfa15739a086d6734cfd5}{03193}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}{03194}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB23\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab03f0061f54b4b410c91e61836225912}{03195}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710ae584f88078c05820eede3729b65c}{03196}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}{03197}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB24\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9fea689cdeac8918508a183517d0db}{03198}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f2580d7250fa56c7a1e25f9d282c942}{03199}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}{03200}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB25\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb77bfba6b6a7db4562bce8bb35316b}{03201}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd8f8b38bc3d56b97c8909c7dbb7560}{03202}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}{03203}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB26\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb78e36a1d8975246d7437b4b3d8c0aa}{03204}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc69c07f91f2c9d6b85c3f26532fad1f}{03205}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}{03206}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB27\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ab2ee1db50c027b505177c9b65af835}{03207}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd7a2e1000f7df336489982291d76d8}{03208}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}{03209}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB28\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eed6320b23de2023e8c8ddeb7efaa1b}{03210}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed837627ac02698016cdf0439782fec}{03211}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}{03212}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB29\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ba01c60b4b90ff0c58dab1c7e8bc6a}{03213}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f63726fd4dffa870717dbf3079be8}{03214}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}{03215}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB30\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0459499e89cee6ff87bb40d6b6a0d7}{03216}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad950a42557716b1e66d0e675d4ed0388}{03217}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}{03218}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB31\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03220}03220\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F0R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f183a8e746831c98ca9cdb8eabe867b}{03221}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa061083b9a300dcb531acbb0ca426943}{03222}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}{03223}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e70a04e0d25e9e87d225a66110b5a26}{03224}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c94101334ccda880f2c3a2e9e35803}{03225}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}{03226}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d2b4b2c0ce324d0b1356c60cf63257}{03227}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d454ef34d31e40aeecb2da25e5004d}{03228}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}{03229}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad65a92a16e022fd160904677f2aa2232}{03230}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526563dd72eb6023c8c6b70ed3eef49f}{03231}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}{03232}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c12a03bd031d6e0f15091903bebca4}{03233}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2ad8285cf2dbc13f19cde26aa841ee}{03234}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}{03235}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4adcc243dd4cd40a7221755e583c91}{03236}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae572f8b4bb3bfa4dca31b1d4b189c277}{03237}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}{03238}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf319616807592f75d1a61ee9d8607265}{03239}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d86d510a3fa0f7bb396b2535ff7412f}{03240}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}{03241}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e7fb85c2a88f84eb38d43bf730a11c1}{03242}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931a307d0830015fa4494ed6a34e3fb5}{03243}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}{03244}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfb2cfa716e20ca94c9461d0c75dc1f}{03245}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f123f65007d2d150da67e5114b8354f}{03246}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}{03247}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf66c4a2200af005c5035aca282158e29}{03248}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31eeb8ac004bb1a829c442474a019b05}{03249}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}{03250}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228d943d2ac8c3e3ca52bcc68bdd0b71}{03251}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8eae7e6372cafdfbb97cee0d3a5906}{03252}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}{03253}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef610b498994f7ba1842966f9390548c}{03254}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c19ccbf1f927445c99e0075e4743f4}{03255}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}{03256}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7158038c6c98cd727869fa152286ac06}{03257}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6f3f414927987a2409f6a4fcee1950}{03258}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}{03259}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0430b63b617ae1318cbb17291a67035}{03260}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f965255e5ae450386165052ebc91266}{03261}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}{03262}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f653bbe8993cfe6546ea2947fe85837}{03263}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541cda96227f171eeaef984ec3f3bfde}{03264}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}{03265}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07875079d9eb2ea959eeec1f42e8e469}{03266}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec4acee70dd0bad3bcfb650e47f99b5}{03267}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}{03268}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7867b900606b53808ce9dbe518513e55}{03269}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae046a3f26c0161e3c40dc1bc568db3b}{03270}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}{03271}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2272ba668cd632f30d77814bc8e465}{03272}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f28b2b9fdaaba93dd8268b5567a8ad}{03273}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}{03274}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad72df4766cb512aa607194c64484d9fb}{03275}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134eae58ad5e99cc09201e3f806390b2}{03276}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}{03277}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935ebc3c9dd606d36290e38c265ef7dc}{03278}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2288da969d823cf883f0a11d0e66db51}{03279}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}{03280}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392416946fa28a09ba37f510aa39ee2f}{03281}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e695a429859e9c143330c5cf6ad3229}{03282}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}{03283}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77ccf85d70f580674fcce170c086071}{03284}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b4a66ffe52286fd25f6bb36fa2e6f21}{03285}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}{03286}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de0dedff4a0a111022b7f750c52d8a9}{03287}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d02ac9f9a07b7c47059c84a2b0782ee}{03288}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}{03289}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46768113fa95f91e263d6a4b62cffdd3}{03290}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd190536d4b825b086f682b40886f7f}{03291}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}{03292}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c235ae356a2cce22c4c3a46099e3395}{03293}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d6929299df0a13244f0e7958eb711a}{03294}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}{03295}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc439d9206a0fe829811ba950c98cbb7}{03296}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6e6acb5b23357732909d4bec0eb95e}{03297}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}{03298}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3102f1fa9437f6fcd9fa4a51074a837d}{03299}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c77950c4ec1c45ab5c4c2936186d36}{03300}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}{03301}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf09a3ca077d2274a12ecbf0f8d0aab6}{03302}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a37ea3a0bc9d4232ee89f18782ff53}{03303}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}{03304}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c21de25c1da4b3a3c5715e6212c1e9}{03305}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb99d019f1abf788685338176fa8595}{03306}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}{03307}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga168f5225f2ca892513f4d58e7c348c58}{03308}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875a0587956149206e0df84242e5c38a}{03309}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}{03310}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac273be775b429ef41f46885be62c040d}{03311}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee59bc46345bde430c9ecf20c8df7a2}{03312}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}{03313}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa39384b9da02ee18353528a10b08920}{03314}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f146c0436009e8b77597db4f06dc88}{03315}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}{03316}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03318}03318\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F1R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dec2c89cd678f3fd1fa90ba991c77c8}{03319}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37390e12fa87a072599d57c581f82b1}{03320}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}{03321}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6841efe21767654ecaee1bb96755970}{03322}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4652769a8b81aefaa5acbaddc83e47}{03323}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}{03324}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga622010c50665f9ae395641902d1834d4}{03325}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga550988821dc17b71e58d745367d552fb}{03326}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}{03327}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e392fb487c7c70667c53e868bd8ec7}{03328}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52c7978074227730285d698cdcb15c7}{03329}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}{03330}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937b036cc35761691dae4719da547038}{03331}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab404d9e8cd80526beb5b83ea62236c40}{03332}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}{03333}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9021382fb04157c3a4ea991a1a0d654}{03334}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3210b70ca25333f077035c8178683b3c}{03335}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}{03336}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga282ffe71282dcacb6bd4a49da646a7ae}{03337}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840206e4408eeadf35ca5ce492121b7}{03338}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}{03339}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ffa785ed1b4ab61dfcb4e5d203ec57}{03340}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f9f5471e1a8abd2ca55fe5a4cf120f}{03341}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}{03342}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83f47b48b80736f5526b826a9150e32a}{03343}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade520b46b08abd462743828dfdb211e1}{03344}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}{03345}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5018a74c3736b3246b93e642100f1d9}{03346}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e355feec329b328d200ea79a3c4e73}{03347}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}{03348}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4282afc9cf64def8be2dfe7cab903113}{03349}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fa9a6d11d4066ce8cbed7772e5c4c1}{03350}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}{03351}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga796f12ffae3a26f7e0211f55db51da75}{03352}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1aef88c920add1bcec693ba43f890cf}{03353}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}{03354}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4000100330d542f8d6375d4ccd450d6d}{03355}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4486004019a70c1c41822611cfbc24a7}{03356}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}{03357}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc9998290934d01441ce5d05b335868}{03358}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ef2954ebc503eaf6c44eb4ec9a593e}{03359}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}{03360}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412671533d237ac1b2abce675e53e41e}{03361}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace28daab139f94dc2ed7e388fd1b9b59}{03362}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}{03363}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2face19f24a4459fc7aff4ca49fcb300}{03364}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb0a0b5dd87d593fc1cf8b9269bf365}{03365}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}{03366}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e63a8d7f11fab2b9970eb9402164a1}{03367}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427c05edd87c70fb5bfede3ece583106}{03368}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}{03369}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5972a3d5d5b18772e834e3f56e6d3b1}{03370}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7423c9dd0740125ba2dc7a9068c449}{03371}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}{03372}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5916963935ba1112457ff7f497a3105}{03373}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcea3b8cd42bcc687c67e62a0ccf7471}{03374}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}{03375}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga925a99e3a206a826cc1abf0bd4adb42f}{03376}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e119637508ebc998e04873befdea02}{03377}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}{03378}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe55799241f27062746e57409e2e9f4}{03379}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adb312018dfbe719072be0d6444b62a}{03380}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}{03381}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa97c392ee8e456dd9ffd6498590c11}{03382}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a75816e8e01c5c9a90d7b2afa4716f}{03383}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}{03384}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948b363bcf4905731e758e1353c58bde}{03385}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace263ed2b1dcb26232c8be718c733490}{03386}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}{03387}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166035cac78d72360b8019ede0ec3bf7}{03388}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15089c114f7120bd834ecddd74795989}{03389}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}{03390}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b63bc70f339f5773288cb786e9c4459}{03391}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256936e5e1dc313a5846bcdb38746940}{03392}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}{03393}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5bd608220a283001eb3e0739c4b9971}{03394}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8861d429f3e5a4cf24015dd24d1035a2}{03395}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}{03396}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244707ad262266c922ff70945babc147}{03397}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca03affd919dc4618d7e47f545714fe}{03398}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}{03399}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cee8ad67d0accf75e5808747e189153}{03400}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4685d281238d461eb78b7f846411f6f3}{03401}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}{03402}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c98f10f41c0d71c4d462d4d12dfa66}{03403}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6e9dc7e9d061ce75e04aceae3cfd6b}{03404}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}{03405}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae336a2f0d44c4ca3a991014f28c2bdff}{03406}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fee7c49b899c8af5ae4b60d47461ea2}{03407}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}{03408}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga461e28c08af3e31dacf1b1cd7b8ffcc4}{03409}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87ec718cd11264085752c85b44e6ef3}{03410}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}{03411}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23be59ff4543be1a357b9bc235ac6e}{03412}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cebad85393ecc2a9214f9788b77c676}{03413}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}{03414}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03416}03416\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F2R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63fb260c0953b77b1c331f22f38ba67}{03417}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4399948716780ec8c4dd96270469843}{03418}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}{03419}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8f29d00c90b617c2336012358753e59}{03420}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77d91c1c72f554e0e99650a3f47e737}{03421}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}{03422}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac519efc7774827b8a0acf9c6d84d6e}{03423}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96dff14e0209cd48bf0c29dc53ede26b}{03424}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}{03425}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace335e7b5360756df41deae31f2abe97}{03426}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3b7ec530ba7d4f3effd0c42ab49ca9}{03427}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}{03428}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ff06cee35fcd839c589a9354debd14}{03429}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcaf819adc61da902e94fc549c5eca7}{03430}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}{03431}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff548790426c82595b210472f7962e60}{03432}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb028302ad008b6326533727d4fb75b0}{03433}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}{03434}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d334bdd60f7c353f3be0e0f43ab068}{03435}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d23fc25f4bfb50a6f590e31e11c4838}{03436}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}{03437}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1f47aa543e3b89fd13f489408ca8a4}{03438}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c27ede1b3c0ad55b1d3ceeb774abbd}{03439}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}{03440}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3338bc9837ac1f00d007a2ae6d79f27f}{03441}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace122156ecd18b6abea1a5f23e1cfce}{03442}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}{03443}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c4389614bb6ca7bd50b0a72d6e6dd90}{03444}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a5442d9fc437bc2acdf878279cf7c6}{03445}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}{03446}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fd8ddf4d48ae6b4b8375791a9fe081}{03447}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf3a00b21dc2a665b2e8e7b99cefaae}{03448}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}{03449}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d108467a53b2dd5992d6bde9ed771e}{03450}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb77bebe0b062fe55efc6304cf8840b4}{03451}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}{03452}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831b9df6d417ca891d10d42826a7412d}{03453}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd0cb91d888b98351e33516a4547e1}{03454}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}{03455}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a22208eb5078a7bfc81c4d9425d3768}{03456}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6af8fc2890a6b457435f0ab29908e4}{03457}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}{03458}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa084d675b30eec4c52eda4e06ef7e79}{03459}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7f01b289ae8ae3eecedd8a29ddc1eb1}{03460}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}{03461}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga956077f7bdb372a7bf0c608b13c8f7f8}{03462}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c79b4445a4d0eb87b2121d58c73d9bc}{03463}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}{03464}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb245f4a5552692ce95229e29c99b1d}{03465}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7788f7206aca6e83ba0cd081af5b2}{03466}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}{03467}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7149f9b6d387983aa9cfddda59c1ac}{03468}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d302da92dc7ff48bfb3935a739c56f}{03469}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}{03470}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d39926ab846913f9cc5a077ab2451a}{03471}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee8abd5207088cb6f59a3fd5af3b89a}{03472}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}{03473}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711201f0da7b487c7111c4e587f84d12}{03474}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6ad53d41a895d341e102901c2e4113b}{03475}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}{03476}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2664848f3b5f6f02d916a85c2995377e}{03477}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b747f768a440c5e8fe08febc1d0683}{03478}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}{03479}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803f8529db84971c2b5c425cf5ece37b}{03480}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc046157f775cb1a2c5b2b90aa15d745}{03481}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}{03482}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007e6dcd0caab8184192fb9780535e88}{03483}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23fdd1fa55e6729712aad51a2ce62834}{03484}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}{03485}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed215ff7fa7ffdb6fe61431c3634a53}{03486}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4508040a17ba6d514e9c5db40131a196}{03487}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}{03488}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838adce88b9370f7a2559bbb2ce268ce}{03489}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17fde946459dc3fc90da9e8809d6d05}{03490}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}{03491}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93be5f2dee61eb1a67711f9037864725}{03492}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03da1089ea38abbe1093471a67a971fa}{03493}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}{03494}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2487dff59abf0a4aff74d5a8e5bf85}{03495}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef46477e39c33367b4cc071c1e3fc69}{03496}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}{03497}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7470e371f95c91d7222c919e63d3c92f}{03498}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833458f427d74480b7a400ace687432e}{03499}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}{03500}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7bc089024482b8555fc44374c3ff5bc}{03501}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc909d367700acef6e2bf8954fcbed1c}{03502}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}{03503}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae76e0f99ff3d94336ea5da68bcd0761a}{03504}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac030b2a517b48686820ece2c433e2f13}{03505}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}{03506}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13dcafb2960be76467f3aa3f5e11c9cd}{03507}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbf050f9c8c01df6dd11938eb663221}{03508}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}{03509}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2628938146647cf456f8800cc4c6cc}{03510}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5f7d56afc77679c64cc8559c9637c}{03511}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}{03512}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03514}03514\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F3R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e56069f9e4901fdf5d593117c00f56c}{03515}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00bc043a80895a2364fdb9e51b3c110}{03516}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}{03517}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67bcdd4d126db81bcece2a81de89c904}{03518}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f4626256cd6e806d02f8ddd1abc6d6}{03519}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}{03520}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2560be72957af6d4f7449908671d8b46}{03521}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2e95083cd9cba8a5e1dea50a2647b5}{03522}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}{03523}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda68247678b28226021fdfad9efab7a}{03524}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1586ad1b9e7dc5ea9060b11c91c64df}{03525}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}{03526}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8222da6dc5c339fc0b0f189a25cc49}{03527}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e602cc571c125a4b0a37ef41a35944b}{03528}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}{03529}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55736898b14b121dec11e82b5aefe05c}{03530}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8c785ed06bbd1d49756b36134e7acb}{03531}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}{03532}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e7b32a226938156cb9f39271523da5}{03533}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8497045acac1d2e6704dcefa92d3b0}{03534}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}{03535}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6117333279671f33e6cb91c69434711e}{03536}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655169f5704760518f05c635259c7177}{03537}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}{03538}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga927026c4212e401f403b68ed66b2c1c3}{03539}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad82eee295a8a2858712b7a8e78b2a0}{03540}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}{03541}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931d7f76fa1e6a1a49faaf5338829448}{03542}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13711889ff55a6b01f7141db5f702c7a}{03543}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}{03544}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8ef622ab70278942e2dff25afb0ed6}{03545}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdde33568809be7611190d6b1b81012}{03546}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}{03547}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab55d83e6190c4b159baffae431a1}{03548}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed31d50f1d71f70a49a880e2c743663}{03549}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}{03550}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae836a910f4fa7d303000f82a1eef47ab}{03551}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fcb0196d04b5e606b1c4a2287a3f36}{03552}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}{03553}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a1b5f346de27041c6dcf3d30239664}{03554}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c0fc4c6e615f3274c846c5f63319bb}{03555}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}{03556}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4239e4164239d1ec1f6fa7e378f245}{03557}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7318a2aa45622bb3ff2067b295c89839}{03558}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}{03559}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0abb9b1be5c5538b70b95c29f5f8feb0}{03560}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf5ab40d21a35f3bd2330139043b4c6}{03561}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}{03562}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ee39cb4edc55608b96077047dc790a}{03563}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae505ba19e3d139a3e51aa661927c2f79}{03564}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}{03565}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe35a463b0df8233fd2c252d9e476671}{03566}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fcd762f60b60e56fe4bd937ac7950b}{03567}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}{03568}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa713ee3afe34a389483703fe9f8246da}{03569}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cadef74e15229097c45f255cdeb8e}{03570}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}{03571}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79eb2b7440516e0a76367dc2fa83bad5}{03572}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31404c72668cd4b409b16a1335a73dae}{03573}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}{03574}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga464afddcd2bbd06df0bb2ee572a9cfd4}{03575}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd69af5b3822a2a480bb9041a8011074}{03576}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}{03577}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8770034c4717ac38141892bd84b23079}{03578}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102b108170e7865f895d7ca6c40f12e}{03579}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}{03580}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga033a69b00a00cef04f5526c727bad275}{03581}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a42411bd3d2c7a7dc3e41bd40777ae}{03582}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}{03583}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03beb9a7aeb8179ceed1d97083e28bbd}{03584}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cae3507194258095f48d348f1307b0}{03585}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}{03586}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7099835a0d2250cc0cbd274f7f4390ff}{03587}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9218c367ef6f00e60b093f3f23a7a0b9}{03588}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}{03589}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02382c65073c2552fc97fae6cf64b23}{03590}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f46cde0b8517ab5b9625a614ea3d922}{03591}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}{03592}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cce1ce749c1341320ab27c5ccaf9c7}{03593}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13acbfad9a6174945e4b814d2b3e5a8}{03594}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}{03595}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bda0fbf28a49b2b7513f6d6810d9979}{03596}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6f5115c365c1103bfb0c2e447de450}{03597}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}{03598}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77eba2b30abdf4a2a9b5ecb3f8616519}{03599}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969752803fe126111b3cd5149859c94e}{03600}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}{03601}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cecf28681a17397c201f6ee9dc450f}{03602}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e06415202aa98552793b9fa28ee9a7}{03603}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}{03604}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0238173e08b65c4ddffb5f300616bbd5}{03605}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367133e3ee7501aef9513944565cea6f}{03606}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}{03607}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda1d6cbc1ba76b6fbf6b69d5b805969}{03608}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994e84701ba2b7c21cdc7392a46e9d80}{03609}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}{03610}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03612}03612\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F4R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1419ddd39b1b989b7bd57df584d40e93}{03613}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9048515e8f37041f6aff9999aff569}{03614}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}{03615}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960af74ce166416ac55bc7c945adaec8}{03616}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b07509549c3a1b2559040dd01c9a0e}{03617}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}{03618}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b9fe6bf1b80f4cc053b9e9f8bddb224}{03619}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f84ea90801ae445733a36c8f10ec608}{03620}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}{03621}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bfbead828bc1a65eee77e210a82107}{03622}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4fe680c0484c7757d15d939a50e8b1}{03623}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}{03624}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bb4ceedefb72e55d9b84543e1e7996}{03625}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91056080450f8e5f68b3120ed7b609fb}{03626}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}{03627}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b468294e8df41868bf3c06bdf481bd}{03628}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96484b04cb3e058e3f70b722713990dc}{03629}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}{03630}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad305c1f3555c0dc3ccdf8da5bc775504}{03631}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde7359de773b8b427dddca91f99a3c2}{03632}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}{03633}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a2c4a85e2ced48f8e8c14e28e8a527}{03634}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bfab19292dba8c2e7c6f6d366f1490}{03635}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}{03636}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e0dd86f16cceefbb63044d48a7f4ae}{03637}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82667269e283535191eb3439f4ad6a2}{03638}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}{03639}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6bc30c3c453102c6ff321a9b74ff94}{03640}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae060ee50f1193b9e8a2b2ad84789eed7}{03641}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}{03642}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30c085eaa270c21b83fb471ae334e59f}{03643}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152ad433d216935b86e5014dd69626e}{03644}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}{03645}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a4b0466c13c7c8259301cd2f23cc8de}{03646}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc14b1315fea6d9b3948d9f00f07de7}{03647}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}{03648}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e89e50734d1ff90c8246f14bcb4d83a}{03649}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d1eae74bfd099a0512f44a4bd928c9}{03650}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}{03651}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7394fbd307de3a0701d41b984658940}{03652}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9d3c7bbf0cf276350b00a04b43c37}{03653}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}{03654}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedcf4b945f92674309ef9535166dc473}{03655}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31079d3271fc34363eed112cb9a3ed23}{03656}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}{03657}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc517c539daa4ed10cd59739b5eac588}{03658}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd57e61b87f3e1e9632ad2075732fa5a}{03659}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}{03660}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f7127ca82dc78b93a37e7cf80a5ceb8}{03661}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24f6b4c83f05dfbd05e15c128ad6fbf}{03662}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}{03663}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0189abc764580a8777fff47521d38303}{03664}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973be88ab5b27952acbdb24e0b817d78}{03665}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}{03666}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6a2d9360b2d898f9f52098f68ea290}{03667}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85749ab4396b250aac41526571cecf3}{03668}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}{03669}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610320557b86dc3210d49af3a2ff476b}{03670}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74002038e0de0bebc00117c89343be6}{03671}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}{03672}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338e34091813fe910437c7f4b07f4a15}{03673}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814015c75ef6ae829af165ba84aa7692}{03674}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}{03675}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b436d0a50503f95b84d596659fb1a4}{03676}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d83298755e6833a20617ab15f8712d}{03677}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}{03678}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2906d67400ef4a87ffb17a1f26d6ae7b}{03679}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94ecf7d43f6a018320c3d25bc9b46c2}{03680}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}{03681}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b071adef809e00edf9cb9d891d6d44}{03682}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e657b91bf8789bccd4f52b8f865b2d}{03683}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}{03684}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da4e3d58f6f15b8c756e0bb38be4cc4}{03685}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1696522c0eecd85f864be345e40a29ea}{03686}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}{03687}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7d61b349c5bca004c6af7eaaee0a05}{03688}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bfc25c457c753a6e6635781a348471}{03689}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}{03690}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad5b4c8debdf28b0c25c49b678ea058}{03691}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b9b82299251b22f45b8ead71dc2675}{03692}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}{03693}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf248d9dc1f65a0536fa18819437aea}{03694}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9295be11108120ae840e8c0f12f0ed5}{03695}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}{03696}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380250b4976a40ee70fbe9f86f566de1}{03697}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d7545d55253cd33e9bc8a186692071}{03698}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}{03699}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98aa4a050c05406a714f4046fc7e7461}{03700}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db3158da58bb55ec0b8e038214bf57c}{03701}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}{03702}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c597a7985c16b24ef4cca5c0a14e60b}{03703}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172377c09e98ed68359ffe7bb49f556c}{03704}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}{03705}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43fc86c148a9c62cf94e0c4b1827b4ad}{03706}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9da9f03b531cb1019a2a401e9177d6}{03707}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}{03708}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03710}03710\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F5R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ac96e599e5acbc734ad3ae742ba942}{03711}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f1756425341377c80a011da4cfcb1}{03712}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}{03713}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76834e934a1e6431cc7d604747050e1}{03714}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa669537bb8f8adf60f0d40d76f5d9fb9}{03715}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}{03716}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8245d1c94d1b1b37f88fbb8361d0995}{03717}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa81eadbcd56cc52d9c0b7435ba5b40e9}{03718}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}{03719}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e88ec5a445a1a06d1106bb8d306ef6}{03720}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4271ce693ee149054334055f32083514}{03721}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}{03722}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4516eaeaa55e303db71ed3ae9babff88}{03723}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dd49575e4657b373fd5cdc67067e0d}{03724}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}{03725}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4cd2ba17430db1908a126f95f8b3811}{03726}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14329fcf8b7c680e02b7967e8cb98ea}{03727}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}{03728}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c07be713f85a6784c934880b47fac6}{03729}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119d967c2b9dff5291f892ed55650722}{03730}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}{03731}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0853bd11144bb38e99488b1bb31899a}{03732}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72af802de3283727835678b4d783b7e}{03733}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}{03734}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafef8fdd804993ad8b9cbce7223f888c8}{03735}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa770d4e9ecd17918854fc97a3d96bdfd}{03736}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}{03737}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eed4d57ced26b73f1b76bdfbabfe980}{03738}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d4e4451476d46716de06cef008beb1}{03739}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}{03740}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3f52dc2809f93b4bc777b1ef062556}{03741}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860f7fadc560b00fe1878226c9a847be}{03742}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}{03743}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998e4248e08394cf031b6d25a909a654}{03744}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf1650e026cc5bb83c111dc8e9ce5e}{03745}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}{03746}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf1445ca1ebcf7eed420cf412e07f05}{03747}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed02925c42bc722b25c350bc00ec815f}{03748}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}{03749}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80ab623333a37c66175f1b9b239cce27}{03750}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a2dbe8f45f7a844a2dd0dcf07786d6}{03751}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}{03752}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga019a3a59115f5994ef92a14ea8373bef}{03753}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d471b7cf1edcabeba6eb8af6a2ca83}{03754}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}{03755}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dac6309c6bf54e66e6fdae4771190ad}{03756}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde50a6686b9be1d26d3d855e85f7c}{03757}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}{03758}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6cb58d414c1819c65d080328db8044}{03759}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee326307cb31cf3cc82c36765a14f5f}{03760}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}{03761}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c8011137b67c4ad3a51b1139a3e0ed}{03762}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d64f35fb861a436083a675a4d55087}{03763}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}{03764}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96dcca6b4fa2e2cf12ffe3af72a1b679}{03765}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae05e7364c82e1f610e927785ec039d6a}{03766}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}{03767}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60046c4ebf351deeaf74223758d53675}{03768}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac707fb2bec18e9152234fc5c58b5cbc9}{03769}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}{03770}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ae858c989b3736de3373c42fac5775}{03771}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543013c958dcfd0719772fcea3ec7442}{03772}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}{03773}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb635f8a3ff310a99ae6ef459d681ac6}{03774}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64136662c15ae221d5a0c1a5dd54b08}{03775}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}{03776}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684958cea52e6120dcdc40a55c1442e2}{03777}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b1a77cc46c59213948b974f622090d}{03778}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}{03779}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ecdc64db223884f8a2a539045a52a2}{03780}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c053ca550685ca82a4068cb35dcf1e}{03781}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}{03782}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98edeba8a885855d8ab39e4da3b2a23}{03783}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a78f8f2aa15cad8513b89355533e9c}{03784}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}{03785}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a4842fb46f7a105bbd49413c6eee911}{03786}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008957461f388566b56639ecbc17cebb}{03787}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}{03788}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7170d32e10c78e3fc54d039496f53506}{03789}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933f9591f9dd20f70ba06053f261fac2}{03790}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}{03791}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36212c15d8fb9e6fd90221aa199ce898}{03792}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9d77aef830c128d7c7582c5b05799b}{03793}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}{03794}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe87106ef6da9830afb1aa98c5e65823}{03795}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c9aaa77d535cf3323afecae54f2014}{03796}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}{03797}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae96aac0fb32c68c6803fa56115592c4d}{03798}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a0ff1fd4b5ea4e84e5ef7c11553ac6}{03799}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}{03800}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e488b1f7932407cda7b439bf69df464}{03801}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d4abd59ef329e2a4cdacd80450b71e}{03802}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}{03803}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb423f7f26c55460925e1d1a7e5a073d}{03804}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872287cb1dc75d841a74fef1df7d04c4}{03805}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}{03806}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03808}03808\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F6R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cc3ea8010fbf026315233056de5b0d}{03809}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57610bbf8a5efd029417aae54d4bbb}{03810}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}{03811}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ea3c021bd5598a314a2dc310b2c242}{03812}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b30db0682c6a7847de91680b2532808}{03813}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}{03814}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb418d7998996d8fbbbe6a7f9f81a6d3}{03815}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa901630470057df2e214f14994a714aa}{03816}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}{03817}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a70af83c83018fdb987a9121ef6bba7}{03818}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d1bbfb93db519a92310ca7074289e7}{03819}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}{03820}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff0bb055714dfce4422592cc05805c2}{03821}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c01d82b012765a96bf20ae2d1e614}{03822}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}{03823}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69724e09645446cfec63ef3720f3424e}{03824}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731205c17b0265b0aed17e7335d665f1}{03825}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}{03826}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cee5f9332b40105e0594c546910a2e2}{03827}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab107baf898c53eca495a0cec40383c4a}{03828}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}{03829}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ca498cfaea259d91ac4f15692a3bcc}{03830}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec3cbdfadb57b83f4a10629f5ff93a6}{03831}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}{03832}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8b7c262d5a1e51c7cd479cf7a47719}{03833}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb8cf6a22127fde7bbef7da331362fa}{03834}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}{03835}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2541190f9817b863fcaea7925a9ab152}{03836}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1625345e2205b59ee47e4522833a023f}{03837}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}{03838}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681ae7ccefdd04ea0b9fac2b6d8ce2c7}{03839}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611}{03840}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}{03841}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a088bdcb4c43b019ccc2916cefc597c}{03842}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbaa9f91a1fc5474ecf6e149dbd309d}{03843}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}{03844}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1041051f130d6cccb3b866a899bbd865}{03845}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7899cda2b27c9f78f33a3050f975a22}{03846}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}{03847}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408b8462d783790125f047604eb7201}{03848}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07a6c5c781e5f858d27a824a3228ad6}{03849}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}{03850}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116e5b298af1faddc25c9a2be1c0f2bf}{03851}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ad2ab34322414451520650bf405b8}{03852}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}{03853}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87bd58b70908b22b5fd39b0a62a95a3}{03854}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8109424b373ae93010f98f0c7ad80e5c}{03855}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}{03856}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2636cde6a4bc3ba023bc4c0fe5de75b4}{03857}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a59865040cac5815a6a4099e72e0e4}{03858}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}{03859}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab93f20ff2225a03f65492b6e5d499ddb}{03860}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1ca2f91f8ea1af952b18ebd27dc725}{03861}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}{03862}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362d1f3ea3b3bfb78fc3ccb70b813de0}{03863}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c4bcd69ad9af4bd97c63269e95278a}{03864}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}{03865}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a05fd66da3b0a785893d7e4ae4c38ec}{03866}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19c8600e4c828eab5759dae7cf2fc5}{03867}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}{03868}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126bec7490158480e1c8011828bc900b}{03869}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e7a0134b94773f327e99d20877707b}{03870}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}{03871}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga003e56f189cb2d03ceb4d86ebbfb1a96}{03872}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049c4c90a51a7370af5575dd2ce43b25}{03873}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}{03874}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga178f147b77209ef59f0d73059ff40734}{03875}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70456f1faf630198eb6a6aa9d014465b}{03876}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}{03877}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga252f65a784a6e484323ecbb340a06540}{03878}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1523937cea2319fb9c692056b8599861}{03879}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}{03880}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e75f6bf8e5658bb7539704812be0267}{03881}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b080d0ae18594e56bc64fa67e298d6d}{03882}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}{03883}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10f8f8e4e72fae0d0b8f910c1fe96d9}{03884}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8abbda99bc68f0dcfe984ee985bd5d}{03885}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}{03886}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga266f93b0c8f656140718c98f2c93d0bd}{03887}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cf38e7dad669f04679189c848749f3}{03888}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}{03889}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ef9ca5e08378882d65e1f754e8b197c}{03890}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607397b46ace68583b5b13f6d6f23cb7}{03891}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}{03892}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea647666f32db62170873fb233f9eeda}{03893}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed265f9447716d0d3bc7dad1a295630c}{03894}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}{03895}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68de26372621969702f54818909e3d45}{03896}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e13bb0d4c0c6e131e3989c5a5d88b0}{03897}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}{03898}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e57f1bffaa844b03cdb0743f9b78c2b}{03899}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef6901cea91b3ea9b40c0d40980f554}{03900}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}{03901}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245979ba9e0a5c2d545fae929eb99892}{03902}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6098323e8ea2d82b3dd9b355977d6b}{03903}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}{03904}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03906}03906\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F7R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f4317b3af8e10a0d4b70433d705208f}{03907}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e6ac71d87a53fb60da7f7d7bb4a31c}{03908}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}{03909}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24c69591a6d5b2f86f6e57027640dd73}{03910}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac046be844d45ddd93b750c2b3fdeffb5}{03911}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}{03912}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c5dc8630c3f5d987bdbd9000dbde85}{03913}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae222910542a55154e8b02affd43c1bb1}{03914}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}{03915}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e2b7893638f3661915edb722d2adde}{03916}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bc62b248184ab11796b147fd12fa4}{03917}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}{03918}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f96b4a3fa62b12e2529a91b67f1f4c}{03919}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6532dbd923dbc1ae43394d64065b01f9}{03920}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}{03921}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga996bd937bc577755b88acdaee8493640}{03922}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791664168f6ee37eea4331bf0f17f878}{03923}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}{03924}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcf07c4563ff3e099d9d88926d135d5}{03925}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f12b37158633c7274a01feacbf342c6}{03926}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}{03927}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe34ced987191e7acda093c4b726148d}{03928}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae323bdff49096a4afee6dec3d9d9aebd}{03929}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}{03930}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5cd0875fa5ecc52ab306eb47020388}{03931}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ec8c5b0a88b30a17f9afb284bcc95c1}{03932}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}{03933}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07c159d533af5bd5d2a6733db52e400}{03934}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf18ed7d215a3e4a3ebbca297626877c}{03935}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}{03936}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc252c24c4748c4596a5fbd9bcff7b1}{03937}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81766a9d745aeadd4ba0a34d3ded18e7}{03938}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}{03939}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f3c2bf58159e154369752dae336477}{03940}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33730db505f710ba327f8c6c1f04da4f}{03941}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}{03942}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f505ec544d393c5f905b294bce4401}{03943}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c278c9bfd9314c34ac6da260c08403}{03944}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}{03945}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30df90b8299022e421c729f7088cf11}{03946}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fec0160eec943f81f05ad9d48ce9b2}{03947}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}{03948}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8eb41c28b8059b9d0f25f05341cff65}{03949}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906faed52246a867bbe9675b588c2fe0}{03950}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}{03951}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ab5a2d62ff7650618d15f893046efa}{03952}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf54c82654d230ba010300b9b879f606}{03953}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}{03954}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6874b4f61096d8e2f21efddb07831}{03955}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23ba211219c2ece524f3867e2b1cc4e}{03956}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}{03957}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9070f003ab14a0a9e619c82acc6d357f}{03958}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714ba087c8c662749a5e1db9f82af81d}{03959}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}{03960}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69277e05f3cfeb8c75d9b008c7db5d37}{03961}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228a38b1060b3ff498d35aed4e128917}{03962}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}{03963}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6251821d862bf793711e13753c7ae5a}{03964}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4893f06f2a927a5e1a38e9faf3edb90}{03965}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}{03966}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb34c2b052df01aa362473d670d42ed0}{03967}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9074bda7aca4edf2e11e8125a57cbc5a}{03968}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}{03969}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d955eb8acf2decac2bd58e6746fd407}{03970}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8dacdf1e167c8a3f7509e4ddf5757e1}{03971}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}{03972}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade58525a8af1d2246aea9a8f494dc3a7}{03973}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37f85aab2fa384e5d0643b17eae8440}{03974}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}{03975}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07aee43f61765d654ba4f1a965c3d15}{03976}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01aed48c87877406fcd8a0da994b8b6}{03977}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}{03978}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed455c42e4814928236cee53101a2863}{03979}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3274b8fc32c7104c1ae6015fe725c63b}{03980}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}{03981}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebdd728474eecad67ed5816c533f575b}{03982}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee9ad1b18fe010798526b61b23773b7}{03983}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}{03984}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cc77bf1d501625c5e639909e29c118}{03985}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a2979cf8c968b94a82ade9eb7aa77}{03986}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}{03987}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d61a9597fe302aa59b1bf6944f69aad}{03988}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005b8dfa3d1f6eb19c33deed337fab12}{03989}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}{03990}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317154057e36bcfb50408ffa8c106559}{03991}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa906c94d6d83a7a5c1d8645e814fa3}{03992}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}{03993}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed2a1e8330f343d50d3ead9b7426715}{03994}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1f2f87a2de3ef977b9f042559110f7}{03995}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}{03996}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa60296ad3c0c0597363499038128c431}{03997}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c413d3294aa6762edf76c05352d13}{03998}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l03999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}{03999}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8852c12eaf0286767bf738087f5774}{04000}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0df32a1bad3f616506614c53de9a18}{04001}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}{04002}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04004}04004\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F8R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga272fec3946dc588a9c312573c358a162}{04005}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5424a898996971be642271b0cb305d}{04006}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}{04007}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5a712e64c1b04b7114f562f2605e87}{04008}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4bdeb68c24f386e0181eb04937cf109}{04009}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}{04010}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cead607181f44f52c174e67034ea71}{04011}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad180babb8dfebb2d725c57d12ee6c434}{04012}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}{04013}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a97e11174175e038a5e49de693d81}{04014}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b411230765103ce07b48d181683a8ff}{04015}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}{04016}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ad27ee47d20cf06c110a7a921f6bb1}{04017}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f223e200cbe85d62785c1c1411780}{04018}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}{04019}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102d50c9df36acfccfadb2129cc7e933}{04020}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715b276f569abd0659cef3d6041ca97f}{04021}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}{04022}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5650f6465760671e23d1ba17e7d1a9fb}{04023}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc83f8b713c699af6c4a058d97a0212}{04024}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}{04025}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6913723330621f154c8c69d67fc8eabf}{04026}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b34be24a3201f24c3c5fb3e4518496a}{04027}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}{04028}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6f7d79c9bcd9461cca14ea772df10e}{04029}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246521830f06fc6e78fa76e3460c0c90}{04030}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}{04031}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9ccf2f0df421c8136a57c0c60a28bd9}{04032}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109bccb45d80c850a1753d91810b17e6}{04033}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}{04034}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9536c00d19421f818bf61a281ca53852}{04035}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4781d01da4573f59d5bf3d87e3f55c3}{04036}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}{04037}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c8b3acb216b4a20646195872c91cc3}{04038}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34eab8d93d53237b1f29ca2989602250}{04039}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}{04040}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35aa0762c3b9e705075fb629b92f3d52}{04041}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44ebdb7cb153d4776813386c72d379}{04042}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}{04043}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0af605c2d87e6f02f3bfee167a40b818}{04044}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a533bc42a75cb20b6d2225af3259335}{04045}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}{04046}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e8448ddc34d6068dad3607d6485056}{04047}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d8dd791898a26610ad5c99e04c7b85}{04048}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}{04049}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f802cc15926cffb97f3a6bc7642501d}{04050}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a10d9b3c535b4c04f30d1976a74003}{04051}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}{04052}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7064892926519c2643608a52959b7d19}{04053}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a44278629e098fdeefef5c6e699a21}{04054}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}{04055}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b91a4fcae3e6ffb8acace86ba3106a}{04056}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743f3fc9128154a5e10a49378b39dde0}{04057}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}{04058}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49483e1f9418b80826fb30374977b711}{04059}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355102db61d562b19aea995401360f5}{04060}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}{04061}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0718c73bddee55cbf8c17f5e5393982}{04062}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd103af2e8859f67477580800625162}{04063}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}{04064}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8ae876dd909a399bd06bca0e991f9d}{04065}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a8af72eea61e6976bb97fdff7fe51}{04066}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}{04067}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36935ee8104559d55726f7a19ccc510e}{04068}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47bb6e52fcfdf43778db13faf53a6591}{04069}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}{04070}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad26f6f6f8960a65ceac0a9ffb52c075}{04071}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5d496538d2bf3157c80523c0c5fb45}{04072}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}{04073}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6a23988caae50f093de7fd6ee0442fa}{04074}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa768932cd5eef5a2ee54bfe8a0ac41ea}{04075}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}{04076}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3064ef4c61853f56528fb7649e723d4f}{04077}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0989578ce3e5a1a533853538f3b649ff}{04078}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}{04079}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a918c2c68e3e3a6ed3208377e7eb11c}{04080}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a4af539b9ed1e260226c5a2f4c8242}{04081}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}{04082}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a749b77630a78e7ab323f7f7fcd1930}{04083}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d064f4e04559c8ceeb38759b0332381}{04084}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}{04085}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cdc04f6f8ebf42d24d0ea4ad895205e}{04086}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bcaf39d0176157117636c373492ded}{04087}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}{04088}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1387b35a958f97ce27f663dfe35c06}{04089}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b60416465405bc628ede32f1ca22221}{04090}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}{04091}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e2428c8fa737c1779f3536d97bff1}{04092}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62518d43230d7fe0907da3068092020}{04093}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}{04094}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae383ae7f7183c4fe7ce61ffb0e90b8aa}{04095}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cd28b7dd676bb4df664b0f4c886dba}{04096}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}{04097}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45effc10b4b4f084d64ee099dee2537d}{04098}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdbb1cd26bdd6c1690ac3b208a27898}{04099}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}{04100}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04102}04102\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F9R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fb77883884a56d1b3e9d2029007d02}{04103}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47309fd6134f2abe4e3b1b496093d9be}{04104}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}{04105}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b8c8d47bf8d4009b79c69e629106d8}{04106}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfe55444ba47900acdea02a8e64db98b}{04107}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}{04108}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36e5b680c042a6052bfd32e8ae58b221}{04109}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3aeaa699aed8591a458dbdb8fd3358}{04110}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}{04111}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c3e1cc66212316557b21298d3852b22}{04112}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9bf0ad567bc6a89528616adb3d30cc0}{04113}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}{04114}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1f6b4960d803c1e388f0f6a7525736}{04115}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5010d303de1ed187fcf3d663cc5b7b3a}{04116}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}{04117}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9555447cbcc79096f5ae9e132455e2c6}{04118}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596e424fe2e4186174d148aeef611074}{04119}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}{04120}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0961df6b41382621852dc673c9101f39}{04121}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652ee4940983c9766b517598ad270e1f}{04122}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}{04123}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f7b07d1129f4ea3727306744500577a}{04124}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed416d6141752c65110daae0c617859a}{04125}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}{04126}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff37f998935141f0cb7203a5b74baeea}{04127}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad301a470b47c85751c573fc3579d91a9}{04128}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}{04129}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232ef1a0d6455d0f6afe6ae0f7c5a911}{04130}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa912a018c3cc0adcbeacd61b6e5871a6}{04131}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}{04132}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91dd86a4bf1da1e33c7b56503eebbd52}{04133}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f169b5d13d9d6d69d89d99c8451ebd}{04134}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}{04135}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae624263208ca55d8690f216d3a4dfb78}{04136}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b87e7eba6f9fbe4a1e390599703e4ea}{04137}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}{04138}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6860cb0d3b72432d7e35b0ade6a3d05}{04139}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b961aa158542f370fd755e37e3ebbf7}{04140}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}{04141}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5031b931df96b65727ccbb5298e678c1}{04142}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e88250b1d9d44f23df2ddc46397574}{04143}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}{04144}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f67bd4804724913a1ace948970d584}{04145}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2659b21a47fe2b7475163ef583622c7}{04146}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}{04147}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a42974dfe7527cbb7e2db8d402393b}{04148}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e40bc2fcebd32d4d77b2b38c68dda}{04149}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}{04150}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2ba5f0426b80b58ec6842414929185}{04151}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae78b5a3198b22b6590676496caa801}{04152}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}{04153}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3fde8ece69886d20cd8e258f981645}{04154}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30db50cc21514e923c0bf91374491e91}{04155}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}{04156}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17263ecd2c5f80d8c32b697f375bff23}{04157}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07c3cc02fa2a02058063f3fed95f97c}{04158}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}{04159}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19083a2e70e921dcb5e560c236c19b97}{04160}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280fd7273494894b41cf8b3e05a94423}{04161}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}{04162}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd8dc4d422b78b03a7190665e89fc7d}{04163}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebf7e69a5cbb23be0d72df90d938455}{04164}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}{04165}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee45801f88c81aa88d1dcb0cb13da8d}{04166}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e80a00a8a175f05ccec5b2465f707f}{04167}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}{04168}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a828c3ecaa65b06ed7262618009f645}{04169}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae2e762f3d91189614712c5f708c13ec}{04170}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}{04171}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77e06fc859440775bed41060185f84d}{04172}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6411880c098bbbe9e746ae660f1d3643}{04173}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}{04174}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3da3cb77f9bab0b9688ee8ac1ead87}{04175}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9112971db909b1bf0bd272c687ca44ba}{04176}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}{04177}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784ec53e7bab49da60d9ede528c85b17}{04178}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276cb2e015ee7b075eec7a16686ac3}{04179}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}{04180}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4802401202cdadbd984547f05b09fd1b}{04181}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664cbbe2443064efe7fb3129550c226b}{04182}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}{04183}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f56af8f8de74632465471450552f8d5}{04184}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21473aad3bbd0a024b0e714c9bbf4e47}{04185}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}{04186}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d14753760fee8b7edf9c281f43bfa}{04187}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23124d9ac50f080e32aebae3449ee1a0}{04188}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}{04189}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9834ba7e7b11eff8cca5d8ad9845f03}{04190}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c149f89a9b7f6a847fc01fe55304dd2}{04191}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}{04192}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1765e9fda5089f19109be26e678e6e2d}{04193}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d278d95612c8049d4ade5a1a30fabe}{04194}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}{04195}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e51a4af2c6e972bfd49080723c0ac48}{04196}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3863b24c5580c3f1dcf4dcfccb08796f}{04197}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}{04198}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04200}04200\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F10R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067cb17fa931fc8ec805a317221d553f}{04201}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac774a841f16adc00aaa2ec9fc7e19fcb}{04202}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}{04203}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742179253216598663252628f54678a8}{04204}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a4ed750a26abda88304eac5be92b6a5}{04205}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}{04206}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36eff8cda50911988d0a0d6d36d8c267}{04207}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf87f405ddb1abb90958df292c6fc0a4a}{04208}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}{04209}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61032600bc3bbd5751c1883555311ae}{04210}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fd1293748da16cb1139224b528082c4}{04211}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}{04212}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bde5e4239f61759d51e0eda6b788e7e}{04213}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445fedfbaf84b454483c73e6b72bedfe}{04214}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}{04215}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd558b92af16682b2ebd3b573a1a07b}{04216}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b37e77455ba2d98eee41464c2fe039}{04217}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}{04218}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7351a6a4b667479d490e6146b8cd9b41}{04219}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f57e8c16bb81bb9291c5ebb4a04b1a}{04220}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}{04221}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061fd86dd7cab205318a1b63c443c0f9}{04222}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d86237a0fff09a8f49360d47f28d05}{04223}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}{04224}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ba127731d0de563aabf8397b0011ac}{04225}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad459c18ab4e613bb142e5c1f78691bb8}{04226}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}{04227}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d043efe65c029bd4849d543b3d5b9c4}{04228}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ac6067a7226de096a846276a7770e9}{04229}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}{04230}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e968d8513a58a5be0ce2cbce6cd7642}{04231}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb490d175c5c7ea273dc5a2ed089028}{04232}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}{04233}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB10\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb10c3617ae2bd30b86196797e26ecba}{04234}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898eafb1c345981f1feaa3e1750f7c32}{04235}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}{04236}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB11\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedb8df9e02ae3bbe23bba2d1afb8e2e}{04237}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d87b23898f43c4c310c9e9098e78b9}{04238}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}{04239}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB12\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec06c12b62b4aa0ee4391e6e663ced3}{04240}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7044a16f8b7a80cfaeaca7c1c8b244f}{04241}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}{04242}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB13\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50210bdcea0f100cf7bb58790cdace47}{04243}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccaaa620579ebfb8e1d78f1c3a0960c8}{04244}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}{04245}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB14\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe557c8dc9f510fed958662e88e3e7a}{04246}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44ba649751e52a75f36d5279ae51668}{04247}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}{04248}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB15\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18123a344ee82992f3a7af5e7f901fa}{04249}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8427af5b1aa6b8275902848c766a6a}{04250}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}{04251}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB16\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae29a19824d47f5c97c8ccbd6f6b663}{04252}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc510b54127fe09c9fc93d265f197fd}{04253}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}{04254}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB17\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05d35a5ccbe652b9d4c5d8ac19a3188}{04255}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15818be97fc1df403386e5fa3791f02f}{04256}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}{04257}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB18\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8425c341a53e4648190d86ea2c452fa7}{04258}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc7ed5a571a970931be36e0883c9821}{04259}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}{04260}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB19\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf22b16751fb337af287331048cfcae91}{04261}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31df60197cdd2e5914c14a7dd75e026b}{04262}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}{04263}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB20\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f49963bc7d859f4d79f5f9f55649013}{04264}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19dd43ea7d9942f810f2d93169ff5ca6}{04265}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}{04266}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB21\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb17a1d300b8ffde0b9ef278aead2bbc}{04267}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace06a38396f56ff90887b648c8683acc}{04268}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}{04269}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB22\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d1af80d3c1e3fa6474ccf0509abf83}{04270}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2806783fb4a13314098d247596f8ac9c}{04271}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}{04272}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB23\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869fa5f46955a937b321cdc30d0c08b1}{04273}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57d7ec2281a4b5a7ecd3db7a80110ba}{04274}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}{04275}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB24\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc7dc1019cca26cba0b729119ba43b1}{04276}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b18d4f50852e67f214d2c885ab1d96b}{04277}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}{04278}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB25\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc3ae2b65d3e4aca044242f0f8b4a29}{04279}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac022d750541154d1c25ae0b342ff3c8d}{04280}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}{04281}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB26\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa23672b58bce5c01c0964f8588e5bd}{04282}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441739ed3bdd065bee7417d50afc96ab}{04283}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}{04284}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB27\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b2954975958605274276c9ae1ea7a6}{04285}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906bacdcf21c6bffaa9d45fa6746f80e}{04286}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}{04287}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB28\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382e8caf7bca3cea6323f83220c5f04c}{04288}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8c560adab03768e49cad994a71cccb}{04289}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}{04290}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB29\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20abbd298e588db3094637ad1b76b0fb}{04291}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7ed61987ecdd8236e5236edc35946f}{04292}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}{04293}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB30\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0d5f4f54822978cc2fb6d8e46d532f}{04294}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6278728b6cc74ad7d4bc41d6014839f3}{04295}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}{04296}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB31\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04298}04298\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F11R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70c5d7ca84956020778f4467b9e66ba}{04299}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756b9a7f35ddb243019a737cc9c5d4aa}{04300}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}{04301}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa225421da3627c8bf8e836c516c36ff9}{04302}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73175a30063e3781dd1b5ee2b9ff5c7c}{04303}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}{04304}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70986cdccec7c3a2997094e5a026ea7d}{04305}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43042d452e6efb4e24fecc0ef71f0b53}{04306}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}{04307}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4404f58525379b7462074c1f4d94abc}{04308}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603a033a522647ec072b27204f411c27}{04309}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}{04310}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a62db93a855fc670d041db3f95f7ce}{04311}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3cc6f8734688ffd55f0eae6d8a3e1}{04312}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}{04313}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24cd2b60689ccae14ae3254487a564b9}{04314}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100d5a8929cac40dc2d8d6bfaf2effb0}{04315}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}{04316}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga595220fc83b10a19867b00b7bc58221f}{04317}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2541f8510aa2f59dd2b2cfbf1bc99c1}{04318}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}{04319}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196fb045bc38774e8d3b9c18345f799e}{04320}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2739365d7644847c2b2e9424b5361782}{04321}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}{04322}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94ab78b385a77559abd1bc055656fa5a}{04323}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7159e2db436359c52f6db1dda067a7c2}{04324}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}{04325}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818a9cf4d1a1ebfc566869487c5ede4e}{04326}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d8d29dcf8047b47275915562036f6e}{04327}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}{04328}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cda459a8f36d3ebc3b572df16998ad2}{04329}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d867bbf2aeec0751fb8d9bc028a3e20}{04330}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}{04331}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB10\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aed466e0487ccf8da142590ea6a0c9}{04332}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f02c0270c8560877a6849dc3ec12734}{04333}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}{04334}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB11\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f6c874f151de08d9e16f7f25e69519}{04335}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f27deb61d7cecd98a3707baeee44c33}{04336}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}{04337}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB12\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466d8e9611e69bfd911aeab18a24f790}{04338}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e89abf41152c9c443eec298c3c4ee0a}{04339}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}{04340}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB13\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06aa722740f4a12a01fcec5930b44e4e}{04341}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf385990b78e0ad2903adf8ca5d31592d}{04342}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}{04343}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB14\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1084133f89fd1b056a0001b496010b9e}{04344}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac617eb6a2c9da89608e9a1fd20bedb05}{04345}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}{04346}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB15\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c28a61b0bd631ca5fe08c4aa30f9567}{04347}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f7a12de16318eca8c069f7a4a107ba4}{04348}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}{04349}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB16\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a696446a3ba4010fe43d401efc22b8}{04350}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6194082f1b79eacc5490d6c4571f2993}{04351}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}{04352}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB17\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87528786c246818857315a7728117d16}{04353}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578e9b0b0fc78522d232926aa5a474b4}{04354}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}{04355}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB18\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb57ae932a28d7bae3af99c7cc73d6f0}{04356}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa7935ffacb2eb500c03e6f297c9abf}{04357}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}{04358}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB19\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77f12ec2cab52d721629fe0ae73c093}{04359}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecca1f88d1ccfd94c942c1dba195f566}{04360}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}{04361}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB20\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc3adfab5e37044e4b71efcd3e045c3}{04362}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b076a8a45e423f12d66b72888a62c1}{04363}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}{04364}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB21\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb18cb42280379ea211f97dda828964}{04365}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a3601ecccef7d68dceacf69694f57c}{04366}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}{04367}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB22\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56baa11c41451f4e27adb7df35046d74}{04368}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9acb53490837c29f03538f37e92ab7b0}{04369}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}{04370}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB23\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09624fe67ae7144c103e70325bb4bbd9}{04371}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d08ee868e97a722b5e25b145581435}{04372}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}{04373}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB24\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeeb62a3987c1ad5b7bd6ed7424c4a1b}{04374}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9aaac92b7b5c524dfd488651f66d1b}{04375}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}{04376}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB25\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50568c5112b9d364a4a1a6a7d668ba2}{04377}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769efd27c8d450433589d3a59e4b49b7}{04378}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}{04379}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB26\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc07b263056b681c3834e366c8cb060e}{04380}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38daca04f9249b41d451122bfcb63b2d}{04381}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}{04382}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB27\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70db281007bc66b283e8bb8f0dc05af4}{04383}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb214fcb4208a4d5db09465c5260d5e4}{04384}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}{04385}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB28\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111f04007588ff775bbd03d30f7e1bb7}{04386}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d6ff5e482dc1d88d0f39a0e2329427}{04387}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}{04388}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB29\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga537283f338bc941c2749698732cba679}{04389}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be4778f941b5287fcc39a5ce3724e71}{04390}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}{04391}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB30\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7120051826cab6e84712aafd60e7f0e}{04392}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f08f45859f87d045ab080dd511302bd}{04393}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}{04394}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB31\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04396}04396\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F12R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761234dc8a340812052ad359ca15346e}{04397}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8707c57f295a01f74ba15708f138c27}{04398}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}{04399}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30aeb440ddfed5b394b5d2a24e3ae6a9}{04400}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c445b90087e01550b4d69a41d01920b}{04401}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}{04402}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453ef335bb8ebc552ac07085c3c1787b}{04403}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07ef8899e2a3d28d760dfd1ecc26534}{04404}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}{04405}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac55989758901512f579aef6dc250d5}{04406}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5918b1d48e5c6e30363e5f5274428f6f}{04407}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}{04408}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0582dd4f64bdf4f05d1049191cd0ead5}{04409}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7278ef3ee9707ed890c9fe0e6100898e}{04410}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}{04411}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ff5f436b22533d9c3d008b3b5ad936}{04412}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db42645316b7d12f6761201dde5266e}{04413}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}{04414}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f48821b5d51b30776a550c461e9f39e}{04415}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105d22692de0996a549d7381117a9343}{04416}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}{04417}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bda5bd0a94bb8f667f350b5d1bd575}{04418}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef9a09cde9defbbef26f0fdb18e2eab}{04419}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}{04420}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c35633aeeaa4b60f618d6b59d5450d1}{04421}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997778eae60bd7c86e4ac5f512cf37d1}{04422}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}{04423}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab378df5d0ef5f7b73f9cc93d9deb28d}{04424}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d597dd76bca430d66ce6cdc1dab0039}{04425}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}{04426}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3a83fdb8ed55330b72d88624d3eeca}{04427}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fe14171ea2823a2cc42bd77f8285f5}{04428}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}{04429}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB10\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506fa1356769f671cc4ac661aca30df}{04430}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf995048a494eef63803ad6d1ee208669}{04431}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}{04432}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB11\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842fb02b43bc973392d1befc14475398}{04433}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1c705252d4dda9fc1e08a83bf44014}{04434}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}{04435}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB12\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584c1f14c88da55dfb8846e31b6fad4f}{04436}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5720bd6028451390e7e09643a959eb}{04437}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}{04438}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB13\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199bffabf961f45cd68a0cafcc4be3e4}{04439}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f9e9d46f1bebfa7abcb094e87536}{04440}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}{04441}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB14\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0f51aaeeb7e039aa521f88a20bacd6}{04442}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114ed600ca719c7df01b6e0ebd1b46e}{04443}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}{04444}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB15\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f84ccd7431b78532fed1e1b219cc5f}{04445}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b484b519e43973af447f5f39fa9ea6}{04446}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}{04447}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB16\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4b026306377b126988db6f40b925b}{04448}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2460e4afab4b8dc064ffc0342f4d9d}{04449}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}{04450}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB17\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b9aaf58c37cc1c397c235b6f3359a8e}{04451}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63f4ec2056e1d8cee09e7582dd0cc4f}{04452}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}{04453}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB18\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b87a32833eb49ae6e9d6016b23f1a77}{04454}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17513f0a12a63dd49ef869f7f69c89b0}{04455}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}{04456}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB19\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9723713bf9c96c6e2a843cc4c8851512}{04457}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98344bb2606581ffe2826c660c129f8b}{04458}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}{04459}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB20\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7ede0dcef51b6f58598345d03231b2}{04460}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27369d641bde06fff00068460db1fad7}{04461}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}{04462}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB21\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafda2d00458700d6f0d9bc992032c143a}{04463}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0293d477ec5d1c58228b05da05d5ab9a}{04464}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}{04465}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB22\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f0bf90c297ea4e534fa8dc777f84308}{04466}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bb02cff06985ebc935cd0c71033e309}{04467}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}{04468}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB23\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d42baff6206f76c15caec946f2e163f}{04469}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5942038c40cb69a4523cf59d41addaf}{04470}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}{04471}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB24\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf89410be942af8dd01a4a82d2419ebc}{04472}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77c232170c49225690370bd7b94cc34}{04473}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}{04474}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB25\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099dae9dd45974395166a31031a7a9a4}{04475}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051ec82cb86668c1907e9091bf7db162}{04476}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}{04477}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB26\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed6233846959dbe830448c085f9895d}{04478}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1eb6cc6be0e68041cb7e72b9ef73e22}{04479}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}{04480}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB27\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa74afb06c20c7d6fdfadd641e55047}{04481}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c63cc29f569c165a9b93cb0cb2d7557}{04482}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}{04483}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB28\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d97a557450fc2f40af9032f9e6c123}{04484}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58b7118e577b7ea51f92ed3d6a86a56}{04485}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}{04486}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB29\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87899a68fb53be2c0c66183254f8e74c}{04487}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe16c8a9c44110d181e931e96458cee}{04488}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}{04489}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB30\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6180d0787f865b2a5da3c308dc9df3ee}{04490}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677ce6a45ad5da29fbe4b3674294c356}{04491}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}{04492}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB31\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04494}04494\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F13R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65fd29198dc6498a41e5fc67ab0092c}{04495}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5829958d09421fd61fcf0b77d51d2da9}{04496}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}{04497}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b45587e81d3899b99a4292ef37ea94}{04498}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d158b5eebb1632e54e5be5d97c8ac26}{04499}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}{04500}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16867534ce37ae3319f3e8a5cf087cb8}{04501}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4433c9b9f1466001eaf2305aa5abcf88}{04502}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}{04503}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed05bb756f656fb754091e64b176bd78}{04504}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab05ac64cc9be63004a672f439a7ab70}{04505}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}{04506}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44666780046b34e5f5b14ba31f39cefc}{04507}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b936b6b027a2936ab21bd3f46c830aa}{04508}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}{04509}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84e2ee25ea5266c9ebc55eb15b232ce}{04510}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4ab0ef27b2b9cc09019b73f3cffed1}{04511}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}{04512}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf66b4b2eff656482af6adcf8afc007b}{04513}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96e3c22df9a1af249c91056375c24dc}{04514}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}{04515}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa23426711b2a872dc4c34147415f101c}{04516}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3accaea73cb0bb14c61c8327adff66}{04517}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}{04518}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3559eca84f9b7d1f99f2a7aee2e4393c}{04519}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5134cad65b0825f53f4f4e78f0c8e11c}{04520}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}{04521}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c54a85b5280816543e0e415fbc96d09}{04522}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13c3a79fcb1bc2bb884dcda8e10ffd0}{04523}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}{04524}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9c5a2239ce7d523894181eacd0a52e}{04525}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad8207a0741ab38136b3b5c3b1d3d91}{04526}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}{04527}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB10\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9228d8f828f658636990f7cd5896ccf4}{04528}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001860328be3ee22113d0c10f4d3cf23}{04529}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}{04530}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB11\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae031e0a0fe7facb0d7d56c7efd3aa2ea}{04531}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd232459994d381a778abd4aa43bbb70}{04532}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}{04533}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB12\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5bd52b9aa672bbd50a4a60f2e01c2d1}{04534}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078d3a3cfba178ef1d8b0499e04326e1}{04535}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}{04536}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB13\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab32e372353ed3e56c1aad445b2616c58}{04537}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b3e370df1a4ec6f8a69cd648a823cb}{04538}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}{04539}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB14\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6696be0087357ad560cf24aa616021}{04540}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760672a8bb29f0054fbef52bc3b71c0a}{04541}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}{04542}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB15\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eca0eb5bea5956eeb4ab174c366f75}{04543}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce486f2da389ec7cf80e6d102b7bc56}{04544}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}{04545}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB16\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8db0458a7ddad624a4fe50458f06ebe7}{04546}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d552599612053845141e0db3c89ca86}{04547}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}{04548}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB17\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga041ea608c1e920eca8e6b12027331761}{04549}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fcf71e30ba700e1b975c6273a99de5}{04550}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}{04551}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB18\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e96e3beea2a3c1bffb610cebf01012}{04552}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b5c1ede34327d024575f334f3895b7}{04553}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}{04554}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB19\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79bef1cef0cab3783a6351067a28670}{04555}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae823f61c39d0a97b05947308792e122}{04556}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}{04557}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB20\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c135cf4d4773022ff4a284d13672082}{04558}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea7b7f481ba0bc31d2909460e0bc54e}{04559}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}{04560}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB21\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06db7af2bea27dea18c2c36b0ff73afa}{04561}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb2f382a4967515fa63a8454131fb9}{04562}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}{04563}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB22\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb354c4f61952c7a85f0ef302163b0e9}{04564}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bee64a9c633df1a34f5435406103085}{04565}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}{04566}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB23\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b46be4b9570584370ce39342df1d8c5}{04567}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4176f0f14ef22173c436763a6c483e}{04568}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}{04569}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB24\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1923954a761ac8ae84432354317806}{04570}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55a497a172eeaeb711d04f5cc81f411}{04571}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}{04572}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB25\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b86a7f094043e077a15a6b36cab7fe}{04573}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117bfac3184445e41ca1709495cd1603}{04574}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}{04575}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB26\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7f1c6169d847c9acf1cc737ecf4e6f}{04576}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2716a8a28de7a05f7f448d6b581928fe}{04577}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}{04578}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB27\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a19687e787196f324bf380130defc4}{04579}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9c86580fedab6d11c0e935e787fd31}{04580}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}{04581}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB28\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6229421e0e7697e0210ab0281c949f45}{04582}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed854c540fda686a9c51d21cf45cff3}{04583}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}{04584}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB29\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f10ded80a4a78d7cf92f8b6f3ed078}{04585}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812a202cba22a21b94811b815cc57611}{04586}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}{04587}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB30\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6af7dbbe2d835ab3d050971ac07a0ea3}{04588}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eceafce3dabadee19db4afd0e0884d6}{04589}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}{04590}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB31\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04592}04592\ \textcolor{comment}{/*\ CAN\ filters\ Legacy\ aliases\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3286a1f53a442b35a01c37ea2f1f08}{04593}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc6cdb01d2d74ae091d20b682ceb0e3}{04594}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae348cc5bec6eecd8a188c3e90a9618d1}{04595}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM14\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1a315f40ac71ced3066bf3edd9b459}{04596}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d59e547e543eeddb35d6d003b18458c}{04597}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815c710d287cec5c46a901d01e4cac76}{04598}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM15\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a18fbe03eb8d83dc877be06ecdc7810}{04599}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd51db2c7330341bf43bb888e63a61f5}{04600}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6500fcdf1baf5d5019364ad155e30bf0}{04601}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM16\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b340bc770061dc909bbf5761db8352}{04602}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54acc06d013985e059388599e2df40b7}{04603}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698a1a5cf309ba539973ad61a08ed531}{04604}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM17\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c2e03e37aa98be8846eb3582a59515}{04605}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7251ea74eaf728ad4538cd5a6ac34eaa}{04606}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47585a76a3ddf465abad7176e993ca1}{04607}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM18\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga728ea8bee75db988971d2f69cef3aa9a}{04608}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b29bf8e41d61399645ccab8efdf07}{04609}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c9e6ce3b2e262912480c533cb94c30}{04610}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM19\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae918f1bdbe01f6350fe05cad4d2c07fc}{04611}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3557afecc8db6dab2c8ab6a19a76b245}{04612}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af2f860f3d7c3bf3509daf366143baf}{04613}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM20\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7890f90e73ef96b5497aeca708dd950a}{04614}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4575301b441f99be4fecfbdc0c06a5}{04615}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bfdcf62b11bffb9afbee7f6258f089b}{04616}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM21\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e18237e288612926c6e8855345b2d47}{04617}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad10cf074d53c11a4700ad7983e2ba34}{04618}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e71ecc049fe1c882be5e03aaecdc01}{04619}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM22\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ced626c3b41a506cd8cd737c03fe787}{04620}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600617dc97adc1e75a2abcf1909d3b}{04621}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ac1d53ad6dbc162272b92aa704eff4}{04622}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM23\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea93cbe9b69f821ed9475b0585c15637}{04623}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d68bf08a503f10fa7c9728ddafa8ed7}{04624}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2befceefa1b4600adb96b1150a738dcf}{04625}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM24\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf69597e272b2e3db7bb54b60609553}{04626}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f8c432102ad6270ae8c8faa92599e7}{04627}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8302ff02a952e32bd6cb5d8ce17ef94}{04628}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM25\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c45ed77383fe5ccf21614fe569ab6e}{04629}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83528f848c64886be406a292c49f6b55}{04630}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea4af83b76361928669dc1de5681bd5}{04631}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM26\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac6ff3f18e5f1104e326dc24302bf}{04632}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50cb4ff71b1cf38397efdff320e80cb}{04633}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40ca208f170b85611874b2f832623aa8}{04634}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM27\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711edd554bca297c3257d40b351c20c3}{04636}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34624026fcafcbee1b6c88d7e7756aae}{04637}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361a4228de4644d1d6a810f4d074eb5f}{04638}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC14\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3333c522cd42beec23bccc79a2ae1ba}{04639}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49834a4dc96f2cb8f792bd39d032abb4}{04640}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5ff2e59c16311405dc891f956c7ec96}{04641}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC15\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94d84c5617fa0b58145211fc852fa55a}{04642}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb533d142b86083e8b163adc30999a7}{04643}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0996ddbc1dcd487c052a0ae81ab852e}{04644}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC16\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ac31ff1870b11302f9e3b27d69789c}{04645}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4c2ff7be6ee9b3e31108c9877aef03}{04646}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65482dccb8701bf35d1397aadc1e7dde}{04647}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC17\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e256893bf2da548fa31dacc67b8833b}{04648}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d890a441fc7b0a75e36caf1cbd7f2d}{04649}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2657192999f8d7f7fdd5c5ef14d884f}{04650}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC18\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691b7c4f52419323104f755201811d0b}{04651}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562629687ae7a0c506aa310709b5451e}{04652}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd584a3a9b6d6ae964c0484decb86a93}{04653}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC19\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c2995214cad61a44cfbe386fafe5ff}{04654}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0fce6ba0c9c134b3f634c8495b1e9a2}{04655}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a5e1f0f1a66d607984d02b96b7fa2a}{04656}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC20\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea9c1362c0aa5d3d03f5df6b92ba9d4}{04657}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga733db908c55117942e05d21f1ed80d7e}{04658}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1d6dbc3fc5025a9e7416cc4b40cb7d}{04659}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC21\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f345b172c571948a3357dd94b72adf}{04660}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe5f4c3cd58ca9f4749942e3e6e04ee}{04661}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586c662a1dd2458cd1644e597c8da86d}{04662}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC22\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga152bf04e1b1d963bfed4425d41dd27c8}{04663}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8a8529c7e6e9b2d9bcd4512888365a}{04664}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941b39874446041b446c3102646a49b8}{04665}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC23\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ea9d18bbbe2db9eed4a8e58e59e957}{04666}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68e6bfdc20abbec37b36857af02f466d}{04667}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702728de40ecf0afc5bc8f05ee243ece}{04668}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC24\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0bdcc4ed01c8beabedfc4b16a146f6}{04669}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211e33f4ca75397983086826a688656}{04670}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd08e49dcb537e967ef7e8a7b30e9d0}{04671}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC25\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab61794b3ead79416791289685a95db4d}{04672}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d55d2d1459b5de35264036663bc430b}{04673}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac642623c62041b1be7ce3af929c4f924}{04674}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC26\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d7b516bf7cf68e60c3feb66b1c3588e}{04675}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2c04e71ea402536a26c54e6f23116d}{04676}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e86579ebc64eda3a65fd8d40e15af57}{04677}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC27\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8560a004719b166cfaf281a67f79e1}{04679}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10da524219356b7c7aa0fff90ef718f1}{04680}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA14\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc473bfe275c940734d2c1775d982d}{04681}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA14\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41306fbd5429b13073a556e9c851470}{04682}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1dfb17246f207f68f459a0f7f440df}{04683}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA15\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72b1a17bc4a9c7ec3251af645e290d}{04684}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA15\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799996bdb9bc84e5bcd03e7d75f3ec4e}{04685}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA16\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f03a68e7428cc6c56b0f755246ecff4}{04686}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA16\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac411834c4a2118354f7b160c292dd6}{04687}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA16\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa772ef7c7e8e47f6c54d342f83a6f4ab}{04688}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA17\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eccf63346520ce0fc6d72774b62957d}{04689}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA17\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b3c3d378246929f1092416546aa45}{04690}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA17\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89199c68d5354b179d13f125beb8866b}{04691}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA18\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad328f6b0426811376fb96edd92ee17dd}{04692}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA18\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2bf72b9f9c57ddcaf09449a208a4ef}{04693}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA18\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1c21deb9827442f5607348e34abc98}{04694}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA19\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc95b44aaf8c77fb00666241311d78b}{04695}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA19\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a2371494a1ab03e90ff471b4e88d4eb}{04696}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA19\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga077f389aa603e8dc048bc6af4cbec654}{04697}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA20\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87cf0758a707ef8bae3f14ca07009487}{04698}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA20\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7359bb245f5bc6f9298bdae577c7f2d1}{04699}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA20\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b4ab4a10e2a0cb2bb32bee0c1d1fe8d}{04700}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA21\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49398f11989a0fac67eea74c169add65}{04701}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA21\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4390bdfd6fb22feb6b64de18b45304d8}{04702}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA21\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08da105ae70ea87f80128a8451fb14d8}{04703}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA22\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab501571f610235c7a89d5ed6148ee4bb}{04704}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA22\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga029cfaf7e13f5214dd3e056b0984b1d8}{04705}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA22\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc71274e0234226241674e65a697913}{04706}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA23\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1258ce7b88510c0942cca2ec7443c749}{04707}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA23\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad969df81e8f4d8902ddf9ac76c7ff9d2}{04708}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA23\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabae42ffc06637b9ac6424b2019cef2a}{04709}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA24\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe02633e558b53290fc5645ac903318}{04710}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA24\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1adf29e37676017c67204623a45985}{04711}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA24\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf4053a355ef612cbf6a56415cf8583}{04712}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA25\_Pos\ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf586e3c813baaa9026b78e158c90df0c}{04713}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA25\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40553faf034d88e215c71d40c08f774e}{04714}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA25\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24094060ed59ce5c405fbb2f4212694a}{04715}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA26\_Pos\ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac224810fe7b45a273faa3d655bc64d44}{04716}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA26\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d347ff7528138f59d223adf7c838440}{04717}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA26\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf95c6d995ed5e1dded3e5d55020cbf}{04718}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA27\_Pos\ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae312771a3ea200b9df91e30ddc1392d2}{04719}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA27\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ace5c7e4d87bebdc36d66de6cef7442}{04720}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA27\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8afb5078389340fd934c7f18978f45ce}{04722}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aad7b1d23bd498ecd99b4adcb239560}{04723}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT14\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2de45b22180cee8e9b3fef000869af3}{04724}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT14\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83dd3c9202d4e42a35c2b5ccb4eee21b}{04725}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0e0b9363ac2965048f42ce3abc9518}{04726}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT15\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e8c965500f24cb92a72038e9db3a03}{04727}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT15\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd1b09262007ca3c8753891838f2291}{04728}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT16\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b832148df149f3f89b168bf1da68449}{04729}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT16\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4054fdf1fced195e59509a2282fd023}{04730}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT16\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061545e7d6c13e4699c81dc71e7ac59d}{04731}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT17\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1081e22c20c398d0a24cf2dba852ba}{04732}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT17\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0970d03bb791397495af0762f54d65}{04733}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT17\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccded4c9f678c1e12ecd3f296eaa6f6b}{04734}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT18\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0844889fa76d91d278d5694d916a04ca}{04735}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT18\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ba61a8ef9d4e5cea606148281e432d}{04736}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT18\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707b4f7a3fd6e7ed30c17c5cd1933ef3}{04737}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT19\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74353cfdb58079f47563079de3fd778b}{04738}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT19\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87064c634cec6fc2ee70fecbb04b92c2}{04739}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT19\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3d2f351f0a92a5604b01e36a921de2}{04740}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT20\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093d17300bad7b8fa43bd6d264b07217}{04741}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT20\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0222f2ac5c4d4b9e6382d4dd8286bb2}{04742}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT20\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae280cc92b21856b1da77deef88ae0aea}{04743}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT21\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcf854bcce93e28d97db435631b81d8}{04744}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT21\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22534866322499e9d05513f0d41754fe}{04745}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT21\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae195ba574d695a543786b5a60e2535d3}{04746}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT22\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1090ef53e33de146fb08fdee8e8874f9}{04747}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT22\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9febd35acb8257833bf9dbbe18b063b}{04748}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT22\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f892196608ea5f8567c9027e5f8f36}{04749}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT23\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eea4ed2c7c6a0c0c1a1b2e4acfd32f}{04750}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT23\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12e95e773be98669c171971d3be8cc8b}{04751}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT23\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311ef25d716f12e324d3dccbe2f8ec66}{04752}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT24\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57f3f41e8a31cd07be66cbd05eabfbe4}{04753}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT24\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63dd04052a79614027b3efe30ea1724a}{04754}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT24\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfb5fd56f8ed22e24ee02ebbf37d58c}{04755}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT25\_Pos\ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5955b25bf2b59795d8864719ff0bf0}{04756}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT25\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994fbfb885e73b4221b64f8bcb19631e}{04757}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT25\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ddadbe0437498108088593d769776e}{04758}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT26\_Pos\ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30095caad0d9f62fc1aa0ba0ddd70c7}{04759}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT26\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf64c2c798a0c3bbe2745bf603e034a89}{04760}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT26\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dee91cf99643da8f3cbcabefe188dc}{04761}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT27\_Pos\ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c4ecc7e23c652a42b36df4494bc0bf}{04762}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT27\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72e900b51c3c380a81832d0314643c2}{04763}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT27\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04765}04765\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04766}04766\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04767}04767\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HDMI-\/CEC\ (CEC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04768}04768\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04769}04769\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04770}04770\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04771}04771\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CEC\_CR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga763e2396fa19abe35d40c3bd5960fb0c}{04772}}\ \textcolor{preprocessor}{\#define\ CEC\_CR\_CECEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c6f0a41cc8bed81f36cd4048a88700}{04773}}\ \textcolor{preprocessor}{\#define\ CEC\_CR\_CECEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_CR\_CECEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07454cc787f44ad132784c9b582a687}{04774}}\ \textcolor{preprocessor}{\#define\ CEC\_CR\_CECEN\ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_CR\_CECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0849d821d989ef262f2e18d215ee9c}{04775}}\ \textcolor{preprocessor}{\#define\ CEC\_CR\_TXSOM\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57051628e08f7a1969ab5d1b919fd0a0}{04776}}\ \textcolor{preprocessor}{\#define\ CEC\_CR\_TXSOM\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_CR\_TXSOM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82eb7571b7a6c4b08ec2eb6be00d992}{04777}}\ \textcolor{preprocessor}{\#define\ CEC\_CR\_TXSOM\ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_CR\_TXSOM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3a32a2670041208c21768f8478ae43}{04778}}\ \textcolor{preprocessor}{\#define\ CEC\_CR\_TXEOM\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94faa1f84695d3a936b790d0bd8d9974}{04779}}\ \textcolor{preprocessor}{\#define\ CEC\_CR\_TXEOM\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_CR\_TXEOM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9dc5e4a7c6d8e980a05e17e1da39ea9}{04780}}\ \textcolor{preprocessor}{\#define\ CEC\_CR\_TXEOM\ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_CR\_TXEOM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04782}04782\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CEC\_CFGR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d253b8ad6fa6fe92f19ad6cc8ef0aa}{04783}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_SFT\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf77ded006e0a076e9dfc277ce9be1b}{04784}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_SFT\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ CEC\_CFGR\_SFT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fda3c859ea19941be7995dc9c737e4b}{04785}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_SFT\ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_CFGR\_SFT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4f5d6585e5effb0904b3eeda5a1bb3}{04786}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_RXTOL\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0ba5555ba8bb3c41312916bd57dc40}{04787}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_RXTOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_CFGR\_RXTOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f2ff713a7f2fc5a4113b1bdb275db3}{04788}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_RXTOL\ \ \ \ \ \ \ \ \ \ \ CEC\_CFGR\_RXTOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9a3071063ff691c3aeeb5dcc760e893}{04789}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_BRESTP\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ea765eaafdd9498246853d91b9e24fe}{04790}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_BRESTP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CEC\_CFGR\_BRESTP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cab9c1757c7f27e80d5cd60542c6242}{04791}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_BRESTP\ \ \ \ \ \ \ \ \ \ CEC\_CFGR\_BRESTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac85571107d781809833b739526707984}{04792}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_BREGEN\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122479c98984db6e0704045bcc6a62b7}{04793}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_BREGEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CEC\_CFGR\_BREGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc75911736a14a5af35c1972e38c0630}{04794}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_BREGEN\ \ \ \ \ \ \ \ \ \ CEC\_CFGR\_BREGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623b0dc37971bf27a7297a9a0b4220bb}{04795}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_LBPEGEN\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949403bdb8ddcc8ab939d5a2b02dff13}{04796}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_LBPEGEN\_Msk\ \ \ \ \ (0x1UL\ <<\ CEC\_CFGR\_LBPEGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea85d990bdd635458bbd7aee3504db0}{04797}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_LBPEGEN\ \ \ \ \ \ \ \ \ CEC\_CFGR\_LBPEGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf9ea59c32b92eab6d6a0433397a329d}{04798}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_BRDNOGEN\_Pos\ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga448c7866d6e535fff872134dbf40283f}{04799}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_BRDNOGEN\_Msk\ \ \ \ (0x1UL\ <<\ CEC\_CFGR\_BRDNOGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a6dc5400356ca22bfbcf50976ae7c6}{04800}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_BRDNOGEN\ \ \ \ \ \ \ \ CEC\_CFGR\_BRDNOGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad386225523101e8b6324b8254311f5b}{04801}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_SFTOPT\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca4a22ee183df479dbb7963f0f54ec}{04802}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_SFTOPT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CEC\_CFGR\_SFTOPT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeede6a98c5742dec1da00c5a0f0e2eef}{04803}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_SFTOPT\ \ \ \ \ \ \ \ \ \ CEC\_CFGR\_SFTOPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ff903f1f6474121f9085b3dfff01ee}{04804}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_OAR\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07736cde7a34835fe41ed272640905ac}{04805}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_OAR\_Msk\ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ CEC\_CFGR\_OAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213f76c79bba2ae209f80e4a27bfe714}{04806}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_OAR\ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_CFGR\_OAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60366ee5724eec5e82c92d40bf2de0b}{04807}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_LSTN\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64d6abeef15e65eaf4b93beaa4c5c36}{04808}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_LSTN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_CFGR\_LSTN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga864552964e386a7c563f836ed426c339}{04809}}\ \textcolor{preprocessor}{\#define\ CEC\_CFGR\_LSTN\ \ \ \ \ \ \ \ \ \ \ \ CEC\_CFGR\_LSTN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04811}04811\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CEC\_TXDR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1ea9ee7b08fa585e8ef428344aaa3d}{04812}}\ \textcolor{preprocessor}{\#define\ CEC\_TXDR\_TXD\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e2e5a30bf560e94a404f22e4d33b3cb}{04813}}\ \textcolor{preprocessor}{\#define\ CEC\_TXDR\_TXD\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ CEC\_TXDR\_TXD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaee6937031ef2aac70af5c6ead1fe64}{04814}}\ \textcolor{preprocessor}{\#define\ CEC\_TXDR\_TXD\ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_TXDR\_TXD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04816}04816\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CEC\_RXDR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98029921df5cae99f6e78e091878d2a9}{04817}}\ \textcolor{preprocessor}{\#define\ CEC\_RXDR\_RXD\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea5454c84f14991dbbd3209b5922d25}{04818}}\ \textcolor{preprocessor}{\#define\ CEC\_RXDR\_RXD\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ CEC\_RXDR\_RXD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga689a3ba372d859757eb94b9cd579310c}{04819}}\ \textcolor{preprocessor}{\#define\ CEC\_RXDR\_RXD\ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_RXDR\_RXD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04820}04820\ \textcolor{comment}{/*\ Legacy\ aliases\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad171dc7e75f5a855e2e9be21cf8a852}{04821}}\ \textcolor{preprocessor}{\#define\ CEC\_TXDR\_RXD\_Pos\ \ \ \ \ \ \ \ \ CEC\_RXDR\_RXD\_Pos\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af8de21905d367931a95a1ef920cdaf}{04822}}\ \textcolor{preprocessor}{\#define\ CEC\_TXDR\_RXD\_Msk\ \ \ \ \ \ \ \ \ CEC\_RXDR\_RXD\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae24df8ebeb894544ad41f141916ada42}{04823}}\ \textcolor{preprocessor}{\#define\ CEC\_TXDR\_RXD\ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_RXDR\_RXD}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04824}04824\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CEC\_ISR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a6860811cf78c870571fc906c3411d8}{04825}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_RXBR\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc172ab7b97430c5771cff2e35570c4}{04826}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_RXBR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_RXBR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8392ffce27c7e83421cbf020935ceefb}{04827}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_RXBR\ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_RXBR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626708102da32f7398a65576b6ad0b7f}{04828}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_RXEND\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807eda1da7d1098201dd21ac9f7ccdaa}{04829}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_RXEND\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_RXEND\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea7f53b864b19a3205bd19917bd3037}{04830}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_RXEND\ \ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_RXEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110c6c56eb9b555b9102f89e903dcb54}{04831}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_RXOVR\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751ac222b85a6633601c8f4a7b632b91}{04832}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_RXOVR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_RXOVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87abe06cd76beefee3da896c063813d4}{04833}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_RXOVR\ \ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_RXOVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376c23d5869afa2bbfa94897dbfa7a28}{04834}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_BRE\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c04113fcaa66499b12b846765ed1d51}{04835}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_BRE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_BRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfcf0cdc619594d308868633a9bb34cc}{04836}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_BRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_BRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5099cffa7904246f19c313f87b70218}{04837}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_SBPE\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb35cf0a82dbf68d6aca1c36d93b56c9}{04838}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_SBPE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_SBPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8878e81f0b2d9bafc030902c14aa5}{04839}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_SBPE\ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_SBPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09cbb992b781c384a08b756fe88357c8}{04840}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_LBPE\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc39a4d39eb86251dc639c345a8de61d}{04841}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_LBPE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_LBPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7f8deb9ed20b386b08d2c4356fd857}{04842}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_LBPE\ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_LBPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2841ca6fbb0d4a1f8cfa2124a9b8a8f7}{04843}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_RXACKE\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533d66155ce2bb828f110237d08e5891}{04844}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_RXACKE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_RXACKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbf3902511d8e44ce5b68e6dea017f3}{04845}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_RXACKE\ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_RXACKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa25694b12444717d7e8715e35c5074}{04846}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_ARBLST\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca4d1b6e92a4ff9b10eff39539c9f99}{04847}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_ARBLST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_ARBLST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb233d5135afbab6a46bba0dbfeeef4}{04848}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_ARBLST\ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_ARBLST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f73be22b84bdceab27f5d150f859d5}{04849}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXBR\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef326ff82b8f40f9aa8cde8e2fab0bf}{04850}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXBR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_TXBR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8732e4e9aa818b694f9b65e13d9ccc62}{04851}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXBR\ \ \ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_TXBR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3336e192ef7e6e3f4a6cdaeb35109ebc}{04852}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXEND\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65260b3392c7f88de9bb9e717da6df57}{04853}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXEND\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_TXEND\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga371572b0aa30cb782f5cc84357370222}{04854}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXEND\ \ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_TXEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae888747c39927896baff7bc1c7595cd5}{04855}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXUDR\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad936aa7e22e479c7e611b95f6d510ce4}{04856}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXUDR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_TXUDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf66fd9ec42869f8a61d1515a3551a7}{04857}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXUDR\ \ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_TXUDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a9e2ea320b1adbd6bf46e606efcb9c}{04858}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXERR\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27cefd71a3abe1ead2f77a086576f3}{04859}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXERR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_TXERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66a06121fc545cb8ec5a1c2ada0a138}{04860}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXERR\ \ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_TXERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea4e611c6c6e59977a8706fbb590cf}{04861}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXACKE\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd50f3c32a7ecf04a2c510ae00f615a}{04862}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXACKE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_ISR\_TXACKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c198764299a5b22c5cb41cbc16e9b5}{04863}}\ \textcolor{preprocessor}{\#define\ CEC\_ISR\_TXACKE\ \ \ \ \ \ \ \ \ \ \ CEC\_ISR\_TXACKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04865}04865\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CEC\_IER\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007e0571fafa7828aadb044f732a19a1}{04866}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_RXBRIE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5021cd808b6130663fb2036809003fef}{04867}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_RXBRIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_RXBRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9813cba2c5a4b58b07f9bbf6551ea00}{04868}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_RXBRIE\ \ \ \ \ \ \ \ \ \ \ CEC\_IER\_RXBRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf14afda7868e486f9d26dd10eec5026}{04869}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_RXENDIE\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb7a3ea51018932381e0a07049b89999}{04870}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_RXENDIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_RXENDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c76604ef22d67a6ed9209ad2989070}{04871}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_RXENDIE\ \ \ \ \ \ \ \ \ \ CEC\_IER\_RXENDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319490b99efd0344837ef24b1246c52d}{04872}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_RXOVRIE\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1605f77e73ffc79f67c8f49a1738a2ce}{04873}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_RXOVRIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_RXOVRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7437e3b41768abceaa3b17bb1ed3c0}{04874}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_RXOVRIE\ \ \ \ \ \ \ \ \ \ CEC\_IER\_RXOVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e1824ed2b367372a74d9638d9da097}{04875}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_BREIE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf98a0b6552138fcd703a785e3414e7a}{04876}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_BREIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_BREIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86672dd7838e6a272ac7b90ee7a6f63}{04877}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_BREIE\ \ \ \ \ \ \ \ \ \ \ \ CEC\_IER\_BREIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ef5f95eb3f522c9b02baf9107e1167}{04878}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_SBPEIE\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b3c95cc98f7bfe4c6eb5b474870035}{04879}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_SBPEIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_SBPEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a690355b9ad58c6450aa1b074a9e00}{04880}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_SBPEIE\ \ \ \ \ \ \ \ \ \ \ CEC\_IER\_SBPEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be2bfa3680cd9db47846180753531f4}{04881}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_LBPEIE\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf86b68306a7594d4fc30b17494175b}{04882}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_LBPEIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_LBPEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad062f53e7de36f1d36629edbe6a0ac0a}{04883}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_LBPEIE\ \ \ \ \ \ \ \ \ \ \ CEC\_IER\_LBPEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ef02da2ef416f70927e9e3d0a12656}{04884}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_RXACKEIE\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6af5dfc5532b8c689c114ad00d74465a}{04885}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_RXACKEIE\_Msk\ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_RXACKEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a47896655d7b828d14c2e02b1166cd}{04886}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_RXACKEIE\ \ \ \ \ \ \ \ \ CEC\_IER\_RXACKEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd90dcc7cc3d1ae50233ad4b172278fc}{04887}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_ARBLSTIE\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32931d10f52fe31842711ca64ee268f1}{04888}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_ARBLSTIE\_Msk\ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_ARBLSTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8be887f1e0529b2500342302ce6fa9ab}{04889}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_ARBLSTIE\ \ \ \ \ \ \ \ \ CEC\_IER\_ARBLSTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d548d1a732a81dbeed3125d5ce1616}{04890}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXBRIE\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e28dd5cb8ff1d0d897bd8d0e38c8dd7}{04891}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXBRIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_TXBRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57e187c65212322673ccf7c4a221f7db}{04892}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXBRIE\ \ \ \ \ \ \ \ \ \ \ CEC\_IER\_TXBRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19c210d0cf2df19d3450c1988a2bc3f0}{04893}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXENDIE\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6388cbdeef240c2639e6228ea7a690}{04894}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXENDIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_TXENDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e04209a3863d7dbab0f06f76bf282fd}{04895}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXENDIE\ \ \ \ \ \ \ \ \ \ CEC\_IER\_TXENDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3acbe5910a44bda390917a63cb254f}{04896}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXUDRIE\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a038babf843c635c4e405c2353eecd}{04897}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXUDRIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_TXUDRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997c4e3dafb4f37953f060590b17e4ef}{04898}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXUDRIE\ \ \ \ \ \ \ \ \ \ CEC\_IER\_TXUDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57594a7699c393f104941e6d98ecf693}{04899}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXERRIE\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53eebddfb2c47381eeebbc8b680f9e2c}{04900}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXERRIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_TXERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga422be1fb8f29baf93ecdc5d2466f0592}{04901}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXERRIE\ \ \ \ \ \ \ \ \ \ CEC\_IER\_TXERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d80542bdf48e94fc5def9e6d8f641e}{04902}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXACKEIE\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga920d146577ef2a3fdc0b9e6ae40d1c5b}{04903}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXACKEIE\_Msk\ \ \ \ \ (0x1UL\ <<\ CEC\_IER\_TXACKEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999bc46c6dbd508261b3975803e799}{04904}}\ \textcolor{preprocessor}{\#define\ CEC\_IER\_TXACKEIE\ \ \ \ \ \ \ \ \ CEC\_IER\_TXACKEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04906}04906\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04907}04907\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04908}04908\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Analog\ Comparators\ (COMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04909}04909\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04910}04910\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04911}04911\ \textcolor{comment}{/***********************\ \ Bit\ definition\ for\ COMP\_CSR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04912}04912\ \textcolor{comment}{/*\ COMP1\ bits\ definition\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf866bc388f41005b03c16646801da27c}{04913}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1EN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326b22b0b2edd73061dbae5b2bb19f1f}{04914}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP1EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga189a12739f9eb7eb29d96b62b2473c3c}{04915}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243772838a03a27bc9e1116191df080a}{04916}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1SW1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94d05ef43297fc1c99a89ca64b328119}{04917}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1SW1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP1SW1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258f29de9f52f18d94b5d15f73cebc75}{04918}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1SW1\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP1SW1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa04600217d6218aa9f9296149bdd02}{04919}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1MODE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525ff09c7dd6a5ff3d58d13d92acd0cd}{04920}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1MODE\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ COMP\_CSR\_COMP1MODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777ceba7bc174da7957c8fa93e2677df}{04921}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1MODE\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP1MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0ac36b9af161b8fe5c174c9ce2e4e7}{04922}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1MODE\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP1MODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e35a1dd751721046a57a67e9733e17}{04923}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1MODE\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_COMP1MODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga389c96fb1ad9fb567838efb9abc746f8}{04924}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1INSEL\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a7cd43e72cde609c6d861b851b8c39}{04925}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1INSEL\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ COMP\_CSR\_COMP1INSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa81476a488ea67413036c3f9f4c71924}{04926}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1INSEL\ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP1INSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a4a6dc37c71b792a672c9d352646b19}{04927}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1INSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP1INSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26040eb92ba6cf9879e8d7440508faca}{04928}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1INSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_COMP1INSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga461ba512a5cdd69c7c2e04c29f3bd6e3}{04929}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1INSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_COMP1INSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5783ad914dbb84fcfd2f6b0e360dd8b9}{04930}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1OUTSEL\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd8feb0d2cd4128455d1fac2432baaa}{04931}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1OUTSEL\_Msk\ \ \ \ \ \ (0x7UL\ <<\ COMP\_CSR\_COMP1OUTSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce195c0db3b5d01ff6b662806d88d44}{04932}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1OUTSEL\ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP1OUTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb4dff36fee24f67ac46f98620aa000}{04933}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1OUTSEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP1OUTSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90166d1216f22f02bba853d02af2d1b8}{04934}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1OUTSEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_COMP1OUTSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3103e27a41d30f95c8350b68421cc0}{04935}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1OUTSEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_COMP1OUTSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb5e93b9ba80be1ad0f6b0091e51e6fa}{04936}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1POL\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab042130586a8563dedca7594a94ca8be}{04937}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1POL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP1POL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584eca8dbda02dc6cecf0717ea4bdae2}{04938}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1POL\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP1POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ae2281cf11d91776e6d2a68b6f3380}{04939}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1HYST\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3330ac87a375c960eedd8c32fbc40a81}{04940}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1HYST\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ COMP\_CSR\_COMP1HYST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0d4addf5f2391eea3f3571dc5ebed9}{04941}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1HYST\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP1HYST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb36314ca9460b3a8837c251599be3b8}{04942}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1HYST\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP1HYST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae36c775605fcc21131e30017cab5650e}{04943}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1HYST\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_COMP1HYST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad65de1c240cc627fbc5d946ab15bad1c}{04944}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1OUT\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c14a12a25c9b5dc056c569f0473f4a8}{04945}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1OUT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP1OUT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b6e52d90360093d8f5b416d9403e77}{04946}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1OUT\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP1OUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f07d7dd7c45d42167b3161e1a7ccec}{04947}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1LOCK\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fe325ce6c26f23bf002462ae373eab}{04948}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1LOCK\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP1LOCK\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea194683429416dd8e2855567d90508}{04949}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP1LOCK\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP1LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04950}04950\ \textcolor{comment}{/*\ COMP2\ bits\ definition\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa0aad7822345728f624ee6701c2309}{04951}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2EN\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeca75451fcb9ded40740ca63d2d302b}{04952}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP2EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6c4a6c601e572cea18d4e14ede5651}{04953}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f9b27c0997ab8fa5a8ca067dc7db19}{04954}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2MODE\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4117304c9b69fb5033cb889cf6c133}{04955}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2MODE\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ COMP\_CSR\_COMP2MODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7bcfd283f74466cf2e6674fad32724}{04956}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2MODE\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP2MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42e567d04af196cf6feb93236c7d83c}{04957}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2MODE\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP2MODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7debabc9d774b5d8c59f20d6bc914c93}{04958}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2MODE\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_COMP2MODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351fc8e431c3036f30a559110f0311f3}{04959}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2INSEL\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga416cf07b91df71bdd02765ef73546251}{04960}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2INSEL\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ COMP\_CSR\_COMP2INSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b8bc2d33892fd6513d05a2f96fec562}{04961}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2INSEL\ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP2INSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae28ecec4d15464adb9a79a60f21c285b}{04962}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2INSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP2INSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d4c8fa0748a193a5ae3451820d12793}{04963}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2INSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_COMP2INSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f24c574d20f16dc6b3f183336cfeb4}{04964}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2INSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_COMP2INSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6cad8c1c49f0a823d2d96eed3e18b4e}{04965}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_WNDWEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917b9a9d359303c84e9283ea3bda2500}{04966}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_WNDWEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_WNDWEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5482fc96fe89aee16d2f52baf68f29b}{04967}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_WNDWEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_WNDWEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a8c00f230c5fb33364dd0c0161b045e}{04968}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2OUTSEL\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8128175874d301210a6249542ce25436}{04969}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2OUTSEL\_Msk\ \ \ \ \ \ (0x7UL\ <<\ COMP\_CSR\_COMP2OUTSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2750efa772c6b192bb7751152a41ae6d}{04970}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2OUTSEL\ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP2OUTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9f768efd2f6d78ebab15f9a33fda85}{04971}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2OUTSEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP2OUTSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f28e269d3b365915bcd144bdfa4b79b}{04972}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2OUTSEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_COMP2OUTSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d9f72805cadc86f8f93f0ae71b9b0b}{04973}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2OUTSEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_COMP2OUTSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b59522693fd14c906effa94d4e0949}{04974}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2POL\_Pos\ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc8c83ebce734d3c897cf3a6e377c6}{04975}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2POL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP2POL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566719a9b0958ecfd08993cb251ae5c5}{04976}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2POL\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP2POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed09d96039b1fd2c80866b130fe57db}{04977}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2HYST\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a33efcf84c3c184ccf7fcb281b639d}{04978}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2HYST\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ COMP\_CSR\_COMP2HYST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec5ad72b52f0e4e4d84ac355d847f0f}{04979}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2HYST\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP2HYST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40bad455f0b6cbcc3d8540013244966}{04980}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2HYST\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP2HYST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69191201273a07b71f02148bc9441fc3}{04981}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2HYST\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_COMP2HYST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b562d2499ea52f31ec0f1eca3346d7}{04982}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2OUT\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa781578a7ffeca6148bed672ba4021e5}{04983}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2OUT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP2OUT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7cb04028099b6ee912472dc94415d00}{04984}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2OUT\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP2OUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1156bc2a5ba20b4589151ab89acf9436}{04985}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2LOCK\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8eb2e2961fcd0607f25316f42ff58d}{04986}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2LOCK\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMP2LOCK\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1334c5917d1da9f71ef8363a150fdb2b}{04987}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMP2LOCK\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP2LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04988}04988\ \textcolor{comment}{/*\ COMPx\ bits\ definition\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478f23ecf6f36eb55de11aca839501bd}{04989}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1766e18204b05be114cccaa3e8a137a}{04990}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMPxEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56475caab652fe73308671a6a77be093}{04991}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMPxEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29268f47875b5cc6041245422aed64bd}{04992}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxMODE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ccbc17ce94657c401e3d9c6f41c8cbc}{04993}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxMODE\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ COMP\_CSR\_COMPxMODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca9152e9cb276277b3fc73d5512b071}{04994}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxMODE\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMPxMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56408bf1a7e65080487900f47527efd}{04995}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxMODE\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMPxMODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaafa3a75e239f9705edc5b3149d9316e}{04996}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxMODE\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_COMPxMODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805355b4ef45712e2e5c01682362f5cb}{04997}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxINSEL\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3072f41304221d71ec7298226351c5d5}{04998}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxINSEL\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ COMP\_CSR\_COMPxINSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l04999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5677bac995118577541d2dffb27e9394}{04999}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxINSEL\ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMPxINSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc530e69bacce1456936eaaf5f4e594b}{05000}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxINSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMPxINSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586e48bf5545849689c3ff26a2f0a86e}{05001}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxINSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_COMPxINSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949a4d6495f17673ea30fdb264a1681a}{05002}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxINSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_COMPxINSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2374d315e86e023833f4032eadd1fdb5}{05003}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxOUTSEL\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c1d2444e007c3b77678384ab97e0ae}{05004}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxOUTSEL\_Msk\ \ \ \ \ \ (0x7UL\ <<\ COMP\_CSR\_COMPxOUTSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0616cef280e58d33ca06ff51a09ed71a}{05005}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxOUTSEL\ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMPxOUTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fd4d92cc58c4012080d53e9ca89a8b1}{05006}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxOUTSEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMPxOUTSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f758a713daa97c360170ebd6fe4a279}{05007}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxOUTSEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_COMPxOUTSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46660410b9fb7f55ece6777572f49877}{05008}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxOUTSEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_COMPxOUTSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a62b123fb6a4a6aa3baae45aa06228a}{05009}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxPOL\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa23d19bb9063f29a23a080c8e3761e}{05010}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxPOL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMPxPOL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2a5e0838dcc6f9148abb79dfa05cb9}{05011}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxPOL\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMPxPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d802889de25921f7b62ae95e63f331c}{05012}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxHYST\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0760f877696db5faff6bbd92e8f0c46b}{05013}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxHYST\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ COMP\_CSR\_COMPxHYST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e99d36b7a9e9b66c473200f490ad9e1}{05014}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxHYST\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMPxHYST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b71681f33460c1964b1b123a49f67a}{05015}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxHYST\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMPxHYST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3930e6fb36896287c713b6846b45425b}{05016}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxHYST\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_COMPxHYST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99dc9e3eed2574d56df7c301bcb42ead}{05017}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxOUT\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958c0ec7b4d900f6764e3e0566e7a1d4}{05018}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxOUT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMPxOUT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9869e3b9befff9c2ea84285fffd0b9}{05019}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxOUT\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMPxOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8db3669cfc8dcb6f7f25058154eae067}{05020}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxLOCK\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7817389c43def112ee7278a130ee1a}{05021}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxLOCK\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_COMPxLOCK\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad31c0e08dcf7ca57bdd1e420ee77a1d1}{05022}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_COMPxLOCK\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMPxLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05024}05024\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05025}05025\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05026}05026\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\ calculation\ unit\ (CRC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05027}05027\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05028}05028\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05029}05029\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05030}05030\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05031}05031\ \textcolor{comment}{*\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32F0\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05032}05032\ \textcolor{comment}{*/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05033}05033\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05034}05034\ \textcolor{comment}{/*\ Support\ of\ Programmable\ Polynomial\ size\ and\ value\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga123908c86157cf176f042f56906f4b51}{05035}}\ \textcolor{preprocessor}{\#define\ CRC\_PROG\_POLYNOMIAL\_SUPPORT}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05036}05036\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05037}05037\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_DR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3deebcf1cf5fae1957476154502b1fb5}{05038}}\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{05039}}\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{05040}}\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05042}05042\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_IDR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{05043}}\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0xFFU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05045}05045\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ CRC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a12ab5306d6320069e08e63cd9a56f1}{05046}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{05047}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{05048}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29fa2eebbf573932af772c709cf89841}{05049}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac936837464e128d0a454320353e96857}{05050}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59a490e24d6d3775e71cf03e347ff03}{05051}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\ \ \ \ \ \ \ \ \ \ CRC\_CR\_POLYSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684388729236be158fa8d084003d92ce}{05052}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375d58bc44bffc8aac3da25e6f7287e5}{05053}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ec504b3e14150346370aa1c1c691a8}{05054}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{05055}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a6e8ab7464ff35f1e5f424b76c15a}{05056}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\ \ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_REV\_IN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fda6ff4d3290ee41e59a13e2e8037b}{05057}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffd71a81205713ba49123a7c4e7a7ef}{05058}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea775e87da619d420bfde9d7eb54e22}{05059}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af78df77ce172d08e399e34c5ded959}{05060}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_REV\_OUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72fcad54fe50ab75d2895d6e155f7}{05061}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_REV\_OUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05063}05063\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_INIT\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d94ab2c2c2e91e49d8a1bed2c64f070}{05064}}\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{05065}}\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_INIT\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35e084536ff8919f5cd2a88ea86d8b2}{05066}}\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\ \ \ \ \ \ \ \ \ \ \ \ CRC\_INIT\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05068}05068\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_POL\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ff396de342974b7bd130abce1ae5d0}{05069}}\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{05070}}\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_POL\_POL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c2b37901e5bf6a4b2bf599337c8c9f}{05071}}\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_POL\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05073}05073\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05074}05074\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05075}05075\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\ Clock\ Recovery\ System\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05076}05076\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05077}05077\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05078}05078\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRS\_CR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2602eee59b89c8d130bc24acbcae617e}{05079}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCOKIE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6687d2235aee6208ee83ec71f1bdf30}{05080}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCOKIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_SYNCOKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246a4b3d840b5b9a18f6ea414fc48297}{05081}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCOKIE\ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCOKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ event\ OK\ interrupt\ enable\ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0205a3edb4071f11b12ad8e3909add29}{05082}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCWARNIE\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab86637ea9a46d23663912bc2e71283}{05083}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCWARNIE\_Msk\ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_SYNCWARNIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27fb8e1741d3b5c19a527955eb00bad}{05084}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCWARNIE\ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCWARNIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ warning\ interrupt\ enable\ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe82fc749bd2c929d741dd3f19c6c833}{05085}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3643f34d2c8309aa12a16eb328eacf8}{05086}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac616bbfe903ec7cc2be289db5fba0fe5}{05087}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ error\ interrupt\ enable\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f29760d9ada8e7cb687968905c3ad5a}{05088}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ESYNCIE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7020a241ff6a9373ce1ac6659d3e51f}{05089}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ESYNCIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_ESYNCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3831818c762e279f698faf27f4e7db4a}{05090}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ESYNCIE\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ESYNCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Expected\ SYNC(ESYNCF)\ interrupt\ Enable*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569d0f8a9a99a1a98a1830480e99e2f4}{05091}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_CEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98f433acb2c50755b1d533a1d0f931f1}{05092}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_CEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace21476d647129c935f84daf84d91699}{05093}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_CEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Frequency\ error\ counter\ enable\ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc58c855511f7dee3f38862400350951}{05094}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_AUTOTRIMEN\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd1304e43307ea1f0340ad3a48ab18d}{05095}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_AUTOTRIMEN\_Msk\ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_AUTOTRIMEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa48432b942f1896e05a2eff91178edd}{05096}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_AUTOTRIMEN\ \ \ \ \ \ \ \ \ CRS\_CR\_AUTOTRIMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Automatic\ trimming\ enable\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1aaab3255d1a601461b0af51ee2b71}{05097}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SWSYNC\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a66457a1fdc77dd7839847ed240edd}{05098}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SWSYNC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_SWSYNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d79706214ba4ee9310e4b678d67e44}{05099}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SWSYNC\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SWSYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ A\ Software\ SYNC\ event\ is\ generated\ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8403e00f9da8b5d82edf71bad235fdfe}{05100}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_TRIM\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d20d27668870ca66125aa3de5b18dfb}{05101}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_TRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ CRS\_CR\_TRIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755d695431db14c1b3b15a48ede61c13}{05102}}\ \textcolor{preprocessor}{\#define\ CRS\_CR\_TRIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_TRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ HSI48\ oscillator\ smooth\ trimming\ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05103}05103\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05104}05104\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRS\_CFGR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga391a7b80ee20474bda366e0f915a4923}{05105}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_RELOAD\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c32c7f8486233dce5d3822e151a0735}{05106}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_RELOAD\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ CRS\_CFGR\_RELOAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e54b011ada0eeb4b6ed9cdd24d517f9}{05107}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_RELOAD\ \ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Counter\ reload\ value\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e716be61ad7e9eec068b4dff4a96a7b}{05108}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_FELIM\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e52d17a9bd1633cb72269a9a76f1d9}{05109}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_FELIM\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ CRS\_CFGR\_FELIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48c70ae21b6a35ed520a2b30df2c4852}{05110}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_FELIM\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_FELIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Frequency\ error\ limit\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05111}05111\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae220e1c695560c1f50d1024f72b28ca6}{05112}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3eb9195dc02a8cfbeb1d7ea2e09e8d9}{05113}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_Msk\ \ \ \ \ \ (0x7UL\ <<\ CRS\_CFGR\_SYNCDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b3ee2ab042802997e57d788c640647}{05114}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ divider\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386136633d2d7330e0ac5ca183c292de}{05115}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CFGR\_SYNCDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae595c852cabc78e8bc9055625d68ca54}{05116}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CRS\_CFGR\_SYNCDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a4d4b65dbf3623f93cf14ed953fd42}{05117}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ CRS\_CFGR\_SYNCDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd75675b0c334e51593824c5e86d07cb}{05119}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3dabb857d6e68374c542d1d2abe7ba6}{05120}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ CRS\_CFGR\_SYNCSRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441881d5e657b04236e440918fe63d20}{05121}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ signal\ source\ selection\ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cd0182bf6bbb7088991ff04c612e20}{05122}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CFGR\_SYNCSRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d2f4200ea8754386aab5947b40721d}{05123}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CRS\_CFGR\_SYNCSRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17292cfc2b863a84285a128d7eaf625}{05125}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCPOL\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga669fff4b2146c481e612c641f9b7d157}{05126}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCPOL\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CRS\_CFGR\_SYNCPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28395cefb0927f2118a9a840a2e2d71}{05127}}\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCPOL\ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ polarity\ selection\ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05128}05128\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05129}05129\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRS\_ISR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cad9f7318b877203879d5ec49015ab0}{05130}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCOKF\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1700d1d21e42d6e2c1ccebaaa532fd4}{05131}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCOKF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_SYNCOKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a9b5f8992ead0ad76fbb08a5e32419}{05132}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCOKF\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCOKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ event\ OK\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199cf60cb527d7747226b93207678a43}{05133}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCWARNF\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5bab4a943dd56436fa284f16eae065}{05134}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCWARNF\_Msk\ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_SYNCWARNF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33a79fec47400ab363bbf5b4b9f2b5}{05135}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCWARNF\ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCWARNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ warning\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6426c4c71ca35a66e20123850a8e9195}{05136}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ERRF\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa9ecbd7d32798d79ec221f7d434b2f}{05137}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ERRF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_ERRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963b451a4ca8890ee3d323304f0b9298}{05138}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ERRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ERRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ error\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398066ef15fc2c63e94950dc25e295e1}{05139}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ESYNCF\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac003c4f10cbcb01a21b5b74d2a0a2747}{05140}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ESYNCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_ESYNCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4d424be7915f9660ecb19c234a8f}{05141}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ESYNCF\ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ESYNCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Expected\ SYNC\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e76bab664a3ad12739a614a080768d1}{05142}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCERR\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc683b5b8bbad43929bea1de7cf5e2de}{05143}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCERR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_SYNCERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d05ae1142788a65444c0463a26bcfb}{05144}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ error\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657799c36d5058daa82a73ccfd56b521}{05145}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCMISS\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab843d7aa1168df9df83d1c2ec43ada98}{05146}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCMISS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_SYNCMISS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2241bd51b436f7b381ad410124aec5}{05147}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCMISS\ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCMISS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ missed\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67931e35e54d02c3e363383fb8cfb06e}{05148}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_TRIMOVF\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bf95f5466540ed9b60bb2673bbfd98}{05149}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_TRIMOVF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_TRIMOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3852f10eb46159b7888c71e6d9cec3b}{05150}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_TRIMOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Trimming\ overflow\ or\ underflow\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcb80aba05f7db27d4b5436f6b4b4ba}{05151}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FEDIR\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98392380324f255298ef5a0a37ddde80}{05152}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FEDIR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_FEDIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91196b059d8ff52c4f28bc964c8a446a}{05153}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FEDIR\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_FEDIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Frequency\ error\ direction\ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4fbc555cf26b952581829f83c57764}{05154}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FECAP\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbafe96eb97cd10ee5df017a3958b73}{05155}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FECAP\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ CRS\_ISR\_FECAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b8a9757678f28814b1a0c1baca63e2}{05156}}\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FECAP\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_FECAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Frequency\ error\ capture\ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05157}05157\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05158}05158\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRS\_ICR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd5606f68fdf973bcd6ab87113c65d89}{05159}}\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCOKC\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53745cc683c8b0e1e296e0eb5629a0ff}{05160}}\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCOKC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ICR\_SYNCOKC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42110e626aeef3ca9d76c8bda1f08d6}{05161}}\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCOKC\ \ \ \ \ \ \ \ \ \ \ CRS\_ICR\_SYNCOKC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ event\ OK\ clear\ flag\ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551f8858ee99dc8d6bc12da5fd9df91c}{05162}}\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCWARNC\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb26aae877992c6c09ead21145fd08d5}{05163}}\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCWARNC\_Msk\ \ \ \ \ (0x1UL\ <<\ CRS\_ICR\_SYNCWARNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab772d21f8bc42ad5761a270d663be1ce}{05164}}\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCWARNC\ \ \ \ \ \ \ \ \ CRS\_ICR\_SYNCWARNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SYNC\ warning\ clear\ flag\ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8710e0e3b549ad47e6c7a6d545e67ece}{05165}}\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ERRC\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4def6621c455b0a5b3353cd4e3af021}{05166}}\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ERRC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ICR\_ERRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67dc4a9e576468b0c322902c7c47793}{05167}}\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ERRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ICR\_ERRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Error\ clear\ flag\ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d6c51e3f9a13ed71aed2083d5059a0}{05168}}\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ESYNCC\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcb111c81613365f15ba3fb1974d2c5}{05169}}\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ESYNCC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ICR\_ESYNCC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfaa0b3004143ca5b1a7fe5ed23daccf}{05170}}\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ESYNCC\ \ \ \ \ \ \ \ \ \ \ \ CRS\_ICR\_ESYNCC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Expected\ SYNC\ clear\ flag\ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05171}05171\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05172}05172\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05173}05173\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05174}05174\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Digital\ to\ Analog\ Converter\ (DAC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05175}05175\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05176}05176\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05177}05177\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05178}05178\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05179}05179\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32F0\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05180}05180\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88aaf7e89ddcd648227fd514315c9838}{05181}}\ \textcolor{preprocessor}{\#define\ DAC\_CHANNEL2\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05183}05183\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DAC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7663eb8440e12383fc88241acbfc99cf}{05184}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{05185}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_EN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{05186}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_EN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f43af44fba93c50bf4765608ec6d902}{05187}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cba0a69210b9ccb8566cfb83196e6f}{05188}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_BOFF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{05189}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_BOFF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef4ab719505604c7a41e31c27fd05dd}{05190}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{05191}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{05192}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5baf43a193c631ad3c05eb24b97a7b}{05194}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{05195}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{05196}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{05197}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{05198}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{05199}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a0202d6e3295400dc21b2088d333e1}{05201}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{05202}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{05203}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{05204}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{05205}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga018b4d24c02a803f2efb996745f49015}{05207}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{05208}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{05209}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{05210}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{05211}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{05212}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{05213}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1caf9621895f2a99c4b33a0908247b6}{05215}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{05216}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{05217}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a11a25b89aa18648594cb72bf3918bf}{05218}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{05219}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAUDRIE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb0585e1053abf18cd129ad76a66bea}{05220}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAUDRIE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2dbea8c55239069a24139f398785af4}{05222}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{05223}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_EN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{05224}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_EN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb3eb9eaa48220ba7cac6204c4637b75}{05225}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088fea2fa6ece1301af6818b836469f3}{05226}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_BOFF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}{05227}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_BOFF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ef8fa2150330a16a2b19f17caa051e}{05228}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{05229}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{05230}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a933188591c4fbcad260c256105277}{05232}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{05233}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{05234}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{05235}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{05236}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{05237}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7795c9de47dc6747045ee7e2e6fb8ba9}{05239}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{05240}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{05241}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{05242}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{05243}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cccefc999aeab6622afaf662c7c8c50}{05245}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{05246}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{05247}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{05248}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{05249}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{05250}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{05251}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga264e3d328584463c5164a7cca726cabb}{05253}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{05254}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{05255}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bf1e308092f2ef72387eb0fc5a8412}{05256}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{05257}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAUDRIE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803e3bae78ced744b93aa76615303e15}{05258}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAUDRIE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05260}05260\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_SWTRIGR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d8b5dafe7a5f4963e5f12656e48ee1}{05261}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{05262}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\_Msk\ \ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIG1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{05263}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\ \ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb85dac71ddd76ce877fad49a47634b5}{05264}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{05265}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\_Msk\ \ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIG2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{05266}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\ \ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05268}05268\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3250ec13530e0e363f0ab92c149774f}{05269}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{05270}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12R1\_DACC1DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{05271}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12R1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05273}05273\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12L1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1dcdc73fc338b3548cddcf84fb0c951}{05274}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{05275}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12L1\_DACC1DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{05276}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12L1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05278}05278\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b874c02d121c755a1d4523f2e39134e}{05279}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{05280}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R1\_DACC1DHR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{05281}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8R1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05283}05283\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd13752ec5bc912023c608426e47908e}{05284}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{05285}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12R2\_DACC2DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{05286}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12R2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05288}05288\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12L2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe559f6278c4abd3b5db6277e82925b}{05289}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{05290}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12L2\_DACC2DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{05291}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12L2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05293}05293\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8082de99f7eef453237a409763718b}{05294}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{05295}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R2\_DACC2DHR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{05296}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8R2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05298}05298\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12RD\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1a7b56cdc34694e1aa032be202e79d}{05299}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{05300}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12RD\_DACC1DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{05301}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12RD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae522220c8b02ab4bcf82f122a45997d3}{05302}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{05303}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12RD\_DACC2DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{05304}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12RD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05306}05306\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12LD\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa367fe7ed3f9b2d5114dcc46ccab7468}{05307}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{05308}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12LD\_DACC1DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{05309}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12LD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1db665f01f9d179045057d0e857da0}{05310}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{05311}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12LD\_DACC2DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{05312}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12LD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05314}05314\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8RD\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac004fb7fdc93225fb835b27e39229a57}{05315}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{05316}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8RD\_DACC1DHR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{05317}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8RD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf849d0278349997f891d987def91224}{05318}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{05319}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8RD\_DACC2DHR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{05320}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8RD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05322}05322\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_DOR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacef98a0af264fa6b23a187e74d7c82d}{05323}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{05324}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\_Msk\ \ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR1\_DACC1DOR\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{05325}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\ \ \ \ \ \ \ \ \ \ \ DAC\_DOR1\_DACC1DOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05327}05327\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_DOR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17aa70d42a524b2dd911326fa65630f1}{05328}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{05329}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\_Msk\ \ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR2\_DACC2DOR\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{05330}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\ \ \ \ \ \ \ \ \ \ \ DAC\_DOR2\_DACC2DOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05332}05332\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DAC\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeeefee596334ca7c00e9dfa12cfdd83}{05333}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{05334}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DMAUDR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{05335}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DMAUDR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa918fd0130e9edc2b4a21ff4ba17aa5e}{05336}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\_Pos\ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{05337}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DMAUDR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{05338}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DMAUDR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05340}05340\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05341}05341\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05342}05342\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Debug\ MCU\ (DBGMCU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05343}05343\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05344}05344\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05345}05345\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05346}05346\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ DBGMCU\_IDCODE\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05a229877e557798dfbabe7188d7a54}{05347}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{05348}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ DBGMCU\_IDCODE\_DEV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}{05349}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_IDCODE\_DEV\_ID\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e98f7579d16c36cbf6a09b04f2ee170}{05351}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{05352}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}{05353}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_IDCODE\_REV\_ID\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga223ec71b13697d1d94ac910d74dda1a4}{05354}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c43be5f3bf427d9e5c5cb53c71c56c5}{05355}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0c09bab9658d492fadbb6d8e926ead}{05356}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1591e5e3e0ac1cf9a677e4ee7de14736}{05357}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0008UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c2934497d6e9611d0f0de63705a45d}{05358}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0010UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2b20d6c7ba5ec12ed0aa8aacade921}{05359}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0020UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777e36bfca8dbb754b1407be5d0f712b}{05360}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0040UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ebea4db4ccddeeacfecb181ec8763e3}{05361}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0080UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb637a05555ad0cf9f1308184822c0a}{05362}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0100UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24a517f96a59284e5b7c27c521050f7}{05363}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0200UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0770975f537cee88759c533cce1985c7}{05364}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0400UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217da836fc3089b44a9d9c3daff40c75}{05365}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0800UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27909354dd0b18756072ab3a3939e91}{05366}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga300efe7db3358b63a83133901ab507ac}{05367}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2000UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7664e599c06b8f00398d9c84deec607}{05368}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4000UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027015a672a0e61e0b8494b2f3d04c74}{05369}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8000UL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05371}05371\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DBGMCU\_CR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998b25ffd43297001c2f20ebb04fbcc9}{05372}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{05373}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}{05374}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_STOP\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74521b2e06cd16f46ea5987d82f9ff19}{05375}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{05376}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_STANDBY\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}{05377}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_STANDBY\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05379}05379\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DBGMCU\_APB1\_FZ\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1de6489ecedec59891894a54458bef2}{05380}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96a2b1fb00169f78d3c8fb050ca35be}{05381}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef}{05382}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd5fd9c34fd75ddb5c77d526f8f53a1}{05383}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab210ab764b68711904243c0d11631b8}{05384}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec}{05385}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf603706e632bf2df878b8ba6fc0c4736}{05386}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3215a197f13b82287892283886326d1}{05387}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}{05388}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8568c72922b902663a7ade0e9d6cb88}{05389}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29df0ea459e1900942f3e26141e0f9dd}{05390}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b}{05391}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf940f736a0f2e4531d141e53257e4e6d}{05392}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeec836ee0ced45ad06aa4b025f13987e}{05393}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871}{05394}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004684cb88ffb723509a9ca4193e78ec}{05395}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7fefeace05cb28675d23037f7b3966a}{05396}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}{05397}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad459d6930c29babb7672cd26d0ea9b}{05398}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f24695b718a52f4a91297ee3c512db4}{05399}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}{05400}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb0a55a4b7c9c3deeb61568b9c7e85c}{05401}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7937e3a29764f7e80895b8fbe81baa}{05402}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{05403}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303e9dea0617bb3f03a8cc825005d6ce}{05404}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202de646d5890eec98b04ad2be808604}{05405}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Msk\ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}{05406}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada7a180621138f79b3d23070fe057960}{05407}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da45df59266dab903f6c4d3e21b1bed}{05408}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_CAN\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028ab68c446cc0573d7428cd486f3128}{05409}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_CAN\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05411}05411\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DBGMCU\_APB2\_FZ\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b30844d430324cfe63e4932275a6978}{05412}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74cb9644d7d1eaf1a71254121f926169}{05413}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e}{05414}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24bbaf3fd6ae3f7aee751e2c9f92fe}{05415}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM15\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc1d7473ca57ed9a838f9ba5e631ead}{05416}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM15\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2\_FZ\_DBG\_TIM15\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2c98b99d85fbfdf94b9d81a1e408de}{05417}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM15\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2\_FZ\_DBG\_TIM15\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4516198deae592962731a98c30572d92}{05418}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM16\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46191a9439df1148711e1621967e1e99}{05419}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM16\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2\_FZ\_DBG\_TIM16\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d13128d2d698508c1b5f1a4d1fa48c}{05420}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM16\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2\_FZ\_DBG\_TIM16\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec995f5903516f38788f70277569f041}{05421}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM17\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e208179baf503990210bf56a4abb38}{05422}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM17\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2\_FZ\_DBG\_TIM17\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e155f1b61cdbe5d873eb00ecbe3265}{05423}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM17\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2\_FZ\_DBG\_TIM17\_STOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05425}05425\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05426}05426\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05427}05427\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\ Controller\ (DMA)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05428}05428\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05429}05429\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05430}05430\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_ISR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087ec211a08c8241dad366d1785cda52}{05431}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{05432}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{05433}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac085bfd33abd74b8fea8fdb2c0d50281}{05434}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{05435}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{05436}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca211fa8d7b7129ebee6385bfe3c74b}{05437}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{05438}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{05439}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01017e80e2ef95bf33e48cd5f1c464}{05440}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{05441}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{05442}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0012c596aa1189cfe65548fe251335ed}{05443}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{05444}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{05445}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab069ba1399d2868037f766a08dbe1e4a}{05446}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{05447}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{05448}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad85456b2273dd7dfbb08fe92ac61b1e4}{05449}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{05450}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{05451}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cdbf8d2aa171d79890a087f1c43dbd6}{05452}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{05453}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{05454}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54fef9be564548137ad7c2445b20c335}{05455}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{05456}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{05457}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1479bcdda36f67b6337b034b920fc6d}{05458}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{05459}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{05460}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126264bff9e43ab1e8f833762fe83c1d}{05461}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{05462}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{05463}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga248a455a5f3c5fee0cc45ab365d7b516}{05464}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{05465}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{05466}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a333a9204a12b733075b76fe405e073}{05467}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{05468}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{05469}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c55dfd31b2060f1fb68338588a859e}{05470}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{05471}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{05472}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa14ca3e688cfacb5f01b8e236b2dc8}{05473}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{05474}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{05475}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5a506abd056cdecd143aa6b453a3c0}{05476}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{05477}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{05478}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2a17e91ebc38899d49756cb90bf4ad}{05479}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{05480}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{05481}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3df7a4b5b5522c858efb983e147e521}{05482}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{05483}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{05484}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9052b436400d7e915f8f5bfff90f90e1}{05485}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{05486}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{05487}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c21cfd99b9042aae0c09646f194400d}{05488}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{05489}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{05490}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4eabd1be5d69031f89e738b5c74b67}{05491}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{05492}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{05493}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a0e94ffea3d92ae1dc0eb5747cecc1}{05494}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{05495}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{05496}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04cbdca367113e9af5ded68c90e8523}{05497}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{05498}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{05499}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963d5205894b028565a3845600f4ffd6}{05500}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{05501}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{05502}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8c37f4c5e50c523965acdd6fb68407}{05503}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF7\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{05504}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{05505}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF7\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf045c89aa989b77cd4a81d5995a35350}{05506}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF7\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{05507}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{05508}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF7\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797a964a31272c1fcab6b10f248f01b2}{05509}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF7\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{05510}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{05511}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF7\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206b3332efbd7d8fdd094e791de94812}{05512}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF7\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{05513}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{05514}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF7\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05516}05516\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_IFCR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384a232196033f388924f3f598f63777}{05517}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{05518}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122}{05519}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4602952d83692098965c92eb075ba8f2}{05520}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{05521}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1}{05522}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429ea8f924228f3c9c769a1dd10fccd2}{05523}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{05524}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb}{05525}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae398bd469325b42df8d631c2c7648c03}{05526}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\_Pos\ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{05527}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29}{05528}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a87eeb6e68e40c01607eb3055b2c802}{05529}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{05530}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{05531}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfd856f903bc2bb83b5e33bdcfbb72a8}{05532}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\_Pos\ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{05533}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09}{05534}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae42f9ec920fc45409fca256fc1c094}{05535}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\_Pos\ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{05536}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760}{05537}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c81071e0ad5e28ca23e87a3bef63f78}{05538}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\_Pos\ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{05539}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67}{05540}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8abc8c7851622f66870e25e698befa2}{05541}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{05542}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d}{05543}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa340e56f4bfd8bf669b3cb636940a21}{05544}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\_Pos\ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{05545}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{05546}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9188b1e168f052779be66773b2132d6}{05547}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{05548}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{05549}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57eb58cc21d13c4e954049cffe43853a}{05550}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{05551}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067}{05552}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4c91830b4d46fcd53d414a91735273}{05553}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{05554}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c}{05555}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f092ea2c52ba0b5137c06702776f95}{05556}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{05557}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb}{05558}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8373c904a0574577398d22fe2d1872}{05559}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{05560}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b}{05561}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cfe132853ae9bea3b745104f6c6bf7}{05562}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{05563}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{05564}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3885a548a01240f4b093215c9940ef70}{05565}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{05566}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc}{05567}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccd6618430fcc0515973f1335ea1cd7}{05568}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{05569}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327}{05570}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ff720ba13ea5f68b85d13cf881798a}{05571}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{05572}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d}{05573}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f212a62195d09ebbdfcdf2811a3798a}{05574}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{05575}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9}{05576}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65947a2b4d94e4d611a087a9a9d26069}{05577}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{05578}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{05579}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94e93900522ede13863a0419ebedc67e}{05580}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{05581}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75}{05582}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f0d87ce3ac10330dc041aba3a26476}{05583}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{05584}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{05585}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55707c4ab09e3bb7905a7ccd9e15cb02}{05586}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{05587}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933}{05588}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga191c8a88496206410e22515c1dc8f726}{05589}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF7\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{05590}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF7\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099}{05591}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF7\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00709a6aa2ad9e2a2bd93ecaea62a47b}{05592}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF7\_Pos\ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50594831aa1c987fae982c611a9e15fc}{05593}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{05594}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF7\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03149a3b9b879b9f8ad6ba03021df818}{05595}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF7\_Pos\ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b27f69e703bd1dc9a9f33a37a990d}{05596}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7378f7a26730bfd5c950b7c7efb9272}{05597}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF7\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61cdda5706c58ca9294f1457576c3d87}{05598}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF7\_Pos\ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a126a30edb722263251fe5d0ceae6c}{05599}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}{05600}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF7\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05602}05602\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4112f52d39f2b8046af889c49c504c}{05603}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{05604}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{05605}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3b07726862ce6f3a0007de1553330a}{05606}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{05607}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{05608}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5675e39ff8c23a18657c52281efc4c7e}{05609}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf0cff13434afd29515a971b42a37f6}{05610}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_HTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{05611}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_HTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2744612a297431a80718a67c7c79f19}{05612}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b604ae976f8a76fd8bec74cf8a740f}{05613}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_TEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{05614}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcc441150b42892a6ae5a4ae784d85e}{05615}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5dcfd5d097dbde187a6685bb211c26}{05616}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{05617}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a4138896fef96641f9ad5eb269f4c4}{05618}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae193971f396ec153ee7b0548a3c48b43}{05619}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_CIRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{05620}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_CIRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165bb032ce1148af49048daec69508e9}{05621}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b94c11e212ec0d02a1c318909033437}{05622}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{05623}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PINC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f07a706a1a1b3b351151aff8b48be2}{05624}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ca356e4f635c16849392655d3b9dd}{05625}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{05626}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MINC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73550e263e014a80ba68b9d44d335a83}{05628}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae59fa854e52290fc47acef7ddd6f8d}{05629}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{05630}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3726c7d0fd3b00e33637f163c79128}{05631}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8d8786f16dda2bef035ba2df15b69d}{05632}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0ff14a5994586ebdeba33fde4a2c36}{05634}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c808385ecd238b095a02d85298c9f6}{05635}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{05636}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600d3f8200fc42ea6e1c7c8abbd327ad}{05637}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b9958fbde96f69160ca7edf92d4c27}{05638}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f49ebf3f4035ea2357b791da026846b}{05640}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{05641}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{05642}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa935d7f115297c5e9e10a62efd065247}{05643}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82819927445c9617409bb08e09dc4cd8}{05644}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5d87d39e76e413ecfd4135d1d069aa2}{05646}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97140fa074f33a93bcbd77519b5eb383}{05647}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MEM2MEM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{05648}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\ \ \ \ \ \ \ \ DMA\_CCR\_MEM2MEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05650}05650\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CNDTR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96337334b23e814de339a9697b8cfe52}{05651}}\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fb27883d05db94d55f910f05d5c430}{05652}}\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\_Msk\ \ \ \ \ \ (0xFFFFUL\ <<\ DMA\_CNDTR\_NDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42c0abbace3b816e7669e27b3676d2a}{05653}}\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\ \ \ \ \ \ \ \ \ \ DMA\_CNDTR\_NDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05655}05655\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CPAR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbe38bfd0952b6490a0517143030eb0}{05656}}\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c56cf129fefefab11773b3f40100a}{05657}}\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_CPAR\_PA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f5ad05ab0a37eb49692c4d77730eb1}{05658}}\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CPAR\_PA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05660}05660\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CMAR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8680eed5bbb2c59ececcacbdb9cdd5b}{05661}}\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586545e18a7bb57d01798ae3376cf6af}{05662}}\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_CMAR\_MA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd9100e19b17a0641359cd158ea0cb7}{05663}}\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CMAR\_MA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05665}05665\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05666}05666\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05667}05667\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ External\ Interrupt/Event\ Controller\ (EXTI)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05668}05668\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05669}05669\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05670}05670\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_IMR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4702ca255bab973cffa5dd240594a7a3}{05671}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{05672}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{05673}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27eb2217e842fa69573590793a1e6b38}{05674}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{05675}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{05676}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58855e17d769f246e7422b3f875c85a2}{05677}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR2\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{05678}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{05679}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b0d4c04570bfe939843d7cb5bf15f6}{05680}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR3\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{05681}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{05682}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18a7ef85db4597309170659c7ff1e6c}{05683}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR4\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{05684}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{05685}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f6ecdcfdf234180e99e7d9c02affc7}{05686}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR5\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{05687}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{05688}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc6874ec52a6b876dd48842a28d219ba}{05689}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR6\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{05690}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{05691}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b52dd9408a254ec3ba436ede0e42fa}{05692}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR7\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{05693}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{05694}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ad8042623ea52664eb00b43e35dcb7}{05695}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR8\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{05696}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{05697}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9b5e7500420b3ce5a2b711ed73fa50}{05698}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR9\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{05699}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{05700}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8a8f8245716f96dde7049e27435f9a}{05701}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR10\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{05702}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{05703}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR10\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cc04d8d5116420b5b63c2f7c6b98e3}{05704}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR11\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{05705}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR11\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{05706}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR11\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd5fe4e39d5ff13ad5d3a051ffd2b73}{05707}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR12\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{05708}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR12\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{05709}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR12\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3658584854eb1f7c9ad43934e5cb9f2a}{05710}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR13\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{05711}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR13\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{05712}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR13\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cb292831097d4790e00b89987cf5bb}{05713}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR14\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{05714}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR14\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{05715}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR14\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e87a9c94dd2cdf7ea1851c2af7727b}{05716}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR15\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{05717}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR15\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{05718}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR15\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc8dc837cd6326f1fb7fae42e56ef74}{05719}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR16\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{05720}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR16\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{05721}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR16\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc90bbbbc4137c8af29df2fc0162ae5}{05722}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR17\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{05723}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR17\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{05724}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR17\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9084142db0eac80226038ced74846aa8}{05725}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR18\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{05726}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR18\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{05727}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR18\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d1beae3a87cd1515fd1104bb2e0ac5}{05728}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR19\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55fbb64891a3120b3d5c53984abe6ca}{05729}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR19\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{05730}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR19\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a252b7afd91a453cd613fca4792aed}{05731}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR20\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9bb3e1445d27d46816b0be57cbfbbd}{05732}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR20\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aee679baf5820e1666b60e48a64cafa}{05733}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR20\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777cbe130041b394e728de96fac11175}{05734}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR21\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66e025fa607e21af5498613c7ec7ebf}{05735}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR21\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc7e64c45d273ca7396ac1e0ce38c36}{05736}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR21\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83efcf05bd49c293779334f366a3e342}{05737}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR22\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c62ffabf9a216bc5d682fc0f1ad5f6}{05738}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR22\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aec84941d816be18a1607b6ee25acb1}{05739}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR22\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2973f034a994068aa3e9ba20bc3e95c8}{05740}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR23\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga208224c30cd771d0e35d28e6584ac9a5}{05741}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR23\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad03e0ffe4e9aba719518244adfd7a96}{05742}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR23\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6f472462756be9433aa8001de320930}{05743}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR25\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c1f4be0c124fb10c700364d290f934}{05744}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR25\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6a806640f6f51fdb6d63e370ff7957}{05745}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR25\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15abfd8e5de6bb47e846481528424e8e}{05746}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR26\_Pos\ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7def35521fd50a8edacb28cbe8b764de}{05747}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR26\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48cf7d41188cf9d836bf1a09775a5845}{05748}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR26\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc73222655c31378dae75ad17802bdb}{05749}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR27\_Pos\ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693bca794eaa85a073930f61986d5f8a}{05750}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR27\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4902fcae4697fbdd00f7b1a8943f0a}{05751}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR27\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae88b5dd6752dfd61e19331cc3dc3f977}{05752}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR31\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf74d8b78108649ae8798e38265edc1}{05753}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR31\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c97e5864aaff7a055e8fa7821eca4a}{05754}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR31\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05756}05756\ \textcolor{comment}{/*\ References\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae43e6abdba2e7d7b7eaa07b268f288b3}{05757}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM0\ EXTI\_IMR\_MR0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1498c6a9cb8eb9842b83a2e91b3c290d}{05758}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM1\ EXTI\_IMR\_MR1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10013221a5de01374bb63623ca68d5a5}{05759}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM2\ EXTI\_IMR\_MR2}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7e8e899926ae962ae34dc9d143fd09}{05760}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM3\ EXTI\_IMR\_MR3}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad3c244ed0a107b5c4f96470a914348}{05761}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM4\ EXTI\_IMR\_MR4}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91070bca3731cbe48e7bc97de97631a5}{05762}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM5\ EXTI\_IMR\_MR5}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab55682980062f57cdb981aa649fbf3}{05763}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM6\ EXTI\_IMR\_MR6}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6ee214b24d450efe0c52d0b1dae0f4}{05764}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM7\ EXTI\_IMR\_MR7}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc41defd6bd026adde49d44ad1e8a5c4}{05765}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM8\ EXTI\_IMR\_MR8}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a43b1d5d7f5dabbc44b03bdab7a6c3e}{05766}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM9\ EXTI\_IMR\_MR9}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e31c6dd167542dc8660c7dd6f31e0e9}{05767}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM10\ EXTI\_IMR\_MR10}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441a9f074c104d67a7629467724f3a0}{05768}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM11\ EXTI\_IMR\_MR11}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab736b78d54e4ae9b5f1ee0bebbda1e4d}{05769}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM12\ EXTI\_IMR\_MR12}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b835eee91599273c334d6bed80bdaca}{05770}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM13\ EXTI\_IMR\_MR13}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933e1e28d08958b9800cbfbea953b9e6}{05771}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM14\ EXTI\_IMR\_MR14}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ac63565a42896a10eb5b56d45df7f1}{05772}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM15\ EXTI\_IMR\_MR15}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e28d73aacdcc55491fe44c2e840398}{05773}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM16\ EXTI\_IMR\_MR16}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db46755679e595721057e90574b1434}{05774}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM17\ EXTI\_IMR\_MR17}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0a2063e564c44ba51733e0fcf25745}{05775}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM18\ EXTI\_IMR\_MR18}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc8bc70fd30f54311218abe6c52c21c}{05776}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM19\ EXTI\_IMR\_MR19}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec4f917392fcd3b64bfae4d17fe1808}{05777}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM20\ EXTI\_IMR\_MR20}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9539fd6427a262f7cdbd42cd68a10eca}{05778}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM21\ EXTI\_IMR\_MR21}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05cb948001efcf6d1cf4968160f3aa5}{05779}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM22\ EXTI\_IMR\_MR22}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf008e923f14d37d5fefc433384184e12}{05780}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM23\ EXTI\_IMR\_MR23}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ba549f00cb724c50e9aa9864080cf4}{05781}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM25\ EXTI\_IMR\_MR25}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc7b10722c23e7e4283404d849a8bb4}{05782}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM26\ EXTI\_IMR\_MR26}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0672f66f9791acc6318b9f0ee2a3760}{05783}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM27\ EXTI\_IMR\_MR27}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8fc3fbfb6059937d7b6ba6eff354ad5}{05784}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM31\ EXTI\_IMR\_MR31}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05785}05785\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe01103a449e5f81a25c733a3c1a03c}{05786}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_IM\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06eeb49b799d40a72140618195e6a55d}{05787}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_IM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x8EFFFFFFUL\ <<\ EXTI\_IMR\_IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f23236f2d0bb9ed886556064714c50}{05788}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05791}05791\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_EMR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10ad3eba24a4fadc9e58e9b81c17494}{05792}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{05793}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{05794}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2891b4a57f827defecd2ebb2cac457b}{05795}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{05796}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{05797}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e8782d37f1f13cc30d86c2c3a02576}{05798}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR2\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{05799}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{05800}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeac760511bc46050ceb4ece479ead54b}{05801}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR3\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{05802}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{05803}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a337713821f1ea29a953eee7a2a6d2f}{05804}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR4\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{05805}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{05806}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e7760224986ab31fc06f5d84aa3b7f}{05807}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR5\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{05808}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{05809}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3210ae740c584799c07b1e7995e4252}{05810}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR6\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{05811}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{05812}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafafbf203c2dae41123f2eaf6565bb2f4}{05813}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR7\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{05814}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{05815}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3349563ae0947ec6c441fe912fb0ede}{05816}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR8\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{05817}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{05818}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42d64759efd55a329c207a31c7e3033}{05819}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR9\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{05820}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{05821}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead96297678ea28e56765731de3f8511}{05822}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR10\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{05823}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{05824}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR10\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744443e18392efb9d31ceeabc2ba9786}{05825}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR11\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{05826}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR11\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{05827}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR11\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf200c3d4abdc44356ff3bfc66c136e}{05828}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR12\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{05829}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR12\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{05830}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR12\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf17cbe9663809770d498fe8d28a6e5}{05831}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR13\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{05832}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR13\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{05833}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR13\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0dd6f7d71f00964f930cba3e7fc9d14}{05834}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR14\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{05835}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR14\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{05836}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR14\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee0004caa46c2946bb05305cd93baa1}{05837}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR15\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{05838}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR15\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{05839}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR15\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112b3657ea27bac2cfe0676dfa893157}{05840}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR16\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{05841}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR16\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{05842}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR16\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad853ef0d4af0ed5b68581464a067e1ab}{05843}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR17\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{05844}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR17\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{05845}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR17\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7edb364e6ab767686e3c40b177489f00}{05846}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR18\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{05847}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR18\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{05848}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR18\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f832c2588cb200a51d52c5dc8c8a}{05849}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR19\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514f26dc55f8e37ec8ac8bef9dfcadd4}{05850}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR19\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{05851}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR19\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67b8f9a15a25b5d2bc93d72082652bd}{05852}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR20\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae190c58438ea386748cb39b06fc2d62c}{05853}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR20\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047743f042d00f058dd8cf199c92fbfa}{05854}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR20\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a62823a85e5c8543646c7c6b273e2f}{05855}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR21\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525d06c52556b824cbf29d85a8925532}{05856}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR21\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935956e41524c1f96d208f63a699377a}{05857}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR21\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52ca7f79c4b6092d6e2b781f0355bd8}{05858}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR22\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c121c40bb976f66094ced0a851419a}{05859}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR22\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbc202d80be3899d867a0b74abad813}{05860}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR22\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d08797081d9cb9ecead99371a645bc3}{05861}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR23\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdea5a531978f3bf6b7de4472bd54e6}{05862}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR23\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08ac6b29d8a15fc593950600753b8ee}{05863}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR23\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad980458bb06ba2a75d6a71ba1af7ff0b}{05864}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR25\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab777181f4638576d1b93d38209ba9a0c}{05865}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR25\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf83323666df3b07f137a295d12a23832}{05866}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR25\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f5adaf099f4be79ff1010403decf04}{05867}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR26\_Pos\ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada3aa52093576078e501100a2db09d67}{05868}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR26\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f508ad154af77ed2aee99c52846177}{05869}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR26\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebc9574153000d33b6978a7e246f3fe}{05870}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR27\_Pos\ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f47f1f8630cc53870219b9c2f3f7e1}{05871}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR27\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116ab64d133043c50842dd0b03fe34c4}{05872}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR27\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc8762a393d2dcc58384db9fa27f08e}{05873}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR31\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516c417d5e7f11baf7482cd4b5ab82c1}{05874}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR31\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4050cfa4dce98a182bea5a14a15024aa}{05875}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR31\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05877}05877\ \textcolor{comment}{/*\ References\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf972d7547ed83843150667c301a9d348}{05878}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM0\ EXTI\_EMR\_MR0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07843e6ff5b4ddd02bcf6c66a08cac93}{05879}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM1\ EXTI\_EMR\_MR1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c31569533b3b6d76f99da69b4d168}{05880}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM2\ EXTI\_EMR\_MR2}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f2bd51b6a0981492a29436ef2b53344}{05881}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM3\ EXTI\_EMR\_MR3}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3f176db76b4eb2cc1400f76afc967a}{05882}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM4\ EXTI\_EMR\_MR4}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc0210d29dceb5682d01786b6fcf47fe}{05883}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM5\ EXTI\_EMR\_MR5}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c05702eec349cbbcce9b7bc825e2fd8}{05884}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM6\ EXTI\_EMR\_MR6}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04b9ef7548fb0564beae69739bdea72}{05885}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM7\ EXTI\_EMR\_MR7}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af57b60f4623e5a65011519dd707991}{05886}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM8\ EXTI\_EMR\_MR8}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3757f0da147b7bb49719cb69096b5bc7}{05887}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM9\ EXTI\_EMR\_MR9}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad548185c3c99b69f3eaec50067999112}{05888}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM10\ EXTI\_EMR\_MR10}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d0782c45b8b0951c8bbb5e7037a52b}{05889}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM11\ EXTI\_EMR\_MR11}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9eaec30663289e66b9d9b40682910f}{05890}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM12\ EXTI\_EMR\_MR12}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fc88afc4ba8231f4368527cc983d50}{05891}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM13\ EXTI\_EMR\_MR13}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3c10c55ef88bb255f899d0d0939c98}{05892}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM14\ EXTI\_EMR\_MR14}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3690bd10db8f6505368f84d1d360d83}{05893}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM15\ EXTI\_EMR\_MR15}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadea424b2e5e1e8733e5f8ba76b16c6c}{05894}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM16\ EXTI\_EMR\_MR16}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f640eaa67ff0f9e3e849fdc65f7f34e}{05895}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM17\ EXTI\_EMR\_MR17}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7162c4422ad98bec692f15dda4e011eb}{05896}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM18\ EXTI\_EMR\_MR18}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96076632bf23a1dfb53cfada4008d7b3}{05897}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM19\ EXTI\_EMR\_MR19}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a88ab99418d93b7277f19736c14c6c2}{05898}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM20\ EXTI\_EMR\_MR20}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17512ecb4d8572e8b73ab1a427fd500}{05899}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM21\ EXTI\_EMR\_MR21}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b9e9ec368a547f58ab7f6359c58bdf}{05900}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM22\ EXTI\_EMR\_MR22}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91695431bc9d35db5f1771358c22ddbe}{05901}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM23\ EXTI\_EMR\_MR23}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261313c62cb56c3f35049660a2683ba9}{05902}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM25\ EXTI\_EMR\_MR25}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935f84867397731b6d88a9d1fbdb71a8}{05903}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM26\ EXTI\_EMR\_MR26}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0aa9587273ff6045c328f46f13356c6}{05904}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM27\ EXTI\_EMR\_MR27}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d9d8e78aeb0b1317c4b064ba40aeceb}{05905}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM31\ EXTI\_EMR\_MR31}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05906}05906\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05907}05907\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_RTSR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa359160d5aba50c4aff40330fd99d426}{05908}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{05909}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{05910}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR0\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099233be3061fa5c0e44cbf3e20b6394}{05911}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{05912}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{05913}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR1\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b2187bec09d19b2b79382c25ff3b4b}{05914}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{05915}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{05916}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR2\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae95954e4c5e25f225d3cad0e2b2362}{05917}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{05918}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{05919}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR3\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa95865d62fde25381efad4f0c38cd8bd}{05920}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{05921}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{05922}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR4\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29eade4e6218042bad165fd8cb162662}{05923}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{05924}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{05925}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR5\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5fd949f067c605127932367ba4dad5}{05926}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{05927}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{05928}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR6\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f320ed539b225c1e4f50e3cfb43100}{05929}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{05930}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{05931}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR7\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9bcf9229eced0f5101842fd9585e40}{05932}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{05933}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{05934}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR8\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3c856ba7076de4742cea9494d2d97b}{05935}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{05936}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{05937}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR9\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19c55236009d4d88273be1fe6d17b69}{05938}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR10\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{05939}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR10\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{05940}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR10\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f11477d08556852c4cf210f75d11920}{05941}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR11\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{05942}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR11\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{05943}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR11\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b0314682ff50f85bd8d5570fb6935a}{05944}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR12\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{05945}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR12\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{05946}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR12\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20176d8fa4181b22a833e1598e96b153}{05947}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{05948}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{05949}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR13\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e76cfdc7657907d423ba90dcac7bc90}{05950}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{05951}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{05952}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR14\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa62a698b0b47384cd72f49ebb9f17f4c}{05953}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{05954}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{05955}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR15\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c280314b145321c6a62ce2764d1fd59}{05956}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR16\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{05957}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR16\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{05958}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR16\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47fa1d5d96ea124413c3b81b9c10f75f}{05959}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR17\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{05960}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR17\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{05961}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR17\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9bfa9cb8df10ec1e3c2dd50235231c}{05962}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR19\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40d59af38c6adbe9621b8ab68dbdbe}{05963}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR19\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{05964}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR19\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga825c9ea20abb9a733bc90b94440fbc63}{05965}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR20\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3497416ddbe940f3f87bdbe94dcb423}{05966}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR20\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076319b89121213ea97b4767182b17bd}{05967}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR20\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a92f33d68f20f61d92563404305ba35}{05968}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR21\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acfd045c5ef66801c4f70a7a529a210}{05969}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR21\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1fd6472c3739cb5d21ba25bb6f745d}{05970}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR21\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b6c8e3b151388284c11fad135c06f3}{05971}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR22\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf74a99ed3d1bc23d06f4e6d634b46f}{05972}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR22\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca577c5c1742e043ed5e0a2ffcc88f82}{05973}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR22\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c471da7557b1788295c43be4d59b6e}{05974}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR31\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17f147e3af03f82c06ca1f0b5ad5}{05975}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR31\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53b4cc0473a44ac6f1d5fa44069876d}{05976}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR31\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05978}05978\ \textcolor{comment}{/*\ References\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade996606f4ecfb99bfbd885995dabcb2}{05979}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT0\ EXTI\_RTSR\_TR0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105a193b7168b2cfafcc233f692808c6}{05980}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT1\ EXTI\_RTSR\_TR1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8cd1d16738c353cfa130dcf89b0014b}{05981}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT2\ EXTI\_RTSR\_TR2}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d07f42f4967fe0714b8c015a5626eae}{05982}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT3\ EXTI\_RTSR\_TR3}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a227db84617ef946085cb7d92af824}{05983}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT4\ EXTI\_RTSR\_TR4}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec73c264e9daefed6f6ab5d6fa5b256}{05984}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT5\ EXTI\_RTSR\_TR5}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga817e04dd704204e3e59624b04cd90ef9}{05985}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT6\ EXTI\_RTSR\_TR6}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8833907ee685681c2354eef94c3b9aac}{05986}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT7\ EXTI\_RTSR\_TR7}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6123d1c5b5ae9898e35c326e91ec8d3}{05987}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT8\ EXTI\_RTSR\_TR8}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3388bbfa1fecb8968b3df4b8e4cea68}{05988}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT9\ EXTI\_RTSR\_TR9}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f7f15156743871c0e7db2f7272dc91}{05989}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT10\ EXTI\_RTSR\_TR10}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8847c64747b7b8239d59531c1500b5e5}{05990}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT11\ EXTI\_RTSR\_TR11}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf937ad487f1b00b7aadb958de8f10ec0}{05991}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT12\ EXTI\_RTSR\_TR12}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192076dfb3813cde09a4d963ee264642}{05992}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT13\ EXTI\_RTSR\_TR13}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25400decc47ad8c5dd644837d944c75f}{05993}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT14\ EXTI\_RTSR\_TR14}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e124438b8592519e189ee8a539b56cf}{05994}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT15\ EXTI\_RTSR\_TR15}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c20c700b8ae5bba65ebf6a4b2023df}{05995}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT16\ EXTI\_RTSR\_TR16}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f9ab1c8a2f42518c48e54a95a226ba8}{05996}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT17\ EXTI\_RTSR\_TR17}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2554d090075ee3f1eefdbcd3e9aa1a0}{05997}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT19\ EXTI\_RTSR\_TR19}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2256149be6091e283c2f7c16d0b01c3}{05998}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT20\ EXTI\_RTSR\_TR20}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l05999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadacbd96717e71c8e654b80a4a151caee}{05999}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT21\ EXTI\_RTSR\_TR21}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b1bb91c2f7ae350bbbfde21bf467f6}{06000}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_RT22\ EXTI\_RTSR\_TR22}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga721b70a6e9ff591ee3f057444d16a9af}{06001}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_RTSR\_RT31\ EXTI\_RTSR\_TR31}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06002}06002\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06003}06003\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_FTSR\ register\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a92993932aa377be10ff0376f600b9f}{06004}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{06005}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{06006}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR0\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf26d85ea048d7c483094a9eebaa7aba}{06007}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{06008}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{06009}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR1\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425e560479e3bcf114aca570bd170079}{06010}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{06011}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{06012}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR2\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7f91925c2ac9c267480ed6b9fc1a04}{06013}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{06014}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{06015}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR3\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa295a76e5ee487856be1dde365373f5d}{06016}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{06017}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{06018}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR4\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3affd9eee854acf6d5e1d820421532}{06019}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{06020}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{06021}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR5\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5995bc6ec7301b6623c8014fd9db711}{06022}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{06023}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{06024}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR6\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf100b4a2a76bcfdc3f7d0da8d39cc8b1}{06025}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{06026}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{06027}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR7\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1e5c22b9a7b2b53fbcc3d50a7ac80a}{06028}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{06029}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{06030}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR8\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165ac2e2e46e32debc7efd99e258e608}{06031}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{06032}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{06033}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR9\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0592581c7bd1ea908087aa319528fdae}{06034}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR10\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{06035}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR10\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{06036}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR10\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ce99e8292f13831e1c8eaa79dc3554}{06037}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR11\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{06038}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR11\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{06039}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR11\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f1f39d43c981697a040fc94abbbfc1}{06040}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR12\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{06041}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR12\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{06042}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR12\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd86158859c108fbe911aff6498eb15b}{06043}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{06044}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{06045}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR13\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd9b96b99f65602a7d5285d62b8c0ac}{06046}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{06047}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{06048}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR14\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a3ca20b1ac9fdf5794fe609a3fe333}{06049}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{06050}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{06051}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR15\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b123b9f8f09d0d1fcb29f846279ce21}{06052}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR16\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{06053}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR16\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{06054}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR16\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5a7f78ce681c3f1b7afbaf3471d1f4}{06055}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR17\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{06056}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR17\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{06057}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR17\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf317413191ad372394192996edebfcb3}{06058}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR19\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a59ec9892e009f734e6c7703af85c4}{06059}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR19\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{06060}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR19\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159e0d936264a23e36e44430355412c3}{06061}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR20\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f627753cee5eab2cc5111bc5698fd36}{06062}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR20\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae185289c161b407cdcd5ca185aca5477}{06063}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR20\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53324986eef8e0f233b9d7c7650f88f8}{06064}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR21\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb39db3d5a47c3e7baf4240b5738064}{06065}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR21\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04957f9a7aa38bc50d6ac9340697a826}{06066}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR21\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf272ea16ee6c30f486255e71179f34d}{06067}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR22\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39fdb81f4c5e0e4a566369b17b1a88a}{06068}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR22\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7931f3a5864584bc80de7ab3455517e}{06069}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR22\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb71efcfed8a779f7b7922eddf71d8e5}{06070}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR31\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca1dc6ff69204c9f0f9d9ffc6a41fdb}{06071}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR31\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f977427ea8b217e15f44177e40e201}{06072}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR31\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06074}06074\ \textcolor{comment}{/*\ References\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4e24d457b6263d098a448ac265ab507}{06075}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT0\ EXTI\_FTSR\_TR0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fa926ba0a519efa170ddf7e8d1d762}{06076}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT1\ EXTI\_FTSR\_TR1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac53ad14516f7ff5b143bcf7e9f25c5dd}{06077}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT2\ EXTI\_FTSR\_TR2}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb46e1bc04a5b92cc3b4054799f2b84}{06078}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT3\ EXTI\_FTSR\_TR3}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb41861232228ba312dd7138d3104789}{06079}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT4\ EXTI\_FTSR\_TR4}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439f9a437442982b33f1a1a4d96b93fe}{06080}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT5\ EXTI\_FTSR\_TR5}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad533b3f29f33bca5abe0312f3d2fe7a3}{06081}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT6\ EXTI\_FTSR\_TR6}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a35ce0e6cde0f153a19b9af730c801}{06082}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT7\ EXTI\_FTSR\_TR7}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82485ebde5f76e720c96c8f14506756}{06083}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT8\ EXTI\_FTSR\_TR8}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7de5945627e67bda047e0398bb5d0b7}{06084}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT9\ EXTI\_FTSR\_TR9}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4969598084444af625d4eb046d21a6b6}{06085}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT10\ EXTI\_FTSR\_TR10}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fe44026dd9b17c32f94079f40f1e4}{06086}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT11\ EXTI\_FTSR\_TR11}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69fa152c220b1e7807a611f48cd225b6}{06087}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT12\ EXTI\_FTSR\_TR12}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52d56ee98aefbe60c06a179d72853eb}{06088}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT13\ EXTI\_FTSR\_TR13}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31be5e7df3597ac8bef2dbe415126b35}{06089}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT14\ EXTI\_FTSR\_TR14}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1337c43077e8704118fdda4329cb53}{06090}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT15\ EXTI\_FTSR\_TR15}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3933dd8f4a674072f26acc7cd9fb0613}{06091}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT16\ EXTI\_FTSR\_TR16}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58099b920a04f61430f8251c387ec811}{06092}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT17\ EXTI\_FTSR\_TR17}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d10246d9ff2e7899aa874728d7206ce}{06093}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT19\ EXTI\_FTSR\_TR19}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bb9b9a3c8e4b060fc8285700106f991}{06094}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT20\ EXTI\_FTSR\_TR20}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2780d11e3501560c88c6775f20539a75}{06095}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT21\ EXTI\_FTSR\_TR21}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga419060aef0a502dbd55fb398ed05a12d}{06096}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT22\ EXTI\_FTSR\_TR22}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e75d7d1f79f1faab7f2c835f3d309c6}{06097}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_FT31\ EXTI\_FTSR\_TR31}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06098}06098\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06099}06099\ \textcolor{comment}{/*******************\ Bit\ definition\ for\ EXTI\_SWIER\ register\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfabfaaaf3453afad037f2b4ee959d}{06100}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{06101}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER0\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{06102}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER0\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7afd1d1f63c7a76bae06e5c5d86e96}{06103}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{06104}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER1\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{06105}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER1\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc778d2738c9f6b76c560c98c0995c6}{06106}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{06107}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER2\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{06108}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER2\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaadaa259d663aebd65a50639e1907e5c}{06109}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{06110}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER3\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{06111}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER3\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c17eacb283557123595fb08107d9f5}{06112}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{06113}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER4\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{06114}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER4\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626a1b735d1a60ffd3490c307dce91e5}{06115}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{06116}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER5\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{06117}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER5\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5de035fe3b407ebd937d15b85bb8a6}{06118}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{06119}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER6\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{06120}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER6\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9dd65850bb89ff5205240324494035}{06121}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{06122}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER7\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{06123}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER7\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606f473204836b050515446b252877c5}{06124}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{06125}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER8\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{06126}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER8\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7f6e0def3861e207f4affc4f9755d4}{06127}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{06128}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER9\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{06129}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER9\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b7316b4b5dde162c9acd4e1d1a441}{06130}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{06131}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER10\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{06132}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER10\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37276792859bdf50b5bc358b78d4fbbd}{06133}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{06134}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER11\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{06135}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER11\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28ccd43920facdbbb974c9e37c40961}{06136}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{06137}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER12\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{06138}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER12\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73603dbe0418523c2c83957265e7e65d}{06139}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{06140}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER13\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{06141}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER13\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4295bced15121047e453c21f0b32c4de}{06142}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{06143}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER14\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{06144}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER14\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3550ed355b125e7e32503596d47d3b}{06145}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{06146}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER15\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{06147}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER15\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2a375858bd09f73db412291d9672c5}{06148}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER16\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{06149}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER16\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{06150}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER16\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0e994273bfe6b3bdf630b68c673ce7}{06151}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER17\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{06152}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER17\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{06153}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER17\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87df3a3d69a14c70b19e1d69c00a7c6}{06154}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER19\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fddcdc43381e5daa122589d1a769c41}{06155}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER19\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{06156}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER19\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a016281fe0bb15bc0ca4ba9b11f97f}{06157}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER20\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed39df1c85fd5856af03e80a5f42e445}{06158}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER20\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac71bf967ecd31eaa57ba4064877a75b}{06159}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER20\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34163f6b2b814470372c81f5591efc8a}{06160}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER21\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53e7b09746e33f833ad4143bfeb4977}{06161}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER21\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23b409de4bca55f1f16cd309e58e88e6}{06162}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER21\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedc6a73eb5e640541c1b13a822a315a}{06163}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER22\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58cca6423fc2497df3e6a9ff5942ff3}{06164}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER22\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bd7759b8d48c722f05ea3d2e64fc02}{06165}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER22\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1000edb011e0199ac29f30f90dd796ce}{06166}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER31\_Pos\ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdef1c8f814fe8ade5825df8575311e}{06167}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER31\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8c41b662f1bf49d3447bba31a743f0}{06168}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER31\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06170}06170\ \textcolor{comment}{/*\ References\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac72212492fc15f4add39039221fc930e}{06171}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI0\ EXTI\_SWIER\_SWIER0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb6effec044086fabbe1ee674f7d6fd8}{06172}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI1\ EXTI\_SWIER\_SWIER1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3d713c523d05ff9bf5a42f8568c1f45}{06173}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI2\ EXTI\_SWIER\_SWIER2}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ca91c7f22a9cd37a51ed57419a0c752}{06174}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI3\ EXTI\_SWIER\_SWIER3}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ffd0b4a1679b8812582fdd442dca11b}{06175}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI4\ EXTI\_SWIER\_SWIER4}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b00bc50c98b5ccda290069f553c7302}{06176}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI5\ EXTI\_SWIER\_SWIER5}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae25872c89a34384821e39692c3d2ed89}{06177}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI6\ EXTI\_SWIER\_SWIER6}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9f4768902be3f7463677ec61f3279d}{06178}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI7\ EXTI\_SWIER\_SWIER7}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f62d60ec7e63c381e1edc98f14f5d2}{06179}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI8\ EXTI\_SWIER\_SWIER8}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabedf6ed43b670c247bc507ee66576b7a}{06180}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI9\ EXTI\_SWIER\_SWIER9}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2229844b665717a3b1f2d08c1d256afd}{06181}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI10\ EXTI\_SWIER\_SWIER10}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae0eded32a34f28caf0798ba8325c4a1}{06182}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI11\ EXTI\_SWIER\_SWIER11}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc754c5830e07924ba9ad55b858a7003}{06183}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI12\ EXTI\_SWIER\_SWIER12}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17fd16d3b44f3834a0bab7ef1c57137}{06184}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI13\ EXTI\_SWIER\_SWIER13}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbdd7f20aa1c168b27e66c542b5ccac}{06185}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI14\ EXTI\_SWIER\_SWIER14}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302e4d08f65cf593c642e27c7423ac00}{06186}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI15\ EXTI\_SWIER\_SWIER15}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c48aed3090f01b7adde780e34a8036}{06187}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI16\ EXTI\_SWIER\_SWIER16}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cee3ef75832cc0a62c46e8c98d536e1}{06188}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI17\ EXTI\_SWIER\_SWIER17}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1b04be5270a79348e26be05f3dae82}{06189}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI19\ EXTI\_SWIER\_SWIER19}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1f46a75c83085eae7177c69f373125a}{06190}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI20\ EXTI\_SWIER\_SWIER20}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f619c626ecf4db5ffa4d525c920112}{06191}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI21\ EXTI\_SWIER\_SWIER21}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5251fa6cb94ce704ea455973075c2d47}{06192}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWI22\ EXTI\_SWIER\_SWIER22}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0aa3c4c7a1f28394c2b930538ed7703}{06193}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_SWIER\_SWI31\ EXTI\_SWIER\_SWIER31}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06194}06194\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06195}06195\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_PR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67b1832b8c6ebd37c07d774bf7b79c8}{06196}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{06197}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{06198}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7adebcc32984cb835d47179d34206eb}{06199}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR1\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{06200}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{06201}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa65f5976eeb883b977b391e3fbb690}{06202}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR2\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{06203}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{06204}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad56d3f9d10fd4c75bf4ba756e3778ea0}{06205}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR3\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{06206}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{06207}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58443521d982443a49db3fb2c273f5e4}{06208}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR4\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{06209}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{06210}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab011cd54f79dd8093ed093c53f9a69f5}{06211}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR5\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{06212}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{06213}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348bfafc8c5751e74b93c27f2ddce116}{06214}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR6\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{06215}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{06216}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41fd7463743a65921d47e3e888e22fbf}{06217}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR7\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{06218}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{06219}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e264ce486fde316beef4d01b07377d}{06220}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR8\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{06221}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{06222}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74df770efeeac2a51b21229994b265e8}{06223}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR9\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{06224}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{06225}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f38ede7f65d599654716b9c70119997}{06226}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR10\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{06227}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR10\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{06228}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b7515b407f5831dc120540379ab0ee}{06229}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR11\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{06230}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR11\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{06231}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe319cbf2bf25f1854993b7e9a88c02e}{06232}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR12\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{06233}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR12\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{06234}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74c6b6143b3874744573c9ab8f30f65}{06235}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR13\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{06236}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR13\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{06237}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada52a67e5e44c06a2e40c3d4c721b345}{06238}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR14\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{06239}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR14\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{06240}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d396fd4e0a34ebb0d44d2eb53daa753}{06241}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR15\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{06242}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR15\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{06243}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810ea68a9e4297e245dacdfe77855a}{06244}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR16\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{06245}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR16\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{06246}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR16\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c42d3340997c553862f81db64944af9}{06247}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR17\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{06248}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR17\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{06249}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR17\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a38e5f6a0896bb0c6c2f3e32a5d51f8}{06250}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR19\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b3167c29bb083e4c0e025846069a78}{06251}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR19\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{06252}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR19\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d5ef04e855f2eb705305eba6cf00b9}{06253}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR20\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02bf4106a2d978a81fc825c808eace4}{06254}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR20\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39358e6261a245eba447dfc1a1842e32}{06255}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR20\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad693094b03aec71eeca641ef0739d950}{06256}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR21\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3b7c51abb06113eb6b53ca2c963fba}{06257}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR21\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14b609a68b5c4cb4a20fb24e34954df}{06258}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR21\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d26bbce3e69e8c80b67e81db99cc2ff}{06259}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR22\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa13b7a89ed2d6deef9017757d311e52a}{06260}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR22\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199f21c468deeb2685865c26770ac07}{06261}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR22\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a5b9dac65189db1b1d676ed4b739d5b}{06262}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR31\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1759ddac91d4a632b8545284bfbe0aa0}{06263}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR31\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ff56c6c8ed1f81368c58aff677bff0b}{06264}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR31\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06266}06266\ \textcolor{comment}{/*\ References\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94e61172594497bc98d7618afda5d1a5}{06267}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF0\ EXTI\_PR\_PR0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1fa1e26581323fb92a102129fea6cc1}{06268}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF1\ EXTI\_PR\_PR1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c614636ea1ba38b2c5fa6d727de719}{06269}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF2\ EXTI\_PR\_PR2}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf21c846e3ed8d01562a48f379e94cf5}{06270}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF3\ EXTI\_PR\_PR3}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb25dc53dd6e1ebcb9ff3eb122bafaa1}{06271}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF4\ EXTI\_PR\_PR4}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5681c77b17cfd664ac859e8dcdaf853}{06272}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF5\ EXTI\_PR\_PR5}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga926d0d098708c4604d50724479f53722}{06273}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF6\ EXTI\_PR\_PR6}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396a95873380107e44ea8ebf3917101b}{06274}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF7\ EXTI\_PR\_PR7}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga768906e566332933fbafc3be7a0ec316}{06275}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF8\ EXTI\_PR\_PR8}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d00763abbc7e4aa5fde5cf870c561e0}{06276}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF9\ EXTI\_PR\_PR9}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad274c8176debfe13d12966bebd962150}{06277}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF10\ EXTI\_PR\_PR10}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4dbd010478228eee7a8d9ddb24f392}{06278}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF11\ EXTI\_PR\_PR11}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29ffb168354d0bccb1cd18ad9e4067cc}{06279}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF12\ EXTI\_PR\_PR12}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22f9bfde0a01c8bc453dc6e18625a50}{06280}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF13\ EXTI\_PR\_PR13}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cc8ed2cb4b1c30b77931d9303954e04}{06281}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF14\ EXTI\_PR\_PR14}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7333aceaf98ecd5d07b612fb06b602bb}{06282}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF15\ EXTI\_PR\_PR15}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad809b47b726068ccbb2ea7c1ed72c193}{06283}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF16\ EXTI\_PR\_PR16}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00422cb319a203bb176a9b0f81ca1580}{06284}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF17\ EXTI\_PR\_PR17}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59388b8ab2753a145947de5853d4f7de}{06285}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF19\ EXTI\_PR\_PR19}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303cf7e71a097a377cff10a9902e0364}{06286}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF20\ EXTI\_PR\_PR20}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe7e64e24902a3ab8ebe15fdaed6790}{06287}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF21\ EXTI\_PR\_PR21}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e98f2e8d973dad79b3c6cbab4d539d3}{06288}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF22\ EXTI\_PR\_PR22}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5915f15317a2f766124b69398ed115}{06289}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PIF31\ EXTI\_PR\_PR31}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06290}06290\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06291}06291\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06292}06292\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06293}06293\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\ and\ Option\ Bytes\ Registers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06294}06294\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06295}06295\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06296}06296\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06297}06297\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ FLASH\_ACR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{06298}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{06299}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_LATENCY\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{06300}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288f4e0368a7d8d18e626a54caf995a9}{06302}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTBE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1640c1d9ecb35a7fdadfed6549f24bf9}{06303}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_PRFTBE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5285ab198307213dce0629f9b7c6fc86}{06304}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTBE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_PRFTBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8998834e7fc4fa0855cf5e7424b7abea}{06305}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTBS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340d43b152f1f3fd9b357ffc7f73932a}{06306}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTBS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_PRFTBS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e73d25ffe7e7a258a873e1fbef17445}{06307}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTBS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_PRFTBS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06309}06309\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FLASH\_KEYR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eff8e9f9bc12caf41721266b209cf8b}{06310}}\ \textcolor{preprocessor}{\#define\ FLASH\_KEYR\_FKEYR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33eb12d541927bf107399dbf42bcb86e}{06311}}\ \textcolor{preprocessor}{\#define\ FLASH\_KEYR\_FKEYR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ FLASH\_KEYR\_FKEYR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a55ea632082aac5b60c62cc0eb0d556}{06312}}\ \textcolor{preprocessor}{\#define\ FLASH\_KEYR\_FKEYR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_KEYR\_FKEYR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06314}06314\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FLASH\_OPTKEYR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64748d2e0929700cbc6bf0ae619e72c4}{06315}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTKEYR\_OPTKEYR\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c988b5f6c428e1e58e99a0a45172ff}{06316}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTKEYR\_OPTKEYR\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ FLASH\_OPTKEYR\_OPTKEYR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8c555ae65817c33733f3bbbacf111d}{06317}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTKEYR\_OPTKEYR\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTKEYR\_OPTKEYR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06319}06319\ \textcolor{comment}{/******************\ \ FLASH\ Keys\ \ **********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf885e10a215139ecfc8bb5faa5e01a}{06320}}\ \textcolor{preprocessor}{\#define\ FLASH\_KEY1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga537fb8ad6ef7109b9bf1149f46abd338}{06321}}\ \textcolor{preprocessor}{\#define\ FLASH\_KEY1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x45670123UL\ <<\ FLASH\_KEY1\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd77e7bf91765d891ce63e2f0084b019}{06322}}\ \textcolor{preprocessor}{\#define\ FLASH\_KEY1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_KEY1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga565a82217f16a8ef783b649af039e0c1}{06323}}\ \textcolor{preprocessor}{\#define\ FLASH\_KEY2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93ad44e0f998a855f5bed0caabf57dd}{06324}}\ \textcolor{preprocessor}{\#define\ FLASH\_KEY2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xCDEF89ABUL\ <<\ FLASH\_KEY2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06325}06325\ \textcolor{preprocessor}{\#define\ FLASH\_KEY2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_KEY2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga618f5d4fc6e2ab622c6306a2f3f0f440}{06328}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTKEY1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0cf4f4e013c23b519f056ee79602d61}{06329}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTKEY1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x45670123UL\ <<\ FLASH\_OPTKEY1\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1630c4f338daf2741daa1273f657164f}{06330}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTKEY1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTKEY1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0204adef4287bf761d62e5952816e25}{06331}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTKEY2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771257103ce3be5b7190e42c51853cdd}{06332}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTKEY2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xCDEF89ABUL\ <<\ FLASH\_OPTKEY2\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06333}06333\ \textcolor{preprocessor}{\#define\ FLASH\_OPTKEY2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTKEY2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06336}06336\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FLASH\_SR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fff488dcd0ba14694a05d8c061441e0}{06337}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{06338}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{06339}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade46f1b130b188d41613fc87661a8815}{06340}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a81dd644b636f16716399010e646714}{06341}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGERR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f40ca765714598a62aa216a5ccd8e4}{06342}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd56872fd365b645d51c217e901958f6}{06343}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPRTERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e08ec1f30003524a295eaeac30426a7}{06344}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPRTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_WRPRTERR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e403606e5ac23cb07701aeebc1f73e5}{06345}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPRTERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_WRPRTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2013e875c4c210b820e502feea6c9fb1}{06346}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{06347}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_EOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{06348}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_EOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}{06349}}\ \textcolor{preprocessor}{\#define\ \ FLASH\_SR\_WRPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_WRPRTERR\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06351}06351\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ FLASH\_CR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5addaa1ee5049b0c99023d91dd4a70}{06352}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{06353}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{06354}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae43572c697cddd88e48b945828c526}{06355}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebb9718882d5ced359b67417421da6b}{06356}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PER\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad845355ade49d56cf70ad0ff09595a23}{06357}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0627fa13f9e31a0250d6917e4d2ecbc1}{06358}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b8b67a6173c11f950347f09e63888}{06359}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_MER\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}{06360}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_MER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f0371da9e5f8f8e95b038107426ce6f}{06361}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTPG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a94f4bf8453aae2d98d3e4465b5195}{06362}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTPG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OPTPG\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6736a5478a87f35a6a0cb66d8784a5ab}{06363}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTPG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OPTPG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89abf0177ab4bcf030984073b74a182}{06364}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c77052daf608eb7d7f6cedfd3c996ef}{06365}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OPTER\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fbf5dc4339b1ec8630675f03ad6fe0}{06366}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OPTER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7925df36a4d15838d8cb457f671e7532}{06367}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{06368}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_STRT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}{06369}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74509adc6db3db66803966b25423cae}{06370}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{06371}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{06372}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cdcb203f948b1d30cba476001d9074}{06373}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTWRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4a5e6297b7507e1b62419d3a623390}{06374}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTWRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OPTWRE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d44bc9617cc430de9413b385dfe0c3}{06375}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTWRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OPTWRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab075c4eeff509cfe0f34040c29edfb05}{06376}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{06377}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930897cecdaa9dbef8c640b84acbd8c2}{06378}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e162a7fa45cb85ba0df0942a2519478}{06379}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{06380}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_EOPIE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{06381}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_EOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8231d4e01a380967de158db5eccbcb2c}{06382}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d932ff27f0cdc1a36e8af25d369081}{06383}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OBL\_LAUNCH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae39d20c1cf47080881d5c054146e8863}{06384}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OBL\_LAUNCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06386}06386\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ FLASH\_AR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17a157edb20903a57b2d5ebd0efa66f2}{06387}}\ \textcolor{preprocessor}{\#define\ FLASH\_AR\_FAR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd9ac121eb59edceae2f53fcd6d291b}{06388}}\ \textcolor{preprocessor}{\#define\ FLASH\_AR\_FAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ FLASH\_AR\_FAR\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc00fde8118ce03602d00d34a80fec4}{06389}}\ \textcolor{preprocessor}{\#define\ FLASH\_AR\_FAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_AR\_FAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06391}06391\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FLASH\_OBR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97bfb7f45709e6f143c64857b5150565}{06392}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_OPTERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1}{06393}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_OPTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OBR\_OPTERR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab52c27d6657bd72f1860fa25a1faf8e3}{06394}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_OPTERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_OPTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga455a7f96c204877dee77d25e72097241}{06395}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_RDPRT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa56f3a136d0c35c98d98ae5a6c6bb0dc}{06396}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_RDPRT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OBR\_RDPRT1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1987d73729b5b293d3f5dce12083700}{06397}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_RDPRT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_RDPRT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga595aa6d6abf2370d38ec0ecf58cb1af7}{06398}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_RDPRT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398cbb0ec0c74d8371c543df8b71b681}{06399}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_RDPRT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OBR\_RDPRT2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082dadf65a17879022887aaf1b2d10e6}{06400}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_RDPRT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_RDPRT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefde313300f0e954d27f87e6256274b4}{06402}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_USER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e68fa3437ad3429abe48f86782967e1}{06403}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_USER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x77UL\ <<\ FLASH\_OBR\_USER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1585552c59923cb1e1979cdfdc77b991}{06404}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_USER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_USER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbe1ea23971f9fb8bb378e537226c62}{06405}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_IWDG\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce987133feb2311067ac98fec8e126e}{06406}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_IWDG\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OBR\_IWDG\_SW\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbb0d905783c45eedfcc51230f9226b}{06407}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_IWDG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_IWDG\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe76187f7a680eada873692c374dd8a}{06408}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_nRST\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e122c9fc8103644e310bef58ed57fb}{06409}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_nRST\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OBR\_nRST\_STOP\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e84d6c706420de2335619043a06760d}{06410}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_nRST\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_nRST\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ea8ff1064cb8b277daa7150d3d1d57}{06411}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_nRST\_STDBY\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddbf2bf2e4c6cab17c7eb7f226184f98}{06412}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_nRST\_STDBY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OBR\_nRST\_STDBY\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d863a776a1d5a136e267bac209f6a85}{06413}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_nRST\_STDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_nRST\_STDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadde25332e13ffe399b7bdbeb414f6bc}{06414}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_nBOOT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d2aa4ddcbebc64931028e5a3cf23cc}{06415}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_nBOOT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OBR\_nBOOT1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ebc84ae17c1bd9ca7a31f0439f85ae}{06416}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_nBOOT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_nBOOT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10a35493ea6dd31cc1701b94d0b2d357}{06417}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_VDDA\_MONITOR\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9521be1f729c3fcd0242cdcfb5ee09}{06418}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_VDDA\_MONITOR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OBR\_VDDA\_MONITOR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace7279dfeb50e357393a3270d816879f}{06419}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_VDDA\_MONITOR\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_VDDA\_MONITOR\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135afd48a014ef2c3f937953ed53c014}{06420}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_RAM\_PARITY\_CHECK\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e02206d647737909af16869f58ccef}{06421}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_RAM\_PARITY\_CHECK\_Msk\ \ \ \ (0x1UL\ <<\ FLASH\_OBR\_RAM\_PARITY\_CHECK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga480034fa68984d8e717e4648896d29a6}{06422}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_RAM\_PARITY\_CHECK\ \ \ \ \ \ \ \ FLASH\_OBR\_RAM\_PARITY\_CHECK\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80f2819c6ccc82904281ae5a94e3510}{06423}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_DATA0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc8395646781a1dac3c37e3410310e8}{06424}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_DATA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FLASH\_OBR\_DATA0\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9380684d6fc14b681adf7eb97964c0bf}{06425}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_DATA0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_DATA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1834e8cbbb8fbdea5b46c3bcd0d1dfca}{06426}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_DATA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758a49a002547e2d7536c7f6249347e6}{06427}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FLASH\_OBR\_DATA1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae48a097cfc60d888756d3fda266d87c9}{06428}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_DATA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06430}06430\ \textcolor{comment}{/*\ Old\ BOOT1\ bit\ definition,\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec73c9ad0cacd0f8ea06b335c7fa60e7}{06431}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_BOOT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_nBOOT1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06432}06432\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06433}06433\ \textcolor{comment}{/*\ Old\ OBR\_VDDA\ bit\ definition,\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4e140bca98e36d8e1850b337a2630b}{06434}}\ \textcolor{preprocessor}{\#define\ FLASH\_OBR\_VDDA\_ANALOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OBR\_VDDA\_MONITOR}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06435}06435\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06436}06436\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FLASH\_WRPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2cba593e56feed77b6c08f544fd327b}{06437}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRPR\_WRP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ccbeafd9e71de3e99373fef601eacd2}{06438}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRPR\_WRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ FLASH\_WRPR\_WRP\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3842e780ec47c1127de0ed4a93821d}{06439}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRPR\_WRP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRPR\_WRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06441}06441\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06442}06442\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06443}06443\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ OB\_RDP\ register\ \ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad978e9ed7356ee616d46422921df7fe1}{06444}}\ \textcolor{preprocessor}{\#define\ OB\_RDP\_RDP\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ff90da5193ad4dd17f695e0bf336bf}{06445}}\ \textcolor{preprocessor}{\#define\ OB\_RDP\_RDP\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ OB\_RDP\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9664a6f63a277c45008301ba1ab81c}{06446}}\ \textcolor{preprocessor}{\#define\ OB\_RDP\_RDP\ \ \ \ \ \ \ \ \ \ \ OB\_RDP\_RDP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412eca338517af1921a5c82298fb208d}{06447}}\ \textcolor{preprocessor}{\#define\ OB\_RDP\_nRDP\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6e45bfb74c1f8b1b23f94758627715}{06448}}\ \textcolor{preprocessor}{\#define\ OB\_RDP\_nRDP\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ OB\_RDP\_nRDP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f80cde3382946afe41036b8634da9cd}{06449}}\ \textcolor{preprocessor}{\#define\ OB\_RDP\_nRDP\ \ \ \ \ \ \ \ \ \ OB\_RDP\_nRDP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06451}06451\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ OB\_USER\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d858c5a349aab3db21f3f2a2d090af}{06452}}\ \textcolor{preprocessor}{\#define\ OB\_USER\_USER\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79289b410d8af96bc7b3b16b8c7929e}{06453}}\ \textcolor{preprocessor}{\#define\ OB\_USER\_USER\_Msk\ \ \ \ \ (0xFFUL\ <<\ OB\_USER\_USER\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fe138dd9cd811a22c9365dfe84abf43}{06454}}\ \textcolor{preprocessor}{\#define\ OB\_USER\_USER\ \ \ \ \ \ \ \ \ OB\_USER\_USER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56590f1b9152fff97fb948aa90c0d14}{06455}}\ \textcolor{preprocessor}{\#define\ OB\_USER\_nUSER\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451be2fda352b3fdbe36119542bafc85}{06456}}\ \textcolor{preprocessor}{\#define\ OB\_USER\_nUSER\_Msk\ \ \ \ (0xFFUL\ <<\ OB\_USER\_nUSER\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2ddbb380f89a494e0f5349a67ad70b}{06457}}\ \textcolor{preprocessor}{\#define\ OB\_USER\_nUSER\ \ \ \ \ \ \ \ OB\_USER\_nUSER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06459}06459\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ OB\_WRP0\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4bf85e9c03a497c2e02994b8feaac0}{06460}}\ \textcolor{preprocessor}{\#define\ OB\_WRP0\_WRP0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d9c7e373386f65db32197e34d4f079}{06461}}\ \textcolor{preprocessor}{\#define\ OB\_WRP0\_WRP0\_Msk\ \ \ \ \ (0xFFUL\ <<\ OB\_WRP0\_WRP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d25a495ebadbcf4f71978ccf0d0ca99}{06462}}\ \textcolor{preprocessor}{\#define\ OB\_WRP0\_WRP0\ \ \ \ \ \ \ \ \ OB\_WRP0\_WRP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d22574f9ff1cad794d475879d8b70d1}{06463}}\ \textcolor{preprocessor}{\#define\ OB\_WRP0\_nWRP0\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c015d05fd597059734a5b07fbe2cca2}{06464}}\ \textcolor{preprocessor}{\#define\ OB\_WRP0\_nWRP0\_Msk\ \ \ \ (0xFFUL\ <<\ OB\_WRP0\_nWRP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1975d7a575c235f73529e1b4e094c1}{06465}}\ \textcolor{preprocessor}{\#define\ OB\_WRP0\_nWRP0\ \ \ \ \ \ \ \ OB\_WRP0\_nWRP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06467}06467\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ OB\_WRP1\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2554ec5cca3a5e2e610ac0b586af0a48}{06468}}\ \textcolor{preprocessor}{\#define\ OB\_WRP1\_WRP1\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43958ddbc46783799357d7ec7823bd1a}{06469}}\ \textcolor{preprocessor}{\#define\ OB\_WRP1\_WRP1\_Msk\ \ \ \ \ (0xFFUL\ <<\ OB\_WRP1\_WRP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92019c6c65ee52c192c604c9d9a3046f}{06470}}\ \textcolor{preprocessor}{\#define\ OB\_WRP1\_WRP1\ \ \ \ \ \ \ \ \ OB\_WRP1\_WRP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76a3497513e28c294dc794ba6638d17b}{06471}}\ \textcolor{preprocessor}{\#define\ OB\_WRP1\_nWRP1\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab556a0b70ec2d3cd30d1bcddce992189}{06472}}\ \textcolor{preprocessor}{\#define\ OB\_WRP1\_nWRP1\_Msk\ \ \ \ (0xFFUL\ <<\ OB\_WRP1\_nWRP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cad52ab1b2e38172d6a638025351327}{06473}}\ \textcolor{preprocessor}{\#define\ OB\_WRP1\_nWRP1\ \ \ \ \ \ \ \ OB\_WRP1\_nWRP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06475}06475\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ OB\_WRP2\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116448d76a12886f2715af25fc1385d7}{06476}}\ \textcolor{preprocessor}{\#define\ OB\_WRP2\_WRP2\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd5fe9e60269c487819fb86785a7b36}{06477}}\ \textcolor{preprocessor}{\#define\ OB\_WRP2\_WRP2\_Msk\ \ \ \ \ (0xFFUL\ <<\ OB\_WRP2\_WRP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40a954baed88f695b84dc474807e4b8}{06478}}\ \textcolor{preprocessor}{\#define\ OB\_WRP2\_WRP2\ \ \ \ \ \ \ \ \ OB\_WRP2\_WRP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d5c04eaa0317bf879c9cc9d0db813c}{06479}}\ \textcolor{preprocessor}{\#define\ OB\_WRP2\_nWRP2\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga327f4ce4b76bd6febd04dfa11cd3072a}{06480}}\ \textcolor{preprocessor}{\#define\ OB\_WRP2\_nWRP2\_Msk\ \ \ \ (0xFFUL\ <<\ OB\_WRP2\_nWRP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b15486051b692120323f22348a9f87}{06481}}\ \textcolor{preprocessor}{\#define\ OB\_WRP2\_nWRP2\ \ \ \ \ \ \ \ OB\_WRP2\_nWRP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06483}06483\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ OB\_WRP3\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418cc8f1680840a4cd7fd81a1a7131f2}{06484}}\ \textcolor{preprocessor}{\#define\ OB\_WRP3\_WRP3\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga561eca8d5e3e89c145f74fbe9873d730}{06485}}\ \textcolor{preprocessor}{\#define\ OB\_WRP3\_WRP3\_Msk\ \ \ \ \ (0xFFUL\ <<\ OB\_WRP3\_WRP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509ff5c1574a4e6c63591e9a992e2e19}{06486}}\ \textcolor{preprocessor}{\#define\ OB\_WRP3\_WRP3\ \ \ \ \ \ \ \ \ OB\_WRP3\_WRP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3767c50defa762315a6bd4a8795a7b2d}{06487}}\ \textcolor{preprocessor}{\#define\ OB\_WRP3\_nWRP3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e5e0970892c8bdd9058a4d6a04a521}{06488}}\ \textcolor{preprocessor}{\#define\ OB\_WRP3\_nWRP3\_Msk\ \ \ \ (0xFFUL\ <<\ OB\_WRP3\_nWRP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0044ce126eafc28666050726dbcd8f4c}{06489}}\ \textcolor{preprocessor}{\#define\ OB\_WRP3\_nWRP3\ \ \ \ \ \ \ \ OB\_WRP3\_nWRP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06491}06491\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06492}06492\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06493}06493\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ General\ Purpose\ IOs\ (GPIO)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06494}06494\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06495}06495\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06496}06496\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ GPIO\_MODER\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2244aa753f0340359098d15944602258}{06497}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c7a73f891cc60cb11c8dc122fde9bd}{06498}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b64d47643f8d3c08c2be0722ff23b93}{06499}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}{06500}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}{06501}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1030dee3583ca3e42adbdfe515ff542}{06502}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b96dc64bbedb58b5a6fdcc3c97eab1d}{06503}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0597b084c911728ee92b5fc4a2ae5a}{06504}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}{06505}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}{06506}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945f52c8af561a1c9a3358b0e8605ffc}{06507}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c01a65d00f6b648984e34f71ce0b83}{06508}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06865341707bb4dd9671ce464d99ab2c}{06509}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}{06510}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}{06511}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df2c02569d6b84757d70cd5ab99d262}{06512}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga053851b8f1df3d358a7b07fe8f720a25}{06513}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae06c9d07a091fb64ab53d0c899a9dda5}{06514}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}{06515}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}{06516}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7866ff150289c04d52c808607dabbf9e}{06517}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0678135cc7fb1e00fe0de880d822fde5}{06518}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cf9361d90c863c107cdeb859bd8b41}{06519}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}{06520}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}{06521}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f88cbf25e1defb5f9b99c95797f7ab}{06522}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1827fce38f560f895e4486f1aacaac}{06523}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94ab55c126ff24572bbff0da5a3f360}{06524}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}{06525}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}{06526}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c3fdecd37cce14983b42d28fc46d27}{06527}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a6d2a5dbd3f6f8447e0082c0e8d6ab}{06528}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a85a1bb88cf8f730e0de38cb664282}{06529}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}{06530}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}{06531}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf586709481b1450208dae7d9e53b9057}{06532}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae685da5b1c5c085e69be64ecf0b65ec5}{06533}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dc08ecc39bceba020d8e5949b658e0}{06534}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}{06535}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}{06536}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e5f1f7c986ee7f31178901cab442ab}{06537}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddfeb2d4f139bd00fdcd2ce538f2087}{06538}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41f2174ef4444c685ea92da1258c678}{06539}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}{06540}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}{06541}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf310164aef074cbdda2af5b0af223139}{06542}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdcb7c58d623c51ababeb5917430132b}{06543}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d4ed9018bf72565bab1d08c476fed20}{06544}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}{06545}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}{06546}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf36ddfa8971a143e722ca9897d6a554}{06547}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af602f158627d6d61a2fcf7149a6178}{06548}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbdb241d7bebde85d7d0b42c2f35563}{06549}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}{06550}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}{06551}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60a554e688d63d15bce7240549d2ccb}{06552}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a8fa719e9f98d2a7b4fd00ad41927d}{06553}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18bc295f7195fc050221287c4564474}{06554}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}{06555}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}{06556}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7b868a25af299e046b49b017c1114f}{06557}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6d6390219a23c8420cc152901ca9bd}{06558}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63101c5c410b55b668ec190422dc3597}{06559}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}{06560}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}{06561}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91d26a428aa90b419bf51324491246}{06562}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7344fb7e360c013ae484a7b3ce06e}{06563}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353af246bef5dca5aadfe6fe3fd695c3}{06564}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}{06565}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}{06566}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c9470dc741033d3254a4041e3d320}{06567}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd4d1526a36e0838bc8c9bab621aba0}{06568}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a722f9682045c1d2460fedf32b02b1}{06569}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}{06570}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}{06571}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b}{06572}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba0885b9dda0bec8202305bf9cf0ad}{06573}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc40e6fae78c1c5c857346793f9d4c8}{06574}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}{06575}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}{06576}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06578}06578\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ GPIO\_OTYPER\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f02eab04f88423789f532370680305}{06579}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a842ad8f83c21f019f2e1e08f104a7f}{06580}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d3a246b6320fc51b39123249e1e6817}{06581}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef881bb4fa6b2dd9cecd4ee1385b6361}{06582}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3cc7a0b2c9b99212879cc8d7455258}{06583}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0dd76857b25ae35a785cee97c8403d}{06584}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbea639fd4ffe59a706a11fb1ee104b}{06585}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaacead96dc3377342af4aa18adf6453e}{06586}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1f64fdf2ab84c634c0fa8cb060a65f}{06587}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c7deea3d764bb3999578030e3158aa}{06588}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1ef9cbe4226f9616c64bb641b44b3b}{06589}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4fc33a12439fdf4ada19c04227dea7}{06590}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e978fcc3d4e87bed919511e1226f0c}{06591}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d7751cfdfaf58782f01692d8c88e8}{06592}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c26938a0e8c03d90a966fc33f186e50}{06593}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f153263d58a45fc2ef0734fc3f73eb}{06594}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06595}06595\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06596}06596\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ GPIO\_OSPEEDR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd5b89a112e3dc1e63a1e311ed1c7ed}{06597}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d99cb61cdaa26f0afb480358f1b8abb}{06598}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR0\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR0\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4f9ea9cbddae4c885b8dd682d3964e}{06599}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c333e59b15dbb1626188a593c69be6}{06600}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR0\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR0\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf33d0e8954f223763a717be4bfda61c6}{06601}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR0\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR0\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d8abb23fcdceb60d79667cb1e265c7e}{06602}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR1\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0174516d0f29df04c11061a4524337e}{06603}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR1\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR1\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de81aeec77153374d887e1b20308af7}{06604}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce8d609fb04613ac3b1001036cb8b96}{06605}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR1\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR1\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad590e4202b9ebb7b4dc6e09eae08b7e2}{06606}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR1\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR1\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6707ed4b7fae055a78b579130b03d2a8}{06607}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR2\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa659a5e4db1c2fe0a8731241373122}{06608}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR2\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR2\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38aa771d2afdacfff48d2b0aab908795}{06609}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR2\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4545caca1ebf16671fda1af72c33421}{06610}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR2\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR2\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf60aafefadd8ca2d301b872da219e4}{06611}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR2\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR2\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad759a3079c1c7af3410c0f305dfea608}{06612}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR3\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78ad1b671251e4e4793ebd499bc25d3}{06613}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR3\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR3\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f4d37d7f0762618b5df0af29bb2547}{06614}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR3\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf58614d8866fd704ec9e4795ab182ba}{06615}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR3\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR3\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a11cb6c7a3566535e372ddc4f6f61}{06616}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR3\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR3\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741995a4fc1ecb5219cbc1a4329bb359}{06617}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR4\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e149664b22af6849ee53e8c7dd828c}{06618}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR4\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR4\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004e014931c7fa3214c30feb5ba7cc4d}{06619}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR4\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67281f129f5a76484a16fa95f6885be0}{06620}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR4\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR4\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf053fe6cdc9c1c20159ea5ef2f30ea5}{06621}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR4\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR4\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf472d9350df55c7096194f6e158bd014}{06622}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR5\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2ddf9bf246451b057f73b356f3caea}{06623}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR5\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR5\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e87af6d2bdf0f3dd290e73499a4c32}{06624}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR5\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec7bbb4c5f40f3747875636a2605a4b}{06625}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR5\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR5\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aedf6f63df6c7c658d0f6588f8cc4b0}{06626}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR5\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR5\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga189075080af2989418651859ddcd5caa}{06627}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR6\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26455d1b7e9b0dd798755a2005149c8d}{06628}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR6\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR6\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e4a8e2c14a24af3c558f02ce130e43}{06629}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR6\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a1b076822f7b3d78523b19d802bdfd}{06630}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR6\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR6\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57d5c406c7cafa2f439a94a6c1d659ac}{06631}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR6\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR6\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28aefc11fd4fae1614e34b563ed8e23d}{06632}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR7\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa321c7a3b240b327111fc9c0cef7e37b}{06633}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR7\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR7\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42cc5594e72376689a7314340fdd74a9}{06634}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR7\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe25c683b88b197dd9228b2ffa26bcd}{06635}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR7\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR7\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1355fc1ce2896093d1ef140ebc27f295}{06636}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR7\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR7\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6b8c77a7deef2074cfaeaa1b6d236e3}{06637}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR8\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6692664776fd8a4d2222ffb890d04592}{06638}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR8\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR8\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906dbc0dea8772cf965d9544fd6b5720}{06639}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR8\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabd51c866c2dbb155cc0adbbcc0a80a2}{06640}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR8\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR8\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b2e87f85ef7c455009292155183f86}{06641}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR8\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR8\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ddc891aabd994d2fbed50d240d882}{06642}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR9\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13876cc5bde08c8380fd3ac73a103d81}{06643}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR9\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR9\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6a0da5c7c37df19c99bae12daaa2028}{06644}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR9\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a0a1a6e43e8ec4b287ca05b12e620c}{06645}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR9\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR9\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf792700ca60a66748e2f747dc3e486a7}{06646}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR9\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR9\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20be74c295bb16c56a8e1a88d15bdee8}{06647}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR10\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07091f437a3cb824e9de124e17398c84}{06648}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR10\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR10\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2266bf952b6af91ae1a367e2d3cdfe3d}{06649}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR10\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b9d216080b225051fcad35a56e9efd}{06650}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR10\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR10\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf2516db49bfdce84e57f06c3640f3}{06651}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR10\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR10\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8504b5115ad160c17c5b253d763fce10}{06652}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR11\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf839b4b37b993fd87890d5fc1158a451}{06653}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR11\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR11\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f96ea166af8ac93a982bc80e1cc7753}{06654}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR11\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab458cbe032c9f97543b6a7e0e269c37e}{06655}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR11\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR11\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c523b82e98f3e8fa7fa815b8ac1acb}{06656}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR11\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR11\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c134bbee8423e4409b0ca009bcdcac4}{06657}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR12\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8193e997c7128b854ae5b89dc6923f2}{06658}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR12\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR12\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa3e318126674c9add061c63428f4854}{06659}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR12\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16cd66090764f3078c98af46e027050c}{06660}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR12\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR12\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37c734ffcbaf2ed7d59a915e807be16}{06661}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR12\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR12\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b1c7ccc38e727ab437e579ec880dd9}{06662}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR13\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e2deb29b8b72c7dcb2b9e72c804088}{06663}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR13\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR13\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa294292eebb5594d4744fd2edc5bc6}{06664}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR13\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2eaf8f9861c939db6c38409d7aadbd6}{06665}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR13\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR13\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae953b52cc0f8a54d5f528f3216c793}{06666}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR13\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR13\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04f867b563b18b73af837cfb56ad74ea}{06667}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR14\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e55ade8781c9282c5f003b88f64454}{06668}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR14\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR14\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104a6b2321177184103db31e91299e36}{06669}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR14\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0aa874ce3e83515deb520ab242851f6}{06670}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR14\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR14\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c348d5cabedac86f6d70aa00c3352ea}{06671}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR14\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR14\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6d2969fda6c97f9f5769ad35db02329}{06672}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR15\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga437b5a7e48ac3e63ea0574179c9cc447}{06673}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR15\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR15\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab61e45546f737df1008b9c7d3f8ba2ec}{06674}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR15\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e0e73830208b2c068f11fcc56a302e}{06675}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR15\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR15\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8324dacb10556d4cef99309a72d5da7}{06676}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEEDR15\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEEDR15\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06678}06678\ \textcolor{comment}{/*\ Old\ Bit\ definition\ for\ GPIO\_OSPEEDR\ register\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a137cc8e566a0da86e2fd4778938a6}{06679}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ff622f2b5941ce7202fe97a6e8c730}{06680}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\_0\ \ \ GPIO\_OSPEEDR\_OSPEEDR0\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8e561180cdfcb7440a017d2aa10f59}{06681}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\_1\ \ \ GPIO\_OSPEEDR\_OSPEEDR0\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aca2c7cf73dd7a08fee8ae9a675c1d5}{06682}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd10c0d3419e2d2fda1af77fbc28156}{06683}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\_0\ \ \ GPIO\_OSPEEDR\_OSPEEDR1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ebe740312db53a7d49ff7f78436bcb6}{06684}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\_1\ \ \ GPIO\_OSPEEDR\_OSPEEDR1\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3dd6eabaf2dee10a45718bf9214bff}{06685}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR2}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285b9f4328a29f624945f8fc57daab0e}{06686}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\_0\ \ \ GPIO\_OSPEEDR\_OSPEEDR2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb41ac1ecdc620a7888e9714f36611c2}{06687}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\_1\ \ \ GPIO\_OSPEEDR\_OSPEEDR2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd77104c298e2cc79608954ed8a81e6}{06688}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR3}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ad8f39a6399526c2a06f5e481b7edd}{06689}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\_0\ \ \ GPIO\_OSPEEDR\_OSPEEDR3\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbbc6c634d9f64d2959bfce25e475e3}{06690}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\_1\ \ \ GPIO\_OSPEEDR\_OSPEEDR3\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae993f7764c1e10e2f5022cba2a081f97}{06691}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR4}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6579b81f162ca8d4b8ee6690b258e9}{06692}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\_0\ \ \ GPIO\_OSPEEDR\_OSPEEDR4\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56650b0113cbb5ed50903e684abfdabc}{06693}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\_1\ \ \ GPIO\_OSPEEDR\_OSPEEDR4\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e84a83dd64be450a33a67c9ba44add}{06694}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR5}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee63c65224da433a0f588bdd579c88d}{06695}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\_0\ \ \ GPIO\_OSPEEDR\_OSPEEDR5\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9feeadb829cbfbcc7f5ff5aa614e35de}{06696}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\_1\ \ \ GPIO\_OSPEEDR\_OSPEEDR5\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa153220faa507b53170bd49dcffcfc76}{06697}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR6}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga314fae4f204824abf26545482246eb46}{06698}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\_0\ \ \ GPIO\_OSPEEDR\_OSPEEDR6\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5502c629c3894c58a5e3e5e4398f92b}{06699}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\_1\ \ \ GPIO\_OSPEEDR\_OSPEEDR6\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga187b9c0a07272ef24ff4e579c2c724a9}{06700}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR7}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa351c9cc66134dd2077fe4936e10068e}{06701}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\_0\ \ \ GPIO\_OSPEEDR\_OSPEEDR7\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824b9a56d3ab570c90c02e959f8e8a3}{06702}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\_1\ \ \ GPIO\_OSPEEDR\_OSPEEDR7\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fdec64829712f410b7099168d03335}{06703}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR8}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e257135823303b40c2dfe2054c72e6}{06704}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\_0\ \ \ GPIO\_OSPEEDR\_OSPEEDR8\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab026b036652fcab5dbec7fcccd8ec117}{06705}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\_1\ \ \ GPIO\_OSPEEDR\_OSPEEDR8\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2974e9de8b939e683976d3244f946c5}{06706}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\ \ \ \ \ GPIO\_OSPEEDR\_OSPEEDR9}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922dc2241064ba91a32163b52dc979a1}{06707}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\_0\ \ \ GPIO\_OSPEEDR\_OSPEEDR9\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8958bf41efda58bc0c216496c3523a95}{06708}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\_1\ \ \ GPIO\_OSPEEDR\_OSPEEDR9\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f368a4fe9f84a2a1f75127cd92de706}{06709}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\ \ \ \ GPIO\_OSPEEDR\_OSPEEDR10}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24e2db3605c0510221a5d6cc18de45d}{06710}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\_0\ \ GPIO\_OSPEEDR\_OSPEEDR10\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b5fe166b79464e9419092b50a216e8}{06711}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\_1\ \ GPIO\_OSPEEDR\_OSPEEDR10\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6fbff92ca95c7b4b49b773993af08f}{06712}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\ \ \ \ GPIO\_OSPEEDR\_OSPEEDR11}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7413457e1249fedd60208f6d1fe66fec}{06713}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\_0\ \ GPIO\_OSPEEDR\_OSPEEDR11\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a0177db55f86818a42240bf188c0bc}{06714}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\_1\ \ GPIO\_OSPEEDR\_OSPEEDR11\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9928dcdc592ee959941c97aed702a99}{06715}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\ \ \ \ GPIO\_OSPEEDR\_OSPEEDR12}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d9034e325bf95773f70a9cc94598af}{06716}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\_0\ \ GPIO\_OSPEEDR\_OSPEEDR12\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga225f0a354cd3c2391ed922b08dbc0cae}{06717}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\_1\ \ GPIO\_OSPEEDR\_OSPEEDR12\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d3845b5e708a7636cddf01c5a30468}{06718}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\ \ \ \ GPIO\_OSPEEDR\_OSPEEDR13}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ce0e08aefefa639657d0ca1a169557}{06719}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\_0\ \ GPIO\_OSPEEDR\_OSPEEDR13\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fee18398176eeceef1a6a0229d81029}{06720}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\_1\ \ GPIO\_OSPEEDR\_OSPEEDR13\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae956b8918d07e914a3f9861de501623f}{06721}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\ \ \ \ GPIO\_OSPEEDR\_OSPEEDR14}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcec6386ada8c016b4696b853a6d1ff1}{06722}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\_0\ \ GPIO\_OSPEEDR\_OSPEEDR14\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fb23e47faf2dd2b69a22e36c4ea56d}{06723}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\_1\ \ GPIO\_OSPEEDR\_OSPEEDR14\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b405fe1beed00abecfb3d83b9f94b65}{06724}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\ \ \ \ GPIO\_OSPEEDR\_OSPEEDR15}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782862d03460b05a56d3287c971aabc8}{06725}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\_0\ \ GPIO\_OSPEEDR\_OSPEEDR15\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga929ae0a4ff8f30c45042715a73ab1ad7}{06726}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\_1\ \ GPIO\_OSPEEDR\_OSPEEDR15\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06727}06727\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06728}06728\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ GPIO\_PUPDR\ register\ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7360a9a0d19a8db5dc8b4a04a1609257}{06729}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb01551efcb3ad1b1e755da93167eac5}{06730}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d9e85c6ccb1c915142139b2fd40277}{06731}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ce7d30e6ae0b2faca4a6861ecc4cc6}{06732}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce37884b3fefd13f415d3d0e86cba54}{06733}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e526cb1ae3217eaa0607328f088cf27}{06734}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe88d4645ceb71ec8a26b329d021e41}{06735}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc992293f3aea2c0bfb5a04524a0f29}{06736}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf102b1b4f826fdc1febfeaf42a7d8a7f}{06737}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e13010f729b9a9555c1af45ee42bf7}{06738}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3214946a72e7c18bb59ab52fa2a12d5}{06739}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae23b8431c20a5d525d5201b25c35783}{06740}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga719f6a7905af1965aeb1d22053819ea4}{06741}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53f1f88362bc9d12367842b2c41ac5f}{06742}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00c76742cc343b8be0aef2b7a552b21}{06743}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc9ce9192287fcf335f66136c79dc86}{06744}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403a661b8ff6c3e96373107bd4d3f638}{06745}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae9d69d2db60b442144cc0f7427455d}{06746}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9}{06747}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd409075d0271cfcf5f2a382f55af83}{06748}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9184c1960e5e7295c6ba7b48ab3b5195}{06749}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81478ef271cd93f7d2a9bb9b6f676502}{06750}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b83340a77ca8575458294e095a1b3e}{06751}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa42ab206386a753e8d57b76761d787}{06752}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c19b72c8d4ebff81d9e7a6bb292d9e}{06753}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3fd0c5c32576d822ecde4ef5ad72c8}{06754}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0944d79af9a53030939a732c03bff434}{06755}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga184f05795320c61aac7d5f99875aaaf3}{06756}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407f836cfe9440c0a9346bae50593324}{06757}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e969eee59eb13d03cecb10296f3cba3}{06758}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bb2d0f930f2d4adaed881db2e3f859f}{06759}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff349c9d9641fd4ff6c96a4ed39c377d}{06760}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga867aff49673e9c790a7c07ffc94c9426}{06761}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74c5941b0d588bfd8334c97dd16871e}{06762}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fe57689233ae16b9b38b3db0f8b31b}{06763}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae762c3d8983cc08008e7735d1514ee0d}{06764}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5ab27eceaadf3e3fe5c234f9ab07f0}{06765}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa747a73c564fc74b1b7cf597b4df2e2f}{06766}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b75312f187bed2ef764a0f244b8cd1b}{06767}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284ea60cb769d74a000af43ddebfdbeb}{06768}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e534cabce2251611e459911ab35530f}{06769}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb779534ca337c5ffcd104edb9498c59}{06770}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9d14950ed3985ab81c13047ac0df81}{06771}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76b3b97a4a27a8bb2e942c0f95f7af31}{06772}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9963e91e82f1059ec170793cbf32986}{06773}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744ee2b7091e4056fd4130963d20a30b}{06774}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028e07660ed6d05c4c6e3d9ca4b53c19}{06775}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b41b7cab641de2538e1e1d21562bc8}{06776}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a4501a9b4ff20e5404a97031e02537}{06777}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8b9bad1bc1bb219f6b51bb12c48e67}{06778}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27af51166bee432e2ba289f6064b6b3}{06779}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad588e530ee6e5166fd35e9d43b295287}{06780}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ea3497ce2e90ac0e709e7a99088b09}{06781}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fd34cdbc389ee49f5a9bf1271d7dd9}{06782}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ac8e25da27d1b6c97647fd18b3a335}{06783}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89977869d8af107f60f4734787695d57}{06784}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00eeaff07aa3953cc3a0628a899bcc5}{06785}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa93fd3e658c07a9daf9c8016fb4cf46}{06786}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b3ea6ccb52b072cb19d6677b610831}{06787}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a3508e309b9acfa99c3a4301dfb0d8}{06788}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7d4855887e46dda4bb8533067c8afe}{06789}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62c65d49ff368d3af4d63d22d73b93b}{06790}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae4262e6f46de65ce93149a20e0d006}{06791}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0cd6d85037a7ae0d19806a7dc428a0}{06792}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b8f9029d8703782110e118fd6ccdb}{06793}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5e670b61d115901dd7eacdd504b3fd}{06794}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6594a39f94b19dc5c37ed4b8356c62a6}{06795}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ee70f61bc9df40d9b38af69f93a7e}{06796}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29eccc9daf15c787ebfc26af3fb3194}{06797}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80eddbf0106ccf71413851269315125d}{06798}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1ff494eda0d5b0eeb371367bb641a1}{06799}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87e440c08acd4837c821d82ff02c9b6}{06800}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f533a38f324be7e3e68f5c0f2b3570}{06801}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8521ddc4fa71b57540b61ec7803e77f}{06802}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5bcc6307af9a6e5f578dfcb4fda49b3}{06803}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1999b6dc0d4e1d19f47c1cb7f55173ba}{06804}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69922e19cb85abfd0cad889a0d4c08e1}{06805}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPDR15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac266bda493b96f1200bc0f7ae05a7475}{06806}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPDR15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6f6a720852e3791433148aab8b722c}{06807}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPDR15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d827196cbbdebdf82554c8c04a1db6f}{06808}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPDR15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06810}06810\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ GPIO\_IDR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae24cd3d888eb1d220fd9bd80ef416eb}{06811}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2dfc17f777746faf81adba6208e4482}{06812}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad312446a517e50674f6c0151f586d0}{06813}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70aea8e493bf76a14e88d1f602e929cf}{06814}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4408b38c640903c7055f6bc2a810665}{06815}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6580384bc83f2193e6dd3b89a28372}{06816}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb18b9eb5d23cf5a24a5fbb6dfde41d1}{06817}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab06fcbf13be61ce38e5c9e2192911ee9}{06818}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f4c776fc68107e21f17b3a05031685c}{06819}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f84856f61aa0acca3ca6099d19d06b}{06820}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga267e074a6f50aa726deeeab81e9e29fe}{06821}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6da67216761a70739154bda9fface6c}{06822}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa0f67d0812295a9946fbf7136a7323}{06823}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e46a7184fe9eb65578696bbcd268af}{06824}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b354c60dcc453cf6d5f9d8b94cfe61e}{06825}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c9848411ac6e90b3b53bda4aa1ec01a}{06826}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06827}06827\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06828}06828\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ GPIO\_ODR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57fbd06a26e02f50fd7773dff074a88}{06829}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb3cee14f0685109fba102b850f5bb6}{06830}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c578d8093d107f452d7145ae27880f}{06831}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076ab83c22c68339701ac49a433b5bc3}{06832}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c98c15cacde9eebd08bdc7fa15418}{06833}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c3008ba46a905c66370154359e78cf2}{06834}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45bad8b79966ebf3c5e46443b4d685b4}{06835}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bec9d439a02e78b22ec9d22cc967f73}{06836}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983437a874468076d2feac99e10f28c1}{06837}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab244ecc48354c7ccbfa633707e5579c2}{06838}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d42e5ac8e3b1a16030d40879e3c1ad}{06839}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19aec058502c5c3a9c77f23b13196636}{06840}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a7e22c6fb2c6441880e07a5ae481a8}{06841}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0dfe4daedae5858f950ecf8eaeaea67}{06842}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591f02dcfbc59ba35019a73b4938f658}{06843}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403ca697b4a4dc827f25b8812f134a29}{06844}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06845}06845\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06846}06846\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_BSRR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b69748fd2f5e2890e784bc0970b31d5}{06847}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa887cd170c757a2954ae8384908d030a}{06848}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59c6fcfc63587ebe3cbf640cc74776a}{06849}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41aaeaf32b8837f8f6e29e09ed92152}{06850}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002773af2697ddca1bac26831cfbf231}{06851}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f2671eae81f28d0054b62ca5e2f763}{06852}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dab92d27518649b3807aa4c8ef376b6}{06853}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4945b022950bdb9570e744279a0dd6}{06854}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648026b2f11d992bb0e3383644be4eb9}{06855}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db2ccea6361f65c6bf156aa57cd4b88}{06856}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58e335b962fc81af70d19dbd09d9137}{06857}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5744153a68c73330e2ebe9a9a0ef8036}{06858}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78652a72a05249db1d343735d1764208}{06859}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6367e64393bc954efa6fdce80e94f1be}{06860}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8c5c56ab4bc16dd7341203c73899e41}{06861}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c0c77c304415bdccf47a0f08b58e4d}{06862}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831554de814ae2941c7f527ed6b0a742}{06863}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf488fcb38fc660f7e3d1820a12ae07}{06864}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00020000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fe0f9386b50b899fdf1f9008c54f893}{06865}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00040000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b377f0c5f564fb39480afe43ee8796}{06866}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00080000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab723c0327da5fb41fe366416b7d61d88}{06867}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00100000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d6d8644953029e183eda4404fe9bd27}{06868}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00200000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59e4a03667e8a750fd2e775edc44ecbe}{06869}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00400000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca85d377fe820e5099d870342d634a8}{06870}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00800000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02c6e6e879085fd8912facf86d822cd}{06871}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ff03b3d52a7f40ae15cc167b34cc58}{06872}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c14a1c84cc91ff1d21b6802cda7d7ef}{06873}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga498185a76dcc2305113c5d168c2844d9}{06874}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222460b26eaba7d333bb4d4ae9426aff}{06875}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca2dc3bd09745f8de6c6788fb1d106af}{06876}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c96f72bdd15516e22097a3a3dad5f1}{06877}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eaa59f6afa3fcebaf2a27c31ae38544}{06878}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06879}06879\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06880}06880\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_LCKR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a97048a23afc262b30fc9d0a4cb65bc}{06881}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{06882}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{06883}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94100a3d7d43a5b8718aea76e31279a7}{06884}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{06885}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}{06886}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d48b0834c3898e74309980020f88a3}{06887}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{06888}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{06889}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348f1d0358ea70f6a7dc2a00a1c519bf}{06890}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{06891}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}{06892}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd29e0757ed2bc8e3935d17960b68df}{06893}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{06894}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}{06895}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f73a37145ff6709a20081d329900c2}{06896}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{06897}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}{06898}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456193c04a296b05ad87aa0f8e51c144}{06899}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{06900}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{06901}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c741b163a1b1e23b05432f866544f4}{06902}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{06903}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}{06904}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a02f2ef3023a1c82f04391fcb79859}{06905}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{06906}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}{06907}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821f9dc79420f84e79fe2697addf1d42}{06908}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{06909}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}{06910}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eeb57953118508685e74055da9d6348}{06911}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{06912}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK10\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}{06913}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a19305a39f7bd02815a39c998c34216}{06914}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{06915}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK11\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}{06916}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e8901ea395cd0a1b56c4118670fa0e}{06917}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{06918}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK12\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}{06919}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd0ccab863e23880863f0d431fdee11}{06920}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{06921}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK13\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}{06922}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5686e00f4e40771a31eb18d88e1ca1e9}{06923}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{06924}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK14\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}{06925}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba6d99e256f344ea2d8a4ba9278a0e3}{06926}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{06927}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK15\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}{06928}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40eb2db1c2df544774f41995d029565d}{06929}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{06930}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCKK\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{06931}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCKK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06932}06932\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06933}06933\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRL\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{06934}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{06935}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec251e186471ae09aeb3cb0aa788594}{06936}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{06937}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{06938}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd174222a013c9a0e222fdd0888de2}{06939}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{06940}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{06941}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bc63205b8a09bd2ae7fb066058f3da}{06942}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{06943}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{06944}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0fb36c07eac3809b6a5baaee74ee426}{06945}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{06946}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{06947}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga728e20cadadaa3c5aa1c42c25356a9f4}{06948}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{06949}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{06950}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad158052aa17b4bf12f9ad20b6e0c6d0c}{06951}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{06952}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{06953}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893c83ab521d1bf15e71b20309d71503}{06954}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{06955}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{06956}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0128026ab2c8ed18da456aaf82827e11}{06957}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06958}06958\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06959}06959\ \textcolor{comment}{/*\ Legacy\ aliases\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a08707ee30f01bdd1efafc67e0501ef}{06960}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f315a9807c36a14ec498f6348168345}{06961}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4af89daf61c25562733d281e9acde3d}{06962}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa11ac7e5ebe7fec303261744d7a5d5eb}{06963}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd5b659d9fb907a21c2d3afe5fb19f10}{06964}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122cbed720d27776f0cfa6dab1fbc84c}{06965}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee3e8ef4e031b8f1c0b3add9eb5ff58}{06966}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7636c00ff48f6ecebeea4564326e210}{06967}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafda8ce333741832561e1e3e76abcee7a}{06968}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049f2b7b5749dc78225c8bffea4c58c6}{06969}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76cba0d408062489c28df042dcd30210}{06970}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee969704e28b7b0159838a8aec5f1e65}{06971}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa684ff62ae936c92975017481357135c}{06972}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d16b4d7f2c4dd126fc8f6c94b47bd92}{06973}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac862d4f115fd881871356418943a4446}{06974}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11932e0b26f199e6faad435ba04ccc75}{06975}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2afa964b91f1fe6945b482897e1b0d82}{06976}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481f4065077c16365632e6a647cdcb4e}{06977}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62db2506b54f3833e4115da9a3a8b1cb}{06978}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga329563a3d4a838301576e55ba129a60d}{06979}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87a55d05f6d16cbfbce6e04a2c6888e}{06980}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga479171221ab43ca7a172a2a877feedf8}{06981}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268f85d9983cfb7bdcdd92040ab8b2f7}{06982}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a41237468859702de7ea91dad62ed8}{06983}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06984}06984\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06985}06985\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRH\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{06986}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{06987}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ed3881740613378329271150088f1b2}{06988}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{06989}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{06990}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff5a20b7c9f10be43364ff422bb40ef}{06991}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{06992}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{06993}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c41926ac3fc6ec0fb8def28275bbe30}{06994}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{06995}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{06996}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a97a35b9f12ef795aa1ebb3d85c3aa}{06997}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{06998}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l06999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{06999}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c12c0939e7fcc354e37d55b74afb351}{07000}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{07001}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{07002}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e9a3a49cdad6cd65d377fb675185da}{07003}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{07004}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{07005}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d930c6c5ffa92e461a0190be4bff78}{07006}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{07007}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{07008}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46417b0da710ef512ac4ceb95b3ab44a}{07009}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07010}07010\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07011}07011\ \textcolor{comment}{/*\ Legacy\ aliases\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f59b36424dd67c72b6fe1ab4bfaf6fa}{07012}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ce41fe5d385ec28bb04dcc7a40f946}{07013}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5bb516e3b29af807cf4772787dfd0d}{07014}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76a73816fedda13781d94b4ec94dbea}{07015}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae312de282238e1fe17c1a1c44e0bf56f}{07016}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ca2458aef597ebfcd1eb6b83035acd}{07017}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334c47191fdc5913408ad1e9dd624b8f}{07018}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5135a001e76392c0b606c76ef665fe}{07019}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc39c907cd02befde4b7681b2fa070b}{07020}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3eee26f24e4561a326456626e05b54f}{07021}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104c8bf9e1c968cad76a228785ed9c4e}{07022}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7043cbf3ca044ba36d59a8844c50552b}{07023}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77fa5d6d6cfdedc5f32ef4a4556ccc07}{07024}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b80f05acb0194c873ad020d2796ed4}{07025}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae24d162b9e5a99064a81ba6a8d01d8}{07026}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2084c6c32b6ff8de68ad325f2cdf484e}{07027}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe0ed08fe7fe25ee03a39b6e319fbd1}{07028}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b1d2c7b5ed5804798660a3e86214c4}{07029}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f339362580373c25045650d9e17a57}{07030}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4298c4f07553fceb14ea59fdd7d453f6}{07031}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c388b4718d2257b4af362bec67a74a}{07032}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211a1d51741283e0ed93781dcd6a0a81}{07033}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga042ad530db56232aa7f0116154e55e07}{07034}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770397420d63cb6e8317ae401e6b2977}{07035}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07036}07036\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07037}07037\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_BRR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6c5dead6e63e465d3dd35721588d5c}{07038}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda9d92d0f57d43516c85e944bd64400}{07039}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81e99700a2e21bf21b375470cd317e2}{07040}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7bb778b6bb5ddd310b528e3b82bbe76}{07041}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b80c9791422f4ea4bf02c42eda764ae}{07042}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga454cc680ddcb8ea12839d8f9d757ef9a}{07043}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63cf8d8b42975cad19b9a975a4e86b54}{07044}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ccbb7d590751a21eb4d7b633b3f8f7b}{07045}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f1f288af99dec35cd3f8902ea00d1f}{07046}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41c94420455e4a4612cc79e65896cd8}{07047}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga540c72734acc4b83b8c74e00d6b38e23}{07048}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4deb4f0a721626fede80600832271abf}{07049}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6556a5dac11aa5e026f4c986da24fa}{07050}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107d0ec4a73f450f5b74025a83816e45}{07051}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79648c08656ee2cf44e3b810d80a923b}{07052}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde10d4faed8879e517d31af8689f6c7}{07053}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07054}07054\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07055}07055\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07056}07056\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07057}07057\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Inter-\/integrated\ Circuit\ Interface\ (I2C)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07058}07058\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07059}07059\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07060}07060\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07061}07061\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954738eae12426137b23733f12c7c14}{07062}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{07063}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{07064}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5709c819485012d8a25da27532ca5682}{07065}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4f19017be50f03d539b01840544e74}{07066}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TXIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd36da8f72bc91040e63af07dd6b5a4}{07067}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c11e015740a9c541983171469cf858}{07068}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29839b4ea437d36c7d928c676c6d8c32}{07069}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_RXIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fc89bf142bfc08ee78763e6e27cd80}{07070}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_RXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a96e487d4a9ece218e3ebbb805a0491}{07071}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d2a3ad8001084b45c7726712ac4c04f}{07072}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ADDRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275e85befdb3d7ea7b5eb402cec574ec}{07073}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ADDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658618a45a681d786f458a90e292d3e9}{07074}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c87dc49b7dcec3e54113291c39591f4}{07075}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_NACKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f71f7a55e13a467b2a5ed639e0fe18}{07076}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_NACKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d523fe80ade14583f592b7c210ba77}{07077}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20f8d61a4a63bce76bc4519d6550cb3}{07078}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_STOPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1576cb1a2cd847f55fe2a0820bb166}{07079}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_STOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0630dea37366c87269b46e58b7a32b}{07080}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf6fa01b4238634c18595d6dbf6177b}{07081}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b37e64bdf6399ef12c3df77bcb1634f}{07082}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d50d5bde73807289d1e0995cf78fd5d}{07083}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{07084}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e971012a02f9dad47a1629c6f5d956}{07085}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e1d618bee79c5c11437517409ce1ab}{07086}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{07087}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_CR1\_DNF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ee714428013b4a48aba608f6922bd6}{07088}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ac4fd3b4e54f94b3060b72df13b168}{07089}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3920a53ac328fa582e56a3a77dda7ba9}{07090}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ANFOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b33b8e33fa18fd49d6d1d8a69777289}{07091}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ANFOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f26e1407449ae64fade6b92a5e85bc9}{07092}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{07093}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SWRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{07094}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SWRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98f66350195b4d9e12028a92418d0bf}{07095}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{07096}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da363db8ccde4108cf707cf86170650}{07097}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104ff6658fd793e162a156b2517c2181}{07098}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8825e168710277ef0edfc6714e6d4}{07099}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_RXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a60efaeebfb879bec280f46beb30ea}{07100}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d1ada16ff415341e018fcb28ae3a5f}{07101}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{07102}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SBC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973b09b232a3f758409353fd6ed765a2}{07103}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57955bf36ff5f4cd6a753e01817bf3b2}{07104}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{07105}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_NOSTRETCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{07106}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7266529618030580952f062b4996649d}{07107}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1af1b6997e4eb4b14edbb3299f9a62}{07108}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_WUPEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a226d059143573fab07f866853ce75}{07109}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab724dbc59e49c500bf7ae1d5aae10e2a}{07110}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b2ce13c7159d6786a7bd62dc80162}{07111}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_GCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28d4f433e501e727c91097dccc4616c}{07112}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_GCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c36c967ddfe1c5e9b0adfa943703eab}{07113}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb79fbb8e0020837f662dda4b4af9c}{07114}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBHEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca44767df3368d7f0a9a17c20c55d27b}{07115}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a423076644a3c84a2850d3e1c8bb9}{07116}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{07117}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBDEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656e66b079528ed6d5c282010e51a263}{07118}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ac4b2a3abdba26286c5a097d25055d}{07119}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1eef9b3f7abfe45a6bce7c952710b99}{07120}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ALERTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2062e827a9d1d14c8c1b58ad6dbbf762}{07121}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ALERTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51dc1b71239d8c29a557adcbe01e9d8a}{07122}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc632e3f7c22f90dcea5882d164c6e4}{07123}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PECEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393649f17391feae45fa0db955b3fdf5}{07124}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07126}07126\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345042d0c459945eeb995572d09d7eb8}{07127}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570a7f74b23dcac9760701dd2c6c186}{07128}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ I2C\_CR2\_SADD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0478d3d85fc6aba608390ee2ea2d1c}{07129}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_SADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163b3a97f88712d6315c82a9bf90bb9a}{07130}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888e78b43e53510c2fc404f752a64a61}{07131}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_RD\_WRN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268ec714bbe4a75ea098c0e230a87697}{07132}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_RD\_WRN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6727029dc8d7d75240f89ad9b6f20efa}{07133}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a2dc032b0850b2f5d874d39101af57}{07134}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_ADD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5454de5709c0e68a0068f9f5d39e5674}{07135}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62fa6bb2f4f0e8abdec315854b82fadf}{07136}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804de50ff64b0bcc02f40424acfbc7db}{07137}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_HEAD10R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de0f12e6fb297c2c29bee5504e54377}{07138}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_HEAD10R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2275a40bdbf9fb2d79479145dac82b40}{07139}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{07140}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_START\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac78b87a12a9eaf564f5a3f99928478}{07141}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281936f6a82953273129d4b49c3fa18b}{07142}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae72d8a7ce76085731146d329fe42be}{07143}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37007be453dd8a637be2d793d3b5f2a2}{07144}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa111bdbf7119c6016d079f11e056e2b3}{07145}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1c42b5631b8c6f79d7c8ae849867f1}{07146}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f}{07147}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543bf3506a45a9d3bd2f07a7381a27d0}{07148}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0444674df6d55acb07278798e4eafafc}{07149}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_CR2\_NBYTES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a58895a897ccc34a8cbbe36b412b69}{07150}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_NBYTES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d609383e8211f61b5156c96fc893fde}{07151}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{07152}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_RELOAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a796045451013c964ef8b12ca6c9bb}{07153}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a52e70fef6b2511cf4abf851f3de35}{07154}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79097be4d77200f9e41e345a03e88c57}{07155}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_AUTOEND\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf789c74e217ec8967bcabc156a6c54}{07156}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_AUTOEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64def9753ec76fce7f32c36cff0fc8a}{07157}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67940fdd66f6396cf117e6e907835fb3}{07158}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_PECBYTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6989be2db6f3df41bf5cdb856b1a64c7}{07159}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_PECBYTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07161}07161\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f23a5d38cdfb657316843f2eb593779}{07162}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433069f5a49655c045eb78c962907731}{07163}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ I2C\_OAR1\_OA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb954a9a0e3e3898574643b6d725a70f}{07164}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131fb64dd60dc481c8f08653bbb1cf0a}{07165}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad6aca1744a212f78d75a300be6eb90}{07166}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_OA1MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd56eaa7593073d586caef6f90ef09}{07167}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8494e091aa7d42612bd6405080b591}{07168}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32070b13a17e891ffc59632be181b1a2}{07169}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_OA1EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3bb2ec380e9f35b474eaf148cefc552}{07170}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07172}07172\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e2cc2537de174ba963e10465839429}{07173}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad9a246092670c1ae96bbefc963f01d}{07174}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ I2C\_OAR2\_OA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4627c5a89a3cbe9546321418f8cb9da2}{07175}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga174c52a1a52ea230c1df9deaaeb225a6}{07176}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888d2971aecdd48acf9b556b16ce1ccb}{07177}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ I2C\_OAR2\_OA2MSK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9fa47c0b7a4b893e1a1d8ab891b0e5}{07178}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MSK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6832f5f6ae3cba12e77bfbb98226f0c6}{07179}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2NOMASK\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57d97d3acf2bd80942e357f3f475b014}{07180}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c20c37e5ff6658a6067545b343b72c7}{07181}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK01\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2c7eaa20dab6b866f91b87ddd7f900}{07182}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK01\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b324eb77eca7f482335a4c487baea2}{07183}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{07184}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK02\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748987767694ba4841a91d4c20384b4c}{07185}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK02\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376675c38ba759a190b4622f07f28ca}{07186}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8889c8b265557307da276456ed6a4c0a}{07187}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ I2C\_OAR2\_OA2MASK03\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad175519e75a05674e5b8c7f8ef939473}{07188}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK03\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710efe1da20e12551125232f7bec0692}{07189}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e239413de938965dc36e8ee3492692}{07190}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK04\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b947d86f78489dacc5d04d3cfe0cbbc}{07191}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK04\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f6ac5e62c1d502500e70539bdac9e}{07192}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a72fdac43da48d36343a253fbe11280}{07193}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\_Msk\ \ \ \ \ \ \ (0x5UL\ <<\ I2C\_OAR2\_OA2MASK05\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964d46311d97ccf1ff4a8120184eed81}{07194}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK05\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5}{07195}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6afb0acf5d17256de2f8255e0ec0b552}{07196}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ I2C\_OAR2\_OA2MASK06\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b6da94c37b8b6358fda4170e49d7fe}{07197}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK06\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec5df2a98928a3a49e21b16e2ab38a0}{07198}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325b288eed3681b816ec41bc7ee81b20}{07199}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ I2C\_OAR2\_OA2MASK07\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8555f5c7312e5f17f74a7f1371ade84c}{07200}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK07\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4ad64522f818be53e2296d7935b3aa4}{07201}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{07202}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec62ffdf8a682e5e0983add8fdfa26}{07203}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07205}07205\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_TIMINGR\ register\ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e63a7bc531a8a74283dd0db04d82f8}{07206}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337cb482f7c07894d03db35697d43781}{07207}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TIMINGR\_SCLL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d52eba6adbdaa16094d8241aeb2b20}{07208}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76876f2b0ee371ae51c7edaf49b7908e}{07209}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440dd2f3104fa7cfa533735907eb6142}{07210}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TIMINGR\_SCLH\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb185e660b02392b3faac65bae0c8df}{07211}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bb99d8fff5aaa5694f8f73dd80ca911}{07212}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab69e78bf8f76e34def168e4c1b71def}{07213}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_SDADEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f8fd2508d3b30a732c759443b306e6}{07214}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SDADEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161f0eb0b81cabc49a410634c104269e}{07215}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334b13015d3ebe937fb3ce2653822cd7}{07216}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_SCLDEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga952e8751cb0c5f6be6c14cf97d9530d0}{07217}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLDEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1331841a70ef826b762e9d96df38703b}{07218}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9498f600a8b201946de0d623a82889ad}{07219}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cfdc434959893555b392e7f07bfff7}{07220}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07222}07222\ \textcolor{comment}{/*******************\ Bit\ definition\ for\ I2C\_TIMEOUTR\ register\ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8106d20526ae7331a81e6f55befd4b}{07223}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf1112407680a49bc19e6affce30075}{07224}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\_Msk\ \ \ \ (0xFFFUL\ <<\ I2C\_TIMEOUTR\_TIMEOUTA\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a924e7fc2b71c82158224870f9d453}{07225}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMEOUTA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4ce8be1057bbab05b36f95f9f1f3e93}{07226}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441e50a4709ed78105f9b92f14dc8b7}{07227}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TIDLE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f7b6650f592e9ddc482648a1ea91f2}{07228}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff5f73dc497548fc6d1f007a092e2a7}{07229}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad818dcc77fb5558c7fb19394a60f4cda}{07230}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\_Msk\ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TIMOUTEN\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d81bce8d2faf7acbef9a38510a8542}{07231}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMOUTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7f58db7b232337697e4eb77a6c3506}{07232}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{07233}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\_Msk\ \ \ \ (0xFFFUL\ <<\ I2C\_TIMEOUTR\_TIMEOUTB\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5defcd355ce513e94e5f040b2dad75a6}{07234}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMEOUTB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcfb74e08645d90f4cd0a9794443ab6d}{07235}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63981e2bce46e074377f1e6dc1c3ed11}{07236}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TEXTEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95aa3d29b8e59de06a45d15d03f721af}{07237}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\ \ \ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TEXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07239}07239\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_ISR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0009385c4ff0c3e9959b870b9e7ace8}{07240}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f703a0cb3222638e0fb26e2231437}{07241}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dfec198395c0f88454a86bacff60351}{07242}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d68fcf5699e9efac110d08866c1c05}{07243}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b22ba845eabc2297b102913c3d3464b}{07244}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TXIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa848ab3d120a27401203329941c9dcb5}{07245}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0670926d93f117848dd6d0ba0305b3}{07246}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7580ea50d005aad1d3e45885c95b63}{07247}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0afd4e99e26dcec57a0f3be4dae2c022}{07248}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70d48ac9eb5511d487beea822c90ff0}{07249}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639aa794461805d956aecf4b0c27cb6e}{07250}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ADDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1a844fb3e55ca9db318d0bc2db4a07}{07251}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca2cb2a1182484457c4f36df7689fa2d}{07252}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc140d2c72cc4fb51213b7978a92ac3}{07253}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_NACKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fb99c13292fc510cfe85bf45ac6b77}{07254}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_NACKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7fecaffd6b9412766724e78b6f5636f}{07255}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae056a2c873f7a37de5cf3cf5b3511008}{07256}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_STOPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24dee623aba3059485449f8ce7d061b7}{07257}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dbc14227b3e6166444fb20b688ca88d}{07258}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33477482cff1fa98dad6c661defabfb}{07259}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47bed557caa744aa763e1a8d0eba04d}{07260}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449c7f963e50ef2197ba6b4368d1ce5f}{07261}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab60e5624b0054143bb7a5ee15b2af74}{07262}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TCR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76008be670a9a4829aaf3753c79b3bbd}{07263}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6bc21622903130514a30c1d379491}{07264}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf830061f7f1df62bfbc9fb335a12e431}{07265}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_BERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd0d8fdc41303a1c31fc7466301be07}{07266}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265ab05a2e4da2a90a67c45951d5bcf5}{07267}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cc08e323b46817fb4a7a0ef69df228}{07268}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ARLO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ae33fec99aa351621ba6b483fbead3}{07269}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee97d76c661455b9abbe4e722d9659e}{07270}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3474223f53eb71f3972d4b31f2d09c30}{07271}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5976110d93d2f36f50c4c6467510914}{07272}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf07263f18f4aa830949c0c08ec8d79}{07273}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100908b460fd51993e0f32508956f8ab}{07274}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_PECERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1d42968194fb42f9cc9bb2c2806281}{07275}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d9983842806eee20110d73be4c9671}{07276}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{07277}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TIMEOUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fc8ce165c42d0d719c45e58a82f574}{07278}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a2a6c5a1a734ffd4721225862ce4216}{07279}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c82b2d49a3def61e4d803e7f843c983}{07280}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ALERT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c6c779bca999450c595fc797a1fdeec}{07281}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985490b4fc13a6741e2a56f4cb0a8dc6}{07282}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae605cd91e7fd4031ad5d278a25640faf}{07283}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12ba21dc10ca08a2063a1c4672ffb886}{07284}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993072971fbd0407698aca55c6d22ad7}{07285}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab8c49318377d92649db2e6ad7533f3f}{07286}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4890d7deb94106f946b28a7309e22aa}{07287}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276e6692440e4c8afeafc013e56fa2bb}{07288}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d5d5222eadb800dee912f148218ec4}{07289}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ I2C\_ISR\_ADDCODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9050a7e2c1d8777251352f51197e4c80}{07290}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ADDCODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07292}07292\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_ICR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab129239058f702e7f5d09e908818fce2}{07293}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2228bb1e8125c1d6736b2f38869fa70c}{07294}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ADDRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46e27edee02106eec30ede46a143e92}{07295}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ADDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee92451db537602ee8e474003979350c}{07296}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c315466a15d1b66f3441a3ea9fe495}{07297}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_NACKCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68515e7c5c0796da616c92943a17472}{07298}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_NACKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga843a4a9e565f4cfdfd2e493f2077b4e1}{07299}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4b6846e49f463291cfcf9ac155cd38}{07300}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_STOPCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe59e51ed40569ab397e2cf9da3a347f}{07301}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_STOPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0852a41941609bf61e426d49e0918e5b}{07302}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5dac5bc1f009630f97d82ad1c560be}{07303}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_BERRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a64f0841ce0f5d234a72b968705c416}{07304}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_BERRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118063279b7e54a6842bf411c15019a4}{07305}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea0d3266ec25c49575c9c7d9fd73a89}{07306}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ARLOCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8765152bfd75d343a06e3b696805d}{07307}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ARLOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cfbc8eb9a81dd42f0df9a3fa5292c8}{07308}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490809ffa8771896ad7d0c9e21adcafc}{07309}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_OVRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d46a31811a8b9489ca63f1c8e4c1021}{07310}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_OVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa003c1a5e54eb65f3e95c8337657f8fb}{07311}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c24f10cbf7d0019917000a7b0d5f734}{07312}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_PECCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8f2f138f5a1dea3c54801a2750ef9d}{07313}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_PECCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6838048cdfcde822e12ab95b17396c3}{07314}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e5f2779e858742cc33f1207db53b69}{07315}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_TIMOUTCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a76993c176007a7353a33b53e7d3136}{07316}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_TIMOUTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fc03c41ac87ab9194dcbc24a9a0cc6}{07317}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ba190037b7c242e6926aa8e83089b3}{07318}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ALERTCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed440bb0bdb9b1134d7a21ebdf7d3ac3}{07319}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ALERTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07321}07321\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_PECR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5158d6e1bd0cd0436d01bacda80c52eb}{07322}}\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{07323}}\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_PECR\_PEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30a300f7bcd680b82263f4059f67a89}{07324}}\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_PECR\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07326}07326\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_RXDR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fea8788580dee5f72df6ced4f43314a}{07327}}\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57fdfd02860115ec16fa83d1ab67d27}{07328}}\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_RXDR\_RXDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a8527f0da080debfb9cb25c02deaff}{07329}}\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07331}07331\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_TXDR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77ec5257c4f0f54f2836ca6bcfd0943}{07332}}\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{07333}}\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TXDR\_TXDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6081e174c22df812fca8f244c0671787}{07334}}\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07336}07336\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07337}07337\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07338}07338\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Independent\ WATCHDOG\ (IWDG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07339}07339\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07340}07340\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07341}07341\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_KR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d1982414442435695ce911fc91b3c}{07342}}\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{07343}}\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Msk\ \ \ \ \ \ (0xFFFFUL\ <<\ IWDG\_KR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{07344}}\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\ \ \ \ \ \ \ \ \ \ IWDG\_KR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07346}07346\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_PR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{07347}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{07348}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{07349}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\ \ \ \ \ \ \ \ \ \ \ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{07350}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{07351}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{07352}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07354}07354\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_RLR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57519650f213ae6a72cf9983d64b8618}{07355}}\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{07356}}\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Msk\ \ \ \ \ \ (0xFFFUL\ <<\ IWDG\_RLR\_RL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{07357}}\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\ \ \ \ \ \ \ \ \ \ IWDG\_RLR\_RL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07359}07359\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_SR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8174d249dcd092b42f36a09e5e04def1}{07360}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{07361}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_PVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{07362}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_PVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb9bcef7e84f6760608f5fcd052fec}{07363}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{07364}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_RVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{07365}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_RVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa2fb81a2cb62943ad2ef07503f40e}{07366}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{07367}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_WVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba26878a5ce95ea1889629b73f4c7ad5}{07368}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_WVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07370}07370\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_KR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501905060a7f7c4c8a7735b679eecee8}{07371}}\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9f5079599aefad1da9555297ae1f34}{07372}}\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\_Msk\ \ \ \ (0xFFFUL\ <<\ IWDG\_WINR\_WIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a609548fc74e1d2214de4413081e03d}{07373}}\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\ \ \ \ \ \ \ \ IWDG\_WINR\_WIN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07375}07375\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07376}07376\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07377}07377\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Power\ Control\ (PWR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07378}07378\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07379}07379\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07380}07380\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c7e57464628cad24d7ee708fcc3065}{07381}}\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07384}07384\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff985ca572b03cb2b8fb57d72f04163}{07385}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_LPDS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{07386}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_LPDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_LPDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{07387}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_LPDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_LPDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1038bf2ac726320cfe05865bda0a07e}{07388}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PDDS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{07389}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PDDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_PDDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{07390}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PDDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PDDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8725c4a6e67a667c4de1087c9639221f}{07391}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CWUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{07392}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CWUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_CWUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{07393}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CWUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_CWUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657c1dc4aa1d976d5cb8870ad7791a09}{07394}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CSBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{07395}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CSBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_CSBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{07396}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CSBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_CSBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4073cd8adfdba51b106072bab82fc3}{07397}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PVDE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{07398}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PVDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_PVDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{07399}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PVDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PVDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dc96cce80c352f7bda9a3919023eef}{07401}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{07402}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_CR\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{07403}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PLS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{07404}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{07405}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ PWR\_CR\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07406}07406\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ PWR\_CR\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{07409}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{07410}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{07411}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV2\ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{07412}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV3\ \ \ \ \ \ \ \ \ \ \ \ (0x00000060U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{07413}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV4\ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{07414}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV5\ \ \ \ \ \ \ \ \ \ \ \ (0x000000A0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{07415}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV6\ \ \ \ \ \ \ \ \ \ \ \ (0x000000C0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{07416}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV7\ \ \ \ \ \ \ \ \ \ \ \ (0x000000E0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c90e817e3ccc0031b20014ef7d434e}{07418}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_DBP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{07419}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_DBP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_DBP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{07420}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_DBP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_DBP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07422}07422\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ PWR\_CSR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e519f8bd84379dc4a94dd5acaff305}{07423}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_WUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{07424}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_WUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{07425}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28df9eb1abdd9d2f29b3f471f9aa096f}{07426}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_SBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{07427}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_SBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{07428}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_SBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdec9406a561d29e05ca2e2f69fd4532}{07429}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_PVDO\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{07430}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_PVDO\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_PVDO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{07431}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_PVDO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_PVDO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d902edc3d282b012b49d9ac2b0b5629}{07432}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_VREFINTRDYF\_Pos\ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c0b11aa440fde1b83d709638e03aca}{07433}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_VREFINTRDYF\_Msk\ \ \ \ (0x1UL\ <<\ PWR\_CSR\_VREFINTRDYF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga918aa3e6e5f97f7032d3eae8ac324eba}{07434}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_VREFINTRDYF\ \ \ \ \ \ \ \ PWR\_CSR\_VREFINTRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad000d48ade30c66daac554ab4a993c5c}{07436}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP1\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5a2cca97f4ab70db773d9b023bade7}{07437}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_EWUP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a92d9adb125e24ab1cd1a58a73efe19}{07438}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7032dac315e9188e494f50445c365db4}{07439}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP2\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6542ceecd4f7dfa8c2f885e28b89364}{07440}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_EWUP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3924963c0b869453e9be2b8f14c929dc}{07441}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9598f751259b27a5967793cfd1ab1d}{07442}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP3\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa650acf3f7b0bf3ded924e79584ad9d8}{07443}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_EWUP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58d9b871a8a67cc724b836cc96a8d7d3}{07444}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2235631b7d1b32d756124cd7d81867f}{07445}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP4\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0e9fe0b2b4ac1fafd630fb1bc6fcb2}{07446}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_EWUP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b48787e04aafe28600923a1787f0ec}{07447}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2f254b2dc159ae2d3f96270eddfcc2}{07448}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP5\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3d17fe14614eebb6d6122b820753fad}{07449}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_EWUP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f09de82a098063a2d945e8b40caa5c}{07450}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP5\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39403ae00712cbd6fc329e26864292f4}{07451}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP6\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d1b84869497aa92cecd35260328d21f}{07452}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_EWUP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70243db94d773466d0e86dfdf9728dab}{07453}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP6\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6918a921c8d7c56dfdc4232c8280d0c5}{07454}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP7\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1d5f86ebf23cb1f7637ee4c2fbac24}{07455}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_EWUP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d653fa81645630cad2cb0869644ca11}{07456}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP7\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae77697ee047cdaff17a3fec42c3bae70}{07457}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP8\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c98a05fed4faeedf5f0d5c93b12e5f7}{07458}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_EWUP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f4798d022c496f1bcab1d672838bc3}{07459}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP8\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07461}07461\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07462}07462\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07463}07463\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Reset\ and\ Clock\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07464}07464\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07465}07465\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07466}07466\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07467}07467\ \textcolor{comment}{*\ @brief\ Specific\ device\ feature\ definitions\ \ (not\ present\ on\ all\ devices\ in\ the\ STM32F0\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07468}07468\ \textcolor{comment}{*/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694f4c1b00e10de4b644388e084482ab}{07469}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3fabd25becec9520a442c02751692c6}{07470}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSRC\_PREDIV1\_SUPPORT\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07472}07472\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24995a185bfa02f4ed0624e1a5921585}{07473}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{07474}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSION\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{07475}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c32f27431ef9437aa34fb0f1d41da9}{07476}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{07477}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIRDY\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{07478}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{07480}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{07481}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{07482}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{07483}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{07484}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{07485}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{07486}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{07487}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{07489}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{07490}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}{07491}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{07492}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{07493}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{07494}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{07495}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{07496}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{07497}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{07498}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{07499}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf45a431682229e7131fab4a9df6bb8a}{07501}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{07502}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEON\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{07503}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b35f100d3353d0d73ef1f9099a70285}{07504}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{07505}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSERDY\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{07506}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11714ac23d6cbef2f25c8b6c38e07f9}{07507}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{07508}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEBYP\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{07509}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf8f4f358e06d0c2b8a040474c0c75aa}{07510}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{07511}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_CSSON\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{07512}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_CSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9969597c000e9ed714c2472e019f7df3}{07513}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{07514}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLON\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{07515}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99ebf56183320b517b804fbc76e8ce4}{07516}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{07517}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLRDY\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{07518}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07520}07520\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CFGR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{07522}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{07523}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{07524}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{07525}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{07526}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{07528}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{07529}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{07530}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07531}07531\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_HSI48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{07534}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{07535}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{07536}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{07537}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{07538}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{07540}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{07541}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{07542}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07543}07543\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_HSI48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000CU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{07546}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{07547}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{07548}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{07549}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{07550}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{07551}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{07552}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{07554}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{07555}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{07556}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000090U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{07557}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000A0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{07558}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000B0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{07559}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000C0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{07560}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000D0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{07561}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000E0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07562}07562\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000F0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1acf457bc2a337808600a972dc3bc4}{07565}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea90553234b61ff6cb92638c953fd8e}{07566}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23ea8e58acd3be7449d44ac374fc74c9}{07567}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c209254b4d64fed532dc3b1b225cad}{07568}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739d2ec3ef025971724c56bd441a028c}{07569}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PPRE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{07570}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PPRE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96b327debdecc8d7cb1348bffa10f449}{07572}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f99e7cee54ed440ca450a304a62df1}{07573}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3872385d16447d66a4a8b759e0e953ff}{07574}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE\_DIV2\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga291734798fe9cc096b93d0798562a888}{07575}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE\_DIV2\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d7f2fe68962f604838e362a3d218e44}{07576}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef39508047dd9b28993373ea4d24e0}{07577}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x5UL\ <<\ RCC\_CFGR\_PPRE\_DIV4\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6669f4d4c82666c4d36e9ee381af3f7}{07578}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE\_DIV4\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43d6e0a85c817ee7a7bd7fc90aeefe6b}{07579}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67684736dc5c768eb8367b71eb6b7107}{07580}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_PPRE\_DIV8\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf392829682cb0d80bbccbced1ffb95f2}{07581}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE\_DIV8\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee4c5ce728b6cc023705fab5b22ec9b}{07582}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV16\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00a2a8c962435e71f56205816c487a9}{07583}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE\_DIV16\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07584}07584\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE\_DIV16\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a10a256392616c89ca71aeb2b5dd41c}{07587}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_ADCPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcb43af90ef56b4020935071a5d82a64}{07588}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_ADCPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_ADCPRE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{07589}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_ADCPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_ADCPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9514a85f55de77d1c7d7be1f2f1f9665}{07591}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_ADCPRE\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748ba0a0bbb1ad1fe7e4e00f40695402}{07592}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_ADCPRE\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614b938ddf23d16f9b51da1ef82175b4}{07594}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLSRC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga084925eb0aca8d042bbd80e71c73246b}{07595}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_PLLSRC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{07596}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9663a4607082db6e39894950087850}{07597}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLSRC\_HSI\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a316c8ed6d420232db62254bd4d4d2}{07598}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLSRC\_HSI\_PREDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6088620a3c2162915b628cd7a4492579}{07599}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLSRC\_HSE\_PREDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7e06f4fb3061ec060ad9f23b02885e}{07600}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLSRC\_HSI48\_PREDIV\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00018000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b89ede176fe90674f056224251369a}{07602}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLXTPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d2aec39e3d96338c036054a7f8e55a}{07603}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLXTPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PLLXTPRE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{07604}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLXTPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLXTPRE\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0115b48668fc4d69d60ba6172b3973cc}{07605}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLXTPRE\_HSE\_PREDIV\_DIV1\ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07606}07606\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLXTPRE\_HSE\_PREDIV\_DIV2\ \ \ \ \ \ \ \ (0x00020000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400a9d1084d7c4936bd75c2fe0d1aa4}{07609}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53dbf923987ff88fcd4e823c4ff75c65}{07610}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR\_PLLMUL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga538fd5df8d890696483a0e901d739309}{07611}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00db50b9aedde139842945837323fef3}{07612}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PLLMUL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5071ad49eba8116a452455050a45e393}{07613}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PLLMUL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7ccedfebcece45df4b537b55cc2ecf}{07614}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PLLMUL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa214686c587e1215b6a002fdc99c9f2a}{07615}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CFGR\_PLLMUL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc53e7555ec8171db162de2bdd30d6f}{07617}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga599cf14f159345374d91a96e645b105b}{07618}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00040000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76c27dba3f4be2433fd5a384a1877ae}{07619}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00080000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3eefd08698972d5ed05f76547ccdd93}{07620}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000C0000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e89d2d6400ab0e8583b6016ace93b7}{07621}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00100000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c36310c8cbab5f934ee5766dc6c1c5}{07622}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00140000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a409fec792612f0583ed37fd5bffd16}{07623}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00180000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603d5a84759f97f12f9492b4c6da7918}{07624}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001C0000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00eda495752ab6400a8610d3f71c634e}{07625}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00200000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f10b3a0f764c794b7986bcc476c4c8}{07626}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00240000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d4ff081f554fcb4278df9f259f2392}{07627}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00280000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3e767c6d6d342f05a9dac2272ff01c}{07628}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002C0000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b08f0069351ceff373bcd0e216ea96}{07629}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00300000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687b2c837792e8c3f276ee1d4c20b7f4}{07630}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00340000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07631}07631\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00380000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13eb4b661aba9e1ef61f1697268730af}{07634}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_USBPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a158e2967e324592b41219c60b2792}{07635}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_USBPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_USBPRE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07636}07636\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_USBPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_USBPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e27915d55d2c06625bffe6e7b16512}{07639}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga094e2368e960d1ce0d46a76a0d4cf736}{07640}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR\_MCO\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d7212d83114d355736613e6dc1dbde}{07641}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7147402d137ccaa1c8608fcb1d3d2e01}{07642}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCO\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec148346aa17c67aafebcb616dd57b}{07643}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCO\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad02d5012ff73e9c839b909887ffde7f}{07644}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCO\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d17bb46b86da604ad501946045b244}{07645}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}{07647}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_NOCLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a53ff21eba16600568a228a7a9646a}{07648}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_HSI14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c817553f5f226b1d661b1448ed820a}{07649}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10ee688b7cf27e652ffd003f177fdcd}{07650}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}{07651}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}{07652}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x05000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}{07653}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x06000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b83ae21df9327e2a705b19ce981da6}{07654}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x07000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae22e8103039b7834241c0721bf4852c9}{07655}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_HSI48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7}{07657}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d800fa49d4ed43fde0f5342dc9d2831}{07658}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2055812655d6acfda9a73dd2e94e10}{07659}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bd335b38b0a72a0f42661829727fbd}{07660}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41db56060b3511b3091d081c7c1ef659}{07661}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae98d1559e9bebb8a7221f23e87772dd}{07662}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb847ba58050383bb4f73e743fb05ee4}{07663}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x30000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaa21720ceabda4cee4c9dcb8684ccf}{07664}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4377674783b059ad394bffa7c435d816}{07665}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x50000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga733cee28eca0dbfb1003b741d8115a72}{07666}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x60000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d342ce76bcf1263655d2bf6a5fb9b70}{07667}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x70000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690e68b53e65cdaf2a03a69ed95dee68}{07669}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLNODIV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404e13cabec4a62877f3fcccdf7cb1c9}{07670}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLNODIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PLLNODIV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaed1755f7701e28fb7a5756b0f80d0}{07671}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLNODIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLNODIV\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07673}07673\ \textcolor{comment}{/*\ Reference\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76304e842d0244575776a28f82cafcfd}{07674}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02d2500aaedb40c512793f8c38290a9}{07675}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fcf02df023f6a18ceb6ba85478ff64}{07676}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136d5fb2b22442eca6796b45dfa72d84}{07677}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_2}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ea37574c4ff4551a32baa511c9a794}{07678}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_3}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c19cf3ed733a70e39c2762f4d2b2f3b}{07679}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_NOCLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_NOCLOCK}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074239a59eefef7f079bfe3c96ec98db}{07680}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_HSI14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_HSI14}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71bd5b8c5cebbb66fdeaa20deb7b43a}{07681}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_LSI}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ce0f8baa82748e4f6f22da1756d58c}{07682}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga534d3a388ad57c61703e978f18cb54fc}{07683}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_SYSCLK}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07eccf5b223ad070f5a3e92fc001d19f}{07684}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a859d077eb6af5cf40f7c6b3851dd1}{07685}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_HSE}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65442d202aed917e45ca56bf2e85809}{07686}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_PLL\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_PLL}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07687}07687\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_HSI48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_HSI48}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07688}07688\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e24ddcd9380a97107db8d483fdd9cb2}{07690}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{07691}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSIRDYF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{07692}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2be1b77680f922f877e6d1b56287f3}{07693}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{07694}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSERDYF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{07695}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8f2d94fb254c9a2fe2c9aadcef7e147}{07696}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{07697}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSIRDYF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{07698}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a0fe34b1b1c44c6982a69fa082f6c0}{07699}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{07700}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSERDYF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{07701}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be890d102ccff40b4e370d575940af5}{07702}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{07703}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_PLLRDYF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{07704}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcabc1b89cd8bfb59b08d8d07af90b49}{07705}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI14RDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ff77a8821fffcb4c1cf7876663a6bd}{07706}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI14RDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSI14RDYF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50433b2663ccee3a4ad2f219da4b74b6}{07707}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI14RDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSI14RDYF\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05780bbdab599235c5673c8651abc406}{07708}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI48RDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab78671dd07c3074a68eb2309a1259b80}{07709}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI48RDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSI48RDYF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e828b0c59a12915dd35424f3c67de64}{07710}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI48RDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSI48RDYF\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82aae1efb70d76f85bcad7ec0632d4c}{07711}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{07712}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_CSSF\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{07713}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_CSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c2d83db641a456df4a5f67582bff5}{07714}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{07715}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSIRDYIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{07716}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eabf777f7d12a95038d5408cd9a3225}{07717}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{07718}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSERDYIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{07719}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc61d466aac29f7fbd88b0245d6cf8c1}{07720}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{07721}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSIRDYIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{07722}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a258b8f9041e6a3e30a12f371e1e289}{07723}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{07724}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSERDYIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{07725}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f619655facb49336e0baf439ef130b}{07726}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{07727}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_PLLRDYIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{07728}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48a164465bc8bf2c50d4dcb72c96683}{07729}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI14RDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6cfdde12755aea3ff9881d398d0c422}{07730}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI14RDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSI14RDYIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1854e5c45c0cb76d0cd468a4546505d4}{07731}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI14RDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSI14RDYIE\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f30606fa4c51857f9e718068ec1c57}{07732}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI48RDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc660691371161a8564be5ded33bf20d}{07733}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI48RDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSI48RDYIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdba386b047dd2aea9c9b0cd556055cd}{07734}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI48RDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSI48RDYIE\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1baeac3a2504113deb0a65d46d7314e2}{07735}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{07736}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSIRDYC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{07737}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f106e06b78f78c5a520faa1b180de2e}{07738}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{07739}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSERDYC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{07740}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2ccc89ed1b4d16c5f2804c216c5adc3}{07741}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{07742}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSIRDYC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{07743}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e713e2755ef1c9210e3b8c8f2c718e}{07744}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{07745}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSERDYC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{07746}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2884b24e49761690cfc68a9929c7b10d}{07747}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{07748}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_PLLRDYC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{07749}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1196a4d46df37efa04bd20db061c4ed3}{07750}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI14RDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38ca7cf68047dfc11a421e3f389b6acf}{07751}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI14RDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSI14RDYC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1c15a682f139768c986e281916db12}{07752}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI14RDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSI14RDYC\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0334639d26a8a8e5fe4a41ff497c0f}{07753}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI48RDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae54be1cb9f41b9bb7ca535b93dd6d7}{07754}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI48RDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSI48RDYC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6692a9bfd5dabbeb87782224cbe2544c}{07755}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSI48RDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSI48RDYC\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7cf29f8c4b46a59751e6fdc44f8153}{07756}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{07757}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_CSSC\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{07758}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_CSSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07760}07760\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ RCC\_APB2RSTR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613a32917030cbb38e7897bdec0cad47}{07761}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f656408c45d2f67a99cc1c093d3e45}{07762}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SYSCFGRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{07763}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SYSCFGRST\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93c28e2b44e753d961ee83fb829ad0}{07764}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_ADCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4836f2cd9be43193d6eb4d19d5dde6}{07765}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_ADCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_ADCRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1374d6eae8e7d02d1ad457b65f374a67}{07766}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_ADCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_ADCRST\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3439757d01e0c351ad8bc0193e3d90e}{07767}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{07768}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM1RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{07769}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM1RST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f284f64839f82231c3e375e01105946}{07770}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{07771}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SPI1RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{07772}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SPI1RST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07b0f4aae1366a80486993aa71c6237}{07773}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{07774}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_USART1RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{07775}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_USART1RST\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga682a17d8659effb206fa279672926a4e}{07776}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM15RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad033dd35fed6a86bd2cb338cd6f4d393}{07777}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM15RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM15RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7beb383e8769547599b967c24110ddf}{07778}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM15RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM15RST\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00df1ed292f19877098c45a1f4bf189b}{07779}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM16RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2de81b2d9a2d058ee856301979c283}{07780}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM16RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM16RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90337e162315ad0d44c0b99dd9cc71c2}{07781}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM16RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM16RST\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df206ccb83c8ab86b100d5525d732bc}{07782}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM17RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4e95a698b3e22ecd11f48fc97d6be}{07783}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM17RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM17RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f1df686835ef47013b29e8e37a1c1}{07784}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM17RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM17RST\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45858d309e05945b0670ba9e72a496fd}{07785}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_DBGMCURST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ad4a8436b89d98491e7840f17011b3}{07786}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_DBGMCURST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_DBGMCURST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07787}07787\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_DBGMCURST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_DBGMCURST\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a}{07790}}\ \textcolor{preprocessor}{\#define\ \ RCC\_APB2RSTR\_ADC1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_ADCRST}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07791}07791\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07792}07792\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ RCC\_APB1RSTR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7278dbd9406107fbccefa358501f2c}{07793}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0f4bc33ed5d6d5806e5074349bedb}{07794}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM2RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}{07795}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM2RST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28531a8d644672fa950cce78175c3fc0}{07796}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1a098d575d81ac443b3d6f837a09e1}{07797}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM3RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}{07798}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM3RST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f910529f471272ed5218c5067115cc8}{07799}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM6RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f222bd16fca5ae0a0475a83f9a69d0f}{07800}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM6RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM6RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d64bd82cf47a209afebc7d663e28383}{07801}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM6RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM6RST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga033243ec3d5cdaa7030b8b38d39e9989}{07802}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM7RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9af08f1ff685c0027708d909086b748}{07803}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM7RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM7RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b1d355ee76ad9a044ad37f1629e760}{07804}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM7RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM7RST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafced8b214c9803f4961f1f4f1324f28f}{07805}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM14RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1887a28578dd003746b62f95b48d06a}{07806}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM14RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM14RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga773e6d5b419eb2d4b6291c862e04b002}{07807}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM14RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM14RST\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9d96e880c3040ba8dbe155a6129ca69}{07808}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_WWDGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{07809}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_WWDGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_WWDGRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{07810}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_WWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_WWDGRST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148b63aa15907eac1bd4894a7c157100}{07811}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_SPI2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{07812}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_SPI2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_SPI2RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{07813}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_SPI2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_SPI2RST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ca9ee6dbf794ec18d25721123a1119}{07814}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{07815}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_USART2RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{07816}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_USART2RST\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d88961277f1aaaaa0088ee671319522}{07817}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe9da843ef3eb19c556b8eeed4e56bf}{07818}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_USART3RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766478ebdcbb647eb3f32962543bd194}{07819}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_USART3RST\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67b6cdacc767f0ded4de2caeb3d90832}{07820}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART4RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a52242a6a0dc83fa746ace1337d1a18}{07821}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART4RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_USART4RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc863f9f39da5e17db543a9a6a749fc}{07822}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART4RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_USART4RST\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f6df08a3eae853a3fc8b2d0fcc0882}{07823}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{07824}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_I2C1RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{07825}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_I2C1RST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1c1f07b2b2cc274c0b297d779b936f}{07826}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{07827}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_I2C2RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{07828}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_I2C2RST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a70f943d7814f47d040c48185d4d1d}{07829}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USBRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf411975dd1ae41f730652fdb39c1940c}{07830}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_USBRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51baa4f973f66eb9781d690fa061f97f}{07831}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USBRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_USBRST\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32459d81b47a9e50e3dddaf24ebae5f7}{07832}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CANRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab422b2515167c820c8985f2355ef69a2}{07833}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CANRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_CANRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9931aa7274a24666d5f7c45f77849e}{07834}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CANRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_CANRST\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233ea334bd13c0980131c1ee2a1ac75a}{07835}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CRSRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafceb6ea2ee72d963cb5fb8a9d09e2ba2}{07836}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CRSRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_CRSRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e86fed1a619189c948972c37dbe4e30}{07837}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CRSRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_CRSRST\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d1ad283fb0cc11c6394cc28e4da4d0}{07838}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_PWRRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{07839}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_PWRRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_PWRRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{07840}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_PWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_PWRRST\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0612cbad1c01508c2c3acd8502a16f76}{07841}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_DACRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09759c3881f10d9210653490a651f995}{07842}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_DACRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_DACRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb9c125237cfe5b6436ca795e7f3564}{07843}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_DACRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_DACRST\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6ab6ae08a9c92798cef1867719d0af}{07844}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CECRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d44d4ec399e7e969921e1b2d4e60eb6}{07845}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CECRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_CECRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cfc209641d50b28c27155d99f3cf7b2}{07846}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CECRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_CECRST\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07848}07848\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ RCC\_AHBENR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ecbf36e360ec0c9fc5c496d11233ff}{07849}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_DMAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a4b636b30df048ef9e76f210a747112}{07850}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_DMAEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec179e96393fe6b94db27d42131667b6}{07851}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_DMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4af8f5a39f3f0947f6b9419472f1d0}{07852}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_SRAMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd256e51209c342f43825eb102c4eff}{07853}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_SRAMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_SRAMEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{07854}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_SRAMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_SRAMEN\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fdf0f8b26093f33bef5b5d8e828f7a7}{07855}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_FLITFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0265ba319e11b43218c1c676d5ad51b9}{07856}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_FLITFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_FLITFEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{07857}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_FLITFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_FLITFEN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad96fd65d0b137ac99606f110cdd781dc}{07858}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82a037ec42681f23b2d2e5148e6c3e0}{07859}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_CRCEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{07860}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f1120470ed7c8b9470d0806286d72e8}{07861}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a90ce137fc45f18de5746d6df9614eb}{07862}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_GPIOAEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8909660b884f126ab1476daac7999619}{07863}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_GPIOAEN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3601e9b03059b9017f8da90df5dc08ed}{07864}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3087c568042f0ed4dc205543c35edf4d}{07865}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_GPIOBEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7995351a5b0545e8cd86a228d97dcec}{07866}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_GPIOBEN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d032f5e4d2e8c46e3cedb1149e34aae}{07867}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23781a1bd8bd1d4c20409dc83cb5b9d}{07868}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_GPIOCEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5c4504b7adbb13372e7536123a756b}{07869}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_GPIOCEN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5516161e868084b5f27a96d3388db63}{07870}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIODEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ebd5eebe40af59d6623d234110a6ed5}{07871}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIODEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_GPIODEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b7f4fd011c26e100682157c4a59890}{07872}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIODEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_GPIODEN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0807659acbcf70abbac96efdf6eb970}{07873}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOEEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab19a312f151c921ce9bf420d99c96b9d}{07874}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOEEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_GPIOEEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaadb75d66f86d0da923ef690fd3f35c7}{07875}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOEEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_GPIOEEN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab306027393eee6260bf3af1c67187e4c}{07876}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef4b92126f559a1d9bd19d6585aef15}{07877}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_GPIOFEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c0de1cc7b72b07f81bce3597a63dc39}{07878}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_GPIOFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_GPIOFEN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb4fe6d60bd18d9b04f5b73787f4daf}{07879}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_TSCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb289475e9e1b01757b8f3d14a46ad4e}{07880}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_TSCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBENR\_TSCEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b0a6995390dac918e69df678dc165c}{07881}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBENR\_TSCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_TSCEN\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07883}07883\ \textcolor{comment}{/*\ Old\ Bit\ definition\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{07884}}\ \textcolor{preprocessor}{\#define\ \ RCC\_AHBENR\_DMA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_DMAEN\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d638ed385d5e7b7d767aec22aae47a}{07885}}\ \textcolor{preprocessor}{\#define\ \ RCC\_AHBENR\_TSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBENR\_TSCEN\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07887}07887\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ RCC\_APB2ENR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace01f35ba6995050a92cb0b6c3a8b8f7}{07888}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGCOMPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga060a12707b27df777a1271473b869f83}{07889}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGCOMPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SYSCFGCOMPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769d849bd5d566595cc0258f5231233f}{07890}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGCOMPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SYSCFGCOMPEN\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647548204c379787e9b5ebe366c76b64}{07891}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89412c80d4c25a1f0ef77e4fc239ac88}{07892}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_ADCEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae87d8176007c724d3475084779ab261}{07893}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_ADCEN\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b330cc86756aa87e3f7466e82eaf64b}{07894}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{07895}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM1EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{07896}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM1EN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b08db44a4ccc823a4ecaf89c3b4309}{07897}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{07898}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SPI1EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{07899}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SPI1EN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603eb3c42e7ee50f31fb6fade0b4e43b}{07900}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{07901}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_USART1EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{07902}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_USART1EN\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4962490e7033b1ba00638f94fb3d77}{07903}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM15EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932f2230a1983d1fdbe80b1980773ada}{07904}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM15EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM15EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f484ebf07ae2442eb20b588f1f0e858}{07905}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM15EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM15EN\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859b724e17030dc5efe19ff4be52ebed}{07906}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM16EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f53c33bf4b9222ff46ddea57402bf4}{07907}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM16EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM16EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece1d96f631bcf146e5998314fd90910}{07908}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM16EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM16EN\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5668da2c6aba0001d9e4f237ef979d0}{07909}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM17EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978d11590b2379114a036bc62d642e0d}{07910}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM17EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM17EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e566fb62e24640c55693324801d87c}{07911}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM17EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM17EN\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64ca64dc6eaeffac977160d999b1170}{07912}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_DBGMCUEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6f302de043a12cf4936f1596947eb5}{07913}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_DBGMCUEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_DBGMCUEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87db727052e2e14b12cb728ba978ebb8}{07914}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_DBGMCUEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_DBGMCUEN\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07916}07916\ \textcolor{comment}{/*\ Old\ Bit\ definition\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{07917}}\ \textcolor{preprocessor}{\#define\ \ RCC\_APB2ENR\_SYSCFGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SYSCFGCOMPEN\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{07918}}\ \textcolor{preprocessor}{\#define\ \ RCC\_APB2ENR\_ADC1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_ADCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07920}07920\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ RCC\_APB1ENR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c1e030bdf85faeae65b74850497e29}{07921}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed542e8a186c731ad3221c61b4aa81a}{07922}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM2EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{07923}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM2EN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512bf591e0527e83b8ae823c42da2f1e}{07924}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d58d377cd38e5685344b7d9a88ce1c}{07925}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM3EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{07926}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM3EN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae48475ae28539f1a2ce3852fbd7c1e71}{07927}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM6EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34240ad1a5f4eb5ed19e7104da631d1e}{07928}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM6EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM6EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{07929}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM6EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM6EN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c3d0403cb8a2a9daa5f789e3547d27d}{07930}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM7EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3160c7aa3480db783e4cc7f50ed721}{07931}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM7EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM7EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{07932}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM7EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM7EN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3341bca36df7d92a24e7e1355265421c}{07933}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM14EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb332ea40285657d968307a8cef8951}{07934}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM14EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM14EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{07935}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM14EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM14EN\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3fd18a8801d86093018dfe2ea3b2b4a}{07936}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_WWDGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{07937}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_WWDGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_WWDGEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{07938}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_WWDGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_WWDGEN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7eb0710266a43edcd813440b159f8e}{07939}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_SPI2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{07940}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_SPI2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_SPI2EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{07941}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_SPI2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_SPI2EN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a410d2ae7f9133227d2a35cde9188d6}{07942}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{07943}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_USART2EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{07944}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_USART2EN\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bfba28e5987744972af99c83dfd0a68}{07945}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f52fa1ae42a405334a2cc84f993b2}{07946}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_USART3EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{07947}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_USART3EN\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558b9ec0e9e0979a114d7438e689f9a4}{07948}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART4EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d16eb630c477bb1974799d754c05e24}{07949}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART4EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_USART4EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3851cfa3889d450e54becc22ea9f73cb}{07950}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART4EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_USART4EN\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1cab341f8320372dfd95bce3d2d918}{07951}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{07952}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_I2C1EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{07953}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_I2C1EN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94ad0c869b4e644dacba6b170797fcf6}{07954}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{07955}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_I2C2EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{07956}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_I2C2EN\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4584cb663362ae0f34c01e1d2ee266f8}{07957}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a0c352aef5c3d72339c965d137f06d}{07958}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_USBEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga563ec3f13e60adc91bc8741c5cc8184f}{07959}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_USBEN\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e3d44bf9c2addbfd68cd0b4f799d38}{07960}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CANEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280aad99e606335a176070b82829426c}{07961}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CANEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_CANEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad447a7fe0f4949f283ea5617eb0535f7}{07962}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CANEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_CANEN\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e78b6360c87e8ab842865322c6dcf0}{07963}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CRSEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab190353ab9c5f47804c90c202d23d03e}{07964}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CRSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_CRSEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb31985b64d9ab31a1708405123916cf}{07965}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CRSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_CRSEN\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d869630ea19b70ec5c740cc6b37f49c}{07966}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_PWREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{07967}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_PWREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_PWREN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{07968}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_PWREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_PWREN\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7982505dca41bc51c29dcdcc03eb789}{07969}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_DACEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd51394bb1f7c10cef36c5dd2e19766d}{07970}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_DACEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_DACEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{07971}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_DACEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_DACEN\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3796b5723e04bc621d8b2de50f9cc391}{07972}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CECEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e9c2e6bb78f8254a0a3f0ef30cad96d}{07973}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_CECEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962dd269da11e9986f48f6c5708993a8}{07974}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CECEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_CECEN\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07976}07976\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ RCC\_BDCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016de845d59f61611054d27511a3fa68}{07977}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{07978}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEON\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{07979}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d373419116fa0446eee779da5292b02}{07980}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{07981}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSERDY\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{07982}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8900b556c097b54266370f197517c2b4}{07983}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{07984}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEBYP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{07985}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425a5ddbf5a2d50a33c79c5f9d58f67a}{07987}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967244dfcda4039d640f6d9e1e55c6}{07988}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{07989}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{07990}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{07991}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{07993}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{07994}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{07995}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{07996}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l07997}07997\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c65ae31ae9175346857b1ace10645c}{08000}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_NOCLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f6cd2e581dabf6d442145603033205}{08001}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66773d3ffb98fb0c7a72e39a224f1cfd}{08002}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9db61bfa161573b4225c147d4ea0c3e}{08003}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32e3fd78eebb6ac9bb446a9fdda3d0d}{08005}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{08006}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCEN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{08007}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac787de49ce5fa9a2e0123ddf33f4e26e}{08008}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{08009}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_BDRST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{08010}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_BDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08012}08012\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ RCC\_CSR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc156654e34b1b6206760ba8d864c6c8}{08013}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{08014}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSION\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{08015}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{08016}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{08017}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSIRDY\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{08018}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e9d0955694d0dbe112650d2c38d4873}{08019}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_V18PWRRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd07ab094d444b53faa19d12a44434b3}{08020}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_V18PWRRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_V18PWRRSTF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b69a225968d4cc74a0390b729a3baf}{08021}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_V18PWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_V18PWRRSTF\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97ee308ed96cdb97bc991b34aa95be4}{08022}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{08023}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_RMVF\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{08024}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RMVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74fe64620e45a21f07b5d866909e33cb}{08025}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga467cb2b4f51473b0be7b4e416a86bd5d}{08026}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_OBLRSTF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14163f80ac0b005217eb318d0639afef}{08027}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_OBLRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a45faed934912e57c0dea6d6af8227}{08028}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{08029}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_PINRSTF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{08030}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d531dd5cf68eb67b1bce22ceddaac4}{08031}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PORRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{08032}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PORRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_PORRSTF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{08033}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PORRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02078fdb0a3610702b75d5e05dbb92af}{08034}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{08035}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_SFTRSTF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{08036}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{08037}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{08038}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_IWDGRSTF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{08039}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3b146c508145d8e03143a991615ed81}{08040}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{08041}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_WWDGRSTF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{08042}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2761b43e9b00d52102efb7375a86e6e0}{08043}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{08044}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LPWRRSTF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{08045}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08047}08047\ \textcolor{comment}{/*\ Old\ Bit\ definition\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465307306b8e94ad8ed61f8aa62b62e5}{08048}}\ \textcolor{preprocessor}{\#define\ \ RCC\_CSR\_OBL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_OBLRSTF\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08050}08050\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ RCC\_AHBRSTR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10eba1aeea6d30a53c097eee949aebb5}{08051}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOARST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c9125e6c94934116674fee1112ce29}{08052}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOARST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBRSTR\_GPIOARST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga327f966b6e8dc82dc0ac950539ce0407}{08053}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOARST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBRSTR\_GPIOARST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf596b5afbf3231dc636f023aa82ccaf3}{08054}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOBRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a3591f9b8840c32c44388b902f4e88}{08055}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBRSTR\_GPIOBRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07dc17b79c908bdbf9cf196947d0035}{08056}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOBRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBRSTR\_GPIOBRST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c737fe7686ae5f5c6c4a6b4d629b5f}{08057}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a91b6109237ba689d30d129c0745d1}{08058}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBRSTR\_GPIOCRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b837c7b81c1a4b8f986c23b7c5b5afa}{08059}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBRSTR\_GPIOCRST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea74aa707f355af7406caa192c7a4924}{08060}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIODRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4171e2d513f7aed0f6beb563113effe}{08061}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIODRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBRSTR\_GPIODRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9054c3b77b70344f0edb27e3397fee77}{08062}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIODRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBRSTR\_GPIODRST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9848ca2700410fe322b00cdcbde58d}{08063}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOERST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f79d6e64b60bf83eea1996a68e837d8}{08064}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOERST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBRSTR\_GPIOERST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf573d4f175347ee5083f8b790695f611}{08065}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOERST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBRSTR\_GPIOERST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7749df3fb371491c604660733006e83}{08066}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOFRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0d747dbd597beaf91b0d28c92f2fc6}{08067}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOFRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBRSTR\_GPIOFRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e619b0f46c362da4e814d044e9bf86}{08068}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_GPIOFRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBRSTR\_GPIOFRST\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga999de196cb2d94f9bc08acac215b7ec7}{08069}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_TSCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80b78cbe8e9b9f5b90e6e0e03bca0ab3}{08070}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_TSCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHBRSTR\_TSCRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8ba350376d5f385e502dad368969f7}{08071}}\ \textcolor{preprocessor}{\#define\ RCC\_AHBRSTR\_TSCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBRSTR\_TSCRST\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08073}08073\ \textcolor{comment}{/*\ Old\ Bit\ definition\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc559f3b723f20f822a9997e5f5ff75f}{08074}}\ \textcolor{preprocessor}{\#define\ \ RCC\_AHBRSTR\_TSRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHBRSTR\_TSCRST\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08076}08076\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ RCC\_CFGR2\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab71703c454ea9c386dbf98eeb1fd9fb3}{08078}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5653fe7183217531917b7f535d1c9b}{08079}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR2\_PREDIV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022892b6d0e4ee671b82e7f6552b0074}{08080}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1f0d8a6688249c93d4342577606e372}{08081}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR2\_PREDIV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga366cc6535b0cda619b093c8ae767a6df}{08082}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR2\_PREDIV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30046625da7957a6788875d126481d26}{08083}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR2\_PREDIV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60373eb10b355df5bddf6e077e5fa72}{08084}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CFGR2\_PREDIV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab86296ea2711b6365499106e4c4b5a}{08086}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8beaa356ccf238b4f9d8ef61dbeae7b1}{08087}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554c3890138f4fabc86af31ec7508f26}{08088}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03989668fed9fe564f60fb13cfcae681}{08089}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d5a6f6ad3d9865ed8b6ab562c254d0}{08090}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76c4165380e49e9d9784e7bf5fab1b6}{08091}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63b565a6b48cee1ea49a0be9f2f9185}{08092}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25aec8f8ebb84c4716db308dc179339b}{08093}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000007U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a9c6bb08a63295636119df733d0f9f}{08094}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b94190a5066c1679c7d82c652536445}{08095}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000009U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9932904c30e68bb7b52cea28cbeae69}{08096}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000AU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5402db0b8522c06ce3e1ff6813a508f0}{08097}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000BU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35fc61c8c5b86c6b1d484a132bb3e45}{08098}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000CU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d58f429410f5aaa9475a3a4b63492bc}{08099}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000DU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga579a0cc7dcca708fef65e3217c55666e}{08100}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000EU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d845a26c3d1e98a883e6e1007c401e}{08101}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000FU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08103}08103\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ RCC\_CFGR3\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca5c1f52224d2e2e10a5cdd9b811763}{08105}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART1SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e860bca09070429e61dec9874460bd8}{08106}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART1SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR3\_USART1SW\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7ecf61cefe76571a3492ec9f9df6407}{08107}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART1SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USART1SW\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c8a42d41af73ea167f23af4e14a16a}{08108}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART1SW\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR3\_USART1SW\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6720ded5376daa5b634d1f2b21f99db0}{08109}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART1SW\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR3\_USART1SW\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5468e5cf3a5f069717e7dfb4b3811c08}{08111}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART1SW\_PCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4df150a834b1d29c3ea9497c02518aa2}{08112}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART1SW\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab80ddbf35c3372ce39ae60f7b10c2e}{08113}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART1SW\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08114}08114\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART1SW\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b5f5dcf162d6482b702068ca9aa630}{08117}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_I2C1SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6881a2b5d67519ea545e273ac3d01546}{08118}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_I2C1SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR3\_I2C1SW\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a2d49d45df299ff751fb904570d070}{08119}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_I2C1SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_I2C1SW\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad1d0cd9a6442ea0a9de886f7e2f0ecc}{08121}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_I2C1SW\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef45d4a263dd48d994742392cf7a131}{08122}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_I2C1SW\_SYSCLK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf80147358806bcb37adc7fc690500415}{08123}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_I2C1SW\_SYSCLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR3\_I2C1SW\_SYSCLK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08124}08124\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_I2C1SW\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_I2C1SW\_SYSCLK\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbce7a8f195aa65ef5ee4fa79b07f4c4}{08127}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_CECSW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3da3f2e8f4ea20d160ae89b0bb7c168d}{08128}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_CECSW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR3\_CECSW\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0af3b9205dcc951e615711998db2ac85}{08129}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_CECSW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_CECSW\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d913344eeb2e43d2e2b5496094e117a}{08131}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_CECSW\_HSI\_DIV244\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8c97b0170608734edf8be139329d90}{08132}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_CECSW\_LSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga320047f6fd032038e0e9476f406895c6}{08133}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_CECSW\_LSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR3\_CECSW\_LSE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08134}08134\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_CECSW\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_CECSW\_LSE\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f6b8e715b02df02b187498c3fad28a}{08137}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USBSW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1434edecfee65a8c4ffca192ddc655c3}{08138}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USBSW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR3\_USBSW\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503920c61d15d8950905089bea2957cf}{08139}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USBSW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USBSW\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492ba88fcbab4758d2d0adb0f0ed211a}{08141}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USBSW\_HSI48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec25002a6edc122c9f6f43e721055631}{08142}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USBSW\_PLLCLK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae73e7b15950757d2bcae4f1ce67d927f}{08143}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USBSW\_PLLCLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR3\_USBSW\_PLLCLK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08144}08144\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USBSW\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USBSW\_PLLCLK\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b297b1e64448c9d1cea524964cde70}{08147}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART2SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6137f7c5d0664b7e330813ed63294045}{08148}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART2SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR3\_USART2SW\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990dfdd4bb37aac15b451332946d036a}{08149}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART2SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USART2SW\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb59ad73c087175032fffdf76a8c948}{08150}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART2SW\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR3\_USART2SW\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cd2eae24dae1b804dc1d6767d8a113}{08151}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART2SW\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR3\_USART2SW\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6c591013de0f3ea2951fcacaca2cb0}{08153}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART2SW\_PCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b9a3ddc198cd2154c475f12e0cfe7c}{08154}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART2SW\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632060be27546401b095c0e08ddc8ea3}{08155}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART2SW\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00020000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae22816802a0c183ebb42f2b93d0cb500}{08156}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR3\_USART2SW\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00030000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08158}08158\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ RCC\_CR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b4da8c31ee376abe7cddb68c00f6e4}{08159}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14ON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d758a2abc2a63358615683abcb80517}{08160}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14ON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR2\_HSI14ON\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf600a82eec2d1445e91af6f98baf042e}{08161}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR2\_HSI14ON\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c60e0f450a458844f2f96774b5148cc}{08162}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14RDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95c84d117aded0ef4fd5768bb0b4d2}{08163}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14RDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR2\_HSI14RDY\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b35b97ca54ca0e6fe7053c4d500f04}{08164}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR2\_HSI14RDY\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab2ecfce2cfccccc65af6831a20aff84}{08165}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14DIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b18f1550e5cd23ded712c378ad9276}{08166}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14DIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR2\_HSI14DIS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9533da17718a4111cd8e1108b41d3a4}{08167}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14DIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR2\_HSI14DIS\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb91eb53008a590b1854ae8d51f28f6}{08168}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14TRIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c341897aaf651eacb08f83612a5b436}{08169}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14TRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ RCC\_CR2\_HSI14TRIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b76ccb2dacdf483d281725ce92d61a}{08170}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14TRIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR2\_HSI14TRIM\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9b6dd89da462ea39a92eea182bc0f7}{08171}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14CAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2f1af034ffdba9c5deb60b87115006}{08172}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14CAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RCC\_CR2\_HSI14CAL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b4ef4b9ba4e72a044b1149dae3eadb}{08173}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14CAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR2\_HSI14CAL\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109deb9849979262a683c65d0791341f}{08174}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI48ON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b8977ab62969c51ea9c4b8b3b02fe0}{08175}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI48ON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR2\_HSI48ON\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceaadfc83cd86426748c5107b423bb21}{08176}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI48ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR2\_HSI48ON\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78bda11411cf4c5729c2d76e977aa5c}{08177}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI48RDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98758a77a5e540c646318786757ba1a0}{08178}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI48RDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR2\_HSI48RDY\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03958340799f21487003f60b823d02e}{08179}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR2\_HSI48RDY\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4caea87979a1b643999d164488e50d00}{08180}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI48CAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a5cd9de85d0f913a8e8855d12b70b6}{08181}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI48CAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RCC\_CR2\_HSI48CAL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c84ff1962d1d21c8c11d2ac172a3e6f}{08182}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI48CAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR2\_HSI48CAL\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08184}08184\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08185}08185\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08186}08186\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Real-\/Time\ Clock\ (RTC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08187}08187\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08188}08188\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08189}08189\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08190}08190\ \textcolor{comment}{*\ @brief\ Specific\ device\ feature\ definitions\ \ (not\ present\ on\ all\ devices\ in\ the\ STM32F0\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08191}08191\ \textcolor{comment}{*/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f815420351c6ab3c901463668b0af7b}{08192}}\ \textcolor{preprocessor}{\#define\ RTC\_TAMPER1\_SUPPORT\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c33bacdb5372bad482df029d77a9e5e}{08193}}\ \textcolor{preprocessor}{\#define\ RTC\_TAMPER2\_SUPPORT\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f9e9499976d75e2c003ab62234f386}{08194}}\ \textcolor{preprocessor}{\#define\ RTC\_TAMPER3\_SUPPORT\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20072ff39de14b8bb381fa3886db8dd}{08195}}\ \textcolor{preprocessor}{\#define\ RTC\_BACKUP\_SUPPORT\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4887fc23a1888a9430bb25770f4c0272}{08196}}\ \textcolor{preprocessor}{\#define\ RTC\_WAKEUP\_SUPPORT\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08198}08198\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2920dc4e941e569491e856c74f655a73}{08199}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{08200}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152952ac385ee1ce8dd868978d3fce9}{08201}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26458edfa3da49a421547e540b7fef0c}{08202}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{08203}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42435e015e9f5052245c366ae08d655}{08204}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{08205}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{08206}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{08207}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{08208}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8211df481853649722383e0d8fb06d5}{08209}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{08210}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{08211}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{08212}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{08213}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{08214}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{08215}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cf91576871a8108d6ee2f48970bb4a}{08216}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{08217}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{08218}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{08219}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{08220}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{08221}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e86f4fc04232fd0294966434708e06}{08222}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{08223}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{08224}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{08225}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{08226}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{08227}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{08228}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae39b22025a36d1e4e185e4be2bf326f}{08229}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{08230}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{08231}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{08232}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{08233}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{08234}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747711823db36121b78c0eebb6140ca1}{08235}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{08236}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{08237}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{08238}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{08239}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08241}08241\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_DR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{08242}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{08243}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14d55b6d841825ec65736e08c09b1d83}{08244}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{08245}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{08246}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{08247}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{08248}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{08249}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{08250}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}{08251}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{08252}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{08253}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{08254}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{08255}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{08256}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{08257}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f46c349f75a31973e094729fe96543f}{08258}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_WDU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{08259}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{08260}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{08261}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d26f621d89bd024ff988b5ecab316ab}{08262}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{08263}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}{08264}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{08265}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{08266}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9221f60ccf3581f3c543fdedddf4372}{08267}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{08268}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{08269}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{08270}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{08271}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{08272}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{08273}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e40cec8161ee20176d92d547fef350}{08274}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{08275}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{08276}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{08277}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{08278}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba04cbc99cf442c7e6155bef625c5663}{08279}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{08280}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{08281}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{08282}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{08283}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08285}08285\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12e2706cb9754f06d60cb87d3ec364ac}{08286}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{08287}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdfa862acfa6068b7ba847f77269d60}{08288}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{08289}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{08290}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f81115ef3fd366de73e84ab667d369b}{08291}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_OSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{08292}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{08293}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013304c1d6002a7c9ec57de637def511}{08294}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{08295}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_POL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f21b5adadbcc5eb255683d5decc9cb}{08296}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_POL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ae962f1f8c748682a3136ea5ab76e1}{08297}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{08298}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197c587884b9c1dcb2970e9ec2589b41}{08299}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd9f44a96fafedd6c89600a0a14fe87f}{08300}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{08301}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e7a474de1a01816bc9d9b6fa7272289}{08302}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BKP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7614f35a94291525f1dd8cc8f41f960f}{08303}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{08304}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_SUB1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220cf6237eac208acc8ae4c55e0b5e6f}{08305}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_SUB1H\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04a33865dc30af95c633750711fc6d0}{08306}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{08307}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ADD1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1a8439d08e28289398dcf3c2b4b47b}{08308}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ADD1H\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82db8f745799c761201a13235132a700}{08309}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{08310}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}{08311}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1432b0a0a031fe1143d153fe3073d7d2}{08312}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{08313}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}{08314}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd69cebbc7fc4a81655a7e53a7284b70}{08315}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{08316}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}{08317}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf95c6afbdb29aa5241dc3e52d28ce884}{08318}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{08319}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94fa98ca8cac9078b9bb82c89593d3c0}{08320}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf919254119ed634798f3b936dc01e66d}{08321}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{08322}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061be0d3cdea721e5cb695cda0699bc3}{08323}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e3cfdf0409a6e26568fa59c9b5283b}{08324}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{08325}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8cdeac61f06e4737800b64a901d584}{08326}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga262f18e12c214c9f172860b3a1234f0e}{08327}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{08328}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_FMT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2706e31a1bc8d95b682fe47611e0dd3}{08329}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_FMT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace008c8514db9131ae301e7577979130}{08330}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{08331}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BYPSHAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34d50a3eff3364e6da4fefed9962a054}{08332}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BYPSHAD\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae970d1c321c777685111e4a4f70ce44c}{08333}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{08334}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_REFCKON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ef1071cacc2d30bbef5597c817021}{08335}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_REFCKON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a34610d5a2a22e66b027341ac6191b}{08336}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{08337}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSEDGE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad076bde34be7d24f088fd2c003b7a7f7}{08338}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSEDGE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{08339}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{08340}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a2d55571417d9dfb05826b40d997b0}{08341}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUCKSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{08342}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{08343}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{08344}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08346}08346\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71360f8cd9c4a952320d62838fec1f3}{08347}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BKP\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d97bd24d58dc469d3992a68a457a02}{08348}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BKP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a793580db48c66a98e44cbda6e0daef}{08349}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BKP}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08350}08350\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08351}08351\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ISR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59397ca25b1fc9fbc43cfca986c14e4}{08352}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RECALPF\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab18f49ac6ab32322ebb58131a456ea}{08353}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RECALPF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_RECALPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05189137cfd0e73903d9b70d071656b9}{08354}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RECALPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_RECALPF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220978a367dfdd5615e1e445831ed39}{08355}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP3F\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af8934cc02fa8dd3e931bfce66c9a2a}{08356}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP3F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TAMP3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cbbb7637689d5396c719a6ddb04fe2b}{08357}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP3F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TAMP3F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0347e70fa9f25a6a52d3ceac1713ccee}{08358}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP2F\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436cbba9b17ad91735e876596c8a6914}{08359}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP2F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TAMP2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb176578e53b2d8e24a94c8d0212845}{08360}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP2F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TAMP2F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18fa672ae72db52c7a6c5a2658a5190}{08361}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP1F\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bbb84dba6aef26a16b2410c3a3ec5d}{08362}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP1F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TAMP1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae738b22f6a8123026921a1d14f9547c0}{08363}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP1F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TAMP1F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa38f2ee43244798276792a0c5a64f41e}{08364}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a44c6cf950526be3f768c9175e3e62e}{08365}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TSOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766c238f964072decba204c7fce850ff}{08366}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TSOVF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09bb6ceebab0b76cd2121816e787749a}{08367}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5151d79a2761d423ddbc0b6c3cca1f}{08368}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c0a60dbfc5f1570a48afe450395484}{08369}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c5050a881336d0a8710d096fe4b01a}{08370}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53360cc2baf2a2142289493b2a16c372}{08371}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_WUTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eb5960300a402210e5378d78ce22766}{08372}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_WUTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbb887fab178f2ad6c26fe28bd16cd6}{08373}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5aeb3a57686a3bca74ebce43559161e}{08374}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_ALRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96605e50a347507b7f274e9cd894a02c}{08375}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_ALRAF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a0e0b639b59be3c662267184bddf69}{08376}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e864e670cc4643c1e65b21da150c74}{08377}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0eb2f998cd3e7325974347cb2a3d25a}{08378}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_INIT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601564e925eefdbde3aafdcbf0a978c5}{08379}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a29ce1f3e261024726679c17f42a9b1}{08380}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_INITF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16dcc6973c611e087030cdb15203972}{08381}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_INITF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd0bed53ed3cc1bbc70efa82bcac846}{08382}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f87ecd7737391a4ff0c236a17dbfd32}{08383}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_RSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd683e789841f7d3f138709ffdbfbf8}{08384}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_RSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f7e11d89c6480d68013ce7c0478045}{08385}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25131777233cef2dfffdc178667559e4}{08386}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_INITS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b229bace5ba0c0b48bfeb5efc445292}{08387}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_INITS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4312f68d569942ac8d1b6abfb0f5aad}{08388}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_SHPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cc41c7b626c5047f97fac12337395d}{08389}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_SHPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_SHPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4536a874336778ac11109f14573eb9}{08390}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_SHPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_SHPF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d75a29fa323d93d3d0bb2cb60b24474}{08391}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTWF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673f0ff6267142391ca1d37289b305f2}{08392}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTWF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_WUTWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e753321211e19bc48736fe0d30a7f40}{08393}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_WUTWF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab296f795ad4fa25ad0cb3c92967f9565}{08394}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAWF\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d96dae4fdd343fe6e9ebc7c5f7d80d}{08395}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAWF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_ALRAWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d420b5c3f8623cf1116d42fa164be7e}{08396}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_ALRAWF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08397}08397\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08398}08398\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_PRER\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8240c029696ad91531c3fec1ef1e7fe}{08399}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{08400}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ RTC\_PRER\_PREDIV\_A\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad248dca1e9532ba31f98d3ec9d2f8711}{08401}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_A\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234f46098c91b34aa12502d70cdb93bf}{08402}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{08403}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Msk\ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_PRER\_PREDIV\_S\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17bbd4e569a76446df089752cb41b1cb}{08404}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08405}08405\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08406}08406\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WUTR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50a0fcd154d36aa0b506a875e8d100e}{08407}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{08408}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_WUTR\_WUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e412c1448a7e20974f5b46129799eeb}{08409}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WUTR\_WUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08410}08410\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08411}08411\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMAR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4c443ed6c81b3ce75dd5e8dd97939fb}{08412}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{08413}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ed557e4451ffd3e869bb9ca393d47f9}{08414}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd589f750a310c033dafdab213642649}{08415}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{08416}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7fdc1719b3159e099c3979da26dd92}{08417}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_WDSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d605cd74901b7544c8a6cc9f446436}{08418}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{08419}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934ea7910b5f5988f6c46ae4703dc29b}{08420}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{08421}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{08422}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{08423}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{08424}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784589946bdf3ca0d675cc22d9bafbbf}{08425}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{08426}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{08427}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{08428}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{08429}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4744abec80afe01487c6133d9325f47b}{08430}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{08431}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337fba397cab4beb204f4f6e6ddc4bf3}{08432}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85bfa4c2296c553269373a411323b21f}{08433}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{08434}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab68dc30427951b19aecf399b0ae2900}{08435}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{08436}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{08437}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55bc04190e9eaa916144fa2d1777cbfb}{08438}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{08439}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{08440}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{08441}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{08442}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga491fda42cfad244596737347fe157142}{08443}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{08444}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{08445}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{08446}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{08447}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87ea1c4a907654aa4565047647afa30}{08448}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{08449}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478d62d55a42779c558e9ba16aec74cc}{08450}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{08451}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{08452}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02edb2d87b7fe9936a0cffa96d4a7297}{08453}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{08454}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{08455}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{08456}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{08457}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{08458}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d67ff770aa27509d79afde1865c845}{08459}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{08460}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{08461}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{08462}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{08463}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbad0bb69a65557c15042154b66eab52}{08464}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{08465}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8862250866a358ff3095852f45a160c1}{08466}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{08467}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{08468}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b623884457edb89f48a2a100aff183a}{08469}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{08470}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{08471}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{08472}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{08473}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{08474}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ec4171be73457bc3dba78bd246e35b}{08475}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{08476}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{08477}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{08478}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{08479}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08481}08481\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WPR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8567138f5a3dddde68b6cdda56e41846}{08482}}\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{08483}}\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RTC\_WPR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d21f29da0e92b2744719aab37278b07}{08484}}\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WPR\_KEY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08485}08485\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08486}08486\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SSR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8cf2c5e2058a406fcb12ef8263f4bf7}{08487}}\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{08488}}\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_SSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3881f27b6c7a5c7609b1393682144aed}{08489}}\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08490}08490\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08491}08491\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SHIFTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043d4cba6c3d17ce136ed8e8fc6ae318}{08492}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{08493}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Msk\ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_SHIFTR\_SUBFS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6131eb8c293b98bc5a6c7a4bb1920450}{08494}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_SUBFS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0fdeb64a850c9840a1c140203e61d2f}{08495}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{08496}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SHIFTR\_ADD1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fee932563d21382db9ecad458356af2}{08497}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_ADD1S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08498}08498\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08499}08499\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSTR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6a72f9bab0b1783762c3c612d5a0e6}{08500}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{08501}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}{08502}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{08503}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{08504}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5765274cda5284899563191cb505235a}{08505}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{08506}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{08507}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{08508}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{08509}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12107fe82e4f9de5ae4fdd6c169a846}{08510}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{08511}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{08512}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{08513}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{08514}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{08515}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{08516}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9743a3843868c712945a7c408183ad73}{08517}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{08518}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{08519}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{08520}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{08521}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{08522}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b186af486822cc015cfec613f5cba9}{08523}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{08524}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{08525}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{08526}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{08527}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{08528}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{08529}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbdebcd1da2ea191cca51c222345f15}{08530}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{08531}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{08532}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{08533}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{08534}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{08535}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0d8fa76d45faccfe931d6227b29565a}{08536}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{08537}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{08538}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{08539}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{08540}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08542}08542\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSDR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{08543}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{08544}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c76ea431470b87f22e7854bd5438d2f}{08545}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_WDU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{08546}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{08547}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{08548}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1a8d81075b72d48e99990de9a22f98}{08549}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{08550}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bce43482443f2038a8eebc681067dd7}{08551}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{08552}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{08553}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5912337df16624b4703d2065c5fdf4}{08554}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{08555}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{08556}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{08557}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{08558}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d8e7630640b836002e20b25726e7f8}{08559}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{08560}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39c9ff61f3b622b829aa9354ca84e44e}{08561}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{08562}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{08563}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{08564}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{08565}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace7ca73ebca21ed3a17315f06757042a}{08566}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{08567}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{08568}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{08569}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{08570}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08572}08572\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSSSR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac381e2fe1c99a95a6a41f1845d6f207f}{08573}}\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{08574}}\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_TSSSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}{08575}}\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSSSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08576}08576\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08577}08577\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CALR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5458d41d3893259a7c1adcb12626552d}{08578}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{08579}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b13b9724302c25fbca76684f5968528}{08580}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad4a6054ae32e1332b456d59e0aa36c}{08581}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{08582}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8c7f5f5bf772c81170a2eab055557}{08583}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac54a062e43b815b226acdb30888ca9}{08584}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{08585}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70857526590d6f7e25d9551187105583}{08586}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW16\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{08587}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{08588}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fcacd12e1cfc1fa823c798cb6a7663}{08589}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{08590}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{08591}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{08592}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{08593}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{08594}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{08595}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{08596}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{08597}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{08598}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08600}08600\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TAFCR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410fe59e1c009eae03179d93abcf83c8}{08601}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC15MODE\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae238e4cda5608a2f2600da6ae9d6e4af}{08602}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC15MODE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_PC15MODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489ae67aa0f5da8168ccb3ccc340af0}{08603}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC15MODE\ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_PC15MODE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3237b7db87bfbe893aa28c9613f0ea}{08604}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC15VALUE\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0981d94020f9acaeaf913ee53c96c7c6}{08605}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC15VALUE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_PC15VALUE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0694fc4ff9124ee25146aa04d1123034}{08606}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC15VALUE\ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_PC15VALUE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0050253c92bb6e9a136a984659a7e6}{08607}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC14MODE\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c9a5a51170f9d3ddd18f674afc3cd1}{08608}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC14MODE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_PC14MODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7704d05949a09ed16a35a18900fc8e2e}{08609}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC14MODE\ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_PC14MODE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17a0f5154c26b387c717f2ad37abc71}{08610}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC14VALUE\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd6b996514923518d681a0621b50351}{08611}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC14VALUE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_PC14VALUE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610cf4335cb75c611a152d4d5ab81ee5}{08612}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC14VALUE\ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_PC14VALUE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73ac1a8cc14c5c7a9f1518a9272079a5}{08613}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC13MODE\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef198d987231aa4f0219a908f07a6d42}{08614}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC13MODE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_PC13MODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b91999c7f1b7e411118ccedec2be4fb}{08615}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC13MODE\ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_PC13MODE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b91f9b7dca215ffd7ace02dfece6ca7}{08616}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC13VALUE\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dfc3a5bd265cfc443bfb72f3667d54d}{08617}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC13VALUE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_PC13VALUE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f28933f09d066c8404ed3a6a59eba0}{08618}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_PC13VALUE\ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_PC13VALUE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46c537f405a4424f17cf6f47a0bdc7c}{08619}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPUDIS\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa57d1e8d33a2b5c8ab6aad4ec6fba0}{08620}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPUDIS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPPUDIS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef294e75771913e4a47386f42a23f72}{08621}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPUDIS\ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPPUDIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0650b78abfcc5a3a6b247fb9791b9292}{08622}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76638587b6e5989ffe219851a96e4f8f}{08623}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TAFCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b73d2b8da78967a6f594dbffe58c222}{08624}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPPRCH\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae010ed965c1e968cc14f988d50662546}{08625}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f0faa59aa4490d696d1fec767aae41}{08626}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TAFCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978ec86db46d77d83e1627a563e5a622}{08627}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf978c259714ae9072766be91c8d982c}{08628}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TAFCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cb37c43747c779f7db2842a2582e67}{08629}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPFLT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356fb5db5ab398728afef0ae39214c4}{08630}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga472efa1bd3c9462cbd058d73a7d6525e}{08631}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TAFCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487bd3ad7900df341c4fe63fb409d2bd}{08632}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e169834a26329219aa2271781756dfb}{08633}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TAFCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad84446486b8c9f640fa54d50ecc0e1}{08634}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPFREQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e7f69e04759d1b0667e56830a6f2ea}{08635}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb533067640fcf87ad77027ce936e9b7}{08636}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TAFCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532e727bfe6c7fc7822d15f9436e1b5}{08637}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TAFCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e4ad22e6610c5c39fbc548b621b244}{08638}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPTS\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195a1c8285f2826479b6afb75576ac3d}{08639}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPTS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac929fab94fdca2d1b3b3cf7c93fe6e49}{08640}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPTS\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPTS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21bcc65c63eb34b3fbce7564d54173f7}{08641}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP3TRG\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96465e9dd7d9fe1634a5974d944ccfb9}{08642}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP3TRG\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP3TRG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga890a7b3d51af77fd381528eb6639aaf2}{08643}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP3TRG\ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP3TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03c38317146110f5353828b463ed5970}{08644}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP3E\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade812a8c277de9b3a78e7bd95cbdd237}{08645}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP3E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e8b2b80932b84a1bc7d399fba1a311e}{08646}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP3E\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP3E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27811bd76fcf94c2f802df2a742f}{08647}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2TRG\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f7e43c7127ffa0dac5c94233360852}{08648}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2TRG\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP2TRG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c4d227971b56e3160c71b7479c769d}{08649}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2TRG\ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP2TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46ab34c29b3dfa1dc0c3866cb52ce9f}{08650}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2E\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad539217084c83e84eb27ec76eca40152}{08651}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e98a0062ef81bcbc790a8d77720a61c}{08652}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2E\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP2E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b58fa23a2a04d3a4a46d42fa4673ec5}{08653}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPIE\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028b4854bd356dc30a8b02ab5ed1eb48}{08654}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fb33b24d2ebc19e7fe52f0661a3085}{08655}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPIE\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6904e60d49c241ecb2347a3da9df8054}{08656}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1TRG\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d7cfb15da3ed9689baa85471ff2f02}{08657}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1TRG\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP1TRG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f85925873bcd3f795417053bfc5f33}{08658}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1TRG\ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP1TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae207869690b2ec429b0422006ecae9ee}{08659}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1E\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad775a4255d5762b8871f79826d48e5cb}{08660}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68c195cf709d18cd426560302b97852}{08661}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1E\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP1E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08662}08662\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08663}08663\ \textcolor{comment}{/*\ Reference\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9515fd74e3bcf03f4e62d8c7e1b070}{08664}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_ALARMOUTTYPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_PC13VALUE}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08665}08665\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08666}08666\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMASSR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{08667}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{08668}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Msk\ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}{08669}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_MASKSS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{08670}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{08671}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{08672}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{08673}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c69419fc862f5012e842942dd755be}{08674}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{08675}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMASSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6b683531fded4e2a77d047da7eb203}{08676}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08677}08677\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08678}08678\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP0R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2a1d81a7e8f12510f865312caea186}{08679}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP0R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65152adac13a55042ab984b782cf785b}{08680}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP0R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP0R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d7c3115465079f04cfb97a7faabc59}{08681}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP0R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP0R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08682}08682\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08683}08683\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP1R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2eff670c07a820b705ec3745683dc75}{08684}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP1R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232543b3a22da7aac7131e173182686}{08685}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4b6dfeff87332124f271b86eb0c56}{08686}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP1R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP1R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08687}08687\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08688}08688\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP2R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b179787d35514914d2e103e3cc5388}{08689}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP2R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe778fc6aa04076af499bfe4eef8f5e1}{08690}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fda9ee6115f0de9588e22c46602d89}{08691}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP2R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP2R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08692}08692\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08693}08693\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP3R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53baa189d917e48c2c274655adc9483}{08694}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP3R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99106bc39a8e81bf48352827d0ddaf}{08695}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP3R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90403ff99c08f0abc379447823e5e841}{08696}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP3R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP3R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08697}08697\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08698}08698\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP4R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad62cbb0c17b02ce23ca2bdd29b0ed349}{08699}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP4R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64613b1fe898ececd40ffe481df742ab}{08700}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP4R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeed1b338e9526d817a1fd01304b8851c}{08701}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP4R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP4R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08702}08702\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08703}08703\ \textcolor{comment}{/********************\ Number\ of\ backup\ registers\ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70de60adf3ddd7d029bb2c6ae26d9584}{08704}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08705}08705\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08706}08706\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08707}08707\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08708}08708\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Serial\ Peripheral\ Interface\ (SPI)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08709}08709\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08710}08710\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08711}08711\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08712}08712\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08713}08713\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32F0\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08714}08714\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4758fe671118c1c69fafdf728d70aa1}{08715}}\ \textcolor{preprocessor}{\#define\ SPI\_I2S\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08717}08717\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1d2c5a9e481ca06d0e29332f6f948a}{08718}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{08719}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{08720}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3274c0dce6293370773c5050f9c4be}{08721}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{08722}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{08723}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27567886a2c76d088e01ad16851cdb71}{08724}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{08725}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_MSTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{08726}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{08727}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{08728}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{08729}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{08730}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{08731}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{08732}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5515b536f82c1d91a64bd534030284}{08733}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{08734}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{08735}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982b564879d1dc60a3be787409df0c27}{08736}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{08737}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_LSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{08738}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99cf4909aa9307e01f61645451a9d0e}{08739}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{08740}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{08741}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2909290fab17ee930afc335811f574c}{08742}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{08743}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{08744}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd702fae4dcca65f3b43b2e02f67ee7b}{08745}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{08746}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_RXONLY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{08747}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0d520a4bc6e5d181cfab0156888df5}{08748}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ffaaa88b53e1ca8d7b176d95363b00}{08749}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3828b6114d16fada0dea07b902377a5c}{08750}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4280bd0e8bcc3a268fa3a17b684499d7}{08751}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{08752}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCNEXT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{08753}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cb3022c5e3d98cd81a7ff1cb087fac}{08754}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{08755}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{08756}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2975c27caad9e31aad719d78d591ac1d}{08757}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{08758}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{08759}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07c9facbfdb0a7d5d89b1fd6a3ef711}{08760}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{08761}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{08762}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08764}08764\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3079c4eebd0aef7bd22817bb99f21021}{08765}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{08766}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{08767}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ae89d7e48296566cd18fb7495a2c81}{08768}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{08769}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{08770}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d0f5f51a5804e1a204bf1643516896}{08771}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{08772}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_SSOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{08773}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f3d219a0dd2637fb87e10a081f4a298}{08774}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1281722c6a39352d7a245ab1d6fd4509}{08775}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_NSSP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7d9d05424a68e6b02b82280541dbd2}{08776}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_NSSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa192ac1c1066c8867a6fec7de630d222}{08777}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{08778}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_FRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{08779}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632cdba8557df9c3bbd2561b93f4e0f7}{08780}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{08781}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{08782}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e1e16fa6007b96880333d0321c5971}{08783}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{08784}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXNEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{08785}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e9b00dc195c10d1baefd0687ab9262}{08786}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{08787}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{08788}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d99d892c07e86bdec0167e55afefea2}{08789}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7db0848da7dbee5d397a27c6f51a865}{08790}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad72d3bea8f7b00a3aed164205560883e}{08791}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8b0bd4da867611af0da029844516da}{08792}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a617224e715578574d6ecd4218624e}{08793}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadab568575d59e159d7b607216a02c802}{08794}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05715df3b87f83b5caf3509e7b2eb34}{08795}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8140a279ef9c9bcbf108177185b95ee7}{08796}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aeae96a86eaad0ace634241b0de7ce2}{08797}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_FRXTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{08798}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRXTH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fb6b0a429f5c9c32744b957921fb2b}{08799}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328a229d4b4e8e5a84f2d2561796e985}{08800}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_LDMARX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d127b9a82de6ac3bbd50943f4691cc}{08801}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_LDMARX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e7407f185f89e5c5a82a7aa8141002}{08802}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17aed0276aab29fd9f996bfd02db3ce}{08803}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_LDMATX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fe5d3bde9983ff16a5227671642e1d}{08804}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_LDMATX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08806}08806\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_SR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306a27b203d1275f848f2767d76c9e3b}{08807}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{08808}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{08809}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92e10388eb117c22b63994b491d9ec9d}{08810}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{08811}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{08812}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5b742da8b06539f6119d020885a6e0c}{08813}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{08814}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CHSIDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{08815}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93586e3966e74b1df8dbda75e68b26f0}{08816}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{08817}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_UDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{08818}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411b6a4aa85d06e425050130f82db35c}{08819}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{08820}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CRCERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{08821}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7ef73b03bbd542c54fc4e9c9124e73}{08822}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{08823}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_MODF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{08824}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6137ac3afbbc8b50c7a998368d2cb9be}{08825}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{08826}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{08827}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8313629719f8dc81536dd8faa824e6c8}{08828}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{08829}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{08830}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0e70677f5775a55044111eb83e1ba6}{08831}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{08832}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{08833}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f440bc7e9a34e9094268fe763eeb53a}{08834}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55736e2e0d0d6c79de7ab2de1780f1e1}{08835}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{08836}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71097020570fca9a40525ab885006c6}{08837}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab005ca7ab6c83b59888e4f6185fd2495}{08838}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66cece750fe7dcf3edf1bbb432c16c5}{08839}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15785f5b333e50c39392193acc5f2bd}{08840}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{08841}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FTLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39582c6501a37d23965a05094b45b960}{08842}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecd73445c075217abe6443b3788d702}{08843}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08845}08845\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_DR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b57ca6bca45cfdaed4a26fefc0da85f}{08846}}\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{08847}}\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ SPI\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{08848}}\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08850}08850\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CRCPR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0244eb48f4c5158b03dd4b26cc0d2eac}{08851}}\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{08852}}\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ SPI\_CRCPR\_CRCPOLY\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{08853}}\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\ \ \ \ \ \ \ \ \ \ \ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08855}08855\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_RXCRCR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b80d92a2b51c4c61d5a646ac2b36129}{08856}}\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{08857}}\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ SPI\_RXCRCR\_RXCRC\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{08858}}\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08860}08860\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_TXCRCR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0e6e24778c36e45838350d052916d1}{08861}}\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{08862}}\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ SPI\_TXCRCR\_TXCRC\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{08863}}\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08865}08865\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SCFGR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea301a1a44423c53d2d388a9c7677bd}{08866}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{08867}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CHLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{08868}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{08869}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{08870}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{08871}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{08872}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{08873}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf83ceaefcb4190b2fb5ae09f659d8d}{08874}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{08875}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{08876}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d794bb7f4327025db354ad26bf83986}{08877}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{08878}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{08879}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{08880}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{08881}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf486d8ce50abc465f372b6fcc7a0704d}{08882}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{08883}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_PCMSYNC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{08884}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7f5184bc8db838c594b07965e81619}{08885}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{08886}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{08887}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{08888}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{08889}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967de848b594a623b10019d912266ed3}{08890}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{08891}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{08892}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443830d47e0ebc5e0141dad4a7d43978}{08893}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{08894}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{08895}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08897}08897\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840a9d53e7de5f0de74d20d5e11e0fa}{08898}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{08899}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ SPI\_I2SPR\_I2SDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{08900}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb7274ed8833e66663a995ca074c1d9}{08901}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{08902}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_ODD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{08903}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1219b3f0097930dd635f434a019d38c6}{08904}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{08905}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_MCKOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{08906}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08908}08908\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08909}08909\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08910}08910\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ System\ Configuration\ (SYSCFG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08911}08911\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08912}08912\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08913}08913\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_CFGR1\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e491769fbddf2ab68b1c8621e1c3dd6}{08914}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_MEM\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694e0de710bb2fb84325c555e6c678bd}{08915}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_MEM\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SYSCFG\_CFGR1\_MEM\_MODE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae844133af99402c342767b0406cb874d}{08916}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_MEM\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_MEM\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc84f4abe53c4d2516ab017626477817}{08917}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_MEM\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_MEM\_MODE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51c3dbda77acf522defca9e8b8801a3}{08918}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_MEM\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SYSCFG\_CFGR1\_MEM\_MODE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe5f47bfd4c9b82ef44fea0e6f5a55}{08920}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_DMA\_RMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03379e176407740c9f6e42add0009a28}{08921}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_DMA\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7F007FUL\ <<\ SYSCFG\_CFGR1\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1665274e5a19bf9ca114594e399133db}{08922}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_DMA\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_DMA\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2229dd7aad57f512ef62d6d40db9804a}{08923}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_ADC\_DMA\_RMP\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0560f1a8e29e0db3bf4221052b72b6e}{08924}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_ADC\_DMA\_RMP\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_ADC\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54abc7be3abb562bbd087897e3bc074}{08925}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_ADC\_DMA\_RMP\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_ADC\_DMA\_RMP\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60032228eed9a774bfe56a5d07ace9ab}{08926}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_USART1TX\_DMA\_RMP\_Pos\ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac327de335884d912b2530e33b578b92e}{08927}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_USART1TX\_DMA\_RMP\_Msk\ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_USART1TX\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7367a50bd43ea5a8af81884df48f254}{08928}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_USART1TX\_DMA\_RMP\ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_USART1TX\_DMA\_RMP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef6ad3cf643fc877e4663898f71e831}{08929}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_USART1RX\_DMA\_RMP\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga830fa400ec90a6bd1e8252115c1aef34}{08930}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_USART1RX\_DMA\_RMP\_Msk\ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_USART1RX\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada73e24f0db4c17bb3ff19c42799fdaf}{08931}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_USART1RX\_DMA\_RMP\ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_USART1RX\_DMA\_RMP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ba1fa1bf9c31a9e0b2ebdcbda5fd1d2}{08932}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM16\_DMA\_RMP\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga073c1c3f71bd191102f9a787082df7d8}{08933}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM16\_DMA\_RMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_TIM16\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7fa1213ab68bcce2a480325814366ff}{08934}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM16\_DMA\_RMP\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_TIM16\_DMA\_RMP\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1503833348705510840dce0f2e6973f3}{08935}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM17\_DMA\_RMP\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae105a737eb48a8c3ced5167be02be68}{08936}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM17\_DMA\_RMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_TIM17\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93eb83f8ea3091f030fdfad3fdae926b}{08937}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM17\_DMA\_RMP\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_TIM17\_DMA\_RMP\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cdb97d331b7f6b0aa6c5e44c40da27}{08938}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM16\_DMA\_RMP2\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45938570a467a0042958618d6ee625cb}{08939}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM16\_DMA\_RMP2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_TIM16\_DMA\_RMP2\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ad19ead703cd4f9023161b63523d0e}{08940}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM16\_DMA\_RMP2\ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_TIM16\_DMA\_RMP2\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e6dc9077bc3a70408e0262b16598d5}{08941}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM17\_DMA\_RMP2\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae82b0b48a416cf6f7a5c715f99b66a1}{08942}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM17\_DMA\_RMP2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_TIM17\_DMA\_RMP2\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee734a75d349d9981dbde5ef754f6a61}{08943}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM17\_DMA\_RMP2\ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_TIM17\_DMA\_RMP2\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b3efea017cc4e6ba3885438f0ab6f4}{08944}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_SPI2\_DMA\_RMP\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad20c4bff092c88564d0538f3c23ab335}{08945}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_SPI2\_DMA\_RMP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_SPI2\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa6288d460ca9bafd380b4df018f655}{08946}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_SPI2\_DMA\_RMP\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_SPI2\_DMA\_RMP\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2359a3eeecce817db1b4f4ac3d91af79}{08947}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_USART2\_DMA\_RMP\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6441a68acfa887f42b0777dc0b23a7ae}{08948}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_USART2\_DMA\_RMP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_USART2\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac987fa700711fa79145236698bacda9a}{08949}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_USART2\_DMA\_RMP\ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_USART2\_DMA\_RMP\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e864d88e3aeedffc831b1b804e7ae77}{08950}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_USART3\_DMA\_RMP\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b6be0852dfc3e517d0da7c7d600a00}{08951}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_USART3\_DMA\_RMP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_USART3\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e894849c75cc67a8147f18af4ddbf41}{08952}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_USART3\_DMA\_RMP\ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_USART3\_DMA\_RMP\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49641358751366582f4b092c6a03a9a}{08953}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_DMA\_RMP\_Pos\ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3d9563cd7f80bec3607e7c8ef1bc8c}{08954}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_DMA\_RMP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C1\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae384ead9107fc3fa119616b5bbce8f38}{08955}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_DMA\_RMP\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C1\_DMA\_RMP\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f99b664d56fe99b1c380bf26ae05413}{08956}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM1\_DMA\_RMP\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4091bea36f4a5d668dc552bd400496}{08957}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM1\_DMA\_RMP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_TIM1\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae562faf0557bbbe01279c7c205e752}{08958}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM1\_DMA\_RMP\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_TIM1\_DMA\_RMP\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd1b817b6a0913c3517f4a30ec60038}{08959}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM2\_DMA\_RMP\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdb04f048694391ecef58573b3d595c}{08960}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM2\_DMA\_RMP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_TIM2\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b781ab7ab166baf9a05129e421aab7d}{08961}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM2\_DMA\_RMP\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_TIM2\_DMA\_RMP\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aeac91ec393043329e49e758fd932c5}{08962}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM3\_DMA\_RMP\_Pos\ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4148580d242a0261fecea298f9debc1}{08963}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM3\_DMA\_RMP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_TIM3\_DMA\_RMP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522278f6dafed3625edbf6cf3efecbc4}{08964}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_TIM3\_DMA\_RMP\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_TIM3\_DMA\_RMP\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0ae56c27320f2dc05a5f4ff64ad0077}{08966}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_PB6\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38a1e574266cf666f68b961dc63077de}{08967}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_PB6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_FMP\_PB6\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cd7909ee96ba91280daff7fac4f76a}{08968}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_PB6\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_FMP\_PB6\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbba9c688b7184a311770a61f895bdac}{08969}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_PB7\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1025dad61e046da011f214cde0491e3c}{08970}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_PB7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_FMP\_PB7\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2cd1a2a0ef7012e87fa06c5e8cb05}{08971}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_PB7\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_FMP\_PB7\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67dff824ca5d167684f8406dc124ac63}{08972}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_PB8\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac660f6d79e1b8ba569e6c906ec7feb30}{08973}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_PB8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_FMP\_PB8\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df0fd48121dfd545c2e005da130d867}{08974}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_PB8\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_FMP\_PB8\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6564964b7fc620a46c7dfc9e492db6}{08975}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_PB9\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fdf664525506c71767e545f77ed065a}{08976}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_PB9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_FMP\_PB9\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2ff2bb9e8f061cdc2de4b585f08747}{08977}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_PB9\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_FMP\_PB9\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0d57990404e282001873712edf76ba}{08978}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_I2C1\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b6b07ac84962e04a6bd3c4c11f4098}{08979}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_I2C1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_FMP\_I2C1\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a8583f272d6806752311933f61f7dc}{08980}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_FMP\_I2C1\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2589ef562e93a4d1f995af9f5ecffeb7}{08981}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_I2C2\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bc46cb073652e114fb3b838d924eeb}{08982}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_I2C2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_FMP\_I2C2\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b6a8e364a2f5a51d213cceebe5d2521}{08983}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_FMP\_I2C2\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_FMP\_I2C2\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08985}08985\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR1\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40db3f75cc81dcb1b6b8c18194d07a8}{08986}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{08987}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR1\_EXTI0\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{08988}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e187825ececb74bc0dc9bb16a22e8af}{08989}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{08990}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR1\_EXTI1\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{08991}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283584ecd69e2dfd310b2b09d1028457}{08992}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{08993}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR1\_EXTI2\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{08994}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a505d92a83c5fc8d5d0c8202119f61}{08995}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{08996}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR1\_EXTI3\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l08997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{08997}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{09002}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{09003}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{09004}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{09005}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{09006}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}{09007}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{09012}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{09013}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{09014}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{09015}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{09016}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}{09017}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000050U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{09022}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{09023}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{09024}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{09025}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{09026}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}{09027}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{09032}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{09033}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{09034}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{09035}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{09036}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}{09037}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00005000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09039}09039\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR2\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d0b453a61771de5591f5eb58ccb174}{09040}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{09041}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR2\_EXTI4\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{09042}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade15c38da4f70df1a360337abac37314}{09043}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{09044}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR2\_EXTI5\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{09045}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab355e39e166c83c356999c3da7fd7893}{09046}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{09047}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR2\_EXTI6\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{09048}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa503d2cda916e0b9d0f621317c3f1601}{09049}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{09050}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR2\_EXTI7\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{09051}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{09056}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{09057}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{09058}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{09059}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{09060}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}{09061}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{09066}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{09067}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{09068}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{09069}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{09070}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}{09071}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000050U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{09076}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{09077}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{09078}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{09079}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{09080}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}{09081}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{09086}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{09087}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{09088}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{09089}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{09090}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}{09091}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00005000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09093}09093\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR3\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1169e4f50e721a7c6b9d9c2b722035}{09094}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{09095}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI8\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{09096}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6d994a483df2e705db0343cb88fb53}{09097}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{09098}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI9\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{09099}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d6efb981e6435ae15643e438196ffba}{09100}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{09101}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI10\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{09102}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b9c2241040cf831bbb18391cda402c}{09103}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{09104}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI11\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{09105}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{09110}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{09111}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{09112}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{09113}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{09114}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{09120}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{09121}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{09122}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{09123}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{09124}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}{09125}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000050U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{09130}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{09131}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{09132}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{09133}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{09134}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}{09135}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{09140}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{09141}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{09142}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{09143}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{09144}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09146}09146\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR4\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bcb273eca8dad24924a1402c31411e}{09147}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{09148}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR4\_EXTI12\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{09149}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09cc7a3ec956c6849e56f0deb4bf94cc}{09150}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{09151}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR4\_EXTI13\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{09152}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525a67279d0e7f222fd770de959a96d5}{09153}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{09154}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR4\_EXTI14\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{09155}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d829ebf74fc207970f57a960bd8b4a}{09156}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{09157}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR4\_EXTI15\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{09158}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{09163}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{09164}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{09165}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{09166}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{09167}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{09172}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{09173}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{09174}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{09175}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{09176}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{09181}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{09182}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{09183}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{09184}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{09185}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{09190}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{09191}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{09192}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{09193}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{09194}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09196}09196\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_CFGR2\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4feef9521168ee39cd09ca58a2196331}{09197}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_LOCKUP\_LOCK\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9141e55fa60413d8a4b369f90a5135}{09198}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_LOCKUP\_LOCK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_LOCKUP\_LOCK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac939ecc4db525e0d0e1297df2e910aa}{09199}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_LOCKUP\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_LOCKUP\_LOCK\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefacaa72550e2ddb46dcd1c248755a59}{09200}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SRAM\_PARITY\_LOCK\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b60bce6feea83836bc5eaa03f2dd435}{09201}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SRAM\_PARITY\_LOCK\_Msk\ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_SRAM\_PARITY\_LOCK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd7c8b11dd3e92a25e50df694b51c8cb}{09202}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SRAM\_PARITY\_LOCK\ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_SRAM\_PARITY\_LOCK\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde231cf4a4e9e75cf45c6db4cf2e2de}{09203}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVD\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124ff4816088735dbeb78ed1a45f3ea0}{09204}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVD\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PVD\_LOCK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8c73dd43123c5d1802b8f1d1684546}{09205}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVD\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PVD\_LOCK\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5321484b9842de7537bb222aa9ecb0}{09206}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SRAM\_PEF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8a8ebfee1d87fd50b46a4d73511134}{09207}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SRAM\_PEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_SRAM\_PEF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9734fedc677110823d55ce2118d2be}{09208}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SRAM\_PEF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_SRAM\_PEF\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e1419250d7f87bdae8b2a6d91b5e98}{09209}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SRAM\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_SRAM\_PEF\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09211}09211\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09212}09212\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09213}09213\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Timers\ (TIM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09214}09214\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09215}09215\ \textcolor{comment}{/*****************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09216}09216\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdca91d88f73215ab00bc9a84938584}{09217}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{09218}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{09219}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014a0f9d40c6a34b7fdf70bd8908d14d}{09220}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{09221}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_UDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{09222}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68d9cdf8e673e01035272fa228ab239}{09223}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{09224}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_URS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{09225}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cae3644294078a1a12ac19f86ece98e}{09226}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{09227}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_OPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{09228}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161776b682c51f69581800125bf89a48}{09229}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{09230}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{09231}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{09233}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{09234}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{09235}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{09236}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{09237}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517317561e18e823ac75a35ae05b2c29}{09239}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{09240}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_ARPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{09241}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3940e6580a2f924894f6f2f80ca856}{09243}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{09244}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{09245}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{09246}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{09247}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09249}09249\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a631cdfa58f91c731b709e27ee6d0d}{09250}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{09251}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCPC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{09252}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944661589a5e77ab328c5df5569d967a}{09253}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{09254}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{09255}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159a232ac14d50dc779712b5917e2ab5}{09256}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{09257}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{09258}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{09260}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{09261}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{09262}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{09263}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{09264}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{09265}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493bce1bb3c1243de9e4a9069c261e54}{09267}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{09268}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_TI1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{09269}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a3877d7270c1ddf25da016cc40ed21}{09270}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{09271}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{09272}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820e5a3fe5cf4265bc144c8bd697d839}{09273}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{09274}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{09275}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e01ac6a03a0903067f24c11540e2f0}{09276}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{09277}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{09278}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d70395acf83574da7c53ca126bdd4d}{09279}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{09280}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{09281}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56da9ea6f82692b87573a45abab7447}{09282}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{09283}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{09284}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0849600336151b9eb3a0b405913bdd96}{09285}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{09286}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{09287}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab672f9b97f3346360d6d740328a780f7}{09288}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{09289}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{09290}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09292}09292\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_SMCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{09293}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{09294}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{09295}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{09296}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{09297}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{09298}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea721a2c84d19eb7ccb3a75b4262f5e7}{09300}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5453c5f4636105b0f1a6820dd57105}{09301}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_OCCS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985edf03adbe9e706c4d8cf3b311c5e9}{09302}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_OCCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{09304}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{09305}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{09306}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{09307}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{09308}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{09309}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904f429175a5ab1cfb78af1487d8b187}{09311}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{09312}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_MSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{09313}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{09315}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{09316}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{09317}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{09318}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{09319}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{09320}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{09321}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f059d7026ed8c8b644ec62d416323b}{09323}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{09324}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{09325}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{09326}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{09327}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef2d4adcfd438a4d19ea54ef7031ed0}{09329}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{09330}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ECE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{09331}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5b5864ba9fe393be0bcd168e3cf439}{09332}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{09333}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{09334}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09336}09336\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DIER\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177019595c3a462255e7ea4a64cde2a6}{09337}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{09338}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{09339}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca1de767246ce92802bca84ae436364}{09340}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{09341}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{09342}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dcc06e124f3980a1d8a949787acc90}{09343}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{09344}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{09345}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a26f9fd83be5be909cdbbf59fb138d}{09346}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{09347}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{09348}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98032297756f6e341f92fa243278e98}{09349}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{09350}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{09351}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f87983f6cb8450b975286079c19ff29}{09352}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{09353}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{09354}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa348f21e19ac18be00577cc2844941d6}{09355}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{09356}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{09357}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f1acf20b177e729494b03d389fc879}{09358}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{09359}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_BIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{09360}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5078f4d6a9f542a502194cd1499f90a3}{09361}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{09362}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{09363}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a2b408f82591fcffc36fb1b71e0ee4}{09364}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{09365}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{09366}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga567e807487bdcf4d7db0c50c02154420}{09367}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{09368}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{09369}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e08651981fedc16b1ed9925c4f84373}{09370}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{09371}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{09372}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c72cedbdd1f3c2390f25bb181b76b39}{09373}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{09374}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{09375}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed}{09376}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{09377}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{09378}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1014527f96f63edc7dfa3b79297557}{09379}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{09380}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{09381}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09383}09383\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ TIM\_SR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558df2cd4bfe780f9381149b4e0eab19}{09384}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{09385}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_UIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{09386}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61c518804171ea0813d7dd5702adde4c}{09387}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{09388}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{09389}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef088105198e8850e542fc8e0fd362ae}{09390}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{09391}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{09392}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d4e629577fc5a15dd907a0a2d6f43a}{09393}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{09394}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{09395}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5a114b99523c3f6766951ab28026f9}{09396}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{09397}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{09398}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa44f0ec2b4134ef80ce28d7a878772af}{09399}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{09400}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_COMIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{09401}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc65e5e222f7625dda796d36e0c0d563}{09402}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{09403}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_TIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{09404}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61bc5fc1383047eb82dd66cb44a52ff3}{09405}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{09406}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_BIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{09407}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3dd0efe5e5b6c21a10091bbb61d2c6}{09408}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{09409}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{09410}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0188211bdf0406c2712d92e7d644c3}{09411}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{09412}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{09413}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131fff23ae52a9ae98267f06f35b9abb}{09414}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{09415}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{09416}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa692368f903e95550c110a8cdbece996}{09417}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{09418}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{09419}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09421}09421\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_EGR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd5b80d699afa003cb407a74dc0593}{09422}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{09423}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_UG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{09424}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee06d20dfa5d132d221a28193dedd211}{09425}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{09426}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC1G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{09427}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49003c85e8c92b159faee96d1c6a8cea}{09428}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{09429}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC2G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{09430}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ffc22a9a37d21364e8023d7eb145}{09431}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{09432}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC3G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{09433}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b4e300af06da863900ba29d894eb26}{09434}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{09435}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC4G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{09436}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga235c6ad9b108e6640f0c3fb7b3b9e278}{09437}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{09438}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_COMG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{09439}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68094deb44a74ef649c243ec840b9a2}{09440}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{09441}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_TG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{09442}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga068531a673c44015bef074e6c926ce77}{09443}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{09444}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_BG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{09445}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09447}09447\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824b80350897e1b65c1b98f1b7e9469}{09448}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{09449}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{09450}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{09451}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{09452}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1}{09454}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{09455}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{09456}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34f1ffb1956f71bb24fb8229d76a6a7}{09457}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{09458}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{09459}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{09461}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{09462}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{09463}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{09464}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{09465}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{09466}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78c5f97f5378df55d6b5bdf60219ecd2}{09468}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{09469}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{09470}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06c5ff5024706a767be3454512401e}{09472}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{09473}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{09474}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{09475}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{09476}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7240668687c24e88a8738b3a84be511}{09478}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{09479}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{09480}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819513a7183766b4427cddfb08413eb7}{09481}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{09482}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{09483}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{09485}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{09486}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{09487}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{09488}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{09489}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{09490}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e30d09989e2a51517b5962e63baf1dd}{09492}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{09493}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{09494}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09496}09496\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09497}09497\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84059edcc2ee8d02b8bc6757b667b47a}{09498}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{09499}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{09500}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{09501}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{09502}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{09504}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{09505}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{09506}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{09507}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{09508}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{09509}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{09510}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb62126e13b62bf9ed83bcb358532b3}{09512}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{09513}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{09514}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{09515}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{09516}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{09518}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{09519}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{09520}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{09521}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{09522}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{09523}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{09524}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09526}09526\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab00cf673f46bb5a112370ff94d5495b}{09527}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{09528}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{09529}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{09530}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{09531}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fada082e0cea460d9722f5dca1fe1a8}{09533}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{09534}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{09535}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebdd2a0a808080fac30e5ee1514f4cf}{09536}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{09537}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{09538}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{09540}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{09541}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{09542}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{09543}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{09544}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{09545}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03695b16c15f57bd329b050603e11ff6}{09547}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{09548}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{09549}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{09551}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{09552}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{09553}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{09554}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{09555}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ec4d183286e02653876ead0a835a09}{09557}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{09558}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{09559}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1271844d8091a2494487cd082a585ca}{09560}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{09561}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{09562}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{09564}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{09565}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{09566}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{09567}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{09568}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{09569}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b06f4781d9ec977f5be9f010ee44b6b}{09571}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{09572}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{09573}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09575}09575\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09576}09576\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae531e77cc77a9a76a0f32074ad371cf2}{09577}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{09578}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{09579}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{09580}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{09581}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{09583}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{09584}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{09585}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{09586}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{09587}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{09588}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{09589}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df596e58e5b71467be3d85988fb302f}{09591}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{09592}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{09593}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{09594}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{09595}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{09597}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{09598}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{09599}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{09600}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{09601}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{09602}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{09603}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09605}09605\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCER\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da61acdf3f1662c2a522820260f0ca1}{09606}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{09607}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{09608}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c77329fadbcb3c84bde50fca4531fb}{09609}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{09610}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{09611}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27744605da2a44ce88bcd692a6dd639}{09612}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{09613}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{09614}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cab7ddc6363d68c881d424dc2f95b3}{09615}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{09616}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{09617}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7e6fef34c0f02a97140620a2429b84}{09618}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{09619}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{09620}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6eed48ffae9d0a886c124b2993b8a9f}{09621}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{09622}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{09623}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a035ed74e6d62a0fcf54bd0b31f785a}{09624}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{09625}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{09626}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de88ef55a7e82a4fe7379a0568da7ab}{09627}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{09628}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{09629}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaee67670829d7a6333cae4b5eada7899}{09630}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{09631}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{09632}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92731a4de3cb45962bfc34f3986a3bb}{09633}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{09634}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{09635}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4ec9ec3d3f6b778c7750f4861de8dc}{09636}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{09637}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{09638}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc4768173a56472e6f19ca49bb229e6a}{09639}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{09640}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{09641}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4f1890df26547229ce711eed7a30c3}{09642}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{09643}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{09644}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b16bb9029a386a09ca24796a74f7fa8}{09645}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{09646}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{09647}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451b690ca839a363b6b911bcacafffb4}{09648}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{09649}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{09650}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09652}09652\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CNT\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf110ca46cc8cf7b55f63cafa563073b2}{09653}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{09654}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CNT\_CNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{09655}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09657}09657\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_PSC\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11163ae1ef14d3e7a1f047c40a501f4}{09658}}\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{09659}}\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_PSC\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{09660}}\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09662}09662\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_ARR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8430ae919aa2e98c8a4cb32049ae5c3b}{09663}}\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{09664}}\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_ARR\_ARR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{09665}}\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09667}09667\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_RCR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab062a3ee5ed93cef0fd1de937719fe5c}{09668}}\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{09669}}\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ TIM\_RCR\_REP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{09670}}\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09672}09672\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815f704b96c35f8f2b4a9160913e36f6}{09673}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{09674}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR1\_CCR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{09675}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09677}09677\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f43b4f1a39a8ff5124a31e2e37efbf}{09678}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{09679}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR2\_CCR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{09680}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09682}09682\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR3\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a2438c905cf2e7f0c15b06090be697}{09683}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{09684}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR3\_CCR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{09685}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09687}09687\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR4\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812691bb8cabc5eef6093926c6afb0fa}{09688}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{09689}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR4\_CCR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{09690}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09692}09692\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_BDTR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{09693}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{09694}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{09695}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{09696}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{09697}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{09698}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{09699}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{09700}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{09701}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{09702}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{09703}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810028fd9aba73ee3b92d59017cb8d}{09705}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{09706}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{09707}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{09708}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{09709}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508a8d8aea6def7bd3dd689ff5f47312}{09711}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{09712}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{09713}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5738bf6a27c598bc93b37db41f1a21c1}{09714}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{09715}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{09716}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27bff46bd1b077d0a152e4600397f98d}{09717}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{09718}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{09719}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42525a0a24fac15595720c1ef01d57a}{09720}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{09721}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{09722}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c59af6d6570d3f4c7bff1efcde8fd5a}{09723}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{09724}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_AOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{09725}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1874eb52559400db69885a6dee768c4}{09726}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{09727}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_MOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{09728}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09730}09730\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DCR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{09731}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{09732}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{09733}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{09734}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{09735}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{09736}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{09737}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{09738}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{09740}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{09741}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{09742}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{09743}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{09744}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{09745}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{09746}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{09747}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09749}09749\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DMAR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404a796ef83390218d4aed467f779ca0}{09750}}\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{09751}}\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_DMAR\_DMAB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{09752}}\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09754}09754\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM14\_OR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4003f1faad8a6093019be59a21a50cbf}{09755}}\ \textcolor{preprocessor}{\#define\ TIM14\_OR\_TI1\_RMP\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c53b500c35df84004fda1864c26b0ed}{09756}}\ \textcolor{preprocessor}{\#define\ TIM14\_OR\_TI1\_RMP\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM14\_OR\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c00ee5f19b05fe995bf742ee5f8cad}{09757}}\ \textcolor{preprocessor}{\#define\ TIM14\_OR\_TI1\_RMP\ \ \ \ \ \ \ \ \ \ TIM14\_OR\_TI1\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d96e36ed461e986b7aa037581d9d38}{09758}}\ \textcolor{preprocessor}{\#define\ TIM14\_OR\_TI1\_RMP\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM14\_OR\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4892ff651a1434afb1981b9d032d8672}{09759}}\ \textcolor{preprocessor}{\#define\ TIM14\_OR\_TI1\_RMP\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM14\_OR\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09761}09761\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09762}09762\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09763}09763\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Touch\ Sensing\ Controller\ (TSC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09764}09764\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09765}09765\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09766}09766\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TSC\_CR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf700d9e0c196aa2c31c16219064cc576}{09767}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_TSCE\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ebc5401dd0ab889aad87262c7368af}{09768}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_TSCE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_CR\_TSCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bed81b0f4bfd6fc705bfd0fcf1b97a}{09769}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_TSCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_TSCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7e1b2df8333d014097fe3f0944a318}{09770}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_START\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6e0b8351215ade6a39b8c98df53d65}{09771}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_START\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_CR\_START\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07da87c403a4cbafed1f4755a8fde2d}{09772}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_START\ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65c820c3226ddd16e0f2e5b27bc38a7}{09773}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_AM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a599fd210bd35a872234ced0f59b3}{09774}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_AM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_CR\_AM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade0929fc68617e66ccbfacd72dedcf06}{09775}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_AM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_AM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf57436b2aba076785f04df45209bde8c}{09776}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SYNCPOL\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7124e0a0d6e40193ee2700105cbf16e}{09777}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SYNCPOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_CR\_SYNCPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66cc52adb88fc4b2ce69ad94c3a5c9ad}{09778}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SYNCPOL\ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_SYNCPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6548abe96cbe1bb410a8e7e58fe06252}{09779}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_IODEF\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4eb9a941c8bac7df95f1571a511b02d}{09780}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_IODEF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_CR\_IODEF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44583200695245ec9b9ae0ee6a09f3fb}{09781}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_IODEF\ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_IODEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872a4effd720065e9d5fd4336f64d86a}{09783}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_MCV\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17037b85b2ee0c7216d128214aaaa927}{09784}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_MCV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TSC\_CR\_MCV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb47d1e1d755553b5c7eb90339a4aea0}{09785}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_MCV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_MCV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35e6d62c7af6a159fcc04a7a524eff5}{09786}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_MCV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_CR\_MCV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95311743cb5fe9d1037f57edc3666548}{09787}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_MCV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TSC\_CR\_MCV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb9a6d5a4a9e02bf3a0ec1af61249e49}{09788}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_MCV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TSC\_CR\_MCV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638e3c0307d74f7fdf68a4c6cad4afd4}{09790}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_PGPSC\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884d91b2f01e1f5db927d9f0c8ee1e8a}{09791}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_PGPSC\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TSC\_CR\_PGPSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47718eaf04b8c134760ff95b3b1a2b7}{09792}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_PGPSC\ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_PGPSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce4a4a0c8479093ee5022b4b9b9956e}{09793}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_PGPSC\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_CR\_PGPSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e2bfd176fe1ca0ed654bf31abac178}{09794}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_PGPSC\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TSC\_CR\_PGPSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef6afc810b582aee3a1c03afdf4e35c}{09795}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_PGPSC\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TSC\_CR\_PGPSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253afb945f20c58b2cb180201af9ce5a}{09797}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSPSC\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7cedba08dcd1e814f2cb2c24fcc5ca}{09798}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSPSC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_CR\_SSPSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa60ca84f13e44db29bcf1770e6973ca}{09799}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSPSC\ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_SSPSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d23c6c46a05baf2a0794cadc8e1b0c}{09800}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSE\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f37283d55c905486044b979105ae678}{09801}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_CR\_SSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40821762cfb92e9fbfc34d327df79339}{09802}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_SSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4228ef6c8b0d9099e070266cdf91822}{09804}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSD\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33c61f8a72a7f2c18beb991bb1c6a5ee}{09805}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ TSC\_CR\_SSD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga179977791be9b9b3678d4a018af6a2f4}{09806}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_SSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad25247bd394b2751fa11f7295ab83d10}{09807}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TSC\_CR\_SSD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82bafb551613ef3b76c1bc6faa175115}{09808}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TSC\_CR\_SSD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1017ff4525ec7572ca65a1a15e424990}{09809}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSD\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TSC\_CR\_SSD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0829fda8f696eb7a83436b0381b553}{09810}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSD\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TSC\_CR\_SSD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be757bc87141e2119bc288de6f3c5ad}{09811}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSD\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TSC\_CR\_SSD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace3c89d8a1a5ce9cbf24077f0d3ea6d6}{09812}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSD\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ TSC\_CR\_SSD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02e21a182ce6bf1dfb8b8518df57a70f}{09813}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_SSD\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ TSC\_CR\_SSD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148d20ddcdb19610a5526c657d42c993}{09815}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPL\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed93043587a900045f03dc7bdb9f100}{09816}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPL\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TSC\_CR\_CTPL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae51200f6ae20bcbd7032e5b574c272e3}{09817}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPL\ \ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_CTPL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6515fc3649f7e277293ef57a0cf05665}{09818}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_CR\_CTPL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca1c175c904cf2b969bf9d913028361}{09819}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TSC\_CR\_CTPL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5fd1edf6e4e89ca7685ea17e12f4c8}{09820}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPL\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TSC\_CR\_CTPL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fc9b3da235645afd2122f7aa6ca80c}{09821}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPL\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TSC\_CR\_CTPL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1241241049f4ad19d5582ce3dc5de3}{09823}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPH\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26ab445a22524376d13f0ad96d84d54}{09824}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPH\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TSC\_CR\_CTPH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205e829691df257eac92cfcbd52a9234}{09825}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPH\ \ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_CTPH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd9e63fcd48bc9a5452938602b038d0}{09826}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPH\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_CR\_CTPH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25fdddd3bc31aae8a89e5f368a90d2ab}{09827}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPH\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TSC\_CR\_CTPH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c4a6e9a1e320d513b6f790748dda426}{09828}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPH\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TSC\_CR\_CTPH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5145023ed1e724732390a6019ee10f96}{09829}}\ \textcolor{preprocessor}{\#define\ TSC\_CR\_CTPH\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TSC\_CR\_CTPH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09831}09831\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TSC\_IER\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48906560597e99cf4d0a0a80591bb8fc}{09832}}\ \textcolor{preprocessor}{\#define\ TSC\_IER\_EOAIE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea4bc66a6198df2ea536b5cf9f887cb7}{09833}}\ \textcolor{preprocessor}{\#define\ TSC\_IER\_EOAIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IER\_EOAIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18609c2bd9f0722e09b7c2a2feb36b98}{09834}}\ \textcolor{preprocessor}{\#define\ TSC\_IER\_EOAIE\ \ \ \ \ \ \ \ \ \ \ \ TSC\_IER\_EOAIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad04b09cbc975612b90fdec93b47ce90b}{09835}}\ \textcolor{preprocessor}{\#define\ TSC\_IER\_MCEIE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a346fba7028395529a2b6b401f3f3b}{09836}}\ \textcolor{preprocessor}{\#define\ TSC\_IER\_MCEIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IER\_MCEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41bcb05f4f38c3cc3ee256d70962b503}{09837}}\ \textcolor{preprocessor}{\#define\ TSC\_IER\_MCEIE\ \ \ \ \ \ \ \ \ \ \ \ TSC\_IER\_MCEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09839}09839\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TSC\_ICR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb4336d88540410c11b7fdcd8e2f587}{09840}}\ \textcolor{preprocessor}{\#define\ TSC\_ICR\_EOAIC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a0614611c87dd6635cae48e2000acc}{09841}}\ \textcolor{preprocessor}{\#define\ TSC\_ICR\_EOAIC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_ICR\_EOAIC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740bad54c77081c9a7bef94b59275dfb}{09842}}\ \textcolor{preprocessor}{\#define\ TSC\_ICR\_EOAIC\ \ \ \ \ \ \ \ \ \ \ \ TSC\_ICR\_EOAIC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb96ca5e5b2e1de0a09881ccf6ad261}{09843}}\ \textcolor{preprocessor}{\#define\ TSC\_ICR\_MCEIC\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeb228f0002927a29b0abb8a88569f01}{09844}}\ \textcolor{preprocessor}{\#define\ TSC\_ICR\_MCEIC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_ICR\_MCEIC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68531ebddec02a9850d537e3b301a245}{09845}}\ \textcolor{preprocessor}{\#define\ TSC\_ICR\_MCEIC\ \ \ \ \ \ \ \ \ \ \ \ TSC\_ICR\_MCEIC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09847}09847\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TSC\_ISR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4088dbddfc293f3c38dd19eb2a9ab7}{09848}}\ \textcolor{preprocessor}{\#define\ TSC\_ISR\_EOAF\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab62167d0e5acdc7187f94ef017fbf984}{09849}}\ \textcolor{preprocessor}{\#define\ TSC\_ISR\_EOAF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_ISR\_EOAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af41466f8ec826c6d53585d7e406c94}{09850}}\ \textcolor{preprocessor}{\#define\ TSC\_ISR\_EOAF\ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_ISR\_EOAF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88708505240f39c495e0ebe8e0b19cf9}{09851}}\ \textcolor{preprocessor}{\#define\ TSC\_ISR\_MCEF\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949e9e2ce80648d5c80ca97ff62f9f8a}{09852}}\ \textcolor{preprocessor}{\#define\ TSC\_ISR\_MCEF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_ISR\_MCEF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08fce3de6964b2b9701254ceb90a0c9f}{09853}}\ \textcolor{preprocessor}{\#define\ TSC\_ISR\_MCEF\ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_ISR\_MCEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09855}09855\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TSC\_IOHCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga498a458b999e6d3a19ffe54895b06bc3}{09856}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G1\_IO1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad914ae8c873cbd6c90a0f85badf108ea}{09857}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G1\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G1\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25cc0d8b7f3e595bac13268e5e25fc8}{09858}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G1\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G1\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac17e740b11b58609c1ba150b328e9c5e}{09859}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G1\_IO2\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962c5fc27318f21d7b4dba7b4797f204}{09860}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G1\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G1\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4147c9618c6eead6c51b414e94ba7da}{09861}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G1\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G1\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17ce63849264828f2ed844f61fb338d0}{09862}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G1\_IO3\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543fd3a284d83450f2a4ac03d83e2ef2}{09863}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G1\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G1\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8f0d29b3ef4e73ac8b2ea96f32d8cd}{09864}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G1\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G1\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12241fab44a385affa6ab4012aae89a2}{09865}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G1\_IO4\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85db0d34a6e1784899b5f503fa447137}{09866}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G1\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G1\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48705b45ecd5fafb8ab7dc71f2da1d5d}{09867}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G1\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G1\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39a4d8ddc128100e8a0c0dcb53909b5}{09868}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G2\_IO1\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0368c722120c5fe9bc867c44770dec4}{09869}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G2\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G2\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8681571606b6796f2cd981635559c56}{09870}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G2\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G2\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeae7d833ff8f6c090b82b468ea049d1}{09871}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G2\_IO2\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71624ed452582a6a4dcdfa27b6e3c10c}{09872}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G2\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G2\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904f727450371d79dd8ac2fd60b56511}{09873}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G2\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G2\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7896ac6fc78c22c08c3ffb0f3c5f8c2}{09874}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G2\_IO3\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6111248a0a3e123059ff72f5ccf7e7aa}{09875}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G2\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G2\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5d1e914479c16db0ded6f6bce8459a}{09876}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G2\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G2\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972e3adb31ae7ed65b410a1f45db473d}{09877}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G2\_IO4\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa851496c60c087f91b6bad50d54ed10}{09878}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G2\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G2\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d7880ae8eb9e743e428b6581fc30cf}{09879}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G2\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G2\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b7a39794c03d026df7bea499dbaf33}{09880}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G3\_IO1\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga927fc99e1f7ec64e993ae4bfc9fedc31}{09881}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G3\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G3\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e4c08dcf346ac63a2eb8c9116b0e75}{09882}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G3\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G3\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50f71bf392857d84c2841087ce972f23}{09883}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G3\_IO2\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94a2279022d718d948cadd9b3384cd27}{09884}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G3\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G3\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88991f11f855f6ccfdb134f00dede16}{09885}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G3\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G3\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b93ab82db0c944ede6a7f864ea9793}{09886}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G3\_IO3\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0de3cc891b5799e27b8c78371a9d9bbd}{09887}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G3\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G3\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1551f1d9718e48deb700eb4e37f41302}{09888}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G3\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G3\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6461a65b1eba1937784d95672dbad22b}{09889}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G3\_IO4\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2860b6a0748e9c0a9c8c3be4131afe4}{09890}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G3\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G3\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f2ba2e5bb73229545925d8be8e2ba16}{09891}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G3\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G3\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff58b95386046582573328abde19e7d5}{09892}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G4\_IO1\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f0e106831adfd4d26be14e2fcc27f16}{09893}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G4\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G4\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5995a7a9bb38ddd5c2bd187b9f503c9f}{09894}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G4\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G4\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e4a6a6b20bf5c96ad4fbec4a7f38c7}{09895}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G4\_IO2\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ab26ba1317a9233421d5bbbc98c65f}{09896}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G4\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G4\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d7e1dbd9de1e8bdce07927851a7a72}{09897}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G4\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G4\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f16b92d4eb7a1ce41ffef4d5eaa53f2}{09898}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G4\_IO3\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d02a4a8239e984257fad85122f8861}{09899}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G4\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G4\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed99725c69d270e2d63070cffc882e33}{09900}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G4\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G4\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9446ffa2858d9620769292b4070b7e}{09901}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G4\_IO4\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679df472f64e3b84144510c54a6c3488}{09902}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G4\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G4\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47234ba070241ad44d8220e88df6b3f8}{09903}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G4\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G4\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386ee9dadd93dc662d21b3a32134a046}{09904}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G5\_IO1\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eb8a1ef32f3880fdfa7ad9bbacb8c85}{09905}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G5\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G5\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590a418cdb27fd02a4cf121e42e569b2}{09906}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G5\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G5\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce791c42ec8868681231eab7fad93fb}{09907}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G5\_IO2\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0945252a4ad54fc2e45c265552f23b1}{09908}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G5\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G5\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade99d60646e3fa1517f799052a6cd5a6}{09909}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G5\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G5\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546f450f10be9f449cca36b5f81e68cd}{09910}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G5\_IO3\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8584b8f434a451d286bfc57a580cfa}{09911}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G5\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G5\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da7c42861ebff9f1368ce0b891cc0aa}{09912}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G5\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G5\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4444bf0f6a644c1bb24d670467b92}{09913}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G5\_IO4\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2e5851c2873baacdbcc9465e1b143d}{09914}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G5\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G5\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa38dc0c9e4de280da91030e4546e04bb}{09915}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G5\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G5\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a0b5a4ac4edc925725de8031fb718d}{09916}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G6\_IO1\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea8df44aad235a3e11d1bb0e79e7892}{09917}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G6\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G6\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5e8601c2751fbfbcb9d09b4e4e3d6f}{09918}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G6\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G6\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38c4894931f6ef9a67a49d354383bc1}{09919}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G6\_IO2\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1094f1f19f0e74bd6fde2d84a0eba4ae}{09920}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G6\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G6\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6994edd44c8466c73563ebcecd3c9ab9}{09921}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G6\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G6\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a310964f46da42eecccecb03b33f24}{09922}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G6\_IO3\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80b053bb58ca972fb4895848218a36a}{09923}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G6\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G6\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508bd77407f2294acef566ec79680f24}{09924}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G6\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G6\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37194872e8a9eb9796e6f7c30b85d1c}{09925}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G6\_IO4\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae376d64e0cc9cde21f51f9364b1f558d}{09926}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G6\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G6\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2dfee7d77600fda369e454119851b7}{09927}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G6\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G6\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc8bec3db2b5cc38dcb3ca6d82e5fa67}{09928}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G7\_IO1\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fce707381e8493dabfd6ad661bb4e87}{09929}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G7\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G7\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga084806ce2eeaea2e540a8f8eff7359e8}{09930}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G7\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G7\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d9cfe0b5e73b2ab412a30d74328efc}{09931}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G7\_IO2\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga961f8fbdbcdf9b5294126cc65d4fbde8}{09932}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G7\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G7\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904ec89e24c54b8899aa2578c38580ce}{09933}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G7\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G7\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac89dd6b2ad154a9d640d0b992c7a92a4}{09934}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G7\_IO3\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1fabb7ba13605e56c89ad0bbabef4c}{09935}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G7\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G7\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837cd46add4c630f7d1d335564ecd41c}{09936}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G7\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G7\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518e68100d26f1308a46b6fcd4d6bac8}{09937}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G7\_IO4\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6470cae5e195d31f1519c59c8903df2c}{09938}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G7\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G7\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482cd03a685f379cc1b748f7684ce395}{09939}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G7\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G7\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df3b2e76e05f06f0db4e559ca4cc68d}{09940}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G8\_IO1\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c0ab1f7e0f8078c6e7550d4e51892f8}{09941}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G8\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G8\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93a44c09f3355e4940679eb7c80a068}{09942}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G8\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G8\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0814f5daa4b6901f587099e2d7938ee}{09943}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G8\_IO2\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9da218e2e8f46e887e3894483df4626}{09944}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G8\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G8\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172a21291f2b7b2de95004008721f646}{09945}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G8\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G8\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbeeaff070be13ac1b5f7c4b9fd35746}{09946}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G8\_IO3\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d0ae7ad8bd6fb3dfa10354fc2964c3}{09947}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G8\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G8\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa845a5999eb2ede81a9d5c469a05c1}{09948}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G8\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G8\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab56ec9758db4c34dce637fe5a0522c8e}{09949}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G8\_IO4\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e81f525f7d6dbdb4ed7c5e1ca097a3}{09950}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G8\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOHCR\_G8\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c4a0f449241d88969d59660bbbdac8c}{09951}}\ \textcolor{preprocessor}{\#define\ TSC\_IOHCR\_G8\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOHCR\_G8\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09953}09953\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TSC\_IOASCR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeafbea410bd3f8cccfd71c96e243108}{09954}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G1\_IO1\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa09269d702707c666f40524b19a623e}{09955}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G1\_IO1\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G1\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd82b6899411d6e78512ed519d2c9a7f}{09956}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G1\_IO1\ \ \ \ \ \ \ \ TSC\_IOASCR\_G1\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c64eae5c7b8de3eb8f7304fefa4dbc7}{09957}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G1\_IO2\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2d48bcbf7960828fa3e9d5f1c4b455}{09958}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G1\_IO2\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G1\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fefef6a55f39aa48067a1c2524b4a86}{09959}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G1\_IO2\ \ \ \ \ \ \ \ TSC\_IOASCR\_G1\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687219c707e15a0cd9c1f26268e7b803}{09960}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G1\_IO3\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0262b0da8982b3b6d7bf848435f7c664}{09961}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G1\_IO3\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G1\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8ed0949d6947d14af3673b8df8bbed}{09962}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G1\_IO3\ \ \ \ \ \ \ \ TSC\_IOASCR\_G1\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a97641c7751fe975543c3cc05e60af}{09963}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G1\_IO4\_Pos\ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbe0176b1fedd1f4011715241f5ace0}{09964}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G1\_IO4\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G1\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315b64a0b36129c0af07aac7d9a074a1}{09965}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G1\_IO4\ \ \ \ \ \ \ \ TSC\_IOASCR\_G1\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab198173d7c1764c85b6d4dfc84be3a23}{09966}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G2\_IO1\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16591b29fba47053d84879f23cef06b}{09967}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G2\_IO1\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G2\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc19a5bdb29490db6f0eb58e38b7e4e}{09968}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G2\_IO1\ \ \ \ \ \ \ \ TSC\_IOASCR\_G2\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87363451b58d0310d827f635de557bb}{09969}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G2\_IO2\_Pos\ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95cedbb5829e94fa393ce715100ed562}{09970}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G2\_IO2\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G2\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e85f60dd56c94d292afe16e94f5c1f}{09971}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G2\_IO2\ \ \ \ \ \ \ \ TSC\_IOASCR\_G2\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca037b646cac50b9b6c33233ce99907d}{09972}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G2\_IO3\_Pos\ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ccee997f10fd98f9ce395c923fb7030}{09973}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G2\_IO3\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G2\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8228c36e743309c19108ec1acd6fa2b}{09974}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G2\_IO3\ \ \ \ \ \ \ \ TSC\_IOASCR\_G2\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1efbe57402f6dfc4bc3515ca207b7290}{09975}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G2\_IO4\_Pos\ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e64760d4ef874523278d5d4005c7769}{09976}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G2\_IO4\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G2\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a8d38ca46cc18da31ab4251d9600a56}{09977}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G2\_IO4\ \ \ \ \ \ \ \ TSC\_IOASCR\_G2\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06487e95b061ec4548fcb714700e6cb0}{09978}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G3\_IO1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f4ffe36024fbdf67d00cae9777047e}{09979}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G3\_IO1\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G3\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee85c71c1ab007caab03b89054d905e7}{09980}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G3\_IO1\ \ \ \ \ \ \ \ TSC\_IOASCR\_G3\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a19b5efcc3a4e123cf0a0bd82c605e0}{09981}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G3\_IO2\_Pos\ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b6b678df5149bb89686879263e65db}{09982}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G3\_IO2\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G3\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dabef88c6eefffbfe230d2af841ab1a}{09983}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G3\_IO2\ \ \ \ \ \ \ \ TSC\_IOASCR\_G3\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b2eebec946923ceb9829aabc5cf80b}{09984}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G3\_IO3\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b2d8586f095e4cc5792b56045475311}{09985}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G3\_IO3\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G3\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9bcda9c707d944ae3bc69ff990e0c1}{09986}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G3\_IO3\ \ \ \ \ \ \ \ TSC\_IOASCR\_G3\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3bea03ec7d9a8b542ddbb072d68663f}{09987}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G3\_IO4\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa87ca7670a4709954c37a71b02b68975}{09988}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G3\_IO4\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G3\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b9496dae3ecdea0127cc48ca1f3b9bc}{09989}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G3\_IO4\ \ \ \ \ \ \ \ TSC\_IOASCR\_G3\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f2ba9733fd039d6cb1702e43385bc63}{09990}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G4\_IO1\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga401dcce908c8dd2e3e782f8e9cffbfb6}{09991}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G4\_IO1\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G4\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf630bc82f376391d7846b34d280abc94}{09992}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G4\_IO1\ \ \ \ \ \ \ \ TSC\_IOASCR\_G4\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc3402ca4922f8e7b9bee729872ab1e0}{09993}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G4\_IO2\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0c507ef19330f9cf31b0a5025132d2}{09994}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G4\_IO2\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G4\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac784e0da3d24f283c2d466c1ac100ac7}{09995}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G4\_IO2\ \ \ \ \ \ \ \ TSC\_IOASCR\_G4\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37c00369e96d872958e0adecbc75f250}{09996}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G4\_IO3\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e69bb653b51d1861578ba8c73a95b9}{09997}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G4\_IO3\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G4\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43060d8fa5382ba390da40a1386b93ff}{09998}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G4\_IO3\ \ \ \ \ \ \ \ TSC\_IOASCR\_G4\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l09999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e2f9f120bed2b093a769673833b0cac}{09999}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G4\_IO4\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c17e45ef43f63f08bcf41492c70210}{10000}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G4\_IO4\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G4\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd55955f843445f11d1c7d75c024ddaf}{10001}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G4\_IO4\ \ \ \ \ \ \ \ TSC\_IOASCR\_G4\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43e0ff23ee9667b6ccdd777bdfd0ebf}{10002}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G5\_IO1\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad34a714d41af8b7cdc4ec7d5773f246}{10003}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G5\_IO1\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G5\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea67e6299dd4afdd1fbddfb9e810400b}{10004}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G5\_IO1\ \ \ \ \ \ \ \ TSC\_IOASCR\_G5\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9545d79a352548dc05cfac88dffef98d}{10005}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G5\_IO2\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3762f9820146f0f36a8e513e33f7efd}{10006}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G5\_IO2\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G5\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac473ea3827fd3b8be7f680e2312c2c7b}{10007}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G5\_IO2\ \ \ \ \ \ \ \ TSC\_IOASCR\_G5\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ced670a307f143c078350f74338c445}{10008}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G5\_IO3\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d35a0a520577e30094465abae4821fd}{10009}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G5\_IO3\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G5\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ead086568ecc51e20d0b7b1854e1cbe}{10010}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G5\_IO3\ \ \ \ \ \ \ \ TSC\_IOASCR\_G5\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4429aa3cdb894e64722d7a29a83fc990}{10011}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G5\_IO4\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbbc7d3ac2bf5ccd39fb67376d15ce3b}{10012}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G5\_IO4\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G5\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712c84f43d1f00a89d3a351142588cb}{10013}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G5\_IO4\ \ \ \ \ \ \ \ TSC\_IOASCR\_G5\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga961ddb6315c7f591673955a3a38c42e5}{10014}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G6\_IO1\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aed3c04dc60408ca9b1654ca7df9bfc}{10015}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G6\_IO1\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G6\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57e0cb1a489a65adcece563c1b2b657}{10016}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G6\_IO1\ \ \ \ \ \ \ \ TSC\_IOASCR\_G6\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac433725129e5d718a3714dc45cf5faa2}{10017}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G6\_IO2\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b7565f413adf8873d3d1c6585c8e75}{10018}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G6\_IO2\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G6\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486fc83799f0b599a86535ac648f1966}{10019}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G6\_IO2\ \ \ \ \ \ \ \ TSC\_IOASCR\_G6\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48c7b56a3cfa7655b8b3760e85b93e3f}{10020}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G6\_IO3\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad396c410ad97506ad10e5758b0fd7211}{10021}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G6\_IO3\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G6\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13390ab79e7b1b53019e41476648a6cb}{10022}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G6\_IO3\ \ \ \ \ \ \ \ TSC\_IOASCR\_G6\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga046fbdd7aa63b5df7a6cd68e9b881ed5}{10023}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G6\_IO4\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67124969348e0d0f75f4c737cc7043e}{10024}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G6\_IO4\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G6\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc48485735d1d84555a9b0f9a2bbf63c}{10025}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G6\_IO4\ \ \ \ \ \ \ \ TSC\_IOASCR\_G6\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3cd02e83651a59f83118e773d8b1a5}{10026}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G7\_IO1\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139f7858e8d4530a951a83ea11ed0216}{10027}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G7\_IO1\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G7\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafa6583c19f4cccd7408c0640d9a527b}{10028}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G7\_IO1\ \ \ \ \ \ \ \ TSC\_IOASCR\_G7\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7195c95b53f9b5f8dc118d3ddbd397c5}{10029}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G7\_IO2\_Pos\ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f1279e16bcf3017f87fed1cf121480}{10030}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G7\_IO2\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G7\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f18b8a1325536d2a6b6d4419201a88d}{10031}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G7\_IO2\ \ \ \ \ \ \ \ TSC\_IOASCR\_G7\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f1d62df899f8004873076900eb1015}{10032}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G7\_IO3\_Pos\ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde272e6f06a5b19c7ec89d7e1ad912b}{10033}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G7\_IO3\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G7\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b2a03cdd4a4e1c9698d6b8269c9b0e}{10034}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G7\_IO3\ \ \ \ \ \ \ \ TSC\_IOASCR\_G7\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2903e2f369136d878ff301c8a49ef42f}{10035}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G7\_IO4\_Pos\ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f57b238fbda53139212d5abf1021b1}{10036}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G7\_IO4\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G7\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc37ecf4d213bfe1e6a7eadad1ef712e}{10037}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G7\_IO4\ \ \ \ \ \ \ \ TSC\_IOASCR\_G7\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336c7ca56104aec5dff932b916df5f2c}{10038}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G8\_IO1\_Pos\ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga683c3aa8078685026f6e1ea60842056b}{10039}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G8\_IO1\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G8\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bcfcacd23e4066b94e96123dfe3550f}{10040}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G8\_IO1\ \ \ \ \ \ \ \ TSC\_IOASCR\_G8\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d07920665adccf67a3b251c10f7ff61}{10041}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G8\_IO2\_Pos\ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aba7a06cc8e84782422517cf6224619}{10042}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G8\_IO2\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G8\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf488334e8d87ba645f797bcf0f52387b}{10043}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G8\_IO2\ \ \ \ \ \ \ \ TSC\_IOASCR\_G8\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90351592cbeeba4acf489929429f7ad2}{10044}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G8\_IO3\_Pos\ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57559d29e05611e3bb967a2846efcf75}{10045}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G8\_IO3\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G8\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe93979868348844bde9664877060414}{10046}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G8\_IO3\ \ \ \ \ \ \ \ TSC\_IOASCR\_G8\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae117adb53c73d98f7a1a02a137bde1f1}{10047}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G8\_IO4\_Pos\ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73fadd629ba04109a01bbc9f796cf02}{10048}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G8\_IO4\_Msk\ \ \ \ (0x1UL\ <<\ TSC\_IOASCR\_G8\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab85fdad743c240d1d8d0baaaec875298}{10049}}\ \textcolor{preprocessor}{\#define\ TSC\_IOASCR\_G8\_IO4\ \ \ \ \ \ \ \ TSC\_IOASCR\_G8\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10051}10051\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TSC\_IOSCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0933864f319ec8af3793f310a623eeb2}{10052}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G1\_IO1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff8fe8f8e9a66ca9672b87620c936}{10053}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G1\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G1\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7c90514a2b21ef121eb157ee318ba9}{10054}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G1\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G1\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b098ab964e408786c87b3a1cc7eb117}{10055}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G1\_IO2\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a2f13637fb1b60c88339cff4b6846d}{10056}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G1\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G1\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07a670311bcc0188d80a2836eb58a573}{10057}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G1\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G1\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6691f95a3c0c106316bde88b3bc1b241}{10058}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G1\_IO3\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c13e0a928b3bfb225c632c83df17fa}{10059}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G1\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G1\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ccc80420fa141c83253ec8d0d5d8c75}{10060}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G1\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G1\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed723c350d2860393f212a02f8377a24}{10061}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G1\_IO4\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f79d7e177e5ef12b9b24cffdff837a8}{10062}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G1\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G1\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d7a5de5458401ef7f637ac791bd03e}{10063}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G1\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G1\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63b6f87c0f3ac575404c82fbb4b51f3}{10064}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G2\_IO1\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50cd2e2ec9e78afcccc386072f3c659a}{10065}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G2\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G2\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2642e94fd0535556cb1214b25ab54e82}{10066}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G2\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G2\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33870634d0891daefe4dbc5fe550dddc}{10067}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G2\_IO2\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04885cf284fad1f9af14eb4a49820b4}{10068}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G2\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G2\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7fdcf0810e671eae57b7fa808bb1e1}{10069}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G2\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G2\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4ecb71bcb1f84462875221472874852}{10070}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G2\_IO3\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40f5012709a3535f8a581d1c8397554}{10071}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G2\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G2\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d07ef55b7a38154430c79df3792ef85}{10072}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G2\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G2\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab84e1956cdb94adce9678364d102bf51}{10073}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G2\_IO4\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7955bcf502358391fed1d90388e26b1}{10074}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G2\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G2\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5701fea4de413a0446bb50299db78e}{10075}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G2\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G2\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4604a600fc72342d51376b9f9372a84}{10076}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G3\_IO1\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e31b548e3d044006179b16761e9292}{10077}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G3\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G3\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd5b56543201db684a3c3cf840fe9b4}{10078}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G3\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G3\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda8a09fe020d87b8f811ab418da4f7c}{10079}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G3\_IO2\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98e962b11b5b11e8bf38028a95af823}{10080}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G3\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G3\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521dd998ded4c56b5ae57a3bc7a73969}{10081}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G3\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G3\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b54f43508e2797fa011951e9d1bc81c}{10082}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G3\_IO3\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f29c92008db0f471237c00c1e2d2d85}{10083}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G3\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G3\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42558ab59e1d8fe5b95d9c9d608926e8}{10084}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G3\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G3\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b62056310eb9cb7f560fb4645e76c9}{10085}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G3\_IO4\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a444353be81a4b2b7510f44be736fca}{10086}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G3\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G3\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd6be0181629a724bcd0ff9927ef3d8}{10087}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G3\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G3\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5456d1ea1fa5288e72759991f3313b61}{10088}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G4\_IO1\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe02bf1d436cd1b3a80ea7eaa3cd2c1}{10089}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G4\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G4\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f14899ff5b049f17080ab4ad73a78e}{10090}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G4\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G4\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53de385108f24a26b2fc884f718d52b3}{10091}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G4\_IO2\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30bb5c84572928683b1e3726645a47bf}{10092}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G4\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G4\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edd6df22a62893fd06d623eed97818f}{10093}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G4\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G4\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bdece00404661f0dff3822bf31691c4}{10094}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G4\_IO3\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52af0e483b4c0f16ebd978762f359c79}{10095}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G4\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G4\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce6cc8fb0bbfe02e85987ddf5fa5621}{10096}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G4\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G4\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76e0a186d3d800557655b0453ca29ef}{10097}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G4\_IO4\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada625217dddcaaa2cbbd23fb0be80a4d}{10098}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G4\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G4\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f71a21108c7bdf517abe879ef990cd}{10099}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G4\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G4\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0986b78f64dfc34c478b1b597f244f5a}{10100}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G5\_IO1\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e95d0f4b101b7bb7e70e48945833612}{10101}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G5\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G5\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33091ef62bc05b2f348482a75d545593}{10102}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G5\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G5\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed848a136412fe57ac1b0e6ee52ed612}{10103}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G5\_IO2\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0878d85e59ea87465f5f7a565c33cb7}{10104}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G5\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G5\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10aec0233213b68740bb80772a1930f}{10105}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G5\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G5\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4cbe9a249b40e4279a3ebb4f65c6cbe}{10106}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G5\_IO3\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d58564c4873af55be6e9aaf7e94b93}{10107}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G5\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G5\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ba5a303406fdf8c9fb1bf25e074c0f}{10108}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G5\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G5\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4dc42241846a28a1592535adec32e4b}{10109}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G5\_IO4\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66167169ade2aecfa807d195f77004f}{10110}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G5\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G5\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cf2c83b88ec100e948aaee0b1c7bb9}{10111}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G5\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G5\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaba83f542f754ee2d8266713d5ddcf9}{10112}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G6\_IO1\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac707ab1cd11f782bc4a90d09fc344c84}{10113}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G6\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G6\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed2e2b03e262d35c994f14cfb5f172d}{10114}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G6\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G6\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab268d87aea7f6c6f6c46c33a877bf014}{10115}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G6\_IO2\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10910084daf3742e31d946000a2e08f}{10116}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G6\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G6\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f210fae3d97341f2d94e753538a5ef1}{10117}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G6\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G6\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9160ca884395b794ba191076c893476a}{10118}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G6\_IO3\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1fb9b9531ffd2f18a83296dcdbbe5c}{10119}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G6\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G6\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd96d6ff53e6ab99a00904cc71117022}{10120}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G6\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G6\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b700bb9e498a5dca641e0defd4503e8}{10121}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G6\_IO4\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b53ffcb149360f9af8e16fa1fd5284}{10122}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G6\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G6\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39c8dcda3f5d1c74ddedbaf709741d5}{10123}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G6\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G6\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76690c03061290c884dc07209efcadcc}{10124}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G7\_IO1\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb749eb1546b62e01407c49b533caedd}{10125}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G7\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G7\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3385f46a99278be65b40c3586ee86c52}{10126}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G7\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G7\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8faf93170552b0f50da926911a0064f}{10127}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G7\_IO2\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f0b7faf6608525baf7f8e823928704}{10128}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G7\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G7\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b39ba39a76106db42595b8db7c5e4b}{10129}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G7\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G7\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb4d1acb667140f56af6bdc85c87b8a}{10130}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G7\_IO3\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8327b6d4d3003b1df036a8b2d921c538}{10131}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G7\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G7\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3de8ce4041a5aab4e1de11ba4bc1aec}{10132}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G7\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G7\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6195fb25f08aaa41b5ea5f1cc5f98d0}{10133}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G7\_IO4\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d08886637658b11527e3fc2d4a24aef}{10134}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G7\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G7\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a494df48044ec17a5963f05dc22757}{10135}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G7\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G7\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b26ba6231cbba2ea736933b2a6142bf}{10136}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G8\_IO1\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1104c6bb629bbb3f8dfce46dc5e9b5}{10137}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G8\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G8\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d54f4e80ce860f644918a08577125f}{10138}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G8\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G8\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga511d6f49e47ba247bfe2f7c54b7af980}{10139}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G8\_IO2\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760772c6d1f913965ec00689e13e8de1}{10140}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G8\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G8\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c0f96e7bbe62fb765286e5af061bd5c}{10141}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G8\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G8\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad0203566b817afcf38581b3efb2a0d8}{10142}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G8\_IO3\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5082ac40b6fa0567cdb35dfcec67fc7}{10143}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G8\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G8\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf54d34d7bb01be0253b7a38f9a00de76}{10144}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G8\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G8\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92be7d1d0075625317e0a6b7ebdcfd30}{10145}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G8\_IO4\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1328638fe293d6d0d5d4f578d847df0}{10146}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G8\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOSCR\_G8\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978a6c0ce3c2748fdd73a015512b33ff}{10147}}\ \textcolor{preprocessor}{\#define\ TSC\_IOSCR\_G8\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOSCR\_G8\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10149}10149\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TSC\_IOCCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c98b57f11000c65e44fba420c73cefe}{10150}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G1\_IO1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc766def6bc8b7f38e409fcdda26d3ac}{10151}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G1\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G1\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab72b81eebb75e5eb63d86e79e0a230db}{10152}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G1\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G1\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad86e0b86b3e63a2f6223cda9b6fadc94}{10153}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G1\_IO2\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a44c8c440d6c806bd80e8190621340c}{10154}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G1\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G1\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed313819c3f07d83f966a707e71006a3}{10155}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G1\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G1\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7922435dc0dacb0fadefda6754c3e65e}{10156}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G1\_IO3\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33266be848627b8bd7e31919ef105af5}{10157}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G1\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G1\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd978624dad34d428b0588fa6eda6940}{10158}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G1\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G1\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b8e164d127fd0599327fcefadbc93a}{10159}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G1\_IO4\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad676b978fd7f34ba827b8b0792c530a0}{10160}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G1\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G1\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c929d5e60d13b71ff1d6745e281c4f}{10161}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G1\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G1\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6863957b6a06070ae1d1fe5c0a79277c}{10162}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G2\_IO1\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce859a4764f32f1e5ab0ee1ef0dcbbd}{10163}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G2\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G2\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5754aa934264634361e0dda64c67f72}{10164}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G2\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G2\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab730a62937490969417618082cc2ddd}{10165}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G2\_IO2\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a2dcd8c6f546142aebf9a19c41da60}{10166}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G2\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G2\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bd0a2c23d06434ce49b8271df3c6a5}{10167}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G2\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G2\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf557dec14e6c3ea88717577faf3f23}{10168}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G2\_IO3\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20f493734669ce077066c7bd56231a2}{10169}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G2\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G2\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66346940b2e277bb02afb360614a0e8a}{10170}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G2\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G2\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213493bd815273f379f6528726f14e89}{10171}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G2\_IO4\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a4636b9e1448e80181d2d1d0c24f57}{10172}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G2\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G2\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4078647a88048212fa079fb24dddbbd4}{10173}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G2\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G2\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593f0ec97f59b3b76a91a14b82c33b45}{10174}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G3\_IO1\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0d00466c6d53eefd70916d523c3a6c3}{10175}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G3\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G3\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga753ebf022dcbf06c303d3bf21eb3518f}{10176}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G3\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G3\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f828aef9b25f69d88c7f34f070d3044}{10177}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G3\_IO2\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0a21d88b6caa0577a3518aa22fec80}{10178}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G3\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G3\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c5c738f9eda3f412821c588fc7ca7d}{10179}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G3\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G3\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ec4501479758c04821b9055f6de660}{10180}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G3\_IO3\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab393cf3406cfc3defe5363c42da28bc2}{10181}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G3\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G3\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff45a42f7cb42606c71a6e31117e87c}{10182}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G3\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G3\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ec2b638f1f2b5751cb4d5bc9c09561}{10183}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G3\_IO4\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64616fba6e56d37976d801e100cd484e}{10184}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G3\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G3\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f69b350a1c5606bcdbfa92bb5065c29}{10185}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G3\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G3\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c0cc85a32a330c72a64471de2732f02}{10186}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G4\_IO1\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3218b0cb4b6397958bfbd8af6a9a0c}{10187}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G4\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G4\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625564916e51f7c314c9697fb846407d}{10188}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G4\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G4\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01bb739487b1ffc7933410d10525df59}{10189}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G4\_IO2\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a6cfa5ac41df0bdff1781687702f6d}{10190}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G4\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G4\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3079a52ff10b641604f4a0f6e9feb39}{10191}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G4\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G4\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0221c5883cf19489e87af7a75c54163}{10192}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G4\_IO3\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73353b8af78f6ceb6e5f319adb810d97}{10193}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G4\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G4\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc53df7e1044fb53600ae195f2ca2d4b}{10194}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G4\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G4\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9b7cee0a7043c294839b2773c78e896}{10195}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G4\_IO4\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393761f1b497329a4dc3be452dc95489}{10196}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G4\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G4\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261d0ef6bfce853e8b015cb02968365b}{10197}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G4\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G4\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12d456f6e2c9519609434715237dd5fd}{10198}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G5\_IO1\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85d976f21fdc89965a46d2e117d1240}{10199}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G5\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G5\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7282fe34b896af2a10d956b296d6721e}{10200}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G5\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G5\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac45e42a0ef8189e049f59fb9f96c3f6d}{10201}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G5\_IO2\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220db925a6a897ed29f7693e16c00382}{10202}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G5\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G5\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdff67a963895adb140a7097a33d9eb7}{10203}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G5\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G5\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67775753477da4a4d758113a2d70f1d9}{10204}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G5\_IO3\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa23c36b7b88c9a3d8b7b8dcd0f9e221}{10205}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G5\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G5\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b69671302430ce7d25ea62c9db1eb7e}{10206}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G5\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G5\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af333be233b37fe5f259fa09e9843c7}{10207}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G5\_IO4\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499b4fb92bc126b6933648955241c304}{10208}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G5\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G5\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246a8e90cd92cdcadbbe9cd6229de582}{10209}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G5\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G5\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1485af75534855cfa8d61119f6c63356}{10210}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G6\_IO1\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe81857d2e901e0974eaa49de013dbf7}{10211}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G6\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G6\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eadf59ed3695683921fe7de6bf95d12}{10212}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G6\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G6\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf92f1bbe10ee6e23cde08f8c04006a40}{10213}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G6\_IO2\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcc75c66b5287af8534c37434fcbb68}{10214}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G6\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G6\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ca002c2c5c77326e9f4ede0e6e2ff0}{10215}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G6\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G6\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4ef99b3c69d653d404f06a4c9ef063}{10216}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G6\_IO3\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886a2c8170bee68546a617cf525b928b}{10217}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G6\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G6\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeead1322b93830f3d62e940d7240e2f3}{10218}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G6\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G6\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ca65f1e2035f7d50524598e9a7022b5}{10219}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G6\_IO4\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc869043f6068e14c3a6bd3998b0ca34}{10220}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G6\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G6\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd5115b9bdeb46a1cf8d3d69ab064d4c}{10221}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G6\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G6\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1118c2d15493ac663efa59fc8b3e2c93}{10222}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G7\_IO1\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3f751970b553e2d0ce3061e185093b}{10223}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G7\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G7\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadf1cc88082b9e690efa07ebf84f86a6}{10224}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G7\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G7\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga768a1eecec78ae2e395d349afb063129}{10225}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G7\_IO2\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89740a411ce7de48719a9538113d85e}{10226}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G7\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G7\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c9394233e52ad08b5a331878d5f0b8}{10227}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G7\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G7\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cdcf46239be64cb93a6ab9bcc22b2be}{10228}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G7\_IO3\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e367b7fed70b4861269a875024aa978}{10229}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G7\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G7\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55ddd0d3ee2fdfca995f82982396ba7}{10230}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G7\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G7\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6daedc9770434c47e45c3da5cb258e64}{10231}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G7\_IO4\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea698982cfe54dd98f9fb1a9910ac53c}{10232}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G7\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G7\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35ca0ae1a952d2058adc0cbed163f4}{10233}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G7\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G7\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5811b6823b03b4fb2546448ec39c2b65}{10234}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G8\_IO1\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99285fcff4714b49b2154531c4573d5d}{10235}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G8\_IO1\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G8\_IO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505d18ed8927c2ef746006682f671344}{10236}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G8\_IO1\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G8\_IO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26973c73653476ba006dfecdb3fe292a}{10237}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G8\_IO2\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea719cdd5a40b4bcaccbb2823d23c6e1}{10238}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G8\_IO2\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G8\_IO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03064c73fd25c29ead1dd1c361a6b911}{10239}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G8\_IO2\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G8\_IO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd30ca8cd8fbb85626c7abbb4f51bd1}{10240}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G8\_IO3\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31663888ed7a52678cdf5a70b540a2d8}{10241}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G8\_IO3\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G8\_IO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6a8c3cead6d177c759df7f09f2a4152}{10242}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G8\_IO3\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G8\_IO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga300ec5995ecbc4f6e649de15ab7f6e1e}{10243}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G8\_IO4\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4c0c84830281f611eeabe9a3345800}{10244}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G8\_IO4\_Msk\ \ \ \ \ (0x1UL\ <<\ TSC\_IOCCR\_G8\_IO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69b9268364a0c32da12dccc2f33ffac}{10245}}\ \textcolor{preprocessor}{\#define\ TSC\_IOCCR\_G8\_IO4\ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G8\_IO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10247}10247\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TSC\_IOGCSR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b659cf8d7d5e349fb3dfd9a86a9b23}{10248}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G1E\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f21087070fcd6dada1007960035bd33}{10249}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G1E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c3723e70c9f2fd76ee3b077cd6b491}{10250}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G1E\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9e65d9755773f9875309850cba7e42}{10251}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G2E\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b7bd9d1522f1243ac1bae1e9c9a69f}{10252}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G2E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f40198e18f4fda5b1aa9a8c77e67f10}{10253}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G2E\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe5cf786904073de0297f740a4d2214a}{10254}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G3E\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71ce1fb59a0f35865122534d4b260fa}{10255}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G3E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa19847b92a1cf45e004f0567fe867f}{10256}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G3E\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b35195c52abeab7c7fd26e5d634b6b}{10257}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G4E\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d028fd6f7ea711eb4f47c2c0063d4ae}{10258}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G4E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486b5c9d1448b68e82321c2a06679157}{10259}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G4E\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c671c9a12524b71610984a7caa68168}{10260}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G5E\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8658c22b99568a8ec9f3b7cae1202d62}{10261}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G5E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G5E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0350f2951a8932f68644cc46e0768b}{10262}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G5E\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G5E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f1f2a00dd0e046eca2aba5a585c869e}{10263}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G6E\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75285f522404179e701e62721ea23a13}{10264}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G6E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G6E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fa42d25ae9646ec8a0d6a53023ffff}{10265}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G6E\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G6E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d961fd8a7e0a93a7fba9eb54b1a0d71}{10266}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G7E\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2cdb078ee27ab4337fc41628a70cd9}{10267}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G7E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G7E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15d928b53c999dd82c372e340e369402}{10268}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G7E\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G7E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f175deaf2a8186c25edae134390143}{10269}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G8E\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943c9ca7a6bf2cdc3346e3749c27a95f}{10270}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G8E\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G8E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9736702559c92cf102b195cb85737431}{10271}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G8E\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G8E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5718f3621ef203f283b650801e6563}{10272}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G1S\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf57b3cef584f063a8eac29331102412}{10273}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G1S\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86fdc03c565bec02f1f5e32c5df65459}{10274}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G1S\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc9813a1c796a51aa3e88ca4ac47de4}{10275}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G2S\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb8e3daceffa8a453f8fef78b4eff74}{10276}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G2S\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaabb77752f29df4122ed3e7d146ecfbd}{10277}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G2S\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G2S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb06308e79f9f494b4ad65927ffbcbf}{10278}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G3S\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga188040db0594a1afdb879605c0db4df7}{10279}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G3S\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0efba4a5e486fb9085528cebfa27d93}{10280}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G3S\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G3S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed6a6008d0d3e27d41ce8671a5ab868}{10281}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G4S\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15112e6e2ba56ad049927272187e5e88}{10282}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G4S\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2430ab8b88a76cf62aced0c8bb1efd9a}{10283}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G4S\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G4S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59fd0561b2286aa52ca0e43244d164a}{10284}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G5S\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga599e152092c66662d0525bcc5cc8f635}{10285}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G5S\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G5S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86780b4dc1a9d63b9bafb358ee0e87ed}{10286}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G5S\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G5S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad35d028398cca01230a911c0e2f787a9}{10287}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G6S\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21020c4a6977314ffbeeaf2b05134170}{10288}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G6S\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G6S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf71d10228aa7a2440394403cf31f5519}{10289}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G6S\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G6S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f65677d51ef7ed8c2f2f8e744e4fc45}{10290}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G7S\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646101f5a31d62a1a7a7b15873e8ee5c}{10291}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G7S\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G7S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a59bde1aa432fbae77923c67cd9eb2}{10292}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G7S\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G7S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4330693756081ae5c055b4a47d82f964}{10293}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G8S\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1449bd63454fcce6742b285748ca3caf}{10294}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G8S\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_IOGCSR\_G8S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2291afe0635f467c88e0b364304f159}{10295}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGCSR\_G8S\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGCSR\_G8S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10297}10297\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TSC\_IOGXCR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d28ff2f87c701b382c408f2ef1e9aea}{10298}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGXCR\_CNT\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645148609fb21a6bac2b5f3279c907eb}{10299}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGXCR\_CNT\_Msk\ \ \ \ \ \ \ (0x3FFFUL\ <<\ TSC\_IOGXCR\_CNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38399b5dcfbab2a1766fd39be2f35b8d}{10300}}\ \textcolor{preprocessor}{\#define\ TSC\_IOGXCR\_CNT\ \ \ \ \ \ \ \ \ \ \ TSC\_IOGXCR\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10302}10302\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10303}10303\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10304}10304\ \textcolor{comment}{/*\ \ \ \ \ \ Universal\ Synchronous\ Asynchronous\ Receiver\ Transmitter\ (USART)\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10305}10305\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10306}10306\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10307}10307\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10308}10308\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10309}10309\ \textcolor{comment}{*\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32F0\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10310}10310\ \textcolor{comment}{*/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10311}10311\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10312}10312\ \textcolor{comment}{/*\ Support\ of\ 7\ bits\ data\ length\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1767f8e75439b5ad5474fb2bad831ca}{10313}}\ \textcolor{preprocessor}{\#define\ USART\_7BITS\_SUPPORT}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10314}10314\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10315}10315\ \textcolor{comment}{/*\ Support\ of\ LIN\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e71b9324f383c6c9effb7e903d1782}{10316}}\ \textcolor{preprocessor}{\#define\ USART\_LIN\_SUPPORT}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10317}10317\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10318}10318\ \textcolor{comment}{/*\ Support\ of\ Smartcard\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad976039254b887a0af827682730c97cc}{10319}}\ \textcolor{preprocessor}{\#define\ USART\_SMARTCARD\_SUPPORT}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10320}10320\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10321}10321\ \textcolor{comment}{/*\ Support\ of\ Irda\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd870435a783b3ffb01762359b889e9e}{10322}}\ \textcolor{preprocessor}{\#define\ USART\_IRDA\_SUPPORT}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10323}10323\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10324}10324\ \textcolor{comment}{/*\ Support\ of\ Wake\ Up\ from\ Stop\ Mode\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93d09b7e7065ec86dd6b640bd890ec2}{10325}}\ \textcolor{preprocessor}{\#define\ USART\_WUSM\_SUPPORT}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10326}10326\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10327}10327\ \textcolor{comment}{/*\ Support\ of\ Full\ Auto\ Baud\ rate\ feature\ (4\ modes)\ activation\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ff813c115be4627d8aba4fdbccc4ec}{10328}}\ \textcolor{preprocessor}{\#define\ USART\_FABR\_SUPPORT}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10329}10329\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10330}10330\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f40c78bbc597ada96c2ec828722eeb}{10331}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{10332}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{10333}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099541a7c10ddc409196eb14e87897a0}{10334}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1b9313fa3cc9ed8f080deb97c42abe}{10335}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UESM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf035f3a6674183945975fdda9e5d3a}{10336}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_UESM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678b98c07ad61dec17131716d1ddfa58}{10337}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{10338}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{10339}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53df187761bfed354686b47e0a691564}{10340}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{10341}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{10342}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba3e0fc695108b77498a9fdbacc95d3}{10343}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{10344}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_IDLEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{10345}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2232ea76bad178a6e945fe573c2dc984}{10346}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{10347}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RXNEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{10348}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee92ad658865410023fc8508325024a}{10349}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{10350}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{10351}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6931210415f36d727f75bfc856aed9ef}{10352}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{10353}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TXEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{10354}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a693e8924defd8e57b0b08323afa0b}{10355}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{10356}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{10357}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e65e62ab989658fec2bdaad7892c16}{10358}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{10359}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{10360}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1029c679b6ce540fc8343e074387fa5b}{10361}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{10362}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{10363}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86cc2060fef5dc3ce6820e31f0156492}{10364}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{10365}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_WAKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{10366}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45131329617759787a4866ce988d35e3}{10367}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50313a1d273a0fdbeea56839fb97996d}{10368}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf15ab248c1ff14e344bf95a494c3ad8}{10369}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a0428a58ed317ba2baf6362123930f}{10370}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1337df7835fb7605f567f8c23336510}{10371}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_MME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{10372}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_MME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac313f7deb7198a2c0d53446c418e434b}{10373}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5174025558ca07302b4cbd4c3a3c93}{10374}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_CMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6e25c121fc78142f8866809bc98aaa}{10375}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_CMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f51c380de00d417c76712183070ff01}{10376}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{10377}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_OVER8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{10378}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30bbaacca54d128b14fc80293a3fb9}{10379}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9847feffa692f728663f3c612cbf4f2e}{10380}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d95af966e08146e1172c4b828bda38}{10381}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_DEDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b664114104da4e943d96b59ba37142}{10382}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9691b8bc3d8dcc892379bf7d920b6396}{10383}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeafaf7f6ddcceffd20558f162dd9c8e1}{10384}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2670a86aa9a616ff375b6930ffa70b}{10385}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa005f970098bde194883b57529b0d306}{10386}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7640a539139354f68939dd6c4213eeda}{10387}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf428b58fe78a921cec6d585556253c7}{10388}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc2e80e4545996ecb5901915d13e28}{10389}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_DEAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c5a5427a9d6f31a4dff944079379c3}{10390}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915c67729309721386a3211e7ef9c097}{10391}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37334305484b5177eb2b0c0fbd38f333}{10392}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9044f6093b026dae8651416935dd2a}{10393}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21679d47bc5412b3ff3821da03d3695e}{10394}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a808309c2809d8b08f0782fb321ae8}{10395}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1575795973e3e34e3fe4bb420a8d58}{10396}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RTOIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe55005a97f8ea7ca8e630e6c08912d}{10397}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RTOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d4b4a174a7e19ee43b94891582b703}{10398}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{10399}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_EOBIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae527749fded038f642974711b1d53ba3}{10400}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_EOBIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747b341323db9d1a6f4f6524ff93725e}{10401}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c47c9950e9e8727dfc74abaf4be164}{10402}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19a4c9577dfb1569cf6f564fe6c4949}{10403}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b16c1bf94dba8a889397c5933322308}{10404}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{10405}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10001UL\ <<\ USART\_CR1\_M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{10406}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10408}10408\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c518cae1eaa9ae594ebff5b7a1bf9c}{10409}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d874b6e6c6b5631df3733e355ed295a}{10410}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ADDM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8588feb26d8b36054a060d6b691823}{10411}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ADDM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0b33cd8b6a3eb4a21bb6c34922a624}{10412}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{10413}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{10414}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9af36362bd69d0008e46a7ea7633b0f}{10415}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{10416}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{10417}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0262849ac25bc43d23d46945c85851b0}{10418}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{10419}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{10420}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4188976dbf7f6455ba79d1afd830cf7a}{10421}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{10422}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{10423}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110f164794e57c70b9d7b0b26577e86a}{10424}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{10425}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{10426}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff740ebbb84ac8db332d177cd6cc9235}{10427}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{10428}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CLKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{10429}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{10430}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{10431}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{10432}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{10433}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{10434}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06b1d9300507573ffbf99f9a6ee57f}{10435}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{10436}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LINEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{10437}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222983c0ec62822a37a0da9d114fb75e}{10438}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4501114beca5a00c44cd2182a979eb}{10439}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_SWAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aecba5721df1c1adb6d0264625accad}{10440}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_SWAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8bba63d44a14e161f561a5a3591dff4}{10441}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be966e1261f1182e90a9727ae00fed8}{10442}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_RXINV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff10115e1adb07c00f42627cedf01e5}{10443}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_RXINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e85095255df25708af3998bfbc0f840}{10444}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bdf6d30f688b739455d262344d9145d}{10445}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_TXINV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2ad93cdc6d8f138f455a2fb671a211}{10446}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_TXINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabedc64f34c6631efb738a4c3146d4717}{10447}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{10448}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_DATAINV\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f743bbd3df209bd1d434b17e08a78fe}{10449}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_DATAINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9bbd90c0d8c06613b8babdf7a1f2b08}{10450}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{10451}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_MSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7342ab16574cebf157aa885a79986812}{10452}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_MSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd50e8338e173588e3e228cd36fea49b}{10453}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{10454}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ABREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa290a89959d43fecf43f89d66123a0a}{10455}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ABREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aec992473cfdf90375f5156816361e7}{10456}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07277ae996d117d7ad0dd6039b550bee}{10457}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0a61926b32b1bbe136944c4133d2be}{10458}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ABRMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a9e3740bd087f5170c58b85bc4e689}{10459}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac439d0281ee2e6f20261076a50314cff}{10460}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c059ff69b8b03c14958fb24a214192}{10461}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca386418170bcbfd458e6976c29deed3}{10462}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_RTOEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89524eda63950f55bc47208a66b7dca}{10463}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_RTOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1320f17e2f61e21a867e538c737ac3}{10464}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{10465}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_CR2\_ADD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{10466}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10468}10468\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb00f27cc04dab7e9bcca92d6e7ad9e}{10469}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{10470}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_EIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{10471}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ce6319d8acdb4a57215aeb933c7a57}{10472}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{10473}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{10474}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73290a1bb7594fc2016662ba4b927dd5}{10475}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{10476}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IRLP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{10477}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df0071641a9cc2d70e4957c28f923c9}{10478}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{10479}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_HDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{10480}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818bd165232f86477503e8f9bc9de049}{10481}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{10482}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{10483}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae269fb759007c1043534a3794f7b98d}{10484}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{10485}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_SCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{10486}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga173f2f38fdb5ba3db30d3b2686bd9773}{10487}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{10488}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{10489}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00afc87870cbe74aabf127179dedca3f}{10490}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{10491}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{10492}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790491b1c83dd6a84a6f86945cf74563}{10493}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{10494}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{10495}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bfa28091d9c8781aeb03fcb371dd01}{10496}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{10497}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{10498}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga660c0090fb7c6c17bce5f15a7b07ce7d}{10499}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{10500}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{10501}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9eb170fd3fa98254e243f588e5a068}{10502}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{10503}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_ONEBIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{10504}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102a294cf149c9a0ef423a5c5178f51e}{10505}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{10506}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_OVRDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d63c7953788124179cd18a8890a91a}{10507}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_OVRDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315eff6532631e01c4b46241b8203120}{10508}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508139f92a04e0324a84c6173b5afbc7}{10509}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DDRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f1b53b09336e82958755747853a753}{10510}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DDRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502aaea0f34e2ab34624ff66f1c8b101}{10511}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24555d522b37f1bef42cb08539ff6f}{10512}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DEM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd65f9fd10ee8e99db1118828deb0441}{10513}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35291bee983f8af47b6ad7193a06cc7}{10514}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf5c087ecc921b7b5c18b5682b12245}{10515}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2000c42015289291da1c58fe27800d64}{10516}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4008eaf6e81fd47fdde1570d040a9383}{10517}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0f17cc3f0bad54811dd313232e3afc}{10518}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac63401e737dd8c4ac061a67e092fbece}{10519}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_SCARCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41fee0ce74f648c1da1bdf5afb0f88e}{10520}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236904fec78373f4fa02948bbf1db56a}{10521}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fd59d184128d73b8b82d249614cb27}{10522}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce25836b875af6532f3f25463c4665e}{10523}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b2294e603dc3950aa2615678db8d17}{10524}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d102b464f15cbe18b0d83b61150293}{10525}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_WUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cfcb3873910e786d2ead7e7d4fb6bf}{10526}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3187bcba3c2e213f8a0523aa02837b32}{10527}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c}{10528}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690139593d7b232c96b0427fcc088d15}{10529}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_WUFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ca5d160f9805977f2c77f146a75c}{10530}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_WUFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10532}10532\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_BRR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da3df12337bdcb5b93129db2719a5e}{10533}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_FRACTION\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d26e25a2acc22989a0522951e1c406}{10534}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_FRACTION\_Msk\ \ \ \ (0xFUL\ <<\ USART\_BRR\_DIV\_FRACTION\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7dd57632bcc0f7f3b635da39b4be3e}{10535}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_FRACTION\ \ \ \ \ \ \ \ USART\_BRR\_DIV\_FRACTION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38af4d54f6346fc7998ecd0618c22f3}{10536}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_MANTISSA\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8739f2a9ca35ed93f81353a7a206a0b}{10537}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_MANTISSA\_Msk\ \ \ \ (0xFFFUL\ <<\ USART\_BRR\_DIV\_MANTISSA\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2}{10538}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_MANTISSA\ \ \ \ \ \ \ \ USART\_BRR\_DIV\_MANTISSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10540}10540\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_GTPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{10541}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{10542}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{10543}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219c2c6c797f288ff792f0b6c792070b}{10544}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{10545}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_GT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{10546}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10549}10549\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RTOR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8121420c036e48c9ec89bba961aef3ec}{10550}}\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37e9b1afb41db79336ba8c3878df0ac}{10551}}\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ <<\ USART\_RTOR\_RTO\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f6cdc5aefbbb5959a978588c1a6047e}{10552}}\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RTOR\_RTO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb201e32d29f6b998571d687448139e6}{10553}}\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{10554}}\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_RTOR\_BLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f65309076ce671d0efac5265eb276d}{10555}}\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RTOR\_BLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10557}10557\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RQR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d640bc5319f4f68f3438235bd4cbfd}{10558}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_ABRRQ\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be4966a4dbf9dac2d188e9d22e7b088}{10559}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_ABRRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_ABRRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad261e1474dfb5329b5520e22790b026b}{10560}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_ABRRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_ABRRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de9d4cabae19eeb28765da49a8b0314}{10561}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_SBKRQ\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d25e0fe4eee65b95095bfaac60209f}{10562}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_SBKRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_SBKRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1a36c6b492c425b4e5cc94d983ecf1}{10563}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_SBKRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_SBKRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade6b015b7e223054a2b88234cba8910}{10564}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_MMRQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c2d00c30c9e4ce60ceaad9e9f79a0d}{10565}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_MMRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_MMRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aae0f4fb0a74822ce212ea7d9b8463a}{10566}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_MMRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_MMRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c7c905709ca36248badab45642727c}{10567}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_RXFRQ\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d7f833b412f9dc19d62f39873deae4}{10568}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_RXFRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_RXFRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b148ee7c697bbcf836648063613612a}{10569}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_RXFRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_RXFRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5c280ade2bd8610db7e50d4c3a4161}{10570}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_TXFRQ\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86eecea8a18aa3405e5b165c2ab0d83}{10571}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_TXFRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_TXFRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40d2e52b5955b30c9399eb3dec769e8}{10572}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_TXFRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_TXFRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10574}10574\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_ISR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55ce53d1486d4ca5a13183e4d78418d}{10575}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b9eb35da82f39c93d867ef97354973}{10576}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10e69d231b67d698ab59db3d338baa6}{10577}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4876c9c39ec5710f92c15328d11af9e}{10578}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{10579}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cc4dfb6d5e817a69c80471b87deb4b}{10580}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f6dcfb6db7c74a338ec1d3eec9dbaa}{10581}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015a59198487b53f88535babb98ae0a3}{10582}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c7d19477a091689f50bd0ef5b6a3d8}{10583}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7ac40cfc963f125654ba13d8ac6baf}{10584}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3251573623cdc120a509cc5bb7a8f542}{10585}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ORE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e5b4a08e3655bed8ec3022947cfc542}{10586}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04b64bc708038630eaf4f5ecf83d468b}{10587}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab963ebe456544ea82d31400edd16f1f1}{10588}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_IDLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee745b19e0a6073280d234fdc96e627}{10589}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga324397c50b4fedce2e5762305a10a977}{10590}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4f6c9b26f5024994031f93cf2b0982}{10591}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39da7549976e5a5c91deff40e6044f03}{10592}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0b0f21e1afde54bf44f4188f20bb72}{10593}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544469a72f23eb8f779ba88a1340b0db}{10594}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41e8667b30453a6b966aded9f5e8cbb}{10595}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad56e7c8d903c127689186bd32dc9b20b}{10596}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7656f40932ea96165e47eeb35472b5ba}{10597}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab59be9f02a6e304a82da3e298c6a72ab}{10598}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbcca0fdb67c0c3094eb73142bd4d4fd}{10599}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29c9402e7e831f8133c378ce663801e}{10600}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_LBDF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf00a820cca1d3bb31f9f4f602f070c44}{10601}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_LBDF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11421aa78a5d3f93b40b96a43170b128}{10602}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f1e26361131f3e1be62de88e1c06d1}{10603}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CTSIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb259765d41183dc3c5fd36831358d1}{10604}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CTSIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6}{10605}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac402a118b5a829c25754df846ab7b492}{10606}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89131b07184422c83fda07ca20d4ce4c}{10607}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74ca11e1c042b629896dfcfb7032a53}{10608}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa529be006a377dfbafebe935763db981}{10609}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RTOF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f8a368294fb6a5c47de1193484f3b8}{10610}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RTOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99892796221d4d032b270b42e2a1b085}{10611}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac041e9e09aa899892e8173dc61d40c0c}{10612}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_EOBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ba49f7fad9ab499c6f2a1a1780c904}{10613}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_EOBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6146e8fb3e393dce355eeda7757b8a6}{10614}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97cda0ddd3329946d67b46214d96cac}{10615}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ABRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae762a0bed3b7ecde26377eccd40d1e10}{10616}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ABRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1543863e600874b79a1892e0074bd0c}{10617}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{10618}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ABRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbbfac6c1ba908d265572184b02daed2}{10619}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ABRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008b5798e4bfb597a04f07a614145620}{10620}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{10621}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7fb858e7f0dec99740570ecfb922cc}{10622}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3a66fe3b38311ff9c23d8b20331b0e}{10623}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6c248ec80835fb56ee72dfced7e405}{10624}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199e4dab14311318c87b77ef758c2f9}{10625}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c66fcd9f462060dd82dd252f69b45bf}{10626}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adfc9ed603cc7747ba2613a25429b1c}{10627}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_SBKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74aecf8406973a8fd5c02615d8a7b2d1}{10628}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_SBKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4755fb0a6f9532f17cfe1346feb80bf}{10629}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{10630}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RWU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df19201dd47f3bd43954621c88ef4a3}{10631}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed75b8d511abd83bb3ff1a0ed150abd5}{10632}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad628ee3720d183f191e3c1d677b4bcd4}{10633}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_WUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ea420fd72b3f22e3ae5c22242c6b72}{10634}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b2fb8a12f5e7e470d7d5d685cb167d}{10635}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43418a8f527a186c95e5ceda1768ac59}{10636}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TEACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1433ae77d20ec6da645117cde536f81}{10637}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TEACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b4830253f0b83aa34e8945ec1f2b990}{10638}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d1c2dde620b507955a50a0a3c57cda}{10639}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_REACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa513c61dd111de0945d8dd0778e70ad5}{10640}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_REACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10642}10642\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_ICR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa925c201b665549469a6858d1040638}{10643}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae5c3629d557d5168f585cf9283f87d}{10644}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_PECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{10645}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_PECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga565b3f9f5a5afd87a14435aec128a4af}{10646}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1db0b71d6de4f3f03923402ea0663c}{10647}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_FECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{10648}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_FECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c095d0ca00e8ec7255a2464c1a6051}{10649}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2faba1e087606d5678064ed5dac19f}{10650}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_NCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad50b0d2460df1cbddd9576c2f4637312}{10651}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_NCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd88555415ddcd62e99f62175c4157f}{10652}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa973cb1d530a801f5ddbce2bb08f6500}{10653}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_ORECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{10654}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_ORECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf8e10f0165224f11b0349044d4aea5}{10655}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{10656}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_IDLECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{10657}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_IDLECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78258e16838bdce42ad7fedce636127a}{10658}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af980293332522d448518b1b900b410}{10659}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TCCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{10660}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d30a95fd19badc0897ca81f40793283}{10661}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1537d0f3d76831a93415c9c8a423240}{10662}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_LBDCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{10663}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_LBDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd73e9063595dc3781c6b23a52672ae}{10664}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{10665}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_CTSCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{10666}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_CTSCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f7558be732121ccde59529915144e0}{10667}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{10668}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_RTOCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{10669}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_RTOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e50712646964e9dede476adfa73278}{10670}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887888dd86afede52295a519069de826}{10671}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_EOBCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42bb71b7141c9fe56a06377a0071b616}{10672}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_EOBCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca9109c65632fd5615eab3c1364a744}{10673}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec57e194646688f2e0c948d9a67746ff}{10674}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_CMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{10675}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_CMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3118346ef1a57410585d7e005f94aa1}{10676}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcdc69e2f8586917570a36557be4483}{10677}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_WUCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0526db5696016ae784e46b80027044fa}{10678}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_WUCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10680}10680\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RDR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1e63e26cd15479d01a5f13991e1184}{10681}}\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x01FFU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10683}10683\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_TDR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab55732f51dc738c19c3d5b6d6d9d081}{10684}}\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x01FFU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10686}10686\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10687}10687\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10688}10688\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\ Device\ General\ registers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10689}10689\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10690}10690\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cc349ce7f05e6b3f5b145f6028a94c2}{10691}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x40)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769561ae9ae56710f5162bd0b3a9dae2}{10692}}\ \textcolor{preprocessor}{\#define\ USB\_ISTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x44)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623fdc71ce1b8664ad4aaab3c39da1b1}{10693}}\ \textcolor{preprocessor}{\#define\ USB\_FNR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x48)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6448f82d8b7f71fd9b43943cb3795a62}{10694}}\ \textcolor{preprocessor}{\#define\ USB\_DADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x4C)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45443e042bfc52776584a88f504331be}{10695}}\ \textcolor{preprocessor}{\#define\ USB\_BTABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x50)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4610894bb79650baf51b9d6928290966}{10696}}\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x54)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8b73896cbe7fa316562c88e4b91384}{10697}}\ \textcolor{preprocessor}{\#define\ USB\_BCDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x58)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10699}10699\ \textcolor{comment}{/****************************\ \ ISTR\ interrupt\ events\ \ *************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f60ffd5846c9e50d93ae095290c575}{10700}}\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_CTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4581fce2e7008ea4be136cdfc3936e0}{10701}}\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_PMAOVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50875e0075a050305a676eadcf6a5c3a}{10702}}\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e13c7c106d028a20a8af0244f66532}{10703}}\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_WKUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4853d529d9326e3d24ef5fd2861b7d1}{10704}}\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_SUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937fa6afcc3a8fa3b3597ac81b39216b}{10705}}\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91395f98d9e70d3addcfa2aaca531529}{10706}}\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_SOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b163b7bdc25b4f0671ec2c79cf10c88}{10707}}\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_ESOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d55976b79b67bfec9a3872a038e3fb8}{10708}}\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_L1REQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c3cbe7072f6821b808037365962a93}{10709}}\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aaa1c2bc97b02f8eac69a9a565ad73f}{10710}}\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_EP\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000FU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483446b1b8554ab6f52952e9675bafd5}{10712}}\ \textcolor{preprocessor}{\#define\ USB\_CLR\_CTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_CTR)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee52820a57ed10514256fffc8ee43a0b}{10713}}\ \textcolor{preprocessor}{\#define\ USB\_CLR\_PMAOVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_PMAOVR)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102c85c08687565b646120709c4aba00}{10714}}\ \textcolor{preprocessor}{\#define\ USB\_CLR\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_ERR)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97df00f9f0b994a4f4c93c2c125c37cd}{10715}}\ \textcolor{preprocessor}{\#define\ USB\_CLR\_WKUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_WKUP)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f7985dec6c1f9cca1d033e2e17cafa1}{10716}}\ \textcolor{preprocessor}{\#define\ USB\_CLR\_SUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_SUSP)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2770b092707b0ca34af9a7e13f966d90}{10717}}\ \textcolor{preprocessor}{\#define\ USB\_CLR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_RESET)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga916c28ed7a77bb3916b6f1ae6a7f464d}{10718}}\ \textcolor{preprocessor}{\#define\ USB\_CLR\_SOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_SOF)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4190548352ae71b0f50cd63545d7b79}{10719}}\ \textcolor{preprocessor}{\#define\ USB\_CLR\_ESOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_ESOF)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa64ccd364ae61a6d770366dc7ba4e11a}{10720}}\ \textcolor{preprocessor}{\#define\ USB\_CLR\_L1REQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_L1REQ)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10722}10722\ \textcolor{comment}{/*************************\ \ CNTR\ control\ register\ bits\ definitions\ \ ***********/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf00ba2990a5f24fb0e05802d82f24abc}{10723}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_CTRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2a125a2e5bc4362faa7be62f6dafc6}{10724}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_PMAOVRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f7187f084256a9445a3cac84b11cb5}{10725}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_ERRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88ca8d955846272e2541b8e13f29343}{10726}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_WKUPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae46eb0e83618bc7267543b7e6beaea}{10727}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_SUSPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4542414ab68ac0a722f9f3853b5c7a84}{10728}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_RESETM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21d26a7822bae0b6cc512782a75d44e}{10729}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_SOFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fe7bddc1d39bf24e1bca420210f31c}{10730}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_ESOFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32604e5f0d7fbce212bd68b368ac9bbd}{10731}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_L1REQM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f6dad421c9c8ba00826ae26f8f67c9}{10732}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_L1RESUME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dfc6611f4a04fd70dbe993d81d421e3}{10733}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_RESUME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec679add6d4151c3b39e43a33e05466a}{10734}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_FSUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25da382cac21d0c8e552bf2eb8b6777}{10735}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_LPMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2829af32a785e947b469b2bb0702ac8d}{10736}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_PDWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36c68275445560edf0ccb7aa76bc769f}{10737}}\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_FRES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10739}10739\ \textcolor{comment}{/*************************\ \ BCDR\ control\ register\ bits\ definitions\ \ ***********/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae5b8e24e1bcdcd1b4a5101c556d170}{10740}}\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_DPPU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga408587c27d5beadd2793c418768f845e}{10741}}\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_PS2DET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5624b3e0be2076f4141ac78e92c68f1c}{10742}}\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_SDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d3282088559cb25f46e7962ecbdcf2c}{10743}}\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_PDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf6b72056e5b9c320de00a089aa3ecce}{10744}}\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_DCDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c9a544ddb1b0c2aa8a769cdb95cc24}{10745}}\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_SDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab043599cc0ebabfa9840522f04cf6092}{10746}}\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_PDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0fb11e62c9ee1f4e020a250c2a63469}{10747}}\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_DCDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed8c13f3970a0cdee124029721012ea3}{10748}}\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_BCDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10750}10750\ \textcolor{comment}{/***************************\ \ LPM\ register\ bits\ definitions\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898ef87a3f72b4a8809754f0d5180022}{10751}}\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\_BESL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x00F0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc1c8014130ce3b116f0955df4d7839}{10752}}\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\_REMWAKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58202ab6174c4440d47ec3fc9bbfcd32}{10753}}\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\_LPMACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0189ae280500d7781445c619ea8cf80c}{10754}}\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\_LMPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10756}10756\ \textcolor{comment}{/********************\ \ FNR\ Frame\ Number\ Register\ bit\ definitions\ \ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5d46bbb39223fc1b5fda13cfa8f933}{10757}}\ \textcolor{preprocessor}{\#define\ USB\_FNR\_RXDP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111fda8e4479562f1de1891f33e795e2}{10758}}\ \textcolor{preprocessor}{\#define\ USB\_FNR\_RXDM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a3b491dc96066d1123013fad4d2212}{10759}}\ \textcolor{preprocessor}{\#define\ USB\_FNR\_LCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea5d4b642e7fb5143bbc4e87c1bcf77}{10760}}\ \textcolor{preprocessor}{\#define\ USB\_FNR\_LSOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1800U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d3be7ef58e1f59a72987d64aa5659b7}{10761}}\ \textcolor{preprocessor}{\#define\ USB\_FNR\_FN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x07FFU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10763}10763\ \textcolor{comment}{/********************\ \ DADDR\ Device\ ADDRess\ bit\ definitions\ \ \ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6ef86b3dba82f6bd83c6ae7d02645a}{10764}}\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_EF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x80U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd696a8caca19577208704a7e42052}{10765}}\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7FU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10767}10767\ \textcolor{comment}{/******************************\ \ Endpoint\ register\ \ \ \ *************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad434eeb02a8823100fa7ba8580cfd952}{10768}}\ \textcolor{preprocessor}{\#define\ USB\_EP0R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a96c0e9412e89039136a0b10fa59307}{10769}}\ \textcolor{preprocessor}{\#define\ USB\_EP1R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x04)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbcc8339607f939322e1300c1e0c0ae4}{10770}}\ \textcolor{preprocessor}{\#define\ USB\_EP2R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x08)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b32a4853877d93b18882db7af3820e2}{10771}}\ \textcolor{preprocessor}{\#define\ USB\_EP3R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0C)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d67b84647007953ea2a74c988198e2}{10772}}\ \textcolor{preprocessor}{\#define\ USB\_EP4R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x10)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcf8722242954ad6a66bb2c7f80c21b}{10773}}\ \textcolor{preprocessor}{\#define\ USB\_EP5R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x14)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f1eb20865b02ec7ff86e63cdcd9592}{10774}}\ \textcolor{preprocessor}{\#define\ USB\_EP6R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x18)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430f6d23a755b5db38f5d8634b7deada}{10775}}\ \textcolor{preprocessor}{\#define\ USB\_EP7R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x1C)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10776}10776\ \textcolor{comment}{/*\ bit\ positions\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6cc205ecfc51c2fbc530ee90fe2f0d}{10777}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_CTR\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d536830ca5bf3f9c1cdf462cce190a8}{10778}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_DTOG\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8adf3cd0b3eaca5eb9939769451707e2}{10779}}\ \textcolor{preprocessor}{\#define\ USB\_EPRX\_STAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x3000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa529fb3ed5f1db7e47d2b38a592873}{10780}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_SETUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dec65ff359fac0e385539a8d7beb66}{10781}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_T\_FIELD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0600U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf841b5618e3e5f1fd02093e58dc91a7c}{10782}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_KIND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6975fe92ee5c652bc0665b04e2eff07e}{10783}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_CTR\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08898338fa030d2b0ba781ba718b9e6f}{10784}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_DTOG\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846f5dd6f595075c0fd9189331fc090e}{10785}}\ \textcolor{preprocessor}{\#define\ USB\_EPTX\_STAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881e0a0a9cb32eb3f9975fe0b5b577e1}{10786}}\ \textcolor{preprocessor}{\#define\ USB\_EPADDR\_FIELD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000FU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10788}10788\ \textcolor{comment}{/*\ EndPoint\ REGister\ MASK\ (no\ toggle\ fields)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10789}10789\ \textcolor{preprocessor}{\#define\ USB\_EPREG\_MASK\ \ \ \ \ (USB\_EP\_CTR\_RX|USB\_EP\_SETUP|USB\_EP\_T\_FIELD|USB\_EP\_KIND|USB\_EP\_CTR\_TX|USB\_EPADDR\_FIELD)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0990fd5e1046bb06f9d84bfe81ffa49f}{10791}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_TYPE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0600U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb6534247e1a0ac44e2eeb5b3a6934f}{10792}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_BULK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c33c0c20c57a68596e55b00a6302b7}{10793}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_CONTROL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2defbb9d8ba5374954dfcd55afdc45b}{10794}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_ISOCHRONOUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf51a3af3807dd55e340c1ddbc3f2d352}{10795}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_INTERRUPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0600U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9ff2c3f4fa5acd6a659160054dd5cde}{10796}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_T\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((uint16\_t)(\string~USB\_EP\_T\_FIELD))\ \&\ USB\_EPREG\_MASK)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10797}10797\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10798}10798\ \textcolor{preprocessor}{\#define\ USB\_EPKIND\_MASK\ \ \ \ (\string~USB\_EP\_KIND\ \&\ USB\_EPREG\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d0f23898f2be6e6b63e855adbbbfcb2}{10800}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_TX\_DIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab289fb344cf4105d80d942e2816206bc}{10801}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_TX\_STALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2329b1b850bdfb41318ddd4bebd4950}{10802}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_TX\_NAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9ddeb7f81251b6f2d0925276c6a70}{10803}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_TX\_VALID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad667dfa506d6f6378cbcd533ed021464}{10804}}\ \textcolor{preprocessor}{\#define\ USB\_EPTX\_DTOG1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f1aed9f3f2828fae6ac5ce05ea4037}{10805}}\ \textcolor{preprocessor}{\#define\ USB\_EPTX\_DTOG2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10806}10806\ \textcolor{preprocessor}{\#define\ USB\_EPTX\_DTOGMASK\ \ (USB\_EPTX\_STAT|USB\_EPREG\_MASK)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3c8c80d9b7e43cdc4cf73a689e469c}{10808}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_RX\_DIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cc6c48637bea26ef78fc17d30be5ba6}{10809}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_RX\_STALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c3fbf5e0967184721faa13308967d9}{10810}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_RX\_NAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad864bbce320889427dd9d96c0efcabf}{10811}}\ \textcolor{preprocessor}{\#define\ USB\_EP\_RX\_VALID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x3000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae4d9c869227d23681be7248d6b30ce}{10812}}\ \textcolor{preprocessor}{\#define\ USB\_EPRX\_DTOG1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d21ead5b2a61b36b0346eee04c4cf86}{10813}}\ \textcolor{preprocessor}{\#define\ USB\_EPRX\_DTOG2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa939afb1c3ed0eda4001142cc60548f0}{10814}}\ \textcolor{preprocessor}{\#define\ USB\_EPRX\_DTOGMASK\ \ (USB\_EPRX\_STAT|USB\_EPREG\_MASK)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10815}10815\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10816}10816\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10817}10817\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10818}10818\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Window\ WATCHDOG\ (WWDG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10819}10819\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10820}10820\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10821}10821\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10822}10822\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{10823}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{10824}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{10825}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{10826}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{10827}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{10828}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{10829}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{10830}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{10831}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{10832}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10834}10834\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}{10835}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T0\ WWDG\_CR\_T\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}{10836}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T1\ WWDG\_CR\_T\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}{10837}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T2\ WWDG\_CR\_T\_2}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}{10838}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T3\ WWDG\_CR\_T\_3}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}{10839}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T4\ WWDG\_CR\_T\_4}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}{10840}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T5\ WWDG\_CR\_T\_5}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}{10841}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T6\ WWDG\_CR\_T\_6}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10842}10842\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9fed94bc5fdbc67446173e1b3676c}{10843}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{10844}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CR\_WDGA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{10845}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10847}10847\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CFR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{10848}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{10849}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{10850}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{10851}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{10852}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{10853}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{10854}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{10855}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{10856}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{10857}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10859}10859\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}{10860}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W0\ WWDG\_CFR\_W\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}{10861}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W1\ WWDG\_CFR\_W\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}{10862}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W2\ WWDG\_CFR\_W\_2}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}{10863}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W3\ WWDG\_CFR\_W\_3}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}{10864}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W4\ WWDG\_CFR\_W\_4}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}{10865}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W5\ WWDG\_CFR\_W\_5}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}{10866}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W6\ WWDG\_CFR\_W\_6}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10867}10867\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496363a4b305b4aa94d9ec6c80d232f1}{10868}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{10869}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ (0x3UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{10870}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{10871}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{10872}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10874}10874\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}{10875}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_WDGTB0\ WWDG\_CFR\_WDGTB\_0}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}{10876}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_WDGTB1\ WWDG\_CFR\_WDGTB\_1}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10877}10877\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b4e702f6496841d60bc7ada8d68d648}{10878}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{10879}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_EWI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{10880}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10882}10882\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c37d2819f82d4cec6c8c9a9250ee43}{10883}}\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{10884}}\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_SR\_EWIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{10885}}\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10900}10900\ \textcolor{comment}{/******************************\ ADC\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10901}\mbox{\hyperlink{group___exported__macro_ga2204b62b378bcf08b3b9006c184c7c23}{10901}}\ \textcolor{preprocessor}{\#define\ IS\_ADC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ ADC1)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10902}10902\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10903}\mbox{\hyperlink{group___exported__macro_gad8a5831c786b6b265531b890a194cbe2}{10903}}\ \textcolor{preprocessor}{\#define\ IS\_ADC\_COMMON\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ ADC)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10904}10904\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10905}10905\ \textcolor{comment}{/*******************************\ CAN\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10906}\mbox{\hyperlink{group___exported__macro_ga974dd363bcb2a5f48ec032509fd4ece3}{10906}}\ \textcolor{preprocessor}{\#define\ IS\_CAN\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ CAN)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10907}10907\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10908}10908\ \textcolor{comment}{/******************************\ COMP\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10909}\mbox{\hyperlink{group___exported__macro_gaefa161742156617f25fb34aec6354427}{10909}}\ \textcolor{preprocessor}{\#define\ IS\_COMP\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ COMP1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10910}10910\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ COMP2))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10911}10911\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10912}\mbox{\hyperlink{group___exported__macro_gaa7c8a0729f6b2a35ce000556078fa737}{10912}}\ \textcolor{preprocessor}{\#define\ IS\_COMP\_COMMON\_INSTANCE(COMMON\_INSTANCE)\ ((COMMON\_INSTANCE)\ ==\ COMP12\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10913}10913\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10914}\mbox{\hyperlink{group___exported__macro_gaf2340c4592a47c171624fc99e43e4da5}{10914}}\ \textcolor{preprocessor}{\#define\ IS\_COMP\_DAC1SWITCH\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ COMP1)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10915}10915\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10916}\mbox{\hyperlink{group___exported__macro_gab7f78e841f84bf7ec834748ca685fbc0}{10916}}\ \textcolor{preprocessor}{\#define\ IS\_COMP\_WINDOWMODE\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ COMP2)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10917}10917\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10918}10918\ \textcolor{comment}{/******************************\ CEC\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10919}\mbox{\hyperlink{group___exported__macro_ga10cad35fdea5ffcb9f17973ce98c7dee}{10919}}\ \textcolor{preprocessor}{\#define\ IS\_CEC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ CEC)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10920}10920\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10921}10921\ \textcolor{comment}{/******************************\ CRC\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10922}\mbox{\hyperlink{group___exported__macro_gaa514941a7f02f65eb27450c05e4e8dd1}{10922}}\ \textcolor{preprocessor}{\#define\ IS\_CRC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ CRC)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10923}10923\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10924}10924\ \textcolor{comment}{/*******************************\ DAC\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10925}\mbox{\hyperlink{group___exported__macro_ga94426b97cc5f1644d67f291cbcdba6d8}{10925}}\ \textcolor{preprocessor}{\#define\ IS\_DAC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ DAC1)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10926}10926\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10927}10927\ \textcolor{comment}{/*******************************\ DMA\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10928}\mbox{\hyperlink{group___exported__macro_ga40beb02b397c5f47e22a83fc28034afe}{10928}}\ \textcolor{preprocessor}{\#define\ IS\_DMA\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ DMA1\_Channel1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10929}10929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10930}10930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10931}10931\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10932}10932\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10933}10933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10934}10934\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel7))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10935}10935\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10936}10936\ \textcolor{comment}{/******************************\ GPIO\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10937}\mbox{\hyperlink{group___exported__macro_ga783626dd2431afebea836a102e318957}{10937}}\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ GPIOA)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10938}10938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10939}10939\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10940}10940\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOD)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10941}10941\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10942}10942\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOF))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10943}10943\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10944}10944\ \textcolor{comment}{/****************************\ GPIO\ Alternate\ Function\ Instances\ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10945}\mbox{\hyperlink{group___exported__macro_ga9d2e0c4bb80b983730a3a5d98d56f535}{10945}}\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_AF\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ GPIOA)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10946}10946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10947}10947\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10948}10948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOD)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10949}10949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOE))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10950}10950\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10951}10951\ \textcolor{comment}{/******************************\ GPIO\ Lock\ Instances\ ***************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10952}\mbox{\hyperlink{group___exported__macro_gaa84537785f7bf8425db6e392187ea2e6}{10952}}\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_LOCK\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ GPIOA)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10953}10953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOB))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10954}10954\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10955}10955\ \textcolor{comment}{/******************************\ I2C\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10956}\mbox{\hyperlink{group___exported__macro_gacdf0149a4e8c41a6814c13613c38a6b2}{10956}}\ \textcolor{preprocessor}{\#define\ IS\_I2C\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ I2C1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10957}10957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C2))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10958}10958\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10959}10959\ \textcolor{comment}{/******************\ I2C\ Instances\ :\ wakeup\ capability\ from\ stop\ modes\ *********/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10960}\mbox{\hyperlink{group___exported__macro_gadf692bda16bac3264bccff7f59ddaab9}{10960}}\ \textcolor{preprocessor}{\#define\ IS\_I2C\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10961}10961\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10962}10962\ \textcolor{comment}{/******************************\ I2S\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10963}\mbox{\hyperlink{group___exported__macro_ga0b35685911e3c7a38ee89e5cdc5a82fa}{10963}}\ \textcolor{preprocessor}{\#define\ IS\_I2S\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ SPI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10964}10964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SPI2))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10965}10965\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10966}10966\ \textcolor{comment}{/******************************\ IWDG\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10967}\mbox{\hyperlink{group___exported__macro_gad9ec4c52f0572ee67d043e006f1d5e39}{10967}}\ \textcolor{preprocessor}{\#define\ IS\_IWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ IWDG)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10968}10968\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10969}10969\ \textcolor{comment}{/******************************\ RTC\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10970}\mbox{\hyperlink{group___exported__macro_gab4230e8bd4d88adc4250f041d67375ce}{10970}}\ \textcolor{preprocessor}{\#define\ IS\_RTC\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ RTC)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10971}10971\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10972}10972\ \textcolor{comment}{/******************************\ SMBUS\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10973}\mbox{\hyperlink{group___exported__macro_gaf492fcfe71eab8d1dadf4d837b840af6}{10973}}\ \textcolor{preprocessor}{\#define\ IS\_SMBUS\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ I2C1)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10974}10974\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10975}10975\ \textcolor{comment}{/******************************\ SPI\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10976}\mbox{\hyperlink{group___exported__macro_ga59c7619a86c03df3ebeb4bd8aaef982c}{10976}}\ \textcolor{preprocessor}{\#define\ IS\_SPI\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ SPI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10977}10977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SPI2))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10978}10978\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10979}10979\ \textcolor{comment}{/******************************\ TIM\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10980}\mbox{\hyperlink{group___exported__macro_gaba506eb03409b21388d7c5a6401a4f98}{10980}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10981}10981\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10982}10982\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10983}10983\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10984}10984\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM6)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10985}10985\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM7)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10986}10986\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM14)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10987}10987\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10988}10988\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10989}10989\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10990}10990\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10991}\mbox{\hyperlink{group___exported__macro_ga0c02efc77b1bfb640d7f6593f58ad464}{10991}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC1\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10992}10992\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10993}10993\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10994}10994\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10995}10995\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM14)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10996}10996\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10997}10997\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10998}10998\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l10999}10999\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11000}\mbox{\hyperlink{group___exported__macro_ga6ef84d278cf917c7e420b94687b39c7c}{11000}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC2\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11001}11001\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11002}11002\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11003}11003\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11004}11004\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM15))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11005}11005\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11006}\mbox{\hyperlink{group___exported__macro_ga0c37cb8f925fd43622cce7a4c00fd95e}{11006}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC3\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11007}11007\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11008}11008\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11009}11009\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11010}11010\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11011}\mbox{\hyperlink{group___exported__macro_gae72b7182a73d81c33196265b31091c07}{11011}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC4\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11012}11012\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11013}11013\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11014}11014\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11015}11015\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11016}\mbox{\hyperlink{group___exported__macro_ga0ca20886f56bf7611ad511433b9caade}{11016}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11017}11017\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11018}11018\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11019}11019\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11020}11020\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11021}\mbox{\hyperlink{group___exported__macro_ga7beb8f84094e6a1567d10177cc4fdae9}{11021}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11022}11022\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11023}11023\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11024}11024\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11025}11025\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11026}\mbox{\hyperlink{group___exported__macro_gacbd23fd1f9f73dc249b16c89131a671c}{11026}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11027}11027\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11028}11028\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11029}11029\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11030}11030\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM15))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11031}11031\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11032}\mbox{\hyperlink{group___exported__macro_ga57882c3c75fddf0ccf0c6ecf99b3d3df}{11032}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11033}11033\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11034}11034\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11035}11035\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11036}11036\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM15))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11037}11037\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11038}\mbox{\hyperlink{group___exported__macro_ga7bf2abf939c55a4c8284c184735accdc}{11038}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11039}11039\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11040}11040\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11041}11041\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11042}11042\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11043}\mbox{\hyperlink{group___exported__macro_gacb14170c4996e004849647d8cb626402}{11043}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11044}11044\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11045}11045\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11046}11046\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11047}11047\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11048}\mbox{\hyperlink{group___exported__macro_gacdcc047699e2d83c9d2b3a3f8375dff4}{11048}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_HALL\_INTERFACE\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11049}11049\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11050}11050\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11051}\mbox{\hyperlink{group___exported__macro_ga979ea18ba0931f5ed15cc2f3ac84794b}{11051}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11052}11052\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11053}11053\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11054}\mbox{\hyperlink{group___exported__macro_gac71942c3817f1a893ef84fefe69496b7}{11054}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ETR\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11055}11055\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11056}11056\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11057}11057\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11058}11058\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11059}\mbox{\hyperlink{group___exported__macro_ga6e06388143bb7bb111c78a3686dd753a}{11059}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_XOR\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11060}11060\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11061}11061\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11062}11062\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11063}11063\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11064}\mbox{\hyperlink{group___exported__macro_ga98104b1522d066b0c20205ca179d0eba}{11064}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_MASTER\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11065}11065\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11066}11066\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11067}11067\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11068}11068\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM6)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11069}11069\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM7)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11070}11070\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM15))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11071}11071\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11072}\mbox{\hyperlink{group___exported__macro_ga3ba7d4187dba8dfb4ffd610312e8af14}{11072}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11073}11073\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11074}11074\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11075}11075\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11076}11076\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM15))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11077}11077\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11078}\mbox{\hyperlink{group___exported__macro_gac41867bf288927ff8ff10a85e67a591b}{11078}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11079}11079\ \textcolor{preprocessor}{\ \ \ \ ((INSTANCE)\ ==\ TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11080}11080\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11081}\mbox{\hyperlink{group___exported__macro_ga1ed43d4e9823446a1b9d43afc452f42e}{11081}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMABURST\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11082}11082\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11083}11083\ \textcolor{preprocessor}{\ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11084}11084\ \textcolor{preprocessor}{\ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11085}11085\ \textcolor{preprocessor}{\ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11086}11086\ \textcolor{preprocessor}{\ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11087}11087\ \textcolor{preprocessor}{\ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11088}11088\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11089}\mbox{\hyperlink{group___exported__macro_ga68b8d9ca22720c9034753c604d83500d}{11089}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11090}11090\ \textcolor{preprocessor}{\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11091}11091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11092}11092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11093}11093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11094}11094\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11095}\mbox{\hyperlink{group___exported__macro_ga6517a51ea79512a42bc53c718a77f18e}{11095}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCX\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11096}11096\ \textcolor{preprocessor}{\ \ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11097}11097\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11098}11098\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11099}11099\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11100}11100\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11101}11101\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11102}11102\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM2)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11103}11103\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11104}11104\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11105}11105\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11106}11106\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11107}11107\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11108}11108\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM3)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11109}11109\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11110}11110\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11111}11111\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11112}11112\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11113}11113\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11114}11114\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM14)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11115}11115\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11116}11116\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11117}11117\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM15)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11118}11118\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11119}11119\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11120}11120\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11121}11121\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM16)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11122}11122\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11123}11123\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11124}11124\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM17)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11125}11125\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1))))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11126}11126\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11127}\mbox{\hyperlink{group___exported__macro_ga7181cfd1649c4e65e24b7c863e94a54f}{11127}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCXN\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11128}11128\ \textcolor{preprocessor}{\ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11129}11129\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11130}11130\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11131}11131\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)))\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11132}11132\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11133}11133\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM15)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11134}11134\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1))\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11135}11135\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11136}11136\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM16)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11137}11137\ \textcolor{preprocessor}{\ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11138}11138\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11139}11139\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM17)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11140}11140\ \textcolor{preprocessor}{\ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11141}11141\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11142}\mbox{\hyperlink{group___exported__macro_gaac0e3e7e7a18fd8eb81734b2baf9e3be}{11142}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11143}11143\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11144}11144\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11145}11145\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11146}11146\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11147}\mbox{\hyperlink{group___exported__macro_ga3b470612fd4c4e29fb985247056b1e07}{11147}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11148}11148\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11149}11149\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11150}11150\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11151}11151\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11152}11152\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11153}\mbox{\hyperlink{group___exported__macro_gac54b9f42e8ab07c41abe7d96d13d698a}{11153}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11154}11154\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11155}11155\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11156}11156\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11157}11157\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM14)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11158}11158\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11159}11159\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11160}11160\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11161}11161\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11162}\mbox{\hyperlink{group___exported__macro_gad51d77b3bcc12a3a5c308d727b561371}{11162}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11163}11163\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11164}11164\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11165}11165\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11166}11166\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM6)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11167}11167\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM7)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11168}11168\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11169}11169\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11170}11170\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11171}11171\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11172}\mbox{\hyperlink{group___exported__macro_gad80a186286ce3daa92249a8d52111aaf}{11172}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11173}11173\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11174}11174\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11175}11175\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11176}11176\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11177}11177\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11178}11178\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11179}11179\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11180}\mbox{\hyperlink{group___exported__macro_ga5f61206c3c8b20784f9d237dce300afd}{11180}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11181}11181\ \textcolor{preprocessor}{\ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11182}11182\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11183}11183\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11184}11184\ \textcolor{preprocessor}{\ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11185}11185\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11186}\mbox{\hyperlink{group___exported__macro_ga6bb03cf116b07bfe1bd527f8ab61a7f9}{11186}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REMAP\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11187}11187\ \textcolor{preprocessor}{\ \ ((INSTANCE)\ ==\ TIM14)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11188}11188\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11189}\mbox{\hyperlink{group___exported__macro_ga7e85353dbe9dc9d80ad06f0b935c12e1}{11189}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11190}11190\ \textcolor{preprocessor}{\ \ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11191}11191\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11192}11192\ \textcolor{comment}{/******************************\ TSC\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11193}\mbox{\hyperlink{group___exported__macro_gaf29af2609f6b7748104a965262e95475}{11193}}\ \textcolor{preprocessor}{\#define\ IS\_TSC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ TSC)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11194}11194\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11195}11195\ \textcolor{comment}{/***********************\ UART\ Instances\ :\ IRDA\ mode\ ***************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11196}\mbox{\hyperlink{group___exported__macro_ga98ae6698dc54d8441fce553a65bf5429}{11196}}\ \textcolor{preprocessor}{\#define\ IS\_IRDA\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11197}11197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11198}11198\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11199}11199\ \textcolor{comment}{/*********************\ UART\ Instances\ :\ Smard\ card\ mode\ ***********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11200}\mbox{\hyperlink{group___exported__macro_gab2734c105403831749ccb34eeb058988}{11200}}\ \textcolor{preprocessor}{\#define\ IS\_SMARTCARD\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11201}11201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11202}11202\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11203}11203\ \textcolor{comment}{/********************\ USART\ Instances\ :\ Synchronous\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11204}\mbox{\hyperlink{group___exported__macro_gafbce654f84a7c994817453695ac91cbe}{11204}}\ \textcolor{preprocessor}{\#define\ IS\_USART\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11205}11205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11206}11206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11207}11207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART4))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11208}11208\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11209}11209\ \textcolor{comment}{/********************\ USART\ Instances\ :\ auto\ Baud\ rate\ detection\ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11210}\mbox{\hyperlink{group___exported__macro_ga4130cef42f8cada5a91c38b85f76939e}{11210}}\ \textcolor{preprocessor}{\#define\ IS\_USART\_AUTOBAUDRATE\_DETECTION\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11211}11211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11212}11212\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11213}11213\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Asynchronous\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11214}\mbox{\hyperlink{group___exported__macro_gacbd2efab4cd39d4867c4dbeacb87e84b}{11214}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11215}11215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11216}11216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11217}11217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART4))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11218}11218\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11219}11219\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Half-\/Duplex\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11220}\mbox{\hyperlink{group___exported__macro_ga69c4aa0c561c4c39c621710fbbb0cb7b}{11220}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_HALFDUPLEX\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11221}11221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11222}11222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11223}11223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART4))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11224}11224\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11225}11225\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Hardware\ Flow\ control\ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11226}\mbox{\hyperlink{group___exported__macro_gaf9a11d0720f3efa780126414a4ac50ad}{11226}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_HWFLOW\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11227}11227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11228}11228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11229}11229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART4))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11230}11230\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11231}11231\ \textcolor{comment}{/******************\ UART\ Instances\ :\ LIN\ mode\ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11232}\mbox{\hyperlink{group___exported__macro_ga7d2763df993c77cfa6e249ec7bc80482}{11232}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_LIN\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11233}11233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11234}11234\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11235}11235\ \textcolor{comment}{/******************\ UART\ Instances\ :\ wakeup\ from\ stop\ mode\ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11236}\mbox{\hyperlink{group___exported__macro_ga6303097822ab1977cc83f05319a10f1e}{11236}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11237}11237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11238}11238\ \textcolor{comment}{/*\ Old\ macro\ definition\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11239}\mbox{\hyperlink{group___exported__macro_ga69e32d838272d886316fcfa378605ed0}{11239}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_WAKEUP\_INSTANCE\ \ \ \ \ \ \ \ \ IS\_UART\_WAKEUP\_FROMSTOP\_INSTANCE}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11240}11240\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11241}11241\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Driver\ enable\ detection\ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11242}\mbox{\hyperlink{group___exported__macro_ga98f122ffe4d77f03a13f682301e2d596}{11242}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_DRIVER\_ENABLE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11243}11243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11244}11244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11245}11245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART4))}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11246}11246\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11247}11247\ \textcolor{comment}{/******************************\ USB\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11248}\mbox{\hyperlink{group___exported__macro_gadaf663c55446f04fa69ee912b8890b32}{11248}}\ \textcolor{preprocessor}{\#define\ IS\_PCD\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ USB)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11249}11249\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11250}11250\ \textcolor{comment}{/******************************\ WWDG\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11251}\mbox{\hyperlink{group___exported__macro_gac2a8aaec233e19987232455643a04d6f}{11251}}\ \textcolor{preprocessor}{\#define\ IS\_WWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ WWDG)}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11252}11252\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11258}11258\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11259}11259\ \textcolor{comment}{/*\ \ For\ a\ painless\ codes\ migration\ between\ the\ STM32F0xx\ device\ product\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11260}11260\ \textcolor{comment}{/*\ \ lines,\ the\ aliases\ defined\ below\ are\ put\ in\ place\ to\ overcome\ the\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11261}11261\ \textcolor{comment}{/*\ \ differences\ in\ the\ interrupt\ handlers\ and\ IRQn\ definitions.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11262}11262\ \textcolor{comment}{/*\ \ No\ need\ to\ update\ developed\ interrupt\ code\ when\ moving\ across\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11263}11263\ \textcolor{comment}{/*\ \ product\ lines\ within\ the\ same\ STM32F0\ Family\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11264}11264\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11265}11265\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11266}11266\ \textcolor{comment}{/*\ Aliases\ for\ \_\_IRQn\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11267}\mbox{\hyperlink{group__stm32f072xb_gaa7d642ec0ffe7089d01841fe5992321c}{11267}}\ \textcolor{preprocessor}{\#define\ ADC1\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC1\_COMP\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11268}\mbox{\hyperlink{group__stm32f072xb_ga009c2e7592dff25609cfe31c5075ebf0}{11268}}\ \textcolor{preprocessor}{\#define\ DMA1\_Ch1\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA1\_Channel1\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11269}\mbox{\hyperlink{group__stm32f072xb_ga91ae4b3ba6a353f5e69ec0f9be8e80a7}{11269}}\ \textcolor{preprocessor}{\#define\ DMA1\_Ch2\_3\_DMA2\_Ch1\_2\_IRQn\ DMA1\_Channel2\_3\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11270}\mbox{\hyperlink{group__stm32f072xb_ga95fcd58bc2191300fc08c94311ac5ed8}{11270}}\ \textcolor{preprocessor}{\#define\ DMA1\_Ch4\_7\_DMA2\_Ch3\_5\_IRQn\ DMA1\_Channel4\_5\_6\_7\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11271}\mbox{\hyperlink{group__stm32f072xb_ga35a41592e06a61cdced6514b54e1ceb3}{11271}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel4\_5\_IRQn\ \ \ \ \ \ \ DMA1\_Channel4\_5\_6\_7\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11272}\mbox{\hyperlink{group__stm32f072xb_gaf016a2890375aa890497fa1965dae1f0}{11272}}\ \textcolor{preprocessor}{\#define\ PVD\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PVD\_VDDIO2\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11273}\mbox{\hyperlink{group__stm32f072xb_gab750c5433c43339b438d26f821de6a7a}{11273}}\ \textcolor{preprocessor}{\#define\ VDDIO2\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PVD\_VDDIO2\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11274}\mbox{\hyperlink{group__stm32f072xb_gaae92cbf893c67700dbc28d2ca87eac9d}{11274}}\ \textcolor{preprocessor}{\#define\ RCC\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CRS\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11275}\mbox{\hyperlink{group__stm32f072xb_ga16b30b9f4d374c506d31c9d4c6cce8a1}{11275}}\ \textcolor{preprocessor}{\#define\ TIM6\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM6\_DAC\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11276}\mbox{\hyperlink{group__stm32f072xb_gade0cba0a5aa75d4a35b1a6d41f4b3283}{11276}}\ \textcolor{preprocessor}{\#define\ USART3\_6\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART3\_4\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11277}\mbox{\hyperlink{group__stm32f072xb_gad8e0c20d4c7a475d383e6b992ec23332}{11277}}\ \textcolor{preprocessor}{\#define\ USART3\_8\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART3\_4\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11278}11278\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11279}\mbox{\hyperlink{group__stm32f072xb_ga30e139a699359f36d6a4905104e79b77}{11279}}\ \textcolor{preprocessor}{\#define\ SVC\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SVCall\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11280}11280\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11281}11281\ \textcolor{comment}{/*\ Aliases\ for\ \_\_IRQHandler\ */}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11282}\mbox{\hyperlink{group__stm32f072xb_gacfad9f182b248bceb2ebedd9ae366546}{11282}}\ \textcolor{preprocessor}{\#define\ ADC1\_IRQHandler\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC1\_COMP\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11283}\mbox{\hyperlink{group__stm32f072xb_ga3f7debe9fc2548ab6640825967110101}{11283}}\ \textcolor{preprocessor}{\#define\ DMA1\_Ch1\_IRQHandler\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA1\_Channel1\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11284}\mbox{\hyperlink{group__stm32f072xb_ga3752ab0b9a6635ccd7bc87b99ee8fd9b}{11284}}\ \textcolor{preprocessor}{\#define\ DMA1\_Ch2\_3\_DMA2\_Ch1\_2\_IRQHandler\ DMA1\_Channel2\_3\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11285}\mbox{\hyperlink{group__stm32f072xb_ga035f9aa47c046222541cca70e281b415}{11285}}\ \textcolor{preprocessor}{\#define\ DMA1\_Ch4\_7\_DMA2\_Ch3\_5\_IRQHandler\ DMA1\_Channel4\_5\_6\_7\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11286}\mbox{\hyperlink{group__stm32f072xb_gac0e40c40e17f156c06448e594bf54eaf}{11286}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel4\_5\_IRQHandler\ \ \ \ \ \ \ DMA1\_Channel4\_5\_6\_7\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11287}\mbox{\hyperlink{group__stm32f072xb_ga045476dfaec8c84f5e16b06b937c0c18}{11287}}\ \textcolor{preprocessor}{\#define\ PVD\_IRQHandler\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PVD\_VDDIO2\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11288}\mbox{\hyperlink{group__stm32f072xb_gac1854dcfbcf2950cee25063d73a5edb0}{11288}}\ \textcolor{preprocessor}{\#define\ VDDIO2\_IRQHandler\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PVD\_VDDIO2\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11289}\mbox{\hyperlink{group__stm32f072xb_ga5a6d083fa78461da86a717b28973e009}{11289}}\ \textcolor{preprocessor}{\#define\ RCC\_IRQHandler\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CRS\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11290}\mbox{\hyperlink{group__stm32f072xb_gae30e35a563a952a284f3f54d7f164ccd}{11290}}\ \textcolor{preprocessor}{\#define\ TIM6\_IRQHandler\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM6\_DAC\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11291}\mbox{\hyperlink{group__stm32f072xb_gaf04189172ff710986cd652a06e6f3f69}{11291}}\ \textcolor{preprocessor}{\#define\ USART3\_6\_IRQHandler\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART3\_4\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11292}\mbox{\hyperlink{group__stm32f072xb_ga36a6fa2533fdea503ca6341545d3148e}{11292}}\ \textcolor{preprocessor}{\#define\ USART3\_8\_IRQHandler\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART3\_4\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11293}11293\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11294}11294\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11295}11295\ \}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11296}11296\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11297}11297\ }
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11298}11298\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F072xB\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f072xb_8h_source_l11299}11299\ }

\end{DoxyCode}
