{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709959782169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709959782169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  8 22:49:42 2024 " "Processing started: Fri Mar  8 22:49:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709959782169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959782169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959782169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709959782529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709959782529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_medio.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_medio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_medio " "Found entity 1: Sumador_medio" {  } { { "Sumador_medio.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/Sumador_medio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_completo " "Found entity 1: Sumador_completo" {  } { { "Sumador_completo.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/Sumador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadornbits " "Found entity 1: sumadornbits" {  } { { "sumadornbits.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorbinario.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorbinario.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBinario " "Found entity 1: DecodificadorBinario" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/DecodificadorBinario.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorn.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorN " "Found entity 1: DecodificadorN" {  } { { "DecodificadorN.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/DecodificadorN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_medio.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_medio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador_medio " "Found entity 1: Restador_medio" {  } { { "Restador_medio.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/Restador_medio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador_completo " "Found entity 1: Restador_completo" {  } { { "Restador_completo.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/Restador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadornbits " "Found entity 1: restadornbits" {  } { { "restadornbits.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/restadornbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "productos_parciales.sv 1 1 " "Found 1 design units, including 1 entities, in source file productos_parciales.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Productos_Parciales " "Found entity 1: Productos_Parciales" {  } { { "Productos_Parciales.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/Productos_Parciales.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_in " "Found entity 1: ff_in" {  } { { "ff_in.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_in.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_in_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_in_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_in_n " "Found entity 1: ff_in_n" {  } { { "ff_in_n.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_in_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_out " "Found entity 1: ff_out" {  } { { "ff_out.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_out_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_out_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_out_n " "Found entity 1: ff_out_n" {  } { { "ff_out_n.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfrecuencia.sv 1 1 " "Found 1 design units, including 1 entities, in source file mfrecuencia.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mfrecuencia " "Found entity 1: mfrecuencia" {  } { { "mfrecuencia.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/mfrecuencia.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959789965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959789965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mfrecuencia " "Elaborating entity \"mfrecuencia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709959790022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_in_n ff_in_n:mfrecuencia_in " "Elaborating entity \"ff_in_n\" for hierarchy \"ff_in_n:mfrecuencia_in\"" {  } { { "mfrecuencia.sv" "mfrecuencia_in" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/mfrecuencia.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_in ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_ " "Elaborating entity \"ff_in\" for hierarchy \"ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\"" {  } { { "ff_in_n.sv" "bit_\[0\].register_in_" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_in_n.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:mfrecuencia_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:mfrecuencia_ALU\"" {  } { { "mfrecuencia.sv" "mfrecuencia_ALU" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/mfrecuencia.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.sv(60) " "Verilog HDL assignment warning at ALU.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.sv(68) " "Verilog HDL assignment warning at ALU.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.sv(70) " "Verilog HDL assignment warning at ALU.sv(70): truncated value with size 32 to match size of target (4)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 ALU.sv(78) " "Verilog HDL assignment warning at ALU.sv(78): truncated value with size 64 to match size of target (8)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.sv(85) " "Verilog HDL assignment warning at ALU.sv(85): truncated value with size 32 to match size of target (8)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.sv(90) " "Verilog HDL assignment warning at ALU.sv(90): truncated value with size 32 to match size of target (8)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.sv(95) " "Verilog HDL assignment warning at ALU.sv(95): truncated value with size 32 to match size of target (8)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.sv(100) " "Verilog HDL assignment warning at ALU.sv(100): truncated value with size 32 to match size of target (8)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.sv(110) " "Verilog HDL assignment warning at ALU.sv(110): truncated value with size 32 to match size of target (8)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.sv(119) " "Verilog HDL assignment warning at ALU.sv(119): truncated value with size 32 to match size of target (8)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.sv(126) " "Verilog HDL assignment warning at ALU.sv(126): truncated value with size 32 to match size of target (8)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x ALU.sv(57) " "Verilog HDL Always Construct warning at ALU.sv(57): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y ALU.sv(57) " "Verilog HDL Always Construct warning at ALU.sv(57): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ALU.sv(57) " "Verilog HDL Always Construct warning at ALU.sv(57): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.sv(57) " "Inferred latch for \"carry\" at ALU.sv(57)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] ALU.sv(142) " "Inferred latch for \"y\[0\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] ALU.sv(142) " "Inferred latch for \"y\[1\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] ALU.sv(142) " "Inferred latch for \"y\[2\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] ALU.sv(142) " "Inferred latch for \"y\[3\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] ALU.sv(142) " "Inferred latch for \"y\[4\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] ALU.sv(142) " "Inferred latch for \"y\[5\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] ALU.sv(142) " "Inferred latch for \"y\[6\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] ALU.sv(142) " "Inferred latch for \"y\[7\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] ALU.sv(142) " "Inferred latch for \"y\[8\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] ALU.sv(142) " "Inferred latch for \"y\[9\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] ALU.sv(142) " "Inferred latch for \"y\[10\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790045 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] ALU.sv(142) " "Inferred latch for \"y\[11\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] ALU.sv(142) " "Inferred latch for \"y\[12\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] ALU.sv(142) " "Inferred latch for \"y\[13\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] ALU.sv(142) " "Inferred latch for \"y\[14\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] ALU.sv(142) " "Inferred latch for \"y\[15\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] ALU.sv(142) " "Inferred latch for \"y\[16\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] ALU.sv(142) " "Inferred latch for \"y\[17\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] ALU.sv(142) " "Inferred latch for \"y\[18\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] ALU.sv(142) " "Inferred latch for \"y\[19\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] ALU.sv(142) " "Inferred latch for \"y\[20\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] ALU.sv(142) " "Inferred latch for \"y\[21\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] ALU.sv(142) " "Inferred latch for \"y\[22\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] ALU.sv(142) " "Inferred latch for \"y\[23\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] ALU.sv(142) " "Inferred latch for \"y\[24\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] ALU.sv(142) " "Inferred latch for \"y\[25\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] ALU.sv(142) " "Inferred latch for \"y\[26\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] ALU.sv(142) " "Inferred latch for \"y\[27\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] ALU.sv(142) " "Inferred latch for \"y\[28\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] ALU.sv(142) " "Inferred latch for \"y\[29\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] ALU.sv(142) " "Inferred latch for \"y\[30\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] ALU.sv(142) " "Inferred latch for \"y\[31\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] ALU.sv(142) " "Inferred latch for \"x\[0\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] ALU.sv(142) " "Inferred latch for \"x\[1\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] ALU.sv(142) " "Inferred latch for \"x\[2\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] ALU.sv(142) " "Inferred latch for \"x\[3\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] ALU.sv(142) " "Inferred latch for \"x\[4\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] ALU.sv(142) " "Inferred latch for \"x\[5\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] ALU.sv(142) " "Inferred latch for \"x\[6\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] ALU.sv(142) " "Inferred latch for \"x\[7\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] ALU.sv(142) " "Inferred latch for \"x\[8\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] ALU.sv(142) " "Inferred latch for \"x\[9\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] ALU.sv(142) " "Inferred latch for \"x\[10\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] ALU.sv(142) " "Inferred latch for \"x\[11\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] ALU.sv(142) " "Inferred latch for \"x\[12\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] ALU.sv(142) " "Inferred latch for \"x\[13\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] ALU.sv(142) " "Inferred latch for \"x\[14\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] ALU.sv(142) " "Inferred latch for \"x\[15\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\] ALU.sv(142) " "Inferred latch for \"x\[16\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\] ALU.sv(142) " "Inferred latch for \"x\[17\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\] ALU.sv(142) " "Inferred latch for \"x\[18\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\] ALU.sv(142) " "Inferred latch for \"x\[19\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\] ALU.sv(142) " "Inferred latch for \"x\[20\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\] ALU.sv(142) " "Inferred latch for \"x\[21\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\] ALU.sv(142) " "Inferred latch for \"x\[22\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\] ALU.sv(142) " "Inferred latch for \"x\[23\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\] ALU.sv(142) " "Inferred latch for \"x\[24\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\] ALU.sv(142) " "Inferred latch for \"x\[25\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\] ALU.sv(142) " "Inferred latch for \"x\[26\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\] ALU.sv(142) " "Inferred latch for \"x\[27\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\] ALU.sv(142) " "Inferred latch for \"x\[28\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\] ALU.sv(142) " "Inferred latch for \"x\[29\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\] ALU.sv(142) " "Inferred latch for \"x\[30\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790046 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\] ALU.sv(142) " "Inferred latch for \"x\[31\]\" at ALU.sv(142)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959790047 "|mfrecuencia|ALU:mfrecuencia_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadornbits ALU:mfrecuencia_ALU\|sumadornbits:UUT " "Elaborating entity \"sumadornbits\" for hierarchy \"ALU:mfrecuencia_ALU\|sumadornbits:UUT\"" {  } { { "ALU.sv" "UUT" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790047 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "temporal2\[32\] 0 sumadornbits.sv(12) " "Net \"temporal2\[32\]\" at sumadornbits.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "sumadornbits.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709959790048 "|mfrecuencia|ALU:mfrecuencia_ALU|sumadornbits:UUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg0 sumadornbits.sv(6) " "Output port \"salida7seg0\" at sumadornbits.sv(6) has no driver" {  } { { "sumadornbits.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709959790048 "|mfrecuencia|ALU:mfrecuencia_ALU|sumadornbits:UUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg1 sumadornbits.sv(8) " "Output port \"salida7seg1\" at sumadornbits.sv(8) has no driver" {  } { { "sumadornbits.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709959790048 "|mfrecuencia|ALU:mfrecuencia_ALU|sumadornbits:UUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_medio ALU:mfrecuencia_ALU\|sumadornbits:UUT\|Sumador_medio:U1 " "Elaborating entity \"Sumador_medio\" for hierarchy \"ALU:mfrecuencia_ALU\|sumadornbits:UUT\|Sumador_medio:U1\"" {  } { { "sumadornbits.sv" "U1" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_completo ALU:mfrecuencia_ALU\|sumadornbits:UUT\|Sumador_completo:for_loop\[1\].U2 " "Elaborating entity \"Sumador_completo\" for hierarchy \"ALU:mfrecuencia_ALU\|sumadornbits:UUT\|Sumador_completo:for_loop\[1\].U2\"" {  } { { "sumadornbits.sv" "for_loop\[1\].U2" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restadornbits ALU:mfrecuencia_ALU\|restadornbits:UUT_r " "Elaborating entity \"restadornbits\" for hierarchy \"ALU:mfrecuencia_ALU\|restadornbits:UUT_r\"" {  } { { "ALU.sv" "UUT_r" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790055 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "temporal2\[32\] 0 restadornbits.sv(12) " "Net \"temporal2\[32\]\" at restadornbits.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "restadornbits.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/restadornbits.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709959790057 "|mfrecuencia|ALU:mfrecuencia_ALU|restadornbits:UUT_r"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg0 restadornbits.sv(6) " "Output port \"salida7seg0\" at restadornbits.sv(6) has no driver" {  } { { "restadornbits.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/restadornbits.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709959790057 "|mfrecuencia|ALU:mfrecuencia_ALU|restadornbits:UUT_r"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg1 restadornbits.sv(8) " "Output port \"salida7seg1\" at restadornbits.sv(8) has no driver" {  } { { "restadornbits.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/restadornbits.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709959790057 "|mfrecuencia|ALU:mfrecuencia_ALU|restadornbits:UUT_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador_medio ALU:mfrecuencia_ALU\|restadornbits:UUT_r\|Restador_medio:U1 " "Elaborating entity \"Restador_medio\" for hierarchy \"ALU:mfrecuencia_ALU\|restadornbits:UUT_r\|Restador_medio:U1\"" {  } { { "restadornbits.sv" "U1" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/restadornbits.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador_completo ALU:mfrecuencia_ALU\|restadornbits:UUT_r\|Restador_completo:for_loop\[1\].U2 " "Elaborating entity \"Restador_completo\" for hierarchy \"ALU:mfrecuencia_ALU\|restadornbits:UUT_r\|Restador_completo:for_loop\[1\].U2\"" {  } { { "restadornbits.sv" "for_loop\[1\].U2" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/restadornbits.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador ALU:mfrecuencia_ALU\|multiplicador:dut " "Elaborating entity \"multiplicador\" for hierarchy \"ALU:mfrecuencia_ALU\|multiplicador:dut\"" {  } { { "ALU.sv" "dut" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Productos_Parciales ALU:mfrecuencia_ALU\|multiplicador:dut\|Productos_Parciales:gen_row\[0\].gen_column\[0\].PPX " "Elaborating entity \"Productos_Parciales\" for hierarchy \"ALU:mfrecuencia_ALU\|multiplicador:dut\|Productos_Parciales:gen_row\[0\].gen_column\[0\].PPX\"" {  } { { "multiplicador.sv" "gen_row\[0\].gen_column\[0\].PPX" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/multiplicador.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorN ALU:mfrecuencia_ALU\|DecodificadorN:deco " "Elaborating entity \"DecodificadorN\" for hierarchy \"ALU:mfrecuencia_ALU\|DecodificadorN:deco\"" {  } { { "ALU.sv" "deco" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790480 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "temporal1\[31..16\] 0 DecodificadorN.sv(7) " "Net \"temporal1\[31..16\]\" at DecodificadorN.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "DecodificadorN.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/DecodificadorN.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709959790494 "|mfrecuencia|ALU:mfrecuencia_ALU|DecodificadorN:deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorBinario ALU:mfrecuencia_ALU\|DecodificadorN:deco\|DecodificadorBinario:for_loop\[0\].U1 " "Elaborating entity \"DecodificadorBinario\" for hierarchy \"ALU:mfrecuencia_ALU\|DecodificadorN:deco\|DecodificadorBinario:for_loop\[0\].U1\"" {  } { { "DecodificadorN.sv" "for_loop\[0\].U1" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/DecodificadorN.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_out_n ff_out_n:mfrecuencia_out " "Elaborating entity \"ff_out_n\" for hierarchy \"ff_out_n:mfrecuencia_out\"" {  } { { "mfrecuencia.sv" "mfrecuencia_out" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/mfrecuencia.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_out ff_out_n:mfrecuencia_out\|ff_out:bits_\[0\].register_out_ " "Elaborating entity \"ff_out\" for hierarchy \"ff_out_n:mfrecuencia_out\|ff_out:bits_\[0\].register_out_\"" {  } { { "ff_out_n.sv" "bits_\[0\].register_out_" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959790503 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[31\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[31\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[31\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[30\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[30\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[30\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[29\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[29\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[29\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[28\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[28\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[28\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[27\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[27\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[27\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[26\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[26\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[26\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[25\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[25\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[25\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[24\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[24\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[24\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[23\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[23\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[23\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[22\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[22\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[22\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[21\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[21\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[21\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[20\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[20\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[20\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[19\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[19\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[19\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[18\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[18\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[18\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[17\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[17\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[17\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[16\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[16\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[16\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[15\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[15\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[15\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[14\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[14\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[14\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[13\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[13\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[13\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[12\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[12\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[12\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[11\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[11\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[11\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[10\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[10\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[10\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[9\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[9\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[9\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[8\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[8\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[8\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[7\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[7\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[7\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[6\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[6\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[6\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[5\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[5\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[5\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[4\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[4\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[4\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[3\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[3\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[3\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[2\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[2\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[2\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[1\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[1\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[1\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[1\]\[0\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[1\]\[0\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[1\]\[0\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[31\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[31\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[31\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[30\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[30\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[30\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[29\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[29\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[29\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[28\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[28\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[28\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[27\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[27\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[27\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[26\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[26\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[26\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[25\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[25\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[25\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[24\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[24\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[24\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[23\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[23\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[23\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[22\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[22\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[22\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[21\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[21\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[21\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[20\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[20\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[20\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[19\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[19\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[19\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[18\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[18\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[18\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[17\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[17\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[17\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[16\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[16\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[16\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[15\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[15\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[15\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[14\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[14\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[14\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[13\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[13\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[13\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[12\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[12\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[12\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[11\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[11\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[10\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[10\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[9\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[9\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[9\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[8\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[8\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[8\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[7\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[7\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[7\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[6\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[6\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[6\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[5\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[5\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[5\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[4\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[4\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[4\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[3\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[3\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[3\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[2\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[2\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[2\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_num\[0\]\[1\] " "Net \"ff_out_n:mfrecuencia_out\|out_num\[0\]\[1\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_num\[0\]\[1\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[31\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[31\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[31\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[30\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[30\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[30\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[29\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[29\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[29\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[28\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[28\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[28\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[27\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[27\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[27\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[26\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[26\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[26\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[25\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[25\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[25\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[24\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[24\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[24\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[23\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[23\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[23\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[22\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[22\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[22\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[21\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[21\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[21\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[20\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[20\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[20\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[19\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[19\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[19\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[18\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[18\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[18\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[17\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[17\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[17\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[16\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[16\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[16\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[15\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[15\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[15\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[14\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[14\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[14\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[13\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[13\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[13\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[12\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[12\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[12\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[11\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[11\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[11\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[10\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[10\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[10\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[9\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[9\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[9\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[8\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[8\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[8\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[7\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[7\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[7\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[6\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[6\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[6\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[5\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[5\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[5\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[4\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[4\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[4\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[3\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[3\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[3\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[2\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[2\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[2\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_mode_seg\[1\] " "Net \"ff_out_n:mfrecuencia_out\|out_mode_seg\[1\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_mode_seg\[1\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[31\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[31\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[31\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[30\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[30\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[30\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[29\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[29\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[29\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[28\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[28\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[28\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[27\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[27\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[27\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[26\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[26\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[26\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[25\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[25\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[25\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[24\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[24\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[24\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[23\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[23\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[23\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[22\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[22\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[22\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[21\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[21\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[21\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[20\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[20\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[20\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[19\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[19\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[19\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[18\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[18\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[18\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[17\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[17\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[17\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[16\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[16\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[16\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[15\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[15\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[15\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[14\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[14\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[14\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[13\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[13\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[13\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[12\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[12\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[12\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[11\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[11\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[11\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[10\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[10\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[10\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[9\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[9\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[9\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[8\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[8\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[8\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[7\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[7\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[7\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[6\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[6\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[6\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[5\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[5\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[5\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[4\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[4\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[4\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[3\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[3\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[3\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[2\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[2\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[2\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[1\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[1\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[1\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[1\]\[0\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[1\]\[0\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[1\]\[0\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[31\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[31\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[31\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[30\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[30\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[30\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[29\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[29\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[29\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[28\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[28\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[28\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[27\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[27\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[27\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[26\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[26\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[26\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[25\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[25\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[25\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[24\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[24\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[24\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[23\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[23\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[23\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[22\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[22\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[22\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[21\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[21\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[21\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[20\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[20\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[20\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[19\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[19\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[19\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[18\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[18\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[18\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[17\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[17\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[17\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[16\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[16\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[16\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[15\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[15\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[15\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[14\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[14\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[14\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[13\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[13\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[13\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[12\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[12\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[12\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[11\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[11\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[10\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[10\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[9\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[9\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[9\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[8\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[8\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[8\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[7\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[7\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[7\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[6\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[6\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[6\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[5\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[5\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[5\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[4\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[4\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[4\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[3\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[3\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[3\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[2\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[2\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[2\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ff_out_n:mfrecuencia_out\|out_out\[0\]\[1\] " "Net \"ff_out_n:mfrecuencia_out\|out_out\[0\]\[1\]\" is missing source, defaulting to GND" {  } { { "ff_out_n.sv" "out_out\[0\]\[1\]" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_out_n.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709959790661 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1709959790661 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:mfrecuencia_ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:mfrecuencia_ALU\|Div0\"" {  } { { "ALU.sv" "Div0" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709959792810 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:mfrecuencia_ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:mfrecuencia_ALU\|Mod0\"" {  } { { "ALU.sv" "Mod0" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709959792810 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709959792810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:mfrecuencia_ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:mfrecuencia_ALU\|lpm_divide:Div0\"" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959792848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:mfrecuencia_ALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:mfrecuencia_ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709959792848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709959792848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709959792848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709959792848 ""}  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709959792848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959792885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959792885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959792896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959792896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959792951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959792951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:mfrecuencia_ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:mfrecuencia_ALU\|lpm_divide:Mod0\"" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959792974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:mfrecuencia_ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:mfrecuencia_ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709959792974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709959792974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709959792974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709959792974 ""}  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709959792974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709959793011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959793011 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "52 " "52 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709959793404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:mfrecuencia_ALU\|carry " "Latch ALU:mfrecuencia_ALU\|carry has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ff_in_n:mfrecuencia_in\|ff_in:bit_\[3\].register_in_\|out_mode " "Ports D and ENA on the latch are fed by the same signal ff_in_n:mfrecuencia_in\|ff_in:bit_\[3\].register_in_\|out_mode" {  } { { "ff_in.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ff_in.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709959793449 ""}  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709959793449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:mfrecuencia_ALU\|y\[0\] " "Latch ALU:mfrecuencia_ALU\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:mfrecuencia_ALU\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal ALU:mfrecuencia_ALU\|y\[0\]" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709959793449 ""}  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709959793449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:mfrecuencia_ALU\|x\[0\] " "Latch ALU:mfrecuencia_ALU\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:mfrecuencia_ALU\|x\[0\] " "Ports D and ENA on the latch are fed by the same signal ALU:mfrecuencia_ALU\|x\[0\]" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709959793449 ""}  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/ALU.sv" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709959793449 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_des GND " "Pin \"out_des\" is stuck at GND" {  } { { "mfrecuencia.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/mfrecuencia.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709959797650 "|mfrecuencia|out_des"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709959797650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709959797856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709959804590 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709959804590 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4687 " "Implemented 4687 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709959804820 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709959804820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4584 " "Implemented 4584 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709959804820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709959804820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709959804873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  8 22:50:04 2024 " "Processing ended: Fri Mar  8 22:50:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709959804873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709959804873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709959804873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959804873 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 189 s " "Quartus Prime Flow was successful. 0 errors, 189 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709959805580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1709959806054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709959806054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  8 22:50:05 2024 " "Processing started: Fri Mar  8 22:50:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709959806054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1709959806054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1709959806054 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1709959806144 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1709959806145 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1709959806145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1709959806308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1709959806309 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709959806330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709959806370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709959806370 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709959806741 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709959806759 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709959806925 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "91 103 " "No exact pin location assignment(s) for 91 pins of 103 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1709959807228 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1709959815537 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 68 global CLKCTRL_G8 " "clk~inputCLKENA0 with 68 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1709959815761 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1709959815761 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709959815761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709959815788 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709959815788 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709959815789 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709959815790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709959815790 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709959815790 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1709959816447 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709959816449 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709959816450 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ALU:mfrecuencia_ALU\|x\[0\] ALU:mfrecuencia_ALU\|x\[0\] " "Clock target ALU:mfrecuencia_ALU\|x\[0\] of clock ALU:mfrecuencia_ALU\|x\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1709959816481 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~4  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~5  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~6  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~4  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~5  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~6  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux1~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~10  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux2~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~11  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux2~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~12  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux2~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~9  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux2~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux2~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux3~3  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux3~6  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux3~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~10  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux4~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~4  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~7  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux4~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~8  from: datae  to: combout " "Cell: mfrecuencia_ALU\|Mux4~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~9  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux4~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~10  from: datae  to: combout " "Cell: mfrecuencia_ALU\|Mux5~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~11  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux5~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~12  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux5~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~1  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~7  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux5~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~9  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux5~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~4  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux6~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~6  from: dataf  to: combout " "Cell: mfrecuencia_ALU\|Mux6~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~7  from: datae  to: combout " "Cell: mfrecuencia_ALU\|Mux6~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~8  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux6~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~9  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux6~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux7~5  from: datae  to: combout " "Cell: mfrecuencia_ALU\|Mux7~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959816482 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1709959816482 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709959816494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1709959816495 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709959816495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709959816696 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1709959816697 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709959816697 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "carry " "Node \"carry\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "carry" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cero " "Node \"cero\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cero" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "des " "Node \"des\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "des" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mode_seg\[0\] " "Node \"mode_seg\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode_seg\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mode_seg\[1\] " "Node \"mode_seg\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode_seg\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mode_seg\[2\] " "Node \"mode_seg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode_seg\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mode_seg\[3\] " "Node \"mode_seg\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode_seg\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mode_seg\[4\] " "Node \"mode_seg\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode_seg\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mode_seg\[5\] " "Node \"mode_seg\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode_seg\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mode_seg\[6\] " "Node \"mode_seg\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode_seg\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "neg " "Node \"neg\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "neg" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[0\]\[0\] " "Node \"out\[0\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[0\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[0\]\[1\] " "Node \"out\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[0\]\[2\] " "Node \"out\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[0\]\[3\] " "Node \"out\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[0\]\[4\] " "Node \"out\[0\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[0\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[0\]\[5\] " "Node \"out\[0\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[0\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[0\]\[6\] " "Node \"out\[0\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[0\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[1\]\[0\] " "Node \"out\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[1\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[1\]\[1\] " "Node \"out\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[1\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[1\]\[2\] " "Node \"out\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[1\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[1\]\[3\] " "Node \"out\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[1\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[1\]\[4\] " "Node \"out\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[1\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[1\]\[5\] " "Node \"out\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[1\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out\[1\]\[6\] " "Node \"out\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[1\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709959816773 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1709959816773 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709959816774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709959822209 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1709959822706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709959835076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709959851443 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709959861669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709959861669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709959863079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1709959871825 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709959871825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1709959941306 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709959941306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:14 " "Fitter routing operations ending: elapsed time is 00:01:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709959941311 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.33 " "Total time spent on timing analysis during the Fitter is 8.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1709959949141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709959949193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709959951632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709959951634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709959953810 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709959960372 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1709959960757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/output_files/ALU.fit.smsg " "Generated suppressed messages file C:/Users/mende/Desktop/TEC/QuartusProyects/Laboratorio1/laboratorio_2/ALU/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709959961026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6528 " "Peak virtual memory: 6528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709959962388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  8 22:52:42 2024 " "Processing ended: Fri Mar  8 22:52:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709959962388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:37 " "Elapsed time: 00:02:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709959962388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:31 " "Total CPU time (on all processors): 00:05:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709959962388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709959962388 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 223 s " "Quartus Prime Flow was successful. 0 errors, 223 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709959963134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1709959963591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709959963591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  8 22:52:43 2024 " "Processing started: Fri Mar  8 22:52:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709959963591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1709959963591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709959963591 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1709959963681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1709959964368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1709959964368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959964408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959964409 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1709959964954 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1709959965040 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959965041 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709959965061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ALU:mfrecuencia_ALU\|x\[0\] ALU:mfrecuencia_ALU\|x\[0\] " "create_clock -period 1.000 -name ALU:mfrecuencia_ALU\|x\[0\] ALU:mfrecuencia_ALU\|x\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709959965061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " "create_clock -period 1.000 -name ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709959965061 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709959965061 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ALU:mfrecuencia_ALU\|x\[0\] ALU:mfrecuencia_ALU\|x\[0\] " "Clock target ALU:mfrecuencia_ALU\|x\[0\] of clock ALU:mfrecuencia_ALU\|x\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709959965069 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~4  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~5  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~6  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~7  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~4  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~5  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~6  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~7  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux1~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~10  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux2~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~11  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux2~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~12  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux2~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~9  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux2~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux2~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux3~3  from: datae  to: combout " "Cell: mfrecuencia_ALU\|Mux3~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux3~6  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux3~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~10  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux4~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~4  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux4~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~8  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux4~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux4~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~10  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux5~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~11  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux5~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~12  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux5~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~1  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~7  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux5~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux5~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~4  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux6~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~6  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux6~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux6~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~8  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux6~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~9  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux6~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux7~5  from: datae  to: combout " "Cell: mfrecuencia_ALU\|Mux7~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959965070 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709959965070 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1709959965078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709959965078 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1709959965079 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709959965096 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709959965223 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709959965223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -88.477 " "Worst-case setup slack is -88.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -88.477             -88.477 ALU:mfrecuencia_ALU\|x\[0\]  " "  -88.477             -88.477 ALU:mfrecuencia_ALU\|x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -88.128            -254.223 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode  " "  -88.128            -254.223 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959965225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.790 " "Worst-case hold slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode  " "    0.790               0.000 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.918               0.000 ALU:mfrecuencia_ALU\|x\[0\]  " "    5.918               0.000 ALU:mfrecuencia_ALU\|x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959965247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709959965254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709959965258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.439 " "Worst-case minimum pulse width slack is -4.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.439            -255.710 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode  " "   -4.439            -255.710 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -35.763 clk  " "   -0.394             -35.763 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 ALU:mfrecuencia_ALU\|x\[0\]  " "    0.391               0.000 ALU:mfrecuencia_ALU\|x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959965265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959965265 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709959965295 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709959965332 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709959967907 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ALU:mfrecuencia_ALU\|x\[0\] ALU:mfrecuencia_ALU\|x\[0\] " "Clock target ALU:mfrecuencia_ALU\|x\[0\] of clock ALU:mfrecuencia_ALU\|x\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709959968146 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~4  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~5  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~6  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~7  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~4  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~5  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~6  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~7  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux1~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~10  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux2~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~11  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux2~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~12  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux2~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~9  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux2~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux2~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux3~3  from: datae  to: combout " "Cell: mfrecuencia_ALU\|Mux3~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux3~6  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux3~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~10  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux4~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~4  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux4~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~8  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux4~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux4~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~10  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux5~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~11  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux5~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~12  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux5~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~1  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~7  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux5~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux5~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~4  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux6~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~6  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux6~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux6~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~8  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux6~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~9  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux6~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux7~5  from: datae  to: combout " "Cell: mfrecuencia_ALU\|Mux7~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959968146 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709959968146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709959968147 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709959968173 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709959968173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -89.712 " "Worst-case setup slack is -89.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -89.712             -89.712 ALU:mfrecuencia_ALU\|x\[0\]  " "  -89.712             -89.712 ALU:mfrecuencia_ALU\|x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -89.355            -254.402 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode  " "  -89.355            -254.402 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959968175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.529 " "Worst-case hold slack is 0.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode  " "    0.529               0.000 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.584               0.000 ALU:mfrecuencia_ALU\|x\[0\]  " "    5.584               0.000 ALU:mfrecuencia_ALU\|x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959968216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709959968219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709959968227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.313 " "Worst-case minimum pulse width slack is -4.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.313            -251.349 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode  " "   -4.313            -251.349 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -39.587 clk  " "   -0.394             -39.587 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 ALU:mfrecuencia_ALU\|x\[0\]  " "    0.421               0.000 ALU:mfrecuencia_ALU\|x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959968229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959968229 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709959968263 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709959968412 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709959970966 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ALU:mfrecuencia_ALU\|x\[0\] ALU:mfrecuencia_ALU\|x\[0\] " "Clock target ALU:mfrecuencia_ALU\|x\[0\] of clock ALU:mfrecuencia_ALU\|x\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709959971199 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~4  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~5  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~6  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~7  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~4  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~5  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~6  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~7  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux1~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~10  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux2~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~11  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux2~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~12  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux2~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~9  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux2~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux2~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux3~3  from: datae  to: combout " "Cell: mfrecuencia_ALU\|Mux3~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux3~6  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux3~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~10  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux4~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~4  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux4~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~8  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux4~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux4~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~10  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux5~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~11  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux5~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~12  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux5~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~1  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~7  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux5~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux5~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~4  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux6~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~6  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux6~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux6~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~8  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux6~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~9  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux6~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux7~5  from: datae  to: combout " "Cell: mfrecuencia_ALU\|Mux7~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971199 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709959971199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709959971200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709959971221 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709959971221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -51.236 " "Worst-case setup slack is -51.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -51.236             -51.236 ALU:mfrecuencia_ALU\|x\[0\]  " "  -51.236             -51.236 ALU:mfrecuencia_ALU\|x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -51.219            -150.089 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode  " "  -51.219            -150.089 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959971234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.666 " "Worst-case hold slack is 0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode  " "    0.666               0.000 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.744               0.000 ALU:mfrecuencia_ALU\|x\[0\]  " "    3.744               0.000 ALU:mfrecuencia_ALU\|x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959971254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709959971261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709959971263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.325 " "Worst-case minimum pulse width slack is -2.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.325            -111.286 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode  " "   -2.325            -111.286 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -5.690 clk  " "   -0.088              -5.690 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 ALU:mfrecuencia_ALU\|x\[0\]  " "    0.468               0.000 ALU:mfrecuencia_ALU\|x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959971268 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709959971301 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ALU:mfrecuencia_ALU\|x\[0\] ALU:mfrecuencia_ALU\|x\[0\] " "Clock target ALU:mfrecuencia_ALU\|x\[0\] of clock ALU:mfrecuencia_ALU\|x\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709959971540 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~4  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~5  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~6  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux0~7  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~4  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~5  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~6  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux1~7  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux1~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~10  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux2~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~11  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux2~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~12  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux2~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~9  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux2~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux2~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux2~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux3~3  from: datae  to: combout " "Cell: mfrecuencia_ALU\|Mux3~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux3~6  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux3~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~10  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux4~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~4  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux4~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~8  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux4~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux4~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux4~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~10  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux5~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~11  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux5~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~12  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux5~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~1  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~7  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux5~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux5~9  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux5~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~4  from: dataa  to: combout " "Cell: mfrecuencia_ALU\|Mux6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~4  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux6~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~6  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux6~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~7  from: datab  to: combout " "Cell: mfrecuencia_ALU\|Mux6~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~8  from: datac  to: combout " "Cell: mfrecuencia_ALU\|Mux6~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux6~9  from: datad  to: combout " "Cell: mfrecuencia_ALU\|Mux6~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mfrecuencia_ALU\|Mux7~5  from: datae  to: combout " "Cell: mfrecuencia_ALU\|Mux7~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709959971541 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709959971541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709959971542 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709959971560 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709959971560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -47.612 " "Worst-case setup slack is -47.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.612            -137.640 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode  " "  -47.612            -137.640 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.610             -47.610 ALU:mfrecuencia_ALU\|x\[0\]  " "  -47.610             -47.610 ALU:mfrecuencia_ALU\|x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959971572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.637 " "Worst-case hold slack is 0.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode  " "    0.637               0.000 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.277               0.000 ALU:mfrecuencia_ALU\|x\[0\]  " "    3.277               0.000 ALU:mfrecuencia_ALU\|x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959971592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709959971599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709959971601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.068 " "Worst-case minimum pulse width slack is -2.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.068             -93.534 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode  " "   -2.068             -93.534 ff_in_n:mfrecuencia_in\|ff_in:bit_\[0\].register_in_\|out_mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -5.705 clk  " "   -0.088              -5.705 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 ALU:mfrecuencia_ALU\|x\[0\]  " "    0.475               0.000 ALU:mfrecuencia_ALU\|x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709959971609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709959971609 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709959973099 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709959973145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709959973248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  8 22:52:53 2024 " "Processing ended: Fri Mar  8 22:52:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709959973248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709959973248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709959973248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709959973248 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 234 s " "Quartus Prime Flow was successful. 0 errors, 234 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709959973995 ""}
