var structsystem__mem =
[
    [ "Block_width_of_DRAM_chip", "structsystem__mem.html#a65e12921ad454b02a1f97017dda37421", null ],
    [ "burstlength_of_DRAM_chip", "structsystem__mem.html#a776946d5d939738e19867969f2b2f668", null ],
    [ "capacity_per_channel", "structsystem__mem.html#a4b1ac56894f20c74d24397a6c7d58061", null ],
    [ "device_clock", "structsystem__mem.html#a87167e76de4912bba47d18be548cb526", null ],
    [ "dram_pre", "structsystem__mem.html#aa9b23c8745a304e291477432d164cfd0", null ],
    [ "internal_prefetch_of_DRAM_chip", "structsystem__mem.html#acaa1b637c1d3b0ea2a91dc0a003e907e", null ],
    [ "mem_tech_node", "structsystem__mem.html#a5639d40dea6f5d072764360752b62672", null ],
    [ "memory_accesses", "structsystem__mem.html#abe7ae7adb54f782ee378d0948a1b5132", null ],
    [ "memory_reads", "structsystem__mem.html#aee533af805990ef61ba190c853ec14d2", null ],
    [ "memory_writes", "structsystem__mem.html#a9a4f7173f30415ac3f0e9b5d20005aba", null ],
    [ "num_banks_of_DRAM_chip", "structsystem__mem.html#a89da8d75f113332135584839aea049c3", null ],
    [ "number_ranks", "structsystem__mem.html#a0fca96a4388c1523788383e160ae06f2", null ],
    [ "output_width_of_DRAM_chip", "structsystem__mem.html#a8f6d7d3fffccdf2ebb33ab13b2f1f788", null ],
    [ "page_size_of_DRAM_chip", "structsystem__mem.html#a234b79c464bd0d7e0e718cac114ba485", null ],
    [ "peak_transfer_rate", "structsystem__mem.html#a8462fe118b9ee6b5bc1f06309eaed33d", null ]
];