Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Mar  1 22:58:05 2025
| Host         : archLaptop running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   117 |
|    Minimum number of control sets                        |   117 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   207 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   117 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    51 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    52 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             172 |           88 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |            3178 |         1195 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                Enable Signal                               |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+----------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|  internalClk_BUFG | CPU_Core_inst/CU/programmingModeShiftReg0                                  |                        |                1 |              1 |         1.00 |
|  internalClk_BUFG |                                                                            |                        |                2 |              2 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/sourceRegisterNumberReg                                   | CPU_Core_inst/CU/AR[0] |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_regReadPtr[3]_i_1_n_0  | CPU_Core_inst/CU/AR[0] |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countBitsTransmitted               | CPU_Core_inst/CU/AR[0] |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countBitsReceived                  | CPU_Core_inst/CU/AR[0] |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_writePtr           | CPU_Core_inst/CU/AR[0] |                2 |              4 |         2.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr[3]_i_1_n_0 | CPU_Core_inst/CU/AR[0] |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_regWritePtr           | CPU_Core_inst/CU/AR[0] |                1 |              4 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/CPSR_Reg                                                  | CPU_Core_inst/CU/AR[0] |                2 |              4 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg                                  | CPU_Core_inst/CU/AR[0] |                2 |              5 |         2.50 |
|  internalClk_BUFG | CPU_Core_inst/CU/destinationRegisterNumberReg                              | CPU_Core_inst/CU/AR[0] |                2 |              5 |         2.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[3]_2              | CPU_Core_inst/CU/AR[0] |                3 |              8 |         2.67 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[6]_44             | CPU_Core_inst/CU/AR[0] |                4 |              8 |         2.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[2]_1              | CPU_Core_inst/CU/AR[0] |                3 |              8 |         2.67 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[1]_0              | CPU_Core_inst/CU/AR[0] |                3 |              8 |         2.67 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[15]_10            | CPU_Core_inst/CU/AR[0] |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[14]_9             | CPU_Core_inst/CU/AR[0] |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[13]_8             | CPU_Core_inst/CU/AR[0] |                3 |              8 |         2.67 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[12]_7             | CPU_Core_inst/CU/AR[0] |                5 |              8 |         1.60 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[11]_6             | CPU_Core_inst/CU/AR[0] |                3 |              8 |         2.67 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[10]_5             | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[0][7]_i_1_n_0     | CPU_Core_inst/CU/AR[0] |                1 |              8 |         8.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[7]_rep_1[0]                           | CPU_Core_inst/CU/AR[0] |                3 |              8 |         2.67 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[7]_43             | CPU_Core_inst/CU/AR[0] |                6 |              8 |         1.33 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[8]_3              | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[9]_4              | CPU_Core_inst/CU/AR[0] |                4 |              8 |         2.00 |
|  internalClk_BUFG | memoryMapping_inst/hardwareTimer0_inst/countReg                            | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[5]_45             | CPU_Core_inst/CU/AR[0] |                1 |              8 |         8.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[0]                                                | CPU_Core_inst/CU/AR[0] |                3 |              8 |         2.67 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[1]                                                | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[9]                                                | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[4]_46             | CPU_Core_inst/CU/AR[0] |                4 |              8 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[2]                                                | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[6]                                                | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[5]                                                | CPU_Core_inst/CU/AR[0] |                3 |              8 |         2.67 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[4]                                                | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[7]                                                | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[10]                                               | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[11]                                               | CPU_Core_inst/CU/AR[0] |                3 |              8 |         2.67 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[12]                                               | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[8]                                                | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[3]                                                | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[13]                                               | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[14]                                               | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/E[15]                                               | CPU_Core_inst/CU/AR[0] |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[13]_58             | CPU_Core_inst/CU/AR[0] |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[14]_54             | CPU_Core_inst/CU/AR[0] |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[15]_50             | CPU_Core_inst/CU/AR[0] |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[1]_55              | CPU_Core_inst/CU/AR[0] |                4 |              9 |         2.25 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[12]_62             | CPU_Core_inst/CU/AR[0] |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[2]_51              | CPU_Core_inst/CU/AR[0] |                7 |              9 |         1.29 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[3]_47              | CPU_Core_inst/CU/AR[0] |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[4]_60              | CPU_Core_inst/CU/AR[0] |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[5]_56              | CPU_Core_inst/CU/AR[0] |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[6]_52              | CPU_Core_inst/CU/AR[0] |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[7]_48              | CPU_Core_inst/CU/AR[0] |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[8]_61              | CPU_Core_inst/CU/AR[0] |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[9]_57              | CPU_Core_inst/CU/AR[0] |                8 |              9 |         1.12 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[10]_53             | CPU_Core_inst/CU/AR[0] |                2 |              9 |         4.50 |
|  internalClk_BUFG | CPU_Core_inst/CU/operand2SelReg                                            | CPU_Core_inst/CU/AR[0] |                7 |              9 |         1.29 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[0]_59              | CPU_Core_inst/CU/AR[0] |                4 |              9 |         2.25 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[11]_49             | CPU_Core_inst/CU/AR[0] |                3 |              9 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/bitManipulationValSelReg[4]_i_1_n_0                       | CPU_Core_inst/CU/AR[0] |                2 |             12 |         6.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/debugPtr[12]_i_1_n_0               | CPU_Core_inst/CU/AR[0] |                5 |             13 |         2.60 |
|  internalClk_BUFG | memoryMapping_inst/hardwareTimer1_inst/countReg                            | CPU_Core_inst/CU/AR[0] |                7 |             16 |         2.29 |
|  internalClk_BUFG | memoryMapping_inst/hardwareTimer2_inst/countReg                            | CPU_Core_inst/CU/AR[0] |                5 |             16 |         3.20 |
|  internalClk_BUFG | memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddDecReg                    | CPU_Core_inst/CU/AR[0] |                8 |             16 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[7]_rep_3[0]                           | CPU_Core_inst/CU/AR[0] |                5 |             16 |         3.20 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[0]_9[0]                               | CPU_Core_inst/CU/AR[0] |                3 |             16 |         5.33 |
|  internalClk_BUFG | memoryMapping_inst/clockController_inst/debounceCount[19]_i_1_n_0          | CPU_Core_inst/CU/AR[0] |                4 |             20 |         5.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countReceiveCycles                 | CPU_Core_inst/CU/AR[0] |                7 |             31 |         4.43 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_1[0]                                 | CPU_Core_inst/CU/AR[0] |               15 |             32 |         2.13 |
|  internalClk_BUFG | memoryMapping_inst/hardwareTimer3_inst/countReg                            | CPU_Core_inst/CU/AR[0] |                9 |             32 |         3.56 |
|  internalClk_BUFG | ClockGenerator/countCyclesRegister                                         | CPU_Core_inst/CU/AR[0] |                8 |             32 |         4.00 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_9[0]                                 | CPU_Core_inst/CU/AR[0] |               23 |             32 |         1.39 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_8[0]                                 | CPU_Core_inst/CU/AR[0] |               20 |             32 |         1.60 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg[0]                                   | CPU_Core_inst/CU/AR[0] |               15 |             32 |         2.13 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_0[0]                                 | CPU_Core_inst/CU/AR[0] |               20 |             32 |         1.60 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countTransmitCycles                | CPU_Core_inst/CU/AR[0] |                6 |             32 |         5.33 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_12[0]                                | CPU_Core_inst/CU/AR[0] |               20 |             32 |         1.60 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_10[0]                                | CPU_Core_inst/CU/AR[0] |               16 |             32 |         2.00 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_11[0]                                | CPU_Core_inst/CU/AR[0] |               15 |             32 |         2.13 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_13[0]                                | CPU_Core_inst/CU/AR[0] |               18 |             32 |         1.78 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_14[0]                                | CPU_Core_inst/CU/AR[0] |               16 |             32 |         2.00 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_2[0]                                 | CPU_Core_inst/CU/AR[0] |               19 |             32 |         1.68 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_3[0]                                 | CPU_Core_inst/CU/AR[0] |               18 |             32 |         1.78 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_4[0]                                 | CPU_Core_inst/CU/AR[0] |               22 |             32 |         1.45 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_5[0]                                 | CPU_Core_inst/CU/AR[0] |               21 |             32 |         1.52 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_6[0]                                 | CPU_Core_inst/CU/AR[0] |               23 |             32 |         1.39 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_7[0]                                 | CPU_Core_inst/CU/AR[0] |               21 |             32 |         1.52 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_4[0]                               | CPU_Core_inst/CU/AR[0] |               17 |             32 |         1.88 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[1]_4[0]                               | CPU_Core_inst/CU/AR[0] |               12 |             32 |         2.67 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[1]_1[0]                               | CPU_Core_inst/CU/AR[0] |               11 |             32 |         2.91 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[0]_8[0]                               | CPU_Core_inst/CU/AR[0] |               13 |             32 |         2.46 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[0]_7[0]                               | CPU_Core_inst/CU/AR[0] |               10 |             32 |         3.20 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[8]_0[0]                               | CPU_Core_inst/CU/AR[0] |               18 |             32 |         1.78 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_9[0]                               | CPU_Core_inst/CU/AR[0] |                9 |             32 |         3.56 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[7]_rep_4[0]                           | CPU_Core_inst/CU/AR[0] |                8 |             32 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[7]_rep_2[0]                           | CPU_Core_inst/CU/AR[0] |               17 |             32 |         1.88 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[5]_rep_1[0]                           | CPU_Core_inst/CU/AR[0] |               15 |             32 |         2.13 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_8[0]                               | CPU_Core_inst/CU/AR[0] |               12 |             32 |         2.67 |
|  internalClk_BUFG | CPU_Core_inst/CU/instructionReg                                            | CPU_Core_inst/CU/AR[0] |               17 |             32 |         1.88 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_3[0]                               | CPU_Core_inst/CU/AR[0] |                7 |             32 |         4.57 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_7[0]                               | CPU_Core_inst/CU/AR[0] |               14 |             32 |         2.29 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_4[0]                               | CPU_Core_inst/CU/AR[0] |               12 |             32 |         2.67 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_2[0]                               | CPU_Core_inst/CU/AR[0] |               12 |             32 |         2.67 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_1[0]                               | CPU_Core_inst/CU/AR[0] |               13 |             32 |         2.46 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_1[0]                               | CPU_Core_inst/CU/AR[0] |                9 |             32 |         3.56 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[7]_rep_5[0]                           | CPU_Core_inst/CU/AR[0] |               14 |             32 |         2.29 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[1]_3[0]                               | CPU_Core_inst/CU/AR[0] |               12 |             32 |         2.67 |
|  internalClk_BUFG | CPU_Core_inst/CU/operand1SelReg                                            | CPU_Core_inst/CU/AR[0] |               16 |             37 |         2.31 |
|  internalClk_BUFG | CPU_Core_inst/CU/resultReg                                                 | CPU_Core_inst/CU/AR[0] |               18 |             46 |         2.56 |
|  internalClk_BUFG | memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[30]_i_1_n_0      | CPU_Core_inst/CU/AR[0] |               18 |             52 |         2.89 |
|  internalClk_BUFG | ClockGenerator/E[0]                                                        | CPU_Core_inst/CU/AR[0] |               15 |             58 |         3.87 |
|  internalClk_BUFG |                                                                            | CPU_Core_inst/CU/AR[0] |               88 |            172 |         1.95 |
|  internalClk_BUFG | ClockGenerator/enable                                                      | CPU_Core_inst/CU/AR[0] |              344 |           1114 |         3.24 |
+-------------------+----------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+


