{
    "DESIGN_NAME": "tt_um_day04",
    "VERILOG_FILES": [
        "dir::src/tt_um_day04.v",
        "dir::src/day04.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 50,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 160 225",
    "FP_CORE_UTIL": 50,
    "PL_TARGET_DENSITY": 0.6,
    "ROUTING_CORES": 4,
    "RUN_LINTER": false,
    "FP_PDN_AUTO_ADJUST": true,
    "GRT_ALLOW_CONGESTION": true,
    "RT_MAX_LAYER": "met4",
    "pdk::sky130*": {
        "SYNTH_MAX_FANOUT": 6,
        "CLOCK_PERIOD": 50
    }
}
