// Seed: 2307039734
module module_0 (
    output uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri   id_3
    , id_9,
    input  wor   id_4,
    output wor   id_5,
    output uwire id_6,
    input  wire  id_7
);
  genvar id_10;
  assign module_1.id_8 = 0;
  tri1 id_11 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd4,
    parameter id_2 = 32'd75
) (
    input tri0 _id_0,
    output wand id_1,
    input wire _id_2,
    output tri0 id_3,
    output tri id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri0 id_7
    , id_11,
    input wand id_8,
    input tri1 id_9
);
  logic [7:0][1 : 1] id_12;
  assign id_12[id_2] = 1'd0;
  assign id_12[1] = -1;
  assign id_3 = id_12[id_0 :-1!=-1'h0];
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_9,
      id_5,
      id_1,
      id_7,
      id_5
  );
endmodule
