TimeQuest Timing Analyzer report for master_example
Mon Aug 10 11:49:53 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 14. Slow 1200mV 85C Model Setup: 'clock_50'
 15. Slow 1200mV 85C Model Setup: 'n/a'
 16. Slow 1200mV 85C Model Hold: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 17. Slow 1200mV 85C Model Hold: 'clock_50'
 18. Slow 1200mV 85C Model Hold: 'n/a'
 19. Slow 1200mV 85C Model Recovery: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 20. Slow 1200mV 85C Model Recovery: 'clock_50'
 21. Slow 1200mV 85C Model Removal: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 22. Slow 1200mV 85C Model Removal: 'clock_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_ref_clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. MTBF Summary
 38. Synchronizer Summary
 39. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
 79. Slow 1200mV 0C Model Fmax Summary
 80. Slow 1200mV 0C Model Setup Summary
 81. Slow 1200mV 0C Model Hold Summary
 82. Slow 1200mV 0C Model Recovery Summary
 83. Slow 1200mV 0C Model Removal Summary
 84. Slow 1200mV 0C Model Minimum Pulse Width Summary
 85. Slow 1200mV 0C Model Setup: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 86. Slow 1200mV 0C Model Setup: 'clock_50'
 87. Slow 1200mV 0C Model Setup: 'n/a'
 88. Slow 1200mV 0C Model Hold: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 89. Slow 1200mV 0C Model Hold: 'clock_50'
 90. Slow 1200mV 0C Model Hold: 'n/a'
 91. Slow 1200mV 0C Model Recovery: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 92. Slow 1200mV 0C Model Recovery: 'clock_50'
 93. Slow 1200mV 0C Model Removal: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 94. Slow 1200mV 0C Model Removal: 'clock_50'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout'
 96. Slow 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout'
 97. Slow 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_ref_clk'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'
101. Setup Times
102. Hold Times
103. Clock to Output Times
104. Minimum Clock to Output Times
105. Output Enable Times
106. Minimum Output Enable Times
107. Output Disable Times
108. Minimum Output Disable Times
109. MTBF Summary
110. Synchronizer Summary
111. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
151. Fast 1200mV 0C Model Setup Summary
152. Fast 1200mV 0C Model Hold Summary
153. Fast 1200mV 0C Model Recovery Summary
154. Fast 1200mV 0C Model Removal Summary
155. Fast 1200mV 0C Model Minimum Pulse Width Summary
156. Fast 1200mV 0C Model Setup: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
157. Fast 1200mV 0C Model Setup: 'clock_50'
158. Fast 1200mV 0C Model Setup: 'n/a'
159. Fast 1200mV 0C Model Hold: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
160. Fast 1200mV 0C Model Hold: 'clock_50'
161. Fast 1200mV 0C Model Hold: 'n/a'
162. Fast 1200mV 0C Model Recovery: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
163. Fast 1200mV 0C Model Recovery: 'clock_50'
164. Fast 1200mV 0C Model Removal: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
165. Fast 1200mV 0C Model Removal: 'clock_50'
166. Fast 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout'
167. Fast 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout'
168. Fast 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
169. Fast 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
170. Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_ref_clk'
171. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'
172. Setup Times
173. Hold Times
174. Clock to Output Times
175. Minimum Clock to Output Times
176. Output Enable Times
177. Minimum Output Enable Times
178. Output Disable Times
179. Minimum Output Disable Times
180. MTBF Summary
181. Synchronizer Summary
182. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
213. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
216. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
217. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
218. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
219. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
220. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
221. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
222. Multicorner Timing Analysis Summary
223. Setup Times
224. Hold Times
225. Clock to Output Times
226. Minimum Clock to Output Times
227. Board Trace Model Assignments
228. Input Transition Times
229. Signal Integrity Metrics (Slow 1200mv 0c Model)
230. Signal Integrity Metrics (Slow 1200mv 85c Model)
231. Signal Integrity Metrics (Fast 1200mv 0c Model)
232. Setup Transfers
233. Hold Transfers
234. Recovery Transfers
235. Removal Transfers
236. Report TCCS
237. Report RSKM
238. Unconstrained Paths
239. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; master_example                                      ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX150DF31C7                                     ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.4%      ;
;     Processors 3-4         ;   7.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                            ;
+----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                        ; Status ; Read at                  ;
+----------------------------------------------------------------------+--------+--------------------------+
; ahb_slave_with_pcie/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Aug 10 11:49:41 2015 ;
; ahb_slave_with_pcie/synthesis/submodules/altera_pci_express.sdc      ; OK     ; Mon Aug 10 11:49:41 2015 ;
; master_example.sdc                                                   ; OK     ; Mon Aug 10 11:49:41 2015 ;
+----------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                             ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                                 ; Source                                                                                                                                  ; Targets                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; clock_50                                                                                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                        ;                                                                                                                                         ; { CLOCK_50 }                                                                                                                               ;
; pcie_ref_clk                                                                                                                           ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                        ;                                                                                                                                         ; { PCIE_REFCLK_P }                                                                                                                          ;
; slave_inst|altpll_qsys|sd1|pll7|clk[3]                                                                                                 ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clock_50                                                                                                                               ; slave_inst|altpll_qsys|sd1|pll7|inclk[0]                                                                                                ; { slave_inst|altpll_qsys|sd1|pll7|clk[3] }                                                                                                 ;
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                           ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0] ; { slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[0] }  ;
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                           ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0] ; { slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1] }  ;
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 0.800  ; 20.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                           ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0] ; { slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[2] }  ;
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                           ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0] ; { slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk } ;
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pma0|clockout            ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk  ; { slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pma0|clockout }            ;
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout           ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|localrefclk         ; { slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout }        ;
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout           ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1]  ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1]   ; { slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout }           ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                    ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                        ; { slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }                                                    ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                       ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout        ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout         ; { slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                        ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                          ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; 88.81 MHz  ; 88.81 MHz       ; clock_50                                                                            ;      ;
; 108.23 MHz ; 108.23 MHz      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                          ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -1.240 ; -111.880      ;
; clock_50                                                                            ; 8.740  ; 0.000         ;
; n/a                                                                                 ; 14.414 ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                          ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.165 ; 0.000         ;
; clock_50                                                                            ; 0.323 ; 0.000         ;
; n/a                                                                                 ; 5.132 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                       ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.140  ; 0.000         ;
; clock_50                                                                            ; 14.541 ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                       ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.218 ; 0.000         ;
; clock_50                                                                            ; 3.378 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ; 2.000 ; 0.000         ;
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout    ; 2.000 ; 0.000         ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                             ; 3.583 ; 0.000         ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                ; 3.977 ; 0.000         ;
; pcie_ref_clk                                                                                                                    ; 4.980 ; 0.000         ;
; clock_50                                                                                                                        ; 9.723 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                     ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.240 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 9.565      ;
; -1.219 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 9.544      ;
; -1.113 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[104] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 9.434      ;
; -1.111 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[107] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 9.432      ;
; -1.108 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 9.433      ;
; -1.092 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[104] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 9.413      ;
; -1.090 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[107] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 9.411      ;
; -1.088 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.282      ; 9.368      ;
; -1.087 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 9.412      ;
; -1.085 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.195      ; 9.202      ;
; -1.085 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.195      ; 9.202      ;
; -1.085 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.195      ; 9.202      ;
; -1.085 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.195      ; 9.202      ;
; -1.085 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.195      ; 9.202      ;
; -1.085 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.195      ; 9.202      ;
; -1.085 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.195      ; 9.202      ;
; -1.085 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.195      ; 9.202      ;
; -1.078 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_address[28]                                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.283      ; 9.359      ;
; -1.067 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.282      ; 9.347      ;
; -1.057 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_address[28]                                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.283      ; 9.338      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[7]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[8]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[9]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[10] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[11] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[12] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[13] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[14] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[15] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[31] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[35] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[37] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[38] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[39] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[40] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[41] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[42] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[43] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[44] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[45] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[46] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[47] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[48] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[49] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[50] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[51] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[52] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[53] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[54] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[55] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[68] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[69] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[70] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[71] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.052 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[80] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.198      ; 9.172      ;
; -1.027 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.285      ; 9.310      ;
; -1.012 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.285      ; 9.295      ;
; -1.006 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.285      ; 9.289      ;
; -0.991 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.285      ; 9.274      ;
; -0.987 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.114      ;
; -0.987 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.114      ;
; -0.987 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.114      ;
; -0.987 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.114      ;
; -0.987 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.114      ;
; -0.987 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.114      ;
; -0.987 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.114      ;
; -0.987 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.114      ;
; -0.981 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 9.302      ;
; -0.981 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[104] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 9.302      ;
; -0.980 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.107      ;
; -0.980 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.107      ;
; -0.980 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.107      ;
; -0.980 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.107      ;
; -0.980 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.107      ;
; -0.980 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.107      ;
; -0.980 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.107      ;
; -0.980 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.205      ; 9.107      ;
; -0.979 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[107] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 9.300      ;
; -0.976 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 9.301      ;
; -0.962 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|address_register[31]                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.285      ; 9.245      ;
; -0.960 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 9.281      ;
; -0.960 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[104] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 9.281      ;
; -0.958 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[107] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 9.279      ;
; -0.956 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.282      ; 9.236      ;
; -0.955 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 9.280      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[7]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[8]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[9]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[10] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[11] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[12] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[13] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[14] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[15] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[31] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[35] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[37] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
; -0.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[38] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.208      ; 9.084      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.740  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 11.238     ;
; 8.740  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 11.238     ;
; 8.740  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 11.238     ;
; 8.740  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 11.238     ;
; 8.740  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 11.238     ;
; 8.740  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 11.238     ;
; 9.030  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 10.931     ;
; 9.030  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 10.931     ;
; 9.030  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 10.931     ;
; 9.030  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 10.931     ;
; 9.030  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 10.931     ;
; 9.030  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 10.931     ;
; 9.074  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 10.904     ;
; 9.074  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 10.904     ;
; 9.074  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 10.904     ;
; 9.074  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 10.904     ;
; 9.074  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 10.904     ;
; 9.074  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 10.904     ;
; 9.086  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[8]                     ; clock_50     ; clock_50    ; 20.000       ; -0.118     ; 10.794     ;
; 9.168  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 10.793     ;
; 9.168  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 10.793     ;
; 9.168  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 10.793     ;
; 9.168  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 10.793     ;
; 9.168  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 10.793     ;
; 9.168  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 10.793     ;
; 9.344  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                              ; clock_50     ; clock_50    ; 20.000       ; -0.118     ; 10.536     ;
; 9.346  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                             ; clock_50     ; clock_50    ; 20.000       ; -0.134     ; 10.518     ;
; 9.410  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[8]                     ; clock_50     ; clock_50    ; 20.000       ; -0.112     ; 10.476     ;
; 9.422  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; clock_50     ; clock_50    ; 20.000       ; -0.118     ; 10.458     ;
; 9.497  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                              ; clock_50     ; clock_50    ; 20.000       ; -0.127     ; 10.374     ;
; 9.552  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.025     ; 10.421     ;
; 9.553  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                             ; clock_50     ; clock_50    ; 20.000       ; -0.128     ; 10.317     ;
; 9.565  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                             ; clock_50     ; clock_50    ; 20.000       ; -0.133     ; 10.300     ;
; 9.580  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|state[1]                                                                                                                                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_datain_reg0          ; clock_50     ; clock_50    ; 20.000       ; 0.330      ; 10.788     ;
; 9.624  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[7]                     ; clock_50     ; clock_50    ; 20.000       ; -0.126     ; 10.248     ;
; 9.668  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                              ; clock_50     ; clock_50    ; 20.000       ; -0.112     ; 10.218     ;
; 9.746  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; clock_50     ; clock_50    ; 20.000       ; -0.112     ; 10.140     ;
; 9.842  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.042     ; 10.114     ;
; 9.865  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.059     ; 9.958      ;
; 9.868  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|state[0]                                                                                                                                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_datain_reg0          ; clock_50     ; clock_50    ; 20.000       ; 0.330      ; 10.500     ;
; 9.882  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[0]                     ; clock_50     ; clock_50    ; 20.000       ; -0.128     ; 9.988      ;
; 9.886  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.025     ; 10.087     ;
; 9.888  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.044     ; 10.066     ;
; 9.897  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[12]                    ; clock_50     ; clock_50    ; 20.000       ; -0.115     ; 9.986      ;
; 9.904  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.018     ; 10.076     ;
; 9.906  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.018     ; 10.074     ;
; 9.908  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.025     ; 10.065     ;
; 9.918  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[8]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.082     ; 9.882      ;
; 9.934  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                              ; clock_50     ; clock_50    ; 20.000       ; -0.127     ; 9.937      ;
; 9.936  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[5]                     ; clock_50     ; clock_50    ; 20.000       ; -0.133     ; 9.929      ;
; 9.946  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                             ; clock_50     ; clock_50    ; 20.000       ; -0.121     ; 9.931      ;
; 9.971  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40] ; clock_50     ; clock_50    ; 20.000       ; -0.118     ; 9.909      ;
; 9.973  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[28]                    ; clock_50     ; clock_50    ; 20.000       ; -0.133     ; 9.892      ;
; 9.976  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[9]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.080     ; 9.826      ;
; 9.980  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.042     ; 9.976      ;
; 9.983  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                              ; clock_50     ; clock_50    ; 20.000       ; -0.128     ; 9.887      ;
; 9.986  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.033     ; 9.863      ;
; 9.993  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; clock_50     ; clock_50    ; 20.000       ; -0.127     ; 9.878      ;
; 10.025 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[5]                     ; clock_50     ; clock_50    ; 20.000       ; -0.127     ; 9.846      ;
; 10.028 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                              ; clock_50     ; clock_50    ; 20.000       ; -0.118     ; 9.852      ;
; 10.039 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[8]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 9.787      ;
; 10.091 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[1]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.063     ; 9.728      ;
; 10.097 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[9]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.054     ; 9.731      ;
; 10.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.059     ; 9.648      ;
; 10.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[2]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.059     ; 9.647      ;
; 10.177 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[1]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                              ; clock_50     ; clock_50    ; 20.000       ; -0.079     ; 9.742      ;
; 10.178 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.061     ; 9.759      ;
; 10.183 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; clock_50     ; clock_50    ; 20.000       ; -0.128     ; 9.687      ;
; 10.191 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[3]                     ; clock_50     ; clock_50    ; 20.000       ; -0.126     ; 9.681      ;
; 10.192 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                              ; clock_50     ; clock_50    ; 20.000       ; -0.121     ; 9.685      ;
; 10.194 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.035     ; 9.769      ;
; 10.196 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.035     ; 9.767      ;
; 10.196 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                             ; clock_50     ; clock_50    ; 20.000       ; -0.121     ; 9.681      ;
; 10.198 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.042     ; 9.758      ;
; 10.198 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[5]                     ; clock_50     ; clock_50    ; 20.000       ; -0.133     ; 9.667      ;
; 10.203 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                              ; clock_50     ; clock_50    ; 20.000       ; -0.129     ; 9.666      ;
; 10.206 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; clock_50     ; clock_50    ; 20.000       ; -0.133     ; 9.659      ;
; 10.208 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[19]                    ; clock_50     ; clock_50    ; 20.000       ; -0.133     ; 9.657      ;
; 10.212 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[1]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 9.633      ;
; 10.220 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[16]                    ; clock_50     ; clock_50    ; 20.000       ; -0.126     ; 9.652      ;
; 10.222 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.044     ; 9.732      ;
; 10.223 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 9.736      ;
; 10.230 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.034     ; 9.734      ;
; 10.232 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[1]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                             ; clock_50     ; clock_50    ; 20.000       ; -0.085     ; 9.681      ;
; 10.236 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.041     ; 9.721      ;
; 10.238 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.018     ; 9.742      ;
; 10.240 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.041     ; 9.717      ;
; 10.240 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.018     ; 9.740      ;
; 10.242 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.025     ; 9.731      ;
; 10.244 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[14]                    ; clock_50     ; clock_50    ; 20.000       ; -0.121     ; 9.633      ;
; 10.254 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                             ; clock_50     ; clock_50    ; 20.000       ; -0.133     ; 9.611      ;
; 10.267 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                             ; clock_50     ; clock_50    ; 20.000       ; -0.133     ; 9.598      ;
; 10.272 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[2]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.066     ; 9.544      ;
; 10.274 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[6]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.059     ; 9.549      ;
; 10.278 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                             ; clock_50     ; clock_50    ; 20.000       ; -0.121     ; 9.599      ;
; 10.295 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40] ; clock_50     ; clock_50    ; 20.000       ; -0.112     ; 9.591      ;
; 10.296 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.033     ; 9.553      ;
; 10.297 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[2]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.033     ; 9.552      ;
; 10.305 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[3]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.059     ; 9.518      ;
; 10.311 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; clock_50     ; clock_50    ; 20.000       ; -0.133     ; 9.554      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.414 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.720     ; 0.866      ;
; 14.596 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.721     ; 0.683      ;
; 14.596 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.721     ; 0.683      ;
; 14.597 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.721     ; 0.682      ;
; 14.597 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.721     ; 0.682      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.165 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|hol_cntr[2]                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.377      ; 0.764      ;
; 0.212 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[59]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.484      ; 0.918      ;
; 0.215 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[60]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.484      ; 0.921      ;
; 0.218 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[58]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.484      ; 0.924      ;
; 0.227 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[5]                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.482      ; 0.931      ;
; 0.227 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[37]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.917      ;
; 0.239 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[62]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.484      ; 0.945      ;
; 0.241 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[23]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.480      ; 0.943      ;
; 0.242 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[22]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.454      ; 0.918      ;
; 0.244 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[79]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.918      ;
; 0.246 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[12]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.920      ;
; 0.247 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[76]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.921      ;
; 0.252 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[61]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.484      ; 0.958      ;
; 0.270 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[88]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.943      ;
; 0.273 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[84]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.947      ;
; 0.274 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[207]                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.947      ;
; 0.275 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[5]                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.948      ;
; 0.289 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[56]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.484      ; 0.995      ;
; 0.302 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[81]                                                                                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.987      ;
; 0.305 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[77]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.979      ;
; 0.306 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[17]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.980      ;
; 0.306 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[7]                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 0.997      ;
; 0.306 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[57]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.484      ; 1.012      ;
; 0.307 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[54]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.981      ;
; 0.307 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[2]                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.992      ;
; 0.307 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[51]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.991      ;
; 0.309 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[64]                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.987      ;
; 0.309 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|m_readfifo_data[53]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 1.003      ;
; 0.310 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[21]                                                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.001      ;
; 0.310 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[48]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.994      ;
; 0.311 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[16]                                                                                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.002      ;
; 0.311 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[47]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.989      ;
; 0.312 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[45]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.996      ;
; 0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[196]                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.986      ;
; 0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|m_readfifo_data[51]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 1.007      ;
; 0.314 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[89]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.988      ;
; 0.314 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[31]                                                                                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.005      ;
; 0.315 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[58]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.989      ;
; 0.315 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[2]                                                                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.987      ;
; 0.315 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                                                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.987      ;
; 0.315 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[14]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.989      ;
; 0.315 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[45]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.993      ;
; 0.316 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[4]                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.989      ;
; 0.316 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[9]                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.989      ;
; 0.316 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[49]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.994      ;
; 0.317 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[50]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.991      ;
; 0.317 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[20]                                                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.008      ;
; 0.317 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[195]                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a64~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.991      ;
; 0.317 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[66]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.995      ;
; 0.318 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[14]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.992      ;
; 0.318 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[51]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.992      ;
; 0.318 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[60]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.992      ;
; 0.318 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[45]                                                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.990      ;
; 0.318 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[36]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.996      ;
; 0.319 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[9]                                                                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.991      ;
; 0.319 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[41]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.997      ;
; 0.319 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[44]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.997      ;
; 0.319 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[48]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.997      ;
; 0.320 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[5]                                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 1.003      ;
; 0.321 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[78]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.995      ;
; 0.321 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[63]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.995      ;
; 0.321 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[22]                                                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.012      ;
; 0.321 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[37]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.999      ;
; 0.321 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|m_readfifo_data[26]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.002      ;
; 0.322 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[59]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.996      ;
; 0.322 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[9]                                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.000      ;
; 0.323 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[43]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.001      ;
; 0.323 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[3]                                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 1.006      ;
; 0.324 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[30]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.998      ;
; 0.324 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[42]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.002      ;
; 0.325 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[17]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.999      ;
; 0.325 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[25]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.999      ;
; 0.326 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[56]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.000      ;
; 0.326 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[27]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.000      ;
; 0.327 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[14]                                                                                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.012      ;
; 0.327 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[193]                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a64~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.001      ;
; 0.328 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[21]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.002      ;
; 0.330 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[62]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.004      ;
; 0.330 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[40]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.008      ;
; 0.331 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[23]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.005      ;
; 0.332 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[26]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.006      ;
; 0.332 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[61]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.006      ;
; 0.332 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[13]                                                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.465      ; 1.019      ;
; 0.332 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.011      ;
; 0.332 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[18]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.006      ;
; 0.332 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[65]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.010      ;
; 0.334 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.013      ;
; 0.334 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.013      ;
; 0.335 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[33]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.013      ;
; 0.336 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[52]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.010      ;
; 0.336 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[35]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.020      ;
; 0.337 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[57]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.011      ;
; 0.337 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_address_reg0                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.003      ;
; 0.337 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[67]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.015      ;
; 0.339 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[69]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.012      ;
; 0.339 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[73]                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.012      ;
; 0.339 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[55]                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.013      ;
; 0.339 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|m_readfifo_data[55]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 1.033      ;
; 0.339 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[63]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.484      ; 1.045      ;
; 0.339 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[70]                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.023      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.323 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[0]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.454      ; 0.999      ;
; 0.328 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[2]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.445      ; 0.995      ;
; 0.350 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[0]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.445      ; 1.017      ;
; 0.362 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[3]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.445      ; 1.029      ;
; 0.378 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.105      ; 0.669      ;
; 0.382 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[1]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.445      ; 1.049      ;
; 0.391 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[3]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.454      ; 1.067      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|init_done                                                                                                                                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|init_done                                                                                                                                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entries[1]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entries[1]                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entries[0]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entries[0]                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|wr_address                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|wr_address                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][113]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][113]                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[1]                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[1]                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[3]                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[3]                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[4]                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[4]                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[5]                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[5]                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[6]                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[6]                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[7]                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[7]                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[8]                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[8]                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[10]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[10]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[12]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[12]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[13]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[13]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[14]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[14]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[15]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[15]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[16]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[16]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[17]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[17]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[18]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[18]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[19]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[19]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[20]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[20]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[26]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[26]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[27]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[27]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[28]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[28]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[29]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[29]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[30]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[30]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[31]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[31]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][76]                                                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][76]                                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a0                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a0                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[11]                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[11]                    ; clock_50     ; clock_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[13]                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[13]                    ; clock_50     ; clock_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[16]                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[16]                    ; clock_50     ; clock_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[18]                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[18]                    ; clock_50     ; clock_50    ; 0.000        ; 0.089      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.132 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.632      ;
; 5.132 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.632      ;
; 5.132 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.632      ;
; 5.132 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.632      ;
; 5.321 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.821      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.140 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[20]                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 4.745      ;
; 3.178 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[21]                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.708      ;
; 3.178 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[29]                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.708      ;
; 3.296 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_prmcsr[2]                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.281      ; 4.983      ;
; 3.392 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[28]                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.500      ;
; 3.401 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[3]                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 4.504      ;
; 3.418 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[5]                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.494      ;
; 3.418 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[7]                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.494      ;
; 3.418 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[6]                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.494      ;
; 3.418 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[12]                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.494      ;
; 3.418 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[14]                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.494      ;
; 3.418 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[13]                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.494      ;
; 3.418 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_r                                                                                                                                                       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.494      ;
; 3.422 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[23]                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 4.472      ;
; 3.497 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[8]                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 4.388      ;
; 3.497 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[10]                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 4.388      ;
; 3.497 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[9]                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 4.388      ;
; 3.681 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 4.222      ;
; 3.681 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|write_go_reg                                                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 4.222      ;
; 3.681 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|eop_reg                                                                                                                                                                                       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 4.222      ;
; 3.683 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[24]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.155     ; 4.160      ;
; 3.683 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[27]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.155     ; 4.160      ;
; 3.683 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[29]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.155     ; 4.160      ;
; 3.684 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[13]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 4.179      ;
; 3.684 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[14]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 4.179      ;
; 3.684 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[15]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 4.179      ;
; 3.684 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[19]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 4.179      ;
; 3.684 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[23]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 4.179      ;
; 3.689 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[112]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.186      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[23]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 4.177      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[22]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 4.177      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[21]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 4.177      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[20]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 4.177      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[7]                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 4.183      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[6]                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 4.183      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[5]                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 4.183      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[4]                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 4.183      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[55]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 4.177      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[54]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 4.177      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[53]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 4.177      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[52]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 4.177      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[39]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 4.183      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[38]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 4.183      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[37]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 4.183      ;
; 3.714 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[36]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 4.183      ;
; 3.725 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.184     ; 4.089      ;
; 3.725 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.184     ; 4.089      ;
; 3.725 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.184     ; 4.089      ;
; 3.725 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[21]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.184     ; 4.089      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.136      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.136      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.136      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.136      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.136      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 4.137      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 4.137      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 4.137      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.132      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.132      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.132      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.132      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.132      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.132      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.132      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.132      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 4.137      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 4.137      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 4.137      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.136      ;
; 3.728 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 4.124      ;
; 3.728 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.144      ;
; 3.728 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.144      ;
; 3.736 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[11] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.136      ;
; 3.736 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[10] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.136      ;
; 3.736 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[9]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.136      ;
; 3.736 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[8]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.136      ;
; 3.736 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[43] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.136      ;
; 3.736 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[42] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.136      ;
; 3.736 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[41] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.136      ;
; 3.736 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[40] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.136      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_status_token_fifo:the_ahb_slave_with_pcie_sgdma_status_token_fifo|scfifo:ahb_slave_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 4.168      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[35]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.157      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[34]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.157      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[33]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.157      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[32]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.157      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[19]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 4.153      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[18]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 4.153      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[17]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 4.153      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[16]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 4.153      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[15]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.155      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[14]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.155      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[13]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.155      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[12]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.155      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[3]                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.157      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[2]                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.157      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[1]                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.157      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[51]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 4.153      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[50]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 4.153      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[49]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 4.153      ;
; 3.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[48]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 4.153      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.541 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[27]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.180     ; 5.154      ;
; 14.541 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[23]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.180     ; 5.154      ;
; 14.541 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[22]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.180     ; 5.154      ;
; 14.541 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[21]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.192     ; 5.142      ;
; 14.541 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[20]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.192     ; 5.142      ;
; 14.541 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[19]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.194     ; 5.140      ;
; 14.541 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[18]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.194     ; 5.140      ;
; 14.541 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[17]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.194     ; 5.140      ;
; 14.541 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[14]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.192     ; 5.142      ;
; 14.541 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[13]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.192     ; 5.142      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[31]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.195     ; 5.138      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[30]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.195     ; 5.138      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[29]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.195     ; 5.138      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[28]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.181     ; 5.152      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[25]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.177     ; 5.156      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[24]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.197     ; 5.136      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[16]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.196     ; 5.137      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[15]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.176     ; 5.157      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[12]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.183     ; 5.150      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[11]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.197     ; 5.136      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[10]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.197     ; 5.136      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[8]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.183     ; 5.150      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.176     ; 5.157      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[6]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.176     ; 5.157      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[5]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.176     ; 5.157      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[4]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.176     ; 5.157      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[3]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.176     ; 5.157      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[2]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.176     ; 5.157      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[1]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.182     ; 5.151      ;
; 14.542 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[0]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.182     ; 5.151      ;
; 14.543 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[26]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.199     ; 5.133      ;
; 14.543 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[9]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.199     ; 5.133      ;
; 14.591 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]     ; clock_50     ; clock_50    ; 20.000       ; -0.098     ; 5.309      ;
; 14.591 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; clock_50     ; clock_50    ; 20.000       ; -0.098     ; 5.309      ;
; 14.591 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51] ; clock_50     ; clock_50    ; 20.000       ; -0.098     ; 5.309      ;
; 14.599 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[5]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.096     ; 5.187      ;
; 14.602 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[4]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.096     ; 5.184      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]    ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52] ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]     ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]     ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]     ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54] ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57] ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55] ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]     ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]     ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59] ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]     ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60] ; clock_50     ; clock_50    ; 20.000       ; -0.100     ; 5.276      ;
; 14.622 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]     ; clock_50     ; clock_50    ; 20.000       ; -0.099     ; 5.277      ;
; 14.623 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69] ; clock_50     ; clock_50    ; 20.000       ; -0.108     ; 5.267      ;
; 14.623 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; clock_50     ; clock_50    ; 20.000       ; -0.108     ; 5.267      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_dqm[2]                                                                                                                                  ; clock_50     ; clock_50    ; 20.000       ; -0.070     ; 5.172      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_dqm[0]                                                                                                                                  ; clock_50     ; clock_50    ; 20.000       ; -0.076     ; 5.166      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[28]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.079     ; 5.163      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[27]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.078     ; 5.164      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[23]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.078     ; 5.164      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[22]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.078     ; 5.164      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[7]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 5.168      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[6]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 5.168      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[5]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 5.168      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[4]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 5.168      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[3]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 5.168      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[2]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 5.168      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[1]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.078     ; 5.164      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[10]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.085     ; 5.157      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[0]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.079     ; 5.163      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_bank[0]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.083     ; 5.159      ;
; 14.640 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 5.168      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_dqm[1]                                                                                                                                  ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 5.167      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[31]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.093     ; 5.148      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[30]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.093     ; 5.148      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[29]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.093     ; 5.148      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[25]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.075     ; 5.166      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[24]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.095     ; 5.146      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[21]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.090     ; 5.151      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[20]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.090     ; 5.151      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[19]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.092     ; 5.149      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[18]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.092     ; 5.149      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[17]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.092     ; 5.149      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[16]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.094     ; 5.147      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[15]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 5.167      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[14]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.090     ; 5.151      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[13]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.090     ; 5.151      ;
; 14.641 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[12]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.081     ; 5.160      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.218 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                                        ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.492      ;
; 1.218 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                                        ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.492      ;
; 1.218 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.492      ;
; 1.218 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.492      ;
; 1.218 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.492      ;
; 1.218 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.492      ;
; 1.218 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.492      ;
; 1.218 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.492      ;
; 1.218 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.492      ;
; 1.218 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.492      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                                        ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.220 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.495      ;
; 1.481 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.772      ;
; 1.481 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.772      ;
; 1.481 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.772      ;
; 1.481 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.772      ;
; 1.481 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.772      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 1.789      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 1.789      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 1.789      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 1.789      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 1.789      ;
; 1.654 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.945      ;
; 1.654 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.945      ;
; 1.654 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.945      ;
; 1.654 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.945      ;
; 1.654 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.945      ;
; 1.654 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.945      ;
; 1.654 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.945      ;
; 1.654 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.945      ;
; 1.654 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.945      ;
; 1.654 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.945      ;
; 1.654 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.945      ;
; 1.921 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.390      ; 2.497      ;
; 1.921 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.390      ; 2.497      ;
; 1.921 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.390      ; 2.497      ;
; 1.921 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.390      ; 2.497      ;
; 1.921 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.390      ; 2.497      ;
; 1.921 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.390      ; 2.497      ;
; 1.921 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.390      ; 2.497      ;
; 1.921 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.390      ; 2.497      ;
; 2.263 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[11]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.532      ;
; 2.263 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[31]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.532      ;
; 2.263 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[5]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.532      ;
; 2.263 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[6]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.532      ;
; 2.263 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[26]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.532      ;
; 2.263 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[19]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.532      ;
; 2.263 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[30]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.532      ;
; 2.319 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.130      ; 2.635      ;
; 2.319 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.130      ; 2.635      ;
; 2.319 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.130      ; 2.635      ;
; 2.353 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.659      ;
; 2.353 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                                        ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.659      ;
; 2.431 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[16]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.695      ;
; 2.431 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[15]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.695      ;
; 2.431 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[22]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.695      ;
; 2.476 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[4]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 2.752      ;
; 2.476 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[2]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 2.752      ;
; 2.491 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.798      ;
; 2.491 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.798      ;
; 2.491 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.798      ;
; 2.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.807      ;
; 2.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.807      ;
; 2.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.807      ;
; 2.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.807      ;
; 2.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.807      ;
; 2.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.807      ;
; 2.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.807      ;
; 2.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.807      ;
; 2.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.807      ;
; 2.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.807      ;
; 2.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.807      ;
; 2.493 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.800      ;
; 2.493 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.800      ;
; 2.493 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.800      ;
; 2.493 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.800      ;
; 2.493 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.800      ;
; 2.493 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.800      ;
; 2.493 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.800      ;
; 2.493 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.800      ;
; 2.493 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.800      ;
; 2.538 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[7]                                                                                                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 2.804      ;
; 2.538 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[8]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 2.804      ;
; 2.538 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[1]                                                                                                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 2.804      ;
; 2.538 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[3]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 2.804      ;
; 2.538 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[7]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 2.804      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.378 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.499      ; 4.063      ;
; 3.409 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3] ; clock_50     ; clock_50    ; 0.000        ; 0.476      ; 4.071      ;
; 3.409 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg              ; clock_50     ; clock_50    ; 0.000        ; 0.476      ; 4.071      ;
; 3.410 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 4.037      ;
; 3.410 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 4.037      ;
; 3.410 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 4.037      ;
; 3.410 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 4.037      ;
; 3.410 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 4.037      ;
; 3.410 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 4.037      ;
; 3.410 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 4.037      ;
; 3.411 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS      ; clock_50     ; clock_50    ; 0.000        ; 0.474      ; 4.071      ;
; 3.411 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]        ; clock_50     ; clock_50    ; 0.000        ; 0.474      ; 4.071      ;
; 3.411 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6] ; clock_50     ; clock_50    ; 0.000        ; 0.474      ; 4.071      ;
; 3.413 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.472      ; 4.071      ;
; 3.813 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[145]                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.076      ; 4.075      ;
; 3.813 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 4.079      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[23]                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[6]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[5]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[4]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[3]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[2]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[1]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[0]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.054      ; 4.054      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.054      ; 4.054      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 4.080      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 4.080      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.070      ; 4.070      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.074      ; 4.074      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.070      ; 4.070      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.814 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.075      ; 4.075      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[6]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|parity6                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a0                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 4.065      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.058      ; 4.061      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.817 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.064      ;
; 3.818 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.065      ;
; 3.818 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.065      ;
; 3.818 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_hnc:wrptr_g1p|counter8a4                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.065      ;
; 3.818 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_hnc:wrptr_g1p|counter8a6                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.061      ; 4.065      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout'                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                           ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout'                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                        ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar2_translator|burst_stalled                                                                                                                                                                                          ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar2_translator|first_burst_stalled                                                                                                                                                                                    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|rd_ptr_lsb                                ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[68]                  ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[0]                                                                                                 ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[1]                                                                                                 ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[2]                                                                                                 ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[3]                                                                                                 ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[4]                                                                                                 ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[5]                                                                                                 ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[6]                                                                                                 ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0] ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1] ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2] ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3] ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[23]                                                                                      ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[5]                                                                                       ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[0]                                                                                           ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[1]                                                                                           ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[3]                                                                                           ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[4]                                                                                           ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[5]                                                                                           ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|source_stream_empty_hold[0]                                                                                                                                                                            ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|source_stream_empty_hold[1]                                                                                                                                                                            ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|source_stream_empty_hold[2]                                                                                                                                                                            ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                         ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[10]                                                                                                                                                                                      ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[11]                                                                                                                                                                                      ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[12]                                                                                                                                                                                      ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[8]                                                                                                                                                                                       ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[9]                                                                                                                                                                                       ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][106]                                                                                                                                                                                                   ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][131]                                                                                                                                                                                                   ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][106]                                                                                                                                                                                                   ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][131]                                                                                                                                                                                                   ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                   ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                   ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                   ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                   ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                   ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                           ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|adjusted_dw_reg[0]                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|adjusted_dw_reg[1]                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|first_avlbe_reg[0]                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|first_avlbe_reg[1]                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|first_avlbe_reg[2]                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|first_avlbe_reg[3]                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|first_avlbe_reg[4]                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|first_avlbe_reg[5]                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|first_avlbe_reg[6]                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|first_avlbe_reg[7]                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[10]                                                                                               ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[11]                                                                                               ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[12]                                                                                               ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[3]                                                                                                ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[4]                                                                                                ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[5]                                                                                                ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[6]                                                                                                ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[7]                                                                                                ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[8]                                                                                                ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[9]                                                                                                ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[70]                                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[71]                                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[72]                                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[73]                                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[86]                                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[87]                                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[88]                                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[89]                                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[90]                                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[91]                                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[92]                                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_wrreq_reg                                                                                                                                      ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0]                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                            ; Clock Edge ; Target                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 3.977 ; 3.977        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.020 ; 4.020        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_ref_clk'                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.980 ; 4.980        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                           ;
; 4.983 ; 4.983        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.017 ; 5.017        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.020 ; 5.020        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                           ;
; 7.519 ; 10.000       ; 2.481          ; Port Rate        ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~128                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~129                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~130                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~131                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~140                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~141                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~142                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~143                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~144                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~145                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~146                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~147                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~148                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~150                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~156                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~157                                                                                                                                                                                                ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~159                                                                                                                                                                                                ;
; 9.730 ; 9.965        ; 0.235          ; Low Pulse Width  ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                               ;
; 9.730 ; 9.965        ; 0.235          ; Low Pulse Width  ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                                                     ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~136                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~149                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~152                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~154                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~155                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~158                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~192                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~194                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~195                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~196                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~197                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~198                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~199                                                                                                                                                                                                ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~200                                                                                                                                                                                                ;
; 9.731 ; 9.966        ; 0.235          ; Low Pulse Width  ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                               ;
; 9.731 ; 9.966        ; 0.235          ; Low Pulse Width  ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                                                     ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                         ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                        ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                         ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                         ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                         ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                      ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                      ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                      ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                      ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                      ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                                                                                      ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                        ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[148]                                                                                                                                      ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                        ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                        ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[13]             ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[14]             ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[17]             ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[18]             ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[10] ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[2]  ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3]  ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4]  ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[5]  ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]                                                                                                                               ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11]                                                                                                                               ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                                                                ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[12]                                                                                                                                                                    ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[13]                                                                                                                                                                    ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[14]                                                                                                                                                                    ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[15]                                                                                                                                                                    ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[19]                                                                                                                                                                    ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[1]                                                                                                                                                                     ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[3]                                                                                                                                                                     ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[6]                                                                                                                                                                     ;
; 9.732 ; 9.967        ; 0.235          ; Low Pulse Width  ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|state[0]                                                                                                                                                                                                                                                               ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|state[1]                                                                                                                                                                                                                                                               ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~151                                                                                                                                                                                                ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~153                                                                                                                                                                                                ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                        ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                        ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                        ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; -1.807 ; -1.704 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; -1.870 ; -1.767 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; -1.870 ; -1.767 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; -1.906 ; -1.803 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; -1.906 ; -1.803 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; -1.896 ; -1.793 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; -1.886 ; -1.783 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; -1.876 ; -1.773 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; -1.896 ; -1.793 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; -1.869 ; -1.766 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; -1.853 ; -1.750 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; -1.865 ; -1.762 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; -1.845 ; -1.742 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; -1.879 ; -1.776 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; -1.850 ; -1.747 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; -1.870 ; -1.767 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; -1.876 ; -1.773 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; -1.846 ; -1.743 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; -1.868 ; -1.765 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; -1.858 ; -1.755 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; -1.868 ; -1.765 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; -1.860 ; -1.757 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; -1.860 ; -1.757 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; -1.902 ; -1.799 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; -1.882 ; -1.779 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; -1.845 ; -1.742 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; -1.815 ; -1.712 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; -1.843 ; -1.740 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; -1.812 ; -1.709 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; -1.811 ; -1.708 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; -1.817 ; -1.714 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; -1.817 ; -1.714 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; -1.807 ; -1.704 ; Rise       ; clock_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 2.196 ; 2.093 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 2.159 ; 2.056 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 2.159 ; 2.056 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 2.195 ; 2.092 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 2.196 ; 2.093 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 2.186 ; 2.083 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 2.176 ; 2.073 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 2.166 ; 2.063 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 2.185 ; 2.082 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 2.158 ; 2.055 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 2.141 ; 2.038 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 2.153 ; 2.050 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 2.133 ; 2.030 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 2.168 ; 2.065 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 2.139 ; 2.036 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 2.159 ; 2.056 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 2.165 ; 2.062 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 2.134 ; 2.031 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 2.157 ; 2.054 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 2.147 ; 2.044 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 2.157 ; 2.054 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 2.149 ; 2.046 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 2.149 ; 2.046 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 2.192 ; 2.089 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 2.172 ; 2.069 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 2.133 ; 2.030 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 2.104 ; 2.001 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 2.131 ; 2.028 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 2.102 ; 1.999 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 2.100 ; 1.997 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 2.105 ; 2.002 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 2.105 ; 2.002 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 2.095 ; 1.992 ; Rise       ; clock_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                         ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                      ; clock_50     ; 7.820 ; 7.868 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.539 ; 6.483 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.551 ; 6.495 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.517 ; 6.461 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.517 ; 6.461 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.484 ; 6.428 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.485 ; 6.429 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.504 ; 6.448 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.484 ; 6.428 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.470 ; 6.414 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.472 ; 6.416 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; clock_50     ; 6.513 ; 6.457 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; clock_50     ; 7.820 ; 7.868 ; Rise       ; clock_50                                                                            ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 6.515 ; 6.459 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.515 ; 6.459 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.495 ; 6.439 ; Rise       ; clock_50                                                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 6.535 ; 6.479 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 5.626 ; 5.690 ; Rise       ; clock_50                                                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 6.505 ; 6.449 ; Rise       ; clock_50                                                                            ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 7.828 ; 7.876 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.488 ; 6.432 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.488 ; 6.432 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.464 ; 6.408 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.465 ; 6.409 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.475 ; 6.419 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.485 ; 6.429 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.495 ; 6.439 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.474 ; 6.418 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.487 ; 6.431 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.470 ; 6.414 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.462 ; 6.406 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.482 ; 6.426 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.477 ; 6.421 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.488 ; 6.432 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.468 ; 6.412 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.494 ; 6.438 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.483 ; 6.427 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                      ; clock_50     ; 7.828 ; 7.876 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.476 ; 6.420 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.466 ; 6.410 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.478 ; 6.422 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.478 ; 6.422 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.461 ; 6.405 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.481 ; 6.425 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.482 ; 6.426 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.553 ; 6.497 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.480 ; 6.424 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.551 ; 6.495 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.549 ; 6.493 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.514 ; 6.458 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.514 ; 6.458 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.524 ; 6.468 ; Rise       ; clock_50                                                                            ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.504 ; 6.448 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.472 ; 6.416 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.504 ; 6.448 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.499 ; 6.443 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.480 ; 6.424 ; Rise       ; clock_50                                                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 6.543 ; 6.487 ; Rise       ; clock_50                                                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 6.543 ; 6.487 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 5.626 ; 5.690 ; Fall       ; clock_50                                                                            ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 5.565 ; 5.586 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 5.369 ; 5.403 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 5.370 ; 5.404 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 5.369 ; 5.403 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 5.370 ; 5.404 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                         ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.341 ; 6.286 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.409 ; 6.354 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.420 ; 6.365 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.387 ; 6.332 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.387 ; 6.332 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.354 ; 6.299 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.354 ; 6.299 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.374 ; 6.319 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.354 ; 6.299 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.341 ; 6.286 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.343 ; 6.288 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; clock_50     ; 6.383 ; 6.328 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; clock_50     ; 7.690 ; 7.739 ; Rise       ; clock_50                                                                            ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 6.364 ; 6.309 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.385 ; 6.330 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.364 ; 6.309 ; Rise       ; clock_50                                                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 6.405 ; 6.350 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 5.469 ; 5.533 ; Rise       ; clock_50                                                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 6.375 ; 6.320 ; Rise       ; clock_50                                                                            ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 6.330 ; 6.275 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.358 ; 6.303 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.358 ; 6.303 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.334 ; 6.279 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.334 ; 6.279 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.344 ; 6.289 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.354 ; 6.299 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.364 ; 6.309 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.344 ; 6.289 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.357 ; 6.302 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.341 ; 6.286 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.333 ; 6.278 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.353 ; 6.298 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.347 ; 6.292 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.358 ; 6.303 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.338 ; 6.283 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.364 ; 6.309 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.354 ; 6.299 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                      ; clock_50     ; 7.698 ; 7.747 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.346 ; 6.291 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.336 ; 6.281 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.348 ; 6.293 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.348 ; 6.293 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.330 ; 6.275 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.350 ; 6.295 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.353 ; 6.298 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.423 ; 6.368 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.351 ; 6.296 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.420 ; 6.365 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.419 ; 6.364 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.385 ; 6.330 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.385 ; 6.330 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.395 ; 6.340 ; Rise       ; clock_50                                                                            ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.342 ; 6.287 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.342 ; 6.287 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.374 ; 6.319 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.368 ; 6.313 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.351 ; 6.296 ; Rise       ; clock_50                                                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 6.413 ; 6.358 ; Rise       ; clock_50                                                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 6.413 ; 6.358 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 5.469 ; 5.533 ; Fall       ; clock_50                                                                            ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 5.321 ; 5.340 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 5.132 ; 5.164 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 5.132 ; 5.165 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 5.132 ; 5.164 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 5.132 ; 5.165 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 6.344 ; 6.247 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 6.362 ; 6.265 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 6.362 ; 6.265 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 6.368 ; 6.271 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 6.369 ; 6.272 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 6.369 ; 6.272 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 6.369 ; 6.272 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 6.369 ; 6.272 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 6.368 ; 6.271 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 6.361 ; 6.264 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 6.344 ; 6.247 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 6.346 ; 6.249 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 6.346 ; 6.249 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 6.361 ; 6.264 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 6.352 ; 6.255 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 6.352 ; 6.255 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 6.368 ; 6.271 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 6.347 ; 6.250 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 7.711 ; 7.715 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 6.350 ; 6.253 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 6.350 ; 6.253 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 6.352 ; 6.255 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 6.352 ; 6.255 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 6.365 ; 6.268 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 6.365 ; 6.268 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 6.346 ; 6.249 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 6.367 ; 6.270 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 6.344 ; 6.247 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 6.365 ; 6.268 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 6.363 ; 6.266 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 6.348 ; 6.251 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 6.348 ; 6.251 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 6.348 ; 6.251 ; Rise       ; clock_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 6.218 ; 6.121 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 6.235 ; 6.138 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 6.235 ; 6.138 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 6.241 ; 6.144 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 6.241 ; 6.144 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 6.241 ; 6.144 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 6.241 ; 6.144 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 6.241 ; 6.144 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 6.241 ; 6.144 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 6.234 ; 6.137 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 6.218 ; 6.121 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 6.220 ; 6.123 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 6.220 ; 6.123 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 6.234 ; 6.137 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 6.225 ; 6.128 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 6.225 ; 6.128 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 6.241 ; 6.144 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 6.221 ; 6.124 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 7.584 ; 7.588 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 6.223 ; 6.126 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 6.223 ; 6.126 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 6.225 ; 6.128 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 6.225 ; 6.128 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 6.237 ; 6.140 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 6.237 ; 6.140 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 6.220 ; 6.123 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 6.240 ; 6.143 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 6.218 ; 6.121 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 6.237 ; 6.140 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 6.236 ; 6.139 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 6.222 ; 6.125 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 6.222 ; 6.125 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 6.222 ; 6.125 ; Rise       ; clock_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 6.273     ; 6.370     ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 6.291     ; 6.388     ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 6.291     ; 6.388     ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 6.297     ; 6.394     ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 6.298     ; 6.395     ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 6.298     ; 6.395     ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 6.298     ; 6.395     ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 6.298     ; 6.395     ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 6.297     ; 6.394     ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 6.290     ; 6.387     ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 6.273     ; 6.370     ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 6.275     ; 6.372     ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 6.275     ; 6.372     ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 6.290     ; 6.387     ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 6.281     ; 6.378     ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 6.281     ; 6.378     ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 6.297     ; 6.394     ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 6.276     ; 6.373     ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 7.741     ; 7.737     ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 6.279     ; 6.376     ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 6.279     ; 6.376     ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 6.281     ; 6.378     ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 6.281     ; 6.378     ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 6.294     ; 6.391     ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 6.294     ; 6.391     ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 6.275     ; 6.372     ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 6.296     ; 6.393     ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 6.273     ; 6.370     ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 6.294     ; 6.391     ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 6.292     ; 6.389     ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 6.277     ; 6.374     ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 6.277     ; 6.374     ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 6.277     ; 6.374     ; Rise       ; clock_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 6.145     ; 6.242     ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 6.162     ; 6.259     ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 6.162     ; 6.259     ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 6.168     ; 6.265     ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 6.168     ; 6.265     ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 6.168     ; 6.265     ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 6.168     ; 6.265     ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 6.168     ; 6.265     ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 6.168     ; 6.265     ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 6.161     ; 6.258     ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 6.145     ; 6.242     ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 6.147     ; 6.244     ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 6.147     ; 6.244     ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 6.161     ; 6.258     ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 6.152     ; 6.249     ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 6.152     ; 6.249     ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 6.168     ; 6.265     ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 6.148     ; 6.245     ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 7.612     ; 7.608     ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 6.150     ; 6.247     ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 6.150     ; 6.247     ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 6.152     ; 6.249     ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 6.152     ; 6.249     ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 6.164     ; 6.261     ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 6.164     ; 6.261     ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 6.147     ; 6.244     ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 6.167     ; 6.264     ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 6.145     ; 6.242     ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 6.164     ; 6.261     ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 6.163     ; 6.260     ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 6.149     ; 6.246     ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 6.149     ; 6.246     ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 6.149     ; 6.246     ; Rise       ; clock_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 6.748 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]                                          ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                          ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 6.748                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 6.517        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 0.231        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 8.115                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 6.668        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 1.447        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 8.308                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 6.944        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 1.364        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 9.681                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.122        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 2.559        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 11.767                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.129        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.638        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 13.611                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 6.664        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 6.947        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.321                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 18.134       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 13.187       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.449                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 18.127       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 13.322       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.518                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 18.340       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 13.178       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.655                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 18.177       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 13.478       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.678                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 18.362       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 13.316       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.680                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 18.519       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 13.161       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.693                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 18.521       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 13.172       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.711                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 18.367       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 13.344       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.830                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 18.522       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 13.308       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.850                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 18.550       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 13.300       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.874                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 18.367       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 13.507       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.878                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 18.507       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 13.371       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.983                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 18.343       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 13.640       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 31.985                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 18.521       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 13.464       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 32.749                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.982       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 13.767       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 33.384                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.943       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.441       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 34.853                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.945       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.908       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 35.021                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.949       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.072       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 35.524                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.948       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.576       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 35.528                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.128       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.400       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.588                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 18.657       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 16.931       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.598                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 18.947       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 16.651       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.757                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 19.126       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 16.631       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.798                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 18.374       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 17.424       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.918                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 18.947       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 16.971       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.152                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 18.950       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 17.202       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.207                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 18.947       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 17.260       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.211                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 18.949       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 17.262       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.263                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 18.945       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 17.318       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.325                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 19.129       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 17.196       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.423                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 18.944       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 17.479       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.493                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 19.129       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 17.364       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.512                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 18.950       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 17.562       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.549                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 19.126       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 17.423       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                         ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                          ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; 96.24 MHz  ; 96.24 MHz       ; clock_50                                                                            ;      ;
; 118.26 MHz ; 118.26 MHz      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                           ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -0.456 ; -15.951       ;
; clock_50                                                                            ; 9.609  ; 0.000         ;
; n/a                                                                                 ; 14.889 ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                           ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.176 ; 0.000         ;
; clock_50                                                                            ; 0.323 ; 0.000         ;
; n/a                                                                                 ; 4.703 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                        ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.491  ; 0.000         ;
; clock_50                                                                            ; 15.028 ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                        ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.122 ; 0.000         ;
; clock_50                                                                            ; 2.993 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ; 2.000 ; 0.000         ;
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout    ; 2.000 ; 0.000         ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                             ; 3.529 ; 0.000         ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                ; 3.971 ; 0.000         ;
; pcie_ref_clk                                                                                                                    ; 4.975 ; 0.000         ;
; clock_50                                                                                                                        ; 9.710 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                     ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.456 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.305      ; 8.760      ;
; -0.360 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[104] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.660      ;
; -0.360 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[107] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.660      ;
; -0.348 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.169      ; 8.448      ;
; -0.348 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.169      ; 8.448      ;
; -0.348 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.169      ; 8.448      ;
; -0.348 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.169      ; 8.448      ;
; -0.348 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.169      ; 8.448      ;
; -0.348 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.169      ; 8.448      ;
; -0.348 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.169      ; 8.448      ;
; -0.348 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.169      ; 8.448      ;
; -0.343 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.305      ; 8.647      ;
; -0.340 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.305      ; 8.644      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[7]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[8]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[9]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[10] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[11] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[12] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[13] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[14] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[15] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[31] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[35] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[37] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[38] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[39] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[40] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[41] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[42] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[43] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[44] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[45] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[46] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[47] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[48] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[49] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[50] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[51] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[52] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[53] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[54] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[55] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[68] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[69] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[70] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[71] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[80] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.171      ; 8.415      ;
; -0.294 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.263      ; 8.556      ;
; -0.270 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_address[28]                                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.263      ; 8.532      ;
; -0.247 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[104] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.547      ;
; -0.247 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[107] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.547      ;
; -0.244 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[104] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.544      ;
; -0.244 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[107] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.544      ;
; -0.227 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.305      ; 8.531      ;
; -0.224 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.305      ; 8.528      ;
; -0.224 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.334      ;
; -0.224 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.334      ;
; -0.224 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.334      ;
; -0.224 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.334      ;
; -0.224 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.334      ;
; -0.224 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.334      ;
; -0.224 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.334      ;
; -0.224 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.334      ;
; -0.222 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.265      ; 8.486      ;
; -0.222 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.332      ;
; -0.222 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.332      ;
; -0.222 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.332      ;
; -0.222 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.332      ;
; -0.222 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.332      ;
; -0.222 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.332      ;
; -0.222 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.332      ;
; -0.222 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.179      ; 8.332      ;
; -0.221 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.521      ;
; -0.216 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.265      ; 8.480      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[7]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[8]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[9]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[10] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[11] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[12] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[13] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[14] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[15] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[31] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[35] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[37] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[38] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[39] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[40] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[41] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[42] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[43] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[44] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[45] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[46] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[47] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
; -0.189 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[48] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.181      ; 8.301      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.609  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.016     ; 10.374     ;
; 9.609  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.016     ; 10.374     ;
; 9.609  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.016     ; 10.374     ;
; 9.609  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.016     ; 10.374     ;
; 9.609  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.016     ; 10.374     ;
; 9.609  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.016     ; 10.374     ;
; 9.870  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 10.097     ;
; 9.870  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 10.097     ;
; 9.870  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 10.097     ;
; 9.870  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 10.097     ;
; 9.870  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 10.097     ;
; 9.870  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 10.097     ;
; 9.902  ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[8]                     ; clock_50     ; clock_50    ; 20.000       ; -0.105     ; 9.992      ;
; 9.906  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.016     ; 10.077     ;
; 9.906  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.016     ; 10.077     ;
; 9.906  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.016     ; 10.077     ;
; 9.906  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.016     ; 10.077     ;
; 9.906  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.016     ; 10.077     ;
; 9.906  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.016     ; 10.077     ;
; 9.992  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 9.975      ;
; 9.992  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 9.975      ;
; 9.992  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 9.975      ;
; 9.992  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 9.975      ;
; 9.992  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 9.975      ;
; 9.992  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 9.975      ;
; 10.130 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                              ; clock_50     ; clock_50    ; 20.000       ; -0.105     ; 9.764      ;
; 10.142 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                             ; clock_50     ; clock_50    ; 20.000       ; -0.123     ; 9.734      ;
; 10.197 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[8]                     ; clock_50     ; clock_50    ; 20.000       ; -0.102     ; 9.700      ;
; 10.212 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; clock_50     ; clock_50    ; 20.000       ; -0.105     ; 9.682      ;
; 10.239 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|state[1]                                                                                                                                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_datain_reg0          ; clock_50     ; clock_50    ; 20.000       ; 0.296      ; 10.087     ;
; 10.281 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                              ; clock_50     ; clock_50    ; 20.000       ; -0.113     ; 9.605      ;
; 10.282 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                             ; clock_50     ; clock_50    ; 20.000       ; -0.120     ; 9.597      ;
; 10.335 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                             ; clock_50     ; clock_50    ; 20.000       ; -0.123     ; 9.541      ;
; 10.366 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 9.613      ;
; 10.401 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[7]                     ; clock_50     ; clock_50    ; 20.000       ; -0.112     ; 9.486      ;
; 10.425 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                              ; clock_50     ; clock_50    ; 20.000       ; -0.102     ; 9.472      ;
; 10.507 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; clock_50     ; clock_50    ; 20.000       ; -0.102     ; 9.390      ;
; 10.542 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.052     ; 9.293      ;
; 10.583 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|state[0]                                                                                                                                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_datain_reg0          ; clock_50     ; clock_50    ; 20.000       ; 0.296      ; 9.743      ;
; 10.622 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[8]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.076     ; 9.189      ;
; 10.627 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.036     ; 9.336      ;
; 10.632 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[12]                    ; clock_50     ; clock_50    ; 20.000       ; -0.102     ; 9.265      ;
; 10.656 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.029     ; 9.202      ;
; 10.663 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 9.316      ;
; 10.665 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[9]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 9.148      ;
; 10.667 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[0]                     ; clock_50     ; clock_50    ; 20.000       ; -0.115     ; 9.217      ;
; 10.675 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 9.286      ;
; 10.675 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[5]                     ; clock_50     ; clock_50    ; 20.000       ; -0.123     ; 9.201      ;
; 10.679 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                             ; clock_50     ; clock_50    ; 20.000       ; -0.109     ; 9.211      ;
; 10.693 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 9.286      ;
; 10.694 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.014     ; 9.291      ;
; 10.696 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.014     ; 9.289      ;
; 10.718 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                              ; clock_50     ; clock_50    ; 20.000       ; -0.113     ; 9.168      ;
; 10.725 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[5]                     ; clock_50     ; clock_50    ; 20.000       ; -0.120     ; 9.154      ;
; 10.728 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40] ; clock_50     ; clock_50    ; 20.000       ; -0.105     ; 9.166      ;
; 10.736 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[8]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.053     ; 9.098      ;
; 10.745 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                              ; clock_50     ; clock_50    ; 20.000       ; -0.115     ; 9.139      ;
; 10.749 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.036     ; 9.214      ;
; 10.758 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[28]                    ; clock_50     ; clock_50    ; 20.000       ; -0.123     ; 9.118      ;
; 10.759 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[1]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 9.072      ;
; 10.759 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; clock_50     ; clock_50    ; 20.000       ; -0.113     ; 9.127      ;
; 10.767 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                              ; clock_50     ; clock_50    ; 20.000       ; -0.105     ; 9.127      ;
; 10.779 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[9]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.051     ; 9.057      ;
; 10.868 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.052     ; 8.967      ;
; 10.873 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[1]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.033     ; 8.981      ;
; 10.891 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[1]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                              ; clock_50     ; clock_50    ; 20.000       ; -0.069     ; 9.039      ;
; 10.911 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                              ; clock_50     ; clock_50    ; 20.000       ; -0.110     ; 8.978      ;
; 10.914 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                             ; clock_50     ; clock_50    ; 20.000       ; -0.109     ; 8.976      ;
; 10.922 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[1]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                             ; clock_50     ; clock_50    ; 20.000       ; -0.079     ; 8.998      ;
; 10.932 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[2]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.052     ; 8.903      ;
; 10.933 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                              ; clock_50     ; clock_50    ; 20.000       ; -0.115     ; 8.951      ;
; 10.933 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[5]                     ; clock_50     ; clock_50    ; 20.000       ; -0.123     ; 8.943      ;
; 10.936 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.054     ; 9.009      ;
; 10.942 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; clock_50     ; clock_50    ; 20.000       ; -0.115     ; 8.942      ;
; 10.945 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[2]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.060     ; 8.882      ;
; 10.947 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[3]                     ; clock_50     ; clock_50    ; 20.000       ; -0.112     ; 8.940      ;
; 10.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.036     ; 9.009      ;
; 10.954 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[14]                    ; clock_50     ; clock_50    ; 20.000       ; -0.108     ; 8.937      ;
; 10.954 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[16]                    ; clock_50     ; clock_50    ; 20.000       ; -0.112     ; 8.933      ;
; 10.954 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; clock_50     ; clock_50    ; 20.000       ; -0.123     ; 8.922      ;
; 10.955 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.030     ; 9.014      ;
; 10.956 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[19]                    ; clock_50     ; clock_50    ; 20.000       ; -0.123     ; 8.920      ;
; 10.957 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.030     ; 9.012      ;
; 10.972 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 8.989      ;
; 10.982 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.029     ; 8.876      ;
; 10.990 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.020     ; 8.989      ;
; 10.991 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.033     ; 8.975      ;
; 10.991 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.014     ; 8.994      ;
; 10.991 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                             ; clock_50     ; clock_50    ; 20.000       ; -0.123     ; 8.885      ;
; 10.993 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.014     ; 8.992      ;
; 10.995 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.036     ; 8.968      ;
; 10.997 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[6]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.052     ; 8.838      ;
; 10.999 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 8.972      ;
; 11.000 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.036     ; 8.963      ;
; 11.007 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                             ; clock_50     ; clock_50    ; 20.000       ; -0.123     ; 8.869      ;
; 11.023 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40] ; clock_50     ; clock_50    ; 20.000       ; -0.102     ; 8.874      ;
; 11.024 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[3]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.052     ; 8.811      ;
; 11.024 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[6]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.052     ; 8.811      ;
; 11.031 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[7]                     ; clock_50     ; clock_50    ; 20.000       ; -0.109     ; 8.859      ;
; 11.040 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[3]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.060     ; 8.787      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.889 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.790      ;
; 15.063 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.616      ;
; 15.063 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.616      ;
; 15.064 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.615      ;
; 15.064 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.615      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|hol_cntr[2]                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.334      ; 0.711      ;
; 0.221 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[59]                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.432      ; 0.854      ;
; 0.224 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[60]                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.432      ; 0.857      ;
; 0.226 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[5]                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.433      ; 0.860      ;
; 0.226 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[58]                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.432      ; 0.859      ;
; 0.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[37]                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.854      ;
; 0.243 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[62]                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.432      ; 0.876      ;
; 0.245 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[23]                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.429      ; 0.875      ;
; 0.248 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[22]                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.406      ; 0.855      ;
; 0.251 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[79]                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.856      ;
; 0.252 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[12]                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.857      ;
; 0.253 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[76]                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.858      ;
; 0.254 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[61]                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.432      ; 0.887      ;
; 0.269 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[88]                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.874      ;
; 0.272 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[84]                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.877      ;
; 0.272 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[5]                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.877      ;
; 0.272 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[207]                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.877      ;
; 0.296 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[56]                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.432      ; 0.929      ;
; 0.305 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[47]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.915      ;
; 0.307 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[7]                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 0.932      ;
; 0.307 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[81]                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.925      ;
; 0.310 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[77]                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.915      ;
; 0.310 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[2]                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.928      ;
; 0.310 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[21]                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 0.935      ;
; 0.311 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[51]                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.925      ;
; 0.312 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[17]                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.917      ;
; 0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[16]                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 0.938      ;
; 0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|m_readfifo_data[53]                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.937      ;
; 0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[57]                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.432      ; 0.946      ;
; 0.313 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[48]                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.927      ;
; 0.314 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[54]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.920      ;
; 0.314 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[64]                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.410      ; 0.925      ;
; 0.315 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[45]                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.929      ;
; 0.316 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[78]                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.921      ;
; 0.316 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[196]                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.921      ;
; 0.316 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[31]                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 0.941      ;
; 0.316 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[20]                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 0.941      ;
; 0.316 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[45]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.926      ;
; 0.316 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[49]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.926      ;
; 0.317 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[89]                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.922      ;
; 0.317 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[37]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.927      ;
; 0.317 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[42]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.927      ;
; 0.317 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|m_readfifo_data[51]                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.941      ;
; 0.317 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[66]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.926      ;
; 0.318 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[9]                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.923      ;
; 0.319 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[14]                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.924      ;
; 0.319 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[36]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.929      ;
; 0.319 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[41]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.929      ;
; 0.319 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|m_readfifo_data[26]                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.932      ;
; 0.320 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[4]                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.925      ;
; 0.320 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[44]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.930      ;
; 0.320 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[48]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.930      ;
; 0.320 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[5]                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.938      ;
; 0.321 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[58]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.927      ;
; 0.321 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.925      ;
; 0.321 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[22]                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 0.946      ;
; 0.321 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[14]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.927      ;
; 0.322 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[60]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.928      ;
; 0.322 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[2]                                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.926      ;
; 0.322 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[43]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.932      ;
; 0.322 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[3]                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.940      ;
; 0.323 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[50]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.929      ;
; 0.323 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[63]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.929      ;
; 0.323 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[45]                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.927      ;
; 0.323 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[9]                                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.927      ;
; 0.323 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[195]                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a64~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.929      ;
; 0.324 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[51]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.930      ;
; 0.324 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[40]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.934      ;
; 0.325 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[59]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.931      ;
; 0.327 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[17]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.933      ;
; 0.327 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[25]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.933      ;
; 0.327 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[27]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.933      ;
; 0.327 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[9]                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.936      ;
; 0.328 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[8]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[8]                                                                                                                                                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[9]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[9]                                                                                                                                                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[10]                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[10]                                                                                                                                                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[15]                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[15]                                                                                                                                                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.940      ;
; 0.328 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[30]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.934      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[0]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[0]                                                                                                                                                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[1]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[1]                                                                                                                                                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[2]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[2]                                                                                                                                                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[3]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[3]                                                                                                                                                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[5]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[5]                                                                                                                                                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[6]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[6]                                                                                                                                                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[7]                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[7]                                                                                                                                                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1]                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0]                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.942      ;
; 0.329 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.941      ;
; 0.330 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[56]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.936      ;
; 0.330 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[21]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.936      ;
; 0.331 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[62]                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.937      ;
; 0.331 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[14]                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.949      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.323 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[0]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.407      ; 0.931      ;
; 0.327 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[2]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.398      ; 0.926      ;
; 0.332 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.094      ; 0.597      ;
; 0.332 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.094      ; 0.597      ;
; 0.332 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.094      ; 0.597      ;
; 0.332 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.094      ; 0.597      ;
; 0.332 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.094      ; 0.597      ;
; 0.332 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.094      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entries[1]                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entries[1]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entries[0]                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entries[0]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|wr_address                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|wr_address                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[0]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[0]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[1]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[1]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[2]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[2]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[3]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[3]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[4]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[4]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[5]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[5]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[6]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[6]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[7]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[7]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[8]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[8]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[9]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[9]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[10]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[10]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[11]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[11]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[12]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[12]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[13]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[13]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[14]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[14]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[15]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[15]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[16]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[16]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[17]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[17]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[18]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[18]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[19]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[19]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[20]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[20]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[22]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[22]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[26]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[26]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|init_done                                                                                                                                                                                                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|init_done                                                                                                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][106]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][106]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[14] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[14] ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[1]  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[1]  ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[3]  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[3]  ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[4]  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[4]  ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5]  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5]  ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[11] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[11] ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[12] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[12] ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[13] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[13] ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[15] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[15] ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[16] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[16] ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[18] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[18] ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[19] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[19] ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[22] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[22] ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[23] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[23] ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.703 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.586      ;
; 4.703 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.586      ;
; 4.703 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.586      ;
; 4.703 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.586      ;
; 4.872 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.755      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.491 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[20]                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 4.404      ;
; 3.519 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[21]                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 4.375      ;
; 3.519 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[29]                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 4.375      ;
; 3.658 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_prmcsr[2]                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.258      ; 4.599      ;
; 3.726 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[28]                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 4.175      ;
; 3.739 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[3]                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.177      ;
; 3.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[5]                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 4.168      ;
; 3.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[23]                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.149      ;
; 3.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[7]                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 4.168      ;
; 3.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[6]                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 4.168      ;
; 3.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[12]                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 4.168      ;
; 3.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[14]                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 4.168      ;
; 3.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[13]                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 4.168      ;
; 3.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_r                                                                                                                                                       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 4.168      ;
; 3.819 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[8]                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.074      ;
; 3.819 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[10]                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.074      ;
; 3.819 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[9]                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.074      ;
; 4.090 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[112]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.792      ;
; 4.095 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 3.817      ;
; 4.095 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|write_go_reg                                                                                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 3.817      ;
; 4.095 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|eop_reg                                                                                                                                                                                       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 3.817      ;
; 4.098 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[13]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.772      ;
; 4.098 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[14]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.772      ;
; 4.098 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[15]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.772      ;
; 4.098 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[19]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.772      ;
; 4.098 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[23]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.772      ;
; 4.099 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[24]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.755      ;
; 4.099 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[27]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.755      ;
; 4.099 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[29]                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.755      ;
; 4.122 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 3.747      ;
; 4.122 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 3.747      ;
; 4.122 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 3.747      ;
; 4.122 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 3.747      ;
; 4.122 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 3.747      ;
; 4.122 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.748      ;
; 4.122 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.748      ;
; 4.122 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.748      ;
; 4.122 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.748      ;
; 4.122 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.748      ;
; 4.122 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.748      ;
; 4.122 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 3.747      ;
; 4.123 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 3.733      ;
; 4.123 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.755      ;
; 4.123 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.755      ;
; 4.123 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.742      ;
; 4.123 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.742      ;
; 4.123 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.742      ;
; 4.123 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.742      ;
; 4.123 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.742      ;
; 4.123 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.742      ;
; 4.123 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.742      ;
; 4.123 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.742      ;
; 4.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[7]                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.778      ;
; 4.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[6]                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.778      ;
; 4.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[5]                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.778      ;
; 4.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[4]                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.778      ;
; 4.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[39]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.778      ;
; 4.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[38]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.778      ;
; 4.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[37]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.778      ;
; 4.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[36]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.778      ;
; 4.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[23]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 3.772      ;
; 4.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[22]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 3.772      ;
; 4.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[21]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 3.772      ;
; 4.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[20]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 3.772      ;
; 4.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[55]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 3.772      ;
; 4.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[54]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 3.772      ;
; 4.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[53]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 3.772      ;
; 4.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[52]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 3.772      ;
; 4.132 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.174     ; 3.693      ;
; 4.132 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.174     ; 3.693      ;
; 4.132 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.174     ; 3.693      ;
; 4.132 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[21]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.174     ; 3.693      ;
; 4.143 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[11] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.742      ;
; 4.143 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[10] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.742      ;
; 4.143 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[9]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.742      ;
; 4.143 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[8]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.742      ;
; 4.143 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[43] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.742      ;
; 4.143 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[42] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.742      ;
; 4.143 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[41] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.742      ;
; 4.143 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[40] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.742      ;
; 4.148 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[10]                                                                                                                                                                       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.200     ; 3.651      ;
; 4.148 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[11]                                                                                                                                                                       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.200     ; 3.651      ;
; 4.148 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[20]                                                                                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 3.648      ;
; 4.149 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.725      ;
; 4.149 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.725      ;
; 4.149 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.725      ;
; 4.150 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[20]                                                                                                                                                                       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.205     ; 3.644      ;
; 4.152 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_m_write_to_sdram_s1_cmd_width_adapter|data_reg[0]                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.738      ;
; 4.152 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.705      ;
; 4.152 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.705      ;
; 4.152 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.705      ;
; 4.152 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.705      ;
; 4.152 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.705      ;
; 4.152 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.705      ;
; 4.152 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.705      ;
; 4.152 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.705      ;
; 4.153 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_status_token_fifo:the_ahb_slave_with_pcie_sgdma_status_token_fifo|scfifo:ahb_slave_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 3.765      ;
; 4.153 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[35]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 3.754      ;
; 4.153 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[34]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 3.754      ;
; 4.153 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[33]                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 3.754      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[28]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.170     ; 4.681      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[27]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.168     ; 4.683      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[25]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.166     ; 4.685      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[24]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.186     ; 4.665      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[23]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.168     ; 4.683      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[22]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.168     ; 4.683      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[19]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.182     ; 4.669      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[18]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.182     ; 4.669      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[17]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.182     ; 4.669      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[15]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.164     ; 4.687      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[12]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.172     ; 4.679      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[11]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.186     ; 4.665      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[10]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.186     ; 4.665      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[8]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.172     ; 4.679      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.164     ; 4.687      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[6]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.164     ; 4.687      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[5]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.164     ; 4.687      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[4]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.164     ; 4.687      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[3]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.164     ; 4.687      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[2]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.164     ; 4.687      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[1]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.171     ; 4.680      ;
; 15.028 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[0]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.171     ; 4.680      ;
; 15.029 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[31]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.183     ; 4.667      ;
; 15.029 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[30]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.183     ; 4.667      ;
; 15.029 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[29]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.183     ; 4.667      ;
; 15.029 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[26]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.188     ; 4.662      ;
; 15.029 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[21]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.179     ; 4.671      ;
; 15.029 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[20]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.179     ; 4.671      ;
; 15.029 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[16]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.184     ; 4.666      ;
; 15.029 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[14]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.179     ; 4.671      ;
; 15.029 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[13]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.179     ; 4.671      ;
; 15.029 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[9]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.188     ; 4.662      ;
; 15.073 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[5]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.085     ; 4.729      ;
; 15.076 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[4]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.085     ; 4.726      ;
; 15.080 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]     ; clock_50     ; clock_50    ; 20.000       ; -0.087     ; 4.832      ;
; 15.080 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; clock_50     ; clock_50    ; 20.000       ; -0.087     ; 4.832      ;
; 15.080 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51] ; clock_50     ; clock_50    ; 20.000       ; -0.087     ; 4.832      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]    ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52] ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]     ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]     ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]     ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54] ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57] ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55] ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.107 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]     ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.804      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69] ; clock_50     ; clock_50    ; 20.000       ; -0.098     ; 4.791      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]     ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]     ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59] ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]     ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60] ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 4.800      ;
; 15.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; clock_50     ; clock_50    ; 20.000       ; -0.098     ; 4.791      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_dqm[2]                                                                                                                                  ; clock_50     ; clock_50    ; 20.000       ; -0.062     ; 4.714      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_dqm[1]                                                                                                                                  ; clock_50     ; clock_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[28]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.072     ; 4.704      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[27]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.070     ; 4.706      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[25]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.068     ; 4.708      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[24]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.688      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[23]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.070     ; 4.706      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[22]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.070     ; 4.706      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[19]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.084     ; 4.692      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[18]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.084     ; 4.692      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[17]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.084     ; 4.692      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[15]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[12]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 4.702      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[11]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.688      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[10]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.688      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[8]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 4.702      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[7]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[6]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[5]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[4]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[3]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[2]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[1]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.073     ; 4.703      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[0]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.073     ; 4.703      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[9]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 4.688      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[7]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[6]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[3]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 4.702      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[2]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.074     ; 4.702      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[1]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.070     ; 4.706      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[11]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.073     ; 4.703      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[10]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.078     ; 4.698      ;
; 15.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[0]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.072     ; 4.704      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                                        ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.374      ;
; 1.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                                        ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.374      ;
; 1.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.374      ;
; 1.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.374      ;
; 1.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.374      ;
; 1.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.374      ;
; 1.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.374      ;
; 1.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.374      ;
; 1.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.374      ;
; 1.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.374      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                                        ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.375      ;
; 1.343 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.609      ;
; 1.343 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.609      ;
; 1.343 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.609      ;
; 1.343 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.609      ;
; 1.343 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.609      ;
; 1.357 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 1.629      ;
; 1.357 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 1.629      ;
; 1.357 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 1.629      ;
; 1.357 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 1.629      ;
; 1.357 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 1.629      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.758      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.758      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.758      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.758      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.758      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.758      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.758      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.758      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.758      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.758      ;
; 1.492 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.758      ;
; 1.732 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.350      ; 2.250      ;
; 1.732 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.350      ; 2.250      ;
; 1.732 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.350      ; 2.250      ;
; 1.732 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.350      ; 2.250      ;
; 1.732 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.350      ; 2.250      ;
; 1.732 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.350      ; 2.250      ;
; 1.732 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.350      ; 2.250      ;
; 1.732 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.350      ; 2.250      ;
; 2.043 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[11]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 2.288      ;
; 2.043 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[31]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 2.288      ;
; 2.043 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[5]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 2.288      ;
; 2.043 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[6]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 2.288      ;
; 2.043 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[26]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 2.288      ;
; 2.043 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[19]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 2.288      ;
; 2.043 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[30]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 2.288      ;
; 2.080 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.369      ;
; 2.080 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.369      ;
; 2.080 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.369      ;
; 2.108 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.387      ;
; 2.108 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                                        ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.387      ;
; 2.178 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[16]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 2.419      ;
; 2.178 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[15]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 2.419      ;
; 2.178 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[22]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 2.419      ;
; 2.221 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[4]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 2.473      ;
; 2.221 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[2]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 2.473      ;
; 2.232 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.511      ;
; 2.232 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.511      ;
; 2.232 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.511      ;
; 2.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.522      ;
; 2.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.522      ;
; 2.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.522      ;
; 2.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.522      ;
; 2.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.522      ;
; 2.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.522      ;
; 2.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.522      ;
; 2.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.522      ;
; 2.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.522      ;
; 2.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.522      ;
; 2.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.522      ;
; 2.235 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.514      ;
; 2.235 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.514      ;
; 2.235 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.514      ;
; 2.235 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.514      ;
; 2.235 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.514      ;
; 2.235 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.514      ;
; 2.235 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.514      ;
; 2.235 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.514      ;
; 2.235 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.514      ;
; 2.269 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[7]                                                                                                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.072      ; 2.512      ;
; 2.269 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[8]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.072      ; 2.512      ;
; 2.269 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[1]                                                                                                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.072      ; 2.512      ;
; 2.269 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[3]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.072      ; 2.512      ;
; 2.269 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[7]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.072      ; 2.512      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 2.993 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.459      ; 3.623      ;
; 3.021 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS      ; clock_50     ; clock_50    ; 0.000        ; 0.438      ; 3.630      ;
; 3.021 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]        ; clock_50     ; clock_50    ; 0.000        ; 0.438      ; 3.630      ;
; 3.021 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3] ; clock_50     ; clock_50    ; 0.000        ; 0.438      ; 3.630      ;
; 3.021 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6] ; clock_50     ; clock_50    ; 0.000        ; 0.438      ; 3.630      ;
; 3.021 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg              ; clock_50     ; clock_50    ; 0.000        ; 0.438      ; 3.630      ;
; 3.023 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.399      ; 3.593      ;
; 3.023 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.399      ; 3.593      ;
; 3.023 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.399      ; 3.593      ;
; 3.023 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.399      ; 3.593      ;
; 3.023 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.399      ; 3.593      ;
; 3.023 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.399      ; 3.593      ;
; 3.023 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.399      ; 3.593      ;
; 3.026 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.433      ; 3.630      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[2][0][3]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.028      ; 3.598      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[23]                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[6]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[5]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[4]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[3]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[2]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[1]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|data_reg[0]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.068      ; 3.638      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.068      ; 3.638      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[145]                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.057      ; 3.627      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.068      ; 3.638      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.057      ; 3.627      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.399 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.632      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.029      ; 3.600      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.029      ; 3.600      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.029      ; 3.600      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.025      ; 3.596      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.029      ; 3.600      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.029      ; 3.600      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.025      ; 3.596      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[8]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[9]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[15]                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.033      ; 3.604      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[22]                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[23]                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.037      ; 3.608      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[1][0][0]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.022      ; 3.593      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[5][0][1]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.020      ; 3.591      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[5][2][6]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.020      ; 3.591      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][0][0]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.021      ; 3.592      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][0][1]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.020      ; 3.591      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][1][5]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.021      ; 3.592      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][1][7]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.021      ; 3.592      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][1][4]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.021      ; 3.592      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][1][6]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.021      ; 3.592      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[2][0][0]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.021      ; 3.592      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[2][1][6]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.021      ; 3.592      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[2][1][7]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.021      ; 3.592      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[2][1][5]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.021      ; 3.592      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[2][1][4]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.021      ; 3.592      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[0][0][0]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.022      ; 3.593      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.633      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.633      ;
; 3.400 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.062      ; 3.633      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout'                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                           ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout'                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                        ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|rd_ptr_lsb                                ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|source_stream_empty_hold[0]                                                                                                                                                                            ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|source_stream_empty_hold[1]                                                                                                                                                                            ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|source_stream_empty_hold[2]                                                                                                                                                                            ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                         ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[68]                  ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar2_translator|burst_stalled                                                                                                                                                                                          ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar2_translator|first_burst_stalled                                                                                                                                                                                    ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                            ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                                                                                                                             ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[148]                                                                                                                                             ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                            ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0] ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1] ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2] ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3] ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[0]                                                                                                 ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[1]                                                                                                 ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[2]                                                                                                 ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[3]                                                                                                 ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[4]                                                                                                 ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[5]                                                                                                 ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[6]                                                                                                 ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                            ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]    ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]    ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]    ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[0]                                                                                             ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[1]                                                                                             ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[2]                                                                                             ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[3]                                                                                             ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[4]                                                                                             ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[5]                                                                                             ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[10]                                                                                               ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[11]                                                                                               ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[12]                                                                                               ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[13]                                                                                               ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[9]                                                                                                ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS            ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_prmcsr[2]                                                                                                                                                                 ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[0]                                                                                                                                                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[10]                                                                                                                                                                                                    ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                                                    ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                                                    ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[15]                                                                                                                                                                                                    ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[1]                                                                                                                                                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[2]                                                                                                                                                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[4]                                                                                                                                                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[5]                                                                                                                                                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[6]                                                                                                                                                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[7]                                                                                                                                                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[8]                                                                                                                                                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|counter[9]                                                                                                                                                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[0]                                                                                                                                                                                          ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[1]                                                                                                                                                                                          ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[2]                                                                                                                                                                                          ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[3]                                                                                                                                                                                          ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[4]                                                                                                                                                                                          ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[5]                                                                                                                                                                                          ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]        ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]        ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]        ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]        ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[8]                                                                                                ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0]                           ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1]                           ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                           ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                   ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                   ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                   ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                   ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                   ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                    ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                    ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                    ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                    ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                    ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[0]                                                                                                                                                                            ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[12]                                                                                                                                                                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[28]                                                                                                                                                                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_ok_reg                                                                                                  ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0]     ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1]     ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2]     ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3]     ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|empty_dff                                     ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|full_dff                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|usedw_is_0_dff                                ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|usedw_is_1_dff                                ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[0]                                                                                                                                                            ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[12]                                                                                                                                                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[14]                                                                                                                                                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[22]                                                                                                                                                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[24]                                                                                                                                                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[27]                                                                                                                                                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[28]                                                                                                                                                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[3]                                                                                                                                                            ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[4]                                                                                                                                                            ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                            ; Clock Edge ; Target                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 3.971 ; 3.971        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.023 ; 4.023        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_ref_clk'                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.975 ; 4.975        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                           ;
; 4.979 ; 4.979        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.019 ; 5.019        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.023 ; 5.023        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                           ;
; 7.519 ; 10.000       ; 2.481          ; Port Rate        ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~140                                                                                                                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~142                                                                                                                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~144                                                                                                                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~145                                                                                                                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~146                                                                                                                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~147                                                                                                                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~148                                                                                                                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~159                                                                                                                                                                                                                         ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~128                                                                                                                                                                                                                         ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~129                                                                                                                                                                                                                         ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~130                                                                                                                                                                                                                         ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~131                                                                                                                                                                                                                         ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~141                                                                                                                                                                                                                         ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~143                                                                                                                                                                                                                         ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~150                                                                                                                                                                                                                         ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~156                                                                                                                                                                                                                         ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~157                                                                                                                                                                                                                         ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                                                           ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                                                           ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                                                           ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                                                           ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                                                           ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                                                           ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]                                                                                                                                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]                                                                                                                                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                                                                                                                                  ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~136                                                                                                                                                                                                                         ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~149                                                                                                                                                                                                                         ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~152                                                                                                                                                                                                                         ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~154                                                                                                                                                                                                                         ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~155                                                                                                                                                                                                                         ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~158                                                                                                                                                                                                                         ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~151                                                                                                                                                                                                                         ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~153                                                                                                                                                                                                                         ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~192                                                                                                                                                                                                                         ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~194                                                                                                                                                                                                                         ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~195                                                                                                                                                                                                                         ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~196                                                                                                                                                                                                                         ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~197                                                                                                                                                                                                                         ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~198                                                                                                                                                                                                                         ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~199                                                                                                                                                                                                                         ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~200                                                                                                                                                                                                                         ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~51                                                                                                                                                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~52                                                                                                                                                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~53                                                                                                                                                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~55                                                                                                                                                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~56                                                                                                                                                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~57                                                                                                                                                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~58                                                                                                                                                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~59                                                                                                                                                                                                                          ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~19                                                                                                                                                                                                                          ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~20                                                                                                                                                                                                                          ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~21                                                                                                                                                                                                                          ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~224                                                                                                                                                                                                                         ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~226                                                                                                                                                                                                                         ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~227                                                                                                                                                                                                                         ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~228                                                                                                                                                                                                                         ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~229                                                                                                                                                                                                                         ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~23                                                                                                                                                                                                                          ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~230                                                                                                                                                                                                                         ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~231                                                                                                                                                                                                                         ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~232                                                                                                                                                                                                                         ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~24                                                                                                                                                                                                                          ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~25                                                                                                                                                                                                                          ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~26                                                                                                                                                                                                                          ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~27                                                                                                                                                                                                                          ;
; 9.718 ; 9.936        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~175                                                                                                                                                                                                                         ;
; 9.718 ; 9.936        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~181                                                                                                                                                                                                                         ;
; 9.718 ; 9.936        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~183                                                                                                                                                                                                                         ;
; 9.718 ; 9.936        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~185                                                                                                                                                                                                                         ;
; 9.724 ; 9.942        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg              ;
; 9.724 ; 9.942        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]        ;
; 9.724 ; 9.942        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3] ;
; 9.724 ; 9.942        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6] ;
; 9.724 ; 9.942        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS      ;
; 9.725 ; 9.943        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][0][1]                                                                                                                                                                                                                                                                          ;
; 9.725 ; 9.943        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[5][0][1]                                                                                                                                                                                                                                                                          ;
; 9.725 ; 9.943        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[5][2][6]                                                                                                                                                                                                                                                                          ;
; 9.726 ; 9.944        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[0][0][0]                                                                                                                                                                                                                                                                          ;
; 9.726 ; 9.944        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[10][0][0]                                                                                                                                                                                                                                                                         ;
; 9.726 ; 9.944        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[10][0][1]                                                                                                                                                                                                                                                                         ;
; 9.726 ; 9.944        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[10][0][2]                                                                                                                                                                                                                                                                         ;
; 9.726 ; 9.944        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[10][0][3]                                                                                                                                                                                                                                                                         ;
; 9.726 ; 9.944        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[10][0][4]                                                                                                                                                                                                                                                                         ;
; 9.726 ; 9.944        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[10][0][5]                                                                                                                                                                                                                                                                         ;
; 9.726 ; 9.944        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[10][0][6]                                                                                                                                                                                                                                                                         ;
; 9.726 ; 9.944        ; 0.218          ; High Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[10][0][7]                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; -1.589 ; -1.503 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; -1.651 ; -1.565 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; -1.651 ; -1.565 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; -1.688 ; -1.602 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; -1.688 ; -1.602 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; -1.678 ; -1.592 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; -1.668 ; -1.582 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; -1.658 ; -1.572 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; -1.678 ; -1.592 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; -1.650 ; -1.564 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; -1.634 ; -1.548 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; -1.646 ; -1.560 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; -1.626 ; -1.540 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; -1.660 ; -1.574 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; -1.633 ; -1.547 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; -1.653 ; -1.567 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; -1.658 ; -1.572 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; -1.628 ; -1.542 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; -1.650 ; -1.564 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; -1.640 ; -1.554 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; -1.650 ; -1.564 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; -1.643 ; -1.557 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; -1.643 ; -1.557 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; -1.684 ; -1.598 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; -1.664 ; -1.578 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; -1.626 ; -1.540 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; -1.596 ; -1.510 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; -1.624 ; -1.538 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; -1.594 ; -1.508 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; -1.592 ; -1.506 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; -1.599 ; -1.513 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; -1.599 ; -1.513 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; -1.589 ; -1.503 ; Rise       ; clock_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 1.952 ; 1.867 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 1.915 ; 1.830 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 1.915 ; 1.830 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 1.952 ; 1.867 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 1.952 ; 1.867 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 1.942 ; 1.857 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 1.932 ; 1.847 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 1.922 ; 1.837 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 1.942 ; 1.857 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 1.915 ; 1.830 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 1.897 ; 1.812 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 1.910 ; 1.825 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 1.890 ; 1.805 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 1.925 ; 1.840 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 1.897 ; 1.812 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 1.917 ; 1.832 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 1.922 ; 1.837 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 1.891 ; 1.806 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 1.914 ; 1.829 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 1.904 ; 1.819 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 1.914 ; 1.829 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 1.907 ; 1.822 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 1.907 ; 1.822 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 1.948 ; 1.863 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 1.928 ; 1.843 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 1.890 ; 1.805 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 1.861 ; 1.776 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 1.887 ; 1.802 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 1.858 ; 1.773 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 1.856 ; 1.771 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 1.862 ; 1.777 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 1.862 ; 1.777 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 1.852 ; 1.767 ; Rise       ; clock_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                         ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.963 ; 6.989 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.851 ; 5.819 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.863 ; 5.831 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.830 ; 5.798 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.830 ; 5.798 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.797 ; 5.765 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.797 ; 5.765 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.817 ; 5.785 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.797 ; 5.765 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.782 ; 5.750 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.785 ; 5.753 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; clock_50     ; 5.825 ; 5.793 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; clock_50     ; 6.963 ; 6.989 ; Rise       ; clock_50                                                                            ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 5.827 ; 5.795 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.827 ; 5.795 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.807 ; 5.775 ; Rise       ; clock_50                                                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 5.847 ; 5.815 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 5.040 ; 5.191 ; Rise       ; clock_50                                                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 5.817 ; 5.785 ; Rise       ; clock_50                                                                            ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 6.972 ; 6.998 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.800 ; 5.768 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.800 ; 5.768 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.777 ; 5.745 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.777 ; 5.745 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.787 ; 5.755 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.797 ; 5.765 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.807 ; 5.775 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.787 ; 5.755 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.800 ; 5.768 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.782 ; 5.750 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.775 ; 5.743 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.795 ; 5.763 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.790 ; 5.758 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.802 ; 5.770 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.782 ; 5.750 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.807 ; 5.775 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.796 ; 5.764 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.972 ; 6.998 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.789 ; 5.757 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.779 ; 5.747 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.792 ; 5.760 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.792 ; 5.760 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.773 ; 5.741 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.793 ; 5.761 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.795 ; 5.763 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.866 ; 5.834 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.792 ; 5.760 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.863 ; 5.831 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.861 ; 5.829 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.827 ; 5.795 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.827 ; 5.795 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.837 ; 5.805 ; Rise       ; clock_50                                                                            ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.817 ; 5.785 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.785 ; 5.753 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.817 ; 5.785 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.811 ; 5.779 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.792 ; 5.760 ; Rise       ; clock_50                                                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 5.855 ; 5.823 ; Rise       ; clock_50                                                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 5.855 ; 5.823 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 5.040 ; 5.191 ; Fall       ; clock_50                                                                            ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 5.111 ; 5.098 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 4.922 ; 4.936 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 4.923 ; 4.937 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 4.922 ; 4.936 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 4.923 ; 4.937 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                         ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.665 ; 5.634 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.733 ; 5.702 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.745 ; 5.714 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.711 ; 5.680 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.711 ; 5.680 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.679 ; 5.648 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.679 ; 5.648 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.699 ; 5.668 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.679 ; 5.648 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.665 ; 5.634 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; clock_50     ; 5.667 ; 5.636 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; clock_50     ; 5.707 ; 5.676 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; clock_50     ; 6.845 ; 6.872 ; Rise       ; clock_50                                                                            ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 5.689 ; 5.658 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.709 ; 5.678 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.689 ; 5.658 ; Rise       ; clock_50                                                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 5.729 ; 5.698 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 4.889 ; 5.037 ; Rise       ; clock_50                                                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 5.699 ; 5.668 ; Rise       ; clock_50                                                                            ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 5.655 ; 5.624 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.682 ; 5.651 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.682 ; 5.651 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.659 ; 5.628 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.659 ; 5.628 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.669 ; 5.638 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.679 ; 5.648 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.689 ; 5.658 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.669 ; 5.638 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.681 ; 5.650 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.665 ; 5.634 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.657 ; 5.626 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.677 ; 5.646 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.671 ; 5.640 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.684 ; 5.653 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.664 ; 5.633 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.689 ; 5.658 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.679 ; 5.648 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.854 ; 6.881 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.671 ; 5.640 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.661 ; 5.630 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.674 ; 5.643 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.674 ; 5.643 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.655 ; 5.624 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.675 ; 5.644 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.677 ; 5.646 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.747 ; 5.716 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.675 ; 5.644 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.745 ; 5.714 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.743 ; 5.712 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.710 ; 5.679 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.710 ; 5.679 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.720 ; 5.689 ; Rise       ; clock_50                                                                            ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                       ; clock_50     ; 5.667 ; 5.636 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.667 ; 5.636 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.699 ; 5.668 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.693 ; 5.662 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                      ; clock_50     ; 5.675 ; 5.644 ; Rise       ; clock_50                                                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 5.737 ; 5.706 ; Rise       ; clock_50                                                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 5.737 ; 5.706 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 4.889 ; 5.037 ; Fall       ; clock_50                                                                            ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 4.884 ; 4.872 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 4.703 ; 4.716 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 4.703 ; 4.717 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 4.703 ; 4.716 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 4.703 ; 4.717 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 5.666 ; 5.597 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 5.684 ; 5.615 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 5.684 ; 5.615 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 5.691 ; 5.622 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 5.691 ; 5.622 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 5.691 ; 5.622 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 5.691 ; 5.622 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 5.691 ; 5.622 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 5.691 ; 5.622 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 5.684 ; 5.615 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 5.666 ; 5.597 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 5.669 ; 5.600 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 5.669 ; 5.600 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 5.684 ; 5.615 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 5.676 ; 5.607 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 5.676 ; 5.607 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 5.691 ; 5.622 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 5.670 ; 5.601 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 6.864 ; 6.848 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 5.673 ; 5.604 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 5.673 ; 5.604 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 5.676 ; 5.607 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 5.676 ; 5.607 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 5.687 ; 5.618 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 5.687 ; 5.618 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 5.669 ; 5.600 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 5.690 ; 5.621 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 5.666 ; 5.597 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 5.687 ; 5.618 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 5.685 ; 5.616 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 5.671 ; 5.602 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 5.671 ; 5.602 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 5.671 ; 5.602 ; Rise       ; clock_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 5.552 ; 5.483 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 5.569 ; 5.500 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 5.569 ; 5.500 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 5.576 ; 5.507 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 5.576 ; 5.507 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 5.576 ; 5.507 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 5.576 ; 5.507 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 5.576 ; 5.507 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 5.576 ; 5.507 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 5.568 ; 5.499 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 5.552 ; 5.483 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 5.554 ; 5.485 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 5.554 ; 5.485 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 5.568 ; 5.499 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 5.561 ; 5.492 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 5.561 ; 5.492 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 5.576 ; 5.507 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 5.556 ; 5.487 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 6.749 ; 6.733 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 5.558 ; 5.489 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 5.558 ; 5.489 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 5.561 ; 5.492 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 5.561 ; 5.492 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 5.572 ; 5.503 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 5.572 ; 5.503 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 5.554 ; 5.485 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 5.574 ; 5.505 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 5.552 ; 5.483 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 5.572 ; 5.503 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 5.570 ; 5.501 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 5.557 ; 5.488 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 5.557 ; 5.488 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 5.557 ; 5.488 ; Rise       ; clock_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 5.615     ; 5.684     ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 5.633     ; 5.702     ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 5.633     ; 5.702     ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 5.640     ; 5.709     ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 5.640     ; 5.709     ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 5.640     ; 5.709     ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 5.640     ; 5.709     ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 5.640     ; 5.709     ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 5.640     ; 5.709     ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 5.633     ; 5.702     ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 5.615     ; 5.684     ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 5.618     ; 5.687     ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 5.618     ; 5.687     ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 5.633     ; 5.702     ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 5.625     ; 5.694     ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 5.625     ; 5.694     ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 5.640     ; 5.709     ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 5.619     ; 5.688     ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 6.866     ; 6.882     ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 5.622     ; 5.691     ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 5.622     ; 5.691     ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 5.625     ; 5.694     ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 5.625     ; 5.694     ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 5.636     ; 5.705     ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 5.636     ; 5.705     ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 5.618     ; 5.687     ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 5.639     ; 5.708     ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 5.615     ; 5.684     ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 5.636     ; 5.705     ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 5.634     ; 5.703     ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 5.620     ; 5.689     ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 5.620     ; 5.689     ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 5.620     ; 5.689     ; Rise       ; clock_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 5.500     ; 5.569     ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 5.517     ; 5.586     ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 5.517     ; 5.586     ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 5.524     ; 5.593     ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 5.524     ; 5.593     ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 5.524     ; 5.593     ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 5.524     ; 5.593     ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 5.524     ; 5.593     ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 5.524     ; 5.593     ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 5.516     ; 5.585     ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 5.500     ; 5.569     ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 5.502     ; 5.571     ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 5.502     ; 5.571     ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 5.516     ; 5.585     ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 5.509     ; 5.578     ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 5.509     ; 5.578     ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 5.524     ; 5.593     ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 5.504     ; 5.573     ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 6.750     ; 6.766     ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 5.506     ; 5.575     ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 5.506     ; 5.575     ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 5.509     ; 5.578     ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 5.509     ; 5.578     ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 5.520     ; 5.589     ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 5.520     ; 5.589     ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 5.502     ; 5.571     ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 5.522     ; 5.591     ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 5.500     ; 5.569     ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 5.520     ; 5.589     ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 5.518     ; 5.587     ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 5.505     ; 5.574     ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 5.505     ; 5.574     ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 5.505     ; 5.574     ; Rise       ; clock_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 7.562 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]                                          ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                          ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 7.562                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 6.647        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 0.915        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 8.843                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 6.793        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 2.050        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 8.970                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.039        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 1.931        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 10.219                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.212        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 3.007        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 12.130                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.217        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.913        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 13.833                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 6.791        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.042        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.086                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 18.290       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 13.796       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.187                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 18.287       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 13.900       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.282                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 18.488       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 13.794       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.367                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 18.320       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 14.047       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.387                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 18.649       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 13.738       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.393                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 18.652       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 13.741       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.405                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 18.506       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 13.899       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.455                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 18.510       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 13.945       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.497                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 18.651       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 13.846       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 18.676       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 13.843       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.553                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 18.643       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 13.910       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.581                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 18.510       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 14.071       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.646                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 18.652       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 13.994       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 32.664                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 18.491       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 14.173       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 33.414                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.088       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.326       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 33.985                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.040       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.945       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 35.272                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.042       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.230       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 35.459                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.046       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.413       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 35.901                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.218       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.683       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 35.926                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.044       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.882       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.946                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 18.767       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 17.179       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.003                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 19.042       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 16.961       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.120                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 19.216       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 16.904       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.150                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 18.522       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 17.628       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.277                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 19.042       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 17.235       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.469                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 19.044       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 17.425       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.522                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 19.042       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 17.480       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.525                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 19.045       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 17.480       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.603                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 19.040       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 17.563       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.640                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 19.219       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 17.421       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.727                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 19.039       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 17.688       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.791                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 19.218       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 17.573       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.801                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 19.045       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 17.756       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.848                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 19.215       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 17.633       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                           ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.428  ; 0.000         ;
; clock_50                                                                            ; 14.219 ; 0.000         ;
; n/a                                                                                 ; 17.140 ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                           ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.060 ; 0.000         ;
; clock_50                                                                            ; 0.129 ; 0.000         ;
; n/a                                                                                 ; 2.602 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                        ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5.332  ; 0.000         ;
; clock_50                                                                            ; 17.058 ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                        ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.570 ; 0.000         ;
; clock_50                                                                            ; 1.812 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ; 2.000 ; 0.000         ;
; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout    ; 2.000 ; 0.000         ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                             ; 3.685 ; 0.000         ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                ; 3.994 ; 0.000         ;
; pcie_ref_clk                                                                                                                    ; 4.989 ; 0.000         ;
; clock_50                                                                                                                        ; 9.423 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                     ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.428 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.096      ; 4.623      ;
; 3.428 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.096      ; 4.623      ;
; 3.428 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.096      ; 4.623      ;
; 3.428 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.096      ; 4.623      ;
; 3.428 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.096      ; 4.623      ;
; 3.428 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.096      ; 4.623      ;
; 3.428 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.096      ; 4.623      ;
; 3.428 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.096      ; 4.623      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[7]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[8]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[9]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[10] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[11] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[12] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[13] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[14] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[15] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[31] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[35] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[37] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[38] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[39] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[40] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[41] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[42] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[43] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[44] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[45] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[46] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[47] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[48] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[49] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[50] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[51] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[52] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[53] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[54] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[55] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[68] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[69] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[70] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[71] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.461 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[80] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.100      ; 4.594      ;
; 3.489 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.151      ; 4.649      ;
; 3.493 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.151      ; 4.645      ;
; 3.496 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[104] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.147      ; 4.638      ;
; 3.500 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[104] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.147      ; 4.634      ;
; 3.501 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[107] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.147      ; 4.633      ;
; 3.504 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.120      ; 4.603      ;
; 3.505 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[107] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.147      ; 4.629      ;
; 3.508 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.120      ; 4.599      ;
; 3.516 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.542      ;
; 3.516 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.542      ;
; 3.516 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.542      ;
; 3.516 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.542      ;
; 3.516 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.542      ;
; 3.516 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.542      ;
; 3.516 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.542      ;
; 3.516 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.542      ;
; 3.520 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.538      ;
; 3.520 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.538      ;
; 3.520 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.538      ;
; 3.520 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.538      ;
; 3.520 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.538      ;
; 3.520 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.538      ;
; 3.520 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.538      ;
; 3.520 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.538      ;
; 3.538 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_address[28]                                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.120      ; 4.569      ;
; 3.542 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_address[28]                                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.120      ; 4.565      ;
; 3.544 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.120      ; 4.563      ;
; 3.548 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.120      ; 4.559      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[7]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[8]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[9]  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[10] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[11] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[12] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[13] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[14] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[15] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[31] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[35] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[37] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[38] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[39] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[40] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[41] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[42] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[43] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[44] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[45] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[46] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[47] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[48] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[49] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[50] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[51] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
; 3.549 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[52] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.107      ; 4.513      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.219 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.014      ; 5.782      ;
; 14.219 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.014      ; 5.782      ;
; 14.219 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.014      ; 5.782      ;
; 14.219 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.014      ; 5.782      ;
; 14.219 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.014      ; 5.782      ;
; 14.219 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.014      ; 5.782      ;
; 14.276 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[8]                     ; clock_50     ; clock_50    ; 20.000       ; -0.069     ; 5.642      ;
; 14.379 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.014      ; 5.622      ;
; 14.379 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.014      ; 5.622      ;
; 14.379 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.014      ; 5.622      ;
; 14.379 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.014      ; 5.622      ;
; 14.379 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.014      ; 5.622      ;
; 14.379 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.014      ; 5.622      ;
; 14.383 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.603      ;
; 14.383 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.603      ;
; 14.383 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.603      ;
; 14.383 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.603      ;
; 14.383 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.603      ;
; 14.383 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.603      ;
; 14.400 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                             ; clock_50     ; clock_50    ; 20.000       ; -0.087     ; 5.500      ;
; 14.448 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.538      ;
; 14.448 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.538      ;
; 14.448 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.538      ;
; 14.448 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.538      ;
; 14.448 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.538      ;
; 14.448 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.538      ;
; 14.454 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                              ; clock_50     ; clock_50    ; 20.000       ; -0.069     ; 5.464      ;
; 14.460 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                              ; clock_50     ; clock_50    ; 20.000       ; -0.077     ; 5.450      ;
; 14.462 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; clock_50     ; clock_50    ; 20.000       ; -0.069     ; 5.456      ;
; 14.466 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[8]                     ; clock_50     ; clock_50    ; 20.000       ; -0.068     ; 5.453      ;
; 14.524 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                             ; clock_50     ; clock_50    ; 20.000       ; -0.086     ; 5.377      ;
; 14.580 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[7]                     ; clock_50     ; clock_50    ; 20.000       ; -0.077     ; 5.330      ;
; 14.598 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.010      ; 5.399      ;
; 14.607 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                             ; clock_50     ; clock_50    ; 20.000       ; -0.087     ; 5.293      ;
; 14.644 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                              ; clock_50     ; clock_50    ; 20.000       ; -0.068     ; 5.275      ;
; 14.652 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; clock_50     ; clock_50    ; 20.000       ; -0.068     ; 5.267      ;
; 14.653 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|state[1]                                                                                                                                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_datain_reg0          ; clock_50     ; clock_50    ; 20.000       ; 0.187      ; 5.543      ;
; 14.658 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[0]                     ; clock_50     ; clock_50    ; 20.000       ; -0.078     ; 5.251      ;
; 14.723 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40] ; clock_50     ; clock_50    ; 20.000       ; -0.069     ; 5.195      ;
; 14.732 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                              ; clock_50     ; clock_50    ; 20.000       ; -0.078     ; 5.177      ;
; 14.742 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[12]                    ; clock_50     ; clock_50    ; 20.000       ; -0.066     ; 5.179      ;
; 14.744 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[28]                    ; clock_50     ; clock_50    ; 20.000       ; -0.086     ; 5.157      ;
; 14.756 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; clock_50     ; clock_50    ; 20.000       ; -0.077     ; 5.154      ;
; 14.758 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.010      ; 5.239      ;
; 14.758 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                              ; clock_50     ; clock_50    ; 20.000       ; -0.069     ; 5.160      ;
; 14.762 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.005     ; 5.220      ;
; 14.768 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.010      ; 5.229      ;
; 14.773 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                              ; clock_50     ; clock_50    ; 20.000       ; -0.077     ; 5.137      ;
; 14.777 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.017      ; 5.227      ;
; 14.778 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.017      ; 5.226      ;
; 14.778 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                             ; clock_50     ; clock_50    ; 20.000       ; -0.072     ; 5.137      ;
; 14.779 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.003     ; 5.205      ;
; 14.808 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[5]                     ; clock_50     ; clock_50    ; 20.000       ; -0.086     ; 5.093      ;
; 14.819 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|state[0]                                                                                                                                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_datain_reg0          ; clock_50     ; clock_50    ; 20.000       ; 0.187      ; 5.377      ;
; 14.824 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; clock_50     ; clock_50    ; 20.000       ; -0.078     ; 5.085      ;
; 14.827 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.005     ; 5.155      ;
; 14.833 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[5]                     ; clock_50     ; clock_50    ; 20.000       ; -0.085     ; 5.069      ;
; 14.839 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[8]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.044     ; 5.056      ;
; 14.848 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                              ; clock_50     ; clock_50    ; 20.000       ; -0.079     ; 5.060      ;
; 14.875 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                              ; clock_50     ; clock_50    ; 20.000       ; -0.076     ; 5.036      ;
; 14.877 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; clock_50     ; clock_50    ; 20.000       ; -0.087     ; 5.023      ;
; 14.878 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]                              ; clock_50     ; clock_50    ; 20.000       ; -0.080     ; 5.029      ;
; 14.880 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[19]                    ; clock_50     ; clock_50    ; 20.000       ; -0.087     ; 5.020      ;
; 14.883 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.022     ; 5.034      ;
; 14.891 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]                             ; clock_50     ; clock_50    ; 20.000       ; -0.069     ; 5.027      ;
; 14.899 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[16]                    ; clock_50     ; clock_50    ; 20.000       ; -0.077     ; 5.011      ;
; 14.901 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                              ; clock_50     ; clock_50    ; 20.000       ; -0.078     ; 5.008      ;
; 14.902 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[8]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.019     ; 5.018      ;
; 14.905 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[9]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.042     ; 4.992      ;
; 14.907 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[3]                     ; clock_50     ; clock_50    ; 20.000       ; -0.077     ; 5.003      ;
; 14.913 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40] ; clock_50     ; clock_50    ; 20.000       ; -0.068     ; 5.006      ;
; 14.916 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.021     ; 5.002      ;
; 14.917 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[1]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                              ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 5.033      ;
; 14.919 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[14]                    ; clock_50     ; clock_50    ; 20.000       ; -0.072     ; 4.996      ;
; 14.923 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                             ; clock_50     ; clock_50    ; 20.000       ; -0.072     ; 4.992      ;
; 14.926 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                             ; clock_50     ; clock_50    ; 20.000       ; -0.086     ; 4.975      ;
; 14.928 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.010      ; 5.069      ;
; 14.930 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; clock_50     ; clock_50    ; 20.000       ; -0.087     ; 4.970      ;
; 14.932 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.005     ; 5.050      ;
; 14.932 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                             ; clock_50     ; clock_50    ; 20.000       ; -0.087     ; 4.968      ;
; 14.934 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[2]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.021     ; 4.984      ;
; 14.937 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.017      ; 5.067      ;
; 14.938 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.017      ; 5.066      ;
; 14.939 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.003     ; 5.045      ;
; 14.941 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.002      ; 5.048      ;
; 14.942 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.002      ; 5.047      ;
; 14.943 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.043      ;
; 14.943 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.001     ; 5.043      ;
; 14.943 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.018     ; 5.026      ;
; 14.944 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39] ; clock_50     ; clock_50    ; 20.000       ; -0.077     ; 4.966      ;
; 14.946 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; 0.003      ; 4.996      ;
; 14.946 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[2]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                             ; clock_50     ; clock_50    ; 20.000       ; -0.072     ; 4.969      ;
; 14.947 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[28]                    ; clock_50     ; clock_50    ; 20.000       ; -0.085     ; 4.955      ;
; 14.948 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[3]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                              ; clock_50     ; clock_50    ; 20.000       ; -0.068     ; 4.971      ;
; 14.949 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.001      ; 5.039      ;
; 14.954 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[6]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.021     ; 4.964      ;
; 14.955 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|addr_reg[0]                                                                                                                                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[5]                     ; clock_50     ; clock_50    ; 20.000       ; -0.086     ; 4.946      ;
; 14.966 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][112]                                                        ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 5.027      ;
; 14.968 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entry_1[57]                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[9]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.017     ; 4.954      ;
; 14.975 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                            ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[3]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.021     ; 4.943      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 17.140 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.434     ; 0.426      ;
; 17.239 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.326      ;
; 17.239 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.326      ;
; 17.239 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.326      ;
; 17.239 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.326      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.060 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[5]                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.258      ; 0.422      ;
; 0.061 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[59]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.254      ; 0.419      ;
; 0.063 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|hol_cntr[2]                                                      ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.189      ; 0.356      ;
; 0.063 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[60]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.254      ; 0.421      ;
; 0.064 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[58]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.254      ; 0.422      ;
; 0.066 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[37]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.418      ;
; 0.070 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[23]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.256      ; 0.430      ;
; 0.072 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[62]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.254      ; 0.430      ;
; 0.079 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[61]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.254      ; 0.437      ;
; 0.080 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[22]                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.419      ;
; 0.083 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[79]                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.420      ;
; 0.084 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[12]                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.421      ;
; 0.084 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[76]                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.421      ;
; 0.093 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[88]                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.429      ;
; 0.094 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[84]                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.431      ;
; 0.095 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[207]                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.431      ;
; 0.096 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[5]                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.432      ;
; 0.109 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[56]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.254      ; 0.467      ;
; 0.112 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[81]                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.460      ;
; 0.114 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[7]                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.468      ;
; 0.115 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[21]                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.469      ;
; 0.116 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[2]                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.464      ;
; 0.116 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|m_readfifo_data[53]                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.469      ;
; 0.116 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[57]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.254      ; 0.474      ;
; 0.117 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[16]                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.471      ;
; 0.118 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[31]                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.472      ;
; 0.119 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[20]                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.473      ;
; 0.119 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|m_readfifo_data[51]                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.472      ;
; 0.119 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[51]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.464      ;
; 0.120 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[77]                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.457      ;
; 0.120 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[14]                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.468      ;
; 0.120 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|m_readfifo_data[26]                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.463      ;
; 0.120 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[48]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.465      ;
; 0.121 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[17]                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.458      ;
; 0.121 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[64]                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.461      ;
; 0.121 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[22]                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.475      ;
; 0.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[54]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.458      ;
; 0.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[47]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.461      ;
; 0.122 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[45]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.467      ;
; 0.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[5]                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.470      ;
; 0.124 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[13]                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.245      ; 0.473      ;
; 0.124 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[3]                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.471      ;
; 0.125 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[196]                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.461      ;
; 0.125 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[9]                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.465      ;
; 0.126 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[89]                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.463      ;
; 0.126 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[58]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.462      ;
; 0.126 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.460      ;
; 0.126 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[45]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.465      ;
; 0.126 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[49]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.465      ;
; 0.127 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[9]                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.463      ;
; 0.127 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[50]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.463      ;
; 0.127 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[51]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.463      ;
; 0.127 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[60]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.463      ;
; 0.127 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[2]                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.461      ;
; 0.127 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[14]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.463      ;
; 0.127 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[195]                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a64~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.463      ;
; 0.127 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[66]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.467      ;
; 0.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[78]                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.465      ;
; 0.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[4]                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.464      ;
; 0.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[63]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.464      ;
; 0.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[45]                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.462      ;
; 0.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[36]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.467      ;
; 0.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[37]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.467      ;
; 0.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[41]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.467      ;
; 0.128 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[44]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.467      ;
; 0.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[14]                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.466      ;
; 0.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[9]                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.463      ;
; 0.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[20]                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.483      ;
; 0.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[42]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.468      ;
; 0.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[48]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.468      ;
; 0.129 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[65]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.469      ;
; 0.130 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[59]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.466      ;
; 0.130 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[49]                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.484      ;
; 0.130 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[17]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.466      ;
; 0.130 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[43]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.469      ;
; 0.130 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|m_readfifo_data[55]                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo|ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo:the_ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:ahb_slave_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.483      ;
; 0.130 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[193]                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a64~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.466      ;
; 0.130 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[4]                                                                                                                                  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.477      ;
; 0.131 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[56]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.467      ;
; 0.131 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.477      ;
; 0.131 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[25]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.467      ;
; 0.131 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[30]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.467      ;
; 0.131 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[63]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_datain_reg0                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.254      ; 0.489      ;
; 0.132 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[46]                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.253      ; 0.489      ;
; 0.132 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[21]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.468      ;
; 0.132 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[27]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.468      ;
; 0.133 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_address_reg0                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.478      ;
; 0.133 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.478      ;
; 0.133 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.478      ;
; 0.133 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[23]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.469      ;
; 0.133 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[40]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.472      ;
; 0.133 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[35]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.478      ;
; 0.134 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|desc_reg[26]                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_command_fifo:the_ahb_slave_with_pcie_sgdma_command_fifo|scfifo:ahb_slave_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.471      ;
; 0.134 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[62]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.470      ;
; 0.134 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[70]                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_datain_reg0                                                                  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.479      ;
; 0.135 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[52]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.471      ;
; 0.135 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[57]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.471      ;
; 0.135 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[61]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.471      ;
; 0.135 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[54]                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.489      ;
; 0.135 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|m_writefifo_data[18]                                                                                                                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo|ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo:the_ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:ahb_slave_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.471      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.129 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[0]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.239      ; 0.472      ;
; 0.137 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[2]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.229      ; 0.470      ;
; 0.149 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[0]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.229      ; 0.482      ;
; 0.152 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[3]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.229      ; 0.485      ;
; 0.163 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[3]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.239      ; 0.506      ;
; 0.164 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[1]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.229      ; 0.497      ;
; 0.170 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                           ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.053      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entries[1]                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entries[1]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entries[0]                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|entries[0]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|rd_address                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|wr_address                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ahb_slave_with_pcie_sdram_input_efifo_module:the_ahb_slave_with_pcie_sdram_input_efifo_module|wr_address                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[0]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[0]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[1]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[1]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[2]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[2]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[3]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[3]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[4]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[4]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[5]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[5]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[7]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[7]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[8]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[8]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[9]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[9]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[10]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[10]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[11]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[11]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[12]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[12]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[14]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[14]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[15]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[15]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[16]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[16]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[17]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[17]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[18]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[18]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[19]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[19]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[20]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[20]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[22]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[22]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[26]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[26]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                                                                                                         ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|init_done                                                                                                                                                                                                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|init_done                                                                                                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                               ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[14] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[14] ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[1]  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[1]  ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[3]  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[3]  ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[4]  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[4]  ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5]  ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5]  ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[11] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[11] ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[12] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[12] ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[13] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[13] ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[15] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[15] ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[16] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[16] ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[18] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[18] ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[19] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[19] ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[22] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[22] ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[23] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[23] ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[24] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[24] ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[25] ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[25] ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][113]                                                                                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][113]                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[6]                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[6]                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[13]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[13]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[21]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[21]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[23]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[23]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[24]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[24]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[25]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[25]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[27]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[27]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[28]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[28]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[29]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[29]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[30]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[30]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[31]                                                                                                                                                             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[31]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.047      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.602 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.281      ;
; 2.602 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.281      ;
; 2.603 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.282      ;
; 2.603 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.282      ;
; 2.687 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.366      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 5.332 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[20]                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.586      ;
; 5.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[21]                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.574      ;
; 5.344 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[29]                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.574      ;
; 5.356 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_prmcsr[2]                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.126      ; 2.757      ;
; 5.451 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[28]                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.474      ;
; 5.476 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[3]                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 2.463      ;
; 5.486 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[23]                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.441      ;
; 5.491 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[5]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 2.455      ;
; 5.491 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[7]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 2.455      ;
; 5.491 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[6]                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 2.455      ;
; 5.491 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[12]                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 2.455      ;
; 5.491 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[14]                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 2.455      ;
; 5.491 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[13]                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 2.455      ;
; 5.491 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_r                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 2.455      ;
; 5.524 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[8]                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.394      ;
; 5.524 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[10]                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.394      ;
; 5.524 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[9]                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.394      ;
; 5.719 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.056     ; 2.212      ;
; 5.719 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|write_go_reg                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.056     ; 2.212      ;
; 5.719 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|eop_reg                                                                                                                                                                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.056     ; 2.212      ;
; 5.722 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[13]                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 2.168      ;
; 5.722 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[14]                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 2.168      ;
; 5.722 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[15]                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 2.168      ;
; 5.722 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[19]                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 2.168      ;
; 5.722 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[23]                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 2.168      ;
; 5.724 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[24]                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 2.149      ;
; 5.724 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[27]                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 2.149      ;
; 5.724 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|csr_readdata[29]                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 2.149      ;
; 5.738 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[112]                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.172      ;
; 5.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[7]                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.184      ;
; 5.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[6]                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.184      ;
; 5.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[5]                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.184      ;
; 5.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[4]                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.184      ;
; 5.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[39]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.184      ;
; 5.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[38]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.184      ;
; 5.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[37]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.184      ;
; 5.741 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[36]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.184      ;
; 5.743 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[23]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 2.176      ;
; 5.743 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[22]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 2.176      ;
; 5.743 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[21]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 2.176      ;
; 5.743 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[20]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 2.176      ;
; 5.743 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[55]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 2.176      ;
; 5.743 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[54]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 2.176      ;
; 5.743 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[53]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 2.176      ;
; 5.743 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[52]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 2.176      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_status_token_fifo:the_ahb_slave_with_pcie_sgdma_status_token_fifo|scfifo:ahb_slave_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0] ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 2.183      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[35]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.172      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[34]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.172      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[33]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.172      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[32]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.172      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[15]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.170      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[14]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.170      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[13]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.170      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[12]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.170      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[3]                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.172      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[2]                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.172      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[1]                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.172      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[47]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.170      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[46]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.170      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[45]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.170      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[44]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.170      ;
; 5.754 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[41]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.172      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[31]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.169      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[30]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.169      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[29]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.169      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[28]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.169      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[19]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.166      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[18]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.166      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[17]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.166      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[16]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.166      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[63]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.169      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[62]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.169      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[61]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.169      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[60]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.169      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[51]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.166      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[50]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.166      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[49]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.166      ;
; 5.756 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[48]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.166      ;
; 5.757 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[27]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.170      ;
; 5.757 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[26]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.170      ;
; 5.757 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[25]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.170      ;
; 5.757 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[24]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.170      ;
; 5.757 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[59]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.170      ;
; 5.757 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[58]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.170      ;
; 5.757 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[57]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.170      ;
; 5.757 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_m_write:the_ahb_slave_with_pcie_sgdma_m_write|m_write_writedata_reg[56]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.170      ;
; 5.760 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 2.084      ;
; 5.760 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 2.084      ;
; 5.760 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 2.084      ;
; 5.760 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[21]                                                                                                                                                   ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 2.084      ;
; 5.763 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma:the_control_status_slave_which_resides_within_ahb_slave_with_pcie_sgdma|control_reg[25]                     ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.150      ;
; 5.764 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byteen_reg[0]                                                                                                                                                       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 2.121      ;
; 5.764 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 2.135      ;
; 5.764 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 2.135      ;
; 5.764 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 2.135      ;
; 5.764 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.143      ;
; 5.764 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.143      ;
; 5.764 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 2.130      ;
; 5.764 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 2.130      ;
; 5.764 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 2.130      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.058 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[15]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.089     ; 2.791      ;
; 17.059 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[25]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.090     ; 2.789      ;
; 17.059 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[7]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 2.791      ;
; 17.059 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[6]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 2.791      ;
; 17.059 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[5]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 2.791      ;
; 17.059 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[4]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 2.791      ;
; 17.059 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[3]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 2.791      ;
; 17.059 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[2]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.088     ; 2.791      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[31]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.107     ; 2.771      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[30]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.107     ; 2.771      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[29]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.107     ; 2.771      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[28]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.093     ; 2.785      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[27]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.092     ; 2.786      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[23]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.092     ; 2.786      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[22]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.092     ; 2.786      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[21]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.103     ; 2.775      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[20]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.103     ; 2.775      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[16]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.108     ; 2.770      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[14]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.103     ; 2.775      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[13]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.103     ; 2.775      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[12]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.095     ; 2.783      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[8]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.095     ; 2.783      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[1]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.094     ; 2.784      ;
; 17.060 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[0]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.094     ; 2.784      ;
; 17.061 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[26]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.111     ; 2.766      ;
; 17.061 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[24]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.109     ; 2.768      ;
; 17.061 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[19]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.105     ; 2.772      ;
; 17.061 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[18]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.105     ; 2.772      ;
; 17.061 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[17]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.105     ; 2.772      ;
; 17.061 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[11]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.109     ; 2.768      ;
; 17.061 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[10]                                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.109     ; 2.768      ;
; 17.061 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|za_data[9]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.111     ; 2.766      ;
; 17.075 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]     ; clock_50     ; clock_50    ; 20.000       ; -0.054     ; 2.858      ;
; 17.075 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; clock_50     ; clock_50    ; 20.000       ; -0.054     ; 2.858      ;
; 17.075 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51] ; clock_50     ; clock_50    ; 20.000       ; -0.054     ; 2.858      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]    ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52] ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]     ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]     ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]     ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54] ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57] ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55] ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.084 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]     ; clock_50     ; clock_50    ; 20.000       ; -0.056     ; 2.847      ;
; 17.086 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[5]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.048     ; 2.805      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[4]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.048     ; 2.802      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69] ; clock_50     ; clock_50    ; 20.000       ; -0.067     ; 2.831      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]     ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]     ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59] ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]     ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60] ; clock_50     ; clock_50    ; 20.000       ; -0.057     ; 2.841      ;
; 17.089 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; clock_50     ; clock_50    ; 20.000       ; -0.067     ; 2.831      ;
; 17.109 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_dqm[2]                                                                                                                                  ; clock_50     ; clock_50    ; 20.000       ; -0.032     ; 2.798      ;
; 17.109 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_dqm[1]                                                                                                                                  ; clock_50     ; clock_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.109 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[15]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.109 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[7]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.109 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[6]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[25]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 2.792      ;
; 17.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[7]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.035     ; 2.794      ;
; 17.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[6]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.035     ; 2.794      ;
; 17.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[5]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.035     ; 2.794      ;
; 17.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[4]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.035     ; 2.794      ;
; 17.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[3]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.035     ; 2.794      ;
; 17.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[2]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.035     ; 2.794      ;
; 17.110 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.035     ; 2.794      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_dqm[0]                                                                                                                                  ; clock_50     ; clock_50    ; 20.000       ; -0.037     ; 2.791      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[31]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.054     ; 2.774      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[30]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.054     ; 2.774      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[29]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.054     ; 2.774      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[28]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.040     ; 2.788      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[27]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 2.789      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[23]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 2.789      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[22]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 2.789      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[21]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.050     ; 2.778      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[20]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.050     ; 2.778      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[16]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.055     ; 2.773      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[14]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.050     ; 2.778      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[13]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.050     ; 2.778      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[12]                                                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.042     ; 2.786      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[8]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.042     ; 2.786      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[1]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.041     ; 2.787      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_data[0]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.041     ; 2.787      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[3]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.042     ; 2.786      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[2]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.042     ; 2.786      ;
; 17.111 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|m_addr[1]                                                                                                                                 ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 2.789      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                                        ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                                                      ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.570 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.700      ;
; 0.572 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                                        ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.701      ;
; 0.572 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                                        ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.701      ;
; 0.572 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.701      ;
; 0.572 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.701      ;
; 0.572 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.701      ;
; 0.572 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.701      ;
; 0.572 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.701      ;
; 0.572 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.701      ;
; 0.572 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.701      ;
; 0.572 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.701      ;
; 0.698 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 0.850      ;
; 0.698 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 0.850      ;
; 0.698 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 0.850      ;
; 0.698 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 0.850      ;
; 0.698 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 0.850      ;
; 0.699 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.842      ;
; 0.699 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.842      ;
; 0.699 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.842      ;
; 0.699 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.842      ;
; 0.699 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.842      ;
; 0.774 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                                                    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                                             ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                   ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.947 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.198      ; 1.235      ;
; 0.947 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.198      ; 1.235      ;
; 0.947 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.198      ; 1.235      ;
; 0.947 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.198      ; 1.235      ;
; 0.947 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.198      ; 1.235      ;
; 0.947 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.198      ; 1.235      ;
; 0.947 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.198      ; 1.235      ;
; 0.947 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sgdma:sgdma|ahb_slave_with_pcie_sgdma_chain:the_ahb_slave_with_pcie_sgdma_chain|descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma:the_descriptor_read_which_resides_within_ahb_slave_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.198      ; 1.235      ;
; 1.102 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[11]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.040      ; 1.226      ;
; 1.102 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[31]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.040      ; 1.226      ;
; 1.102 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[5]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.040      ; 1.226      ;
; 1.102 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[6]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.040      ; 1.226      ;
; 1.102 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[26]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.040      ; 1.226      ;
; 1.102 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[19]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.040      ; 1.226      ;
; 1.102 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[30]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.040      ; 1.226      ;
; 1.109 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.274      ;
; 1.109 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.274      ;
; 1.109 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.274      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                                         ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.278      ;
; 1.123 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                                        ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.278      ;
; 1.204 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.359      ;
; 1.204 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.359      ;
; 1.204 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                                                               ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.359      ;
; 1.204 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[16]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.035      ; 1.323      ;
; 1.204 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[15]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.035      ; 1.323      ;
; 1.204 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[22]                                                                                                                                                                                           ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.035      ; 1.323      ;
; 1.206 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.361      ;
; 1.206 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.361      ;
; 1.206 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.361      ;
; 1.206 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.361      ;
; 1.206 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.361      ;
; 1.206 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.361      ;
; 1.206 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.361      ;
; 1.206 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.361      ;
; 1.206 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                                                              ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.361      ;
; 1.208 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[4]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 1.338      ;
; 1.208 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[2]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 1.338      ;
; 1.214 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                                                ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.379      ;
; 1.214 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.379      ;
; 1.214 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.379      ;
; 1.214 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.379      ;
; 1.214 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.379      ;
; 1.214 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.379      ;
; 1.214 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.379      ;
; 1.214 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.379      ;
; 1.214 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.379      ;
; 1.214 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.379      ;
; 1.214 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                                                 ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.379      ;
; 1.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[7]                                                                                                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 1.354      ;
; 1.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[8]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 1.354      ;
; 1.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[1]                                                                                                                                                                                          ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 1.354      ;
; 1.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[3]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 1.354      ;
; 1.233 ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[7]                                                                                                                                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 1.354      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.812 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.212      ; 2.108      ;
; 1.824 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS      ; clock_50     ; clock_50    ; 0.000        ; 0.207      ; 2.115      ;
; 1.824 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]        ; clock_50     ; clock_50    ; 0.000        ; 0.207      ; 2.115      ;
; 1.824 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3] ; clock_50     ; clock_50    ; 0.000        ; 0.207      ; 2.115      ;
; 1.824 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6] ; clock_50     ; clock_50    ; 0.000        ; 0.207      ; 2.115      ;
; 1.824 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg              ; clock_50     ; clock_50    ; 0.000        ; 0.207      ; 2.115      ;
; 1.827 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.171      ; 2.082      ;
; 1.827 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.171      ; 2.082      ;
; 1.827 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a4                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.171      ; 2.082      ;
; 1.827 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a3                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.171      ; 2.082      ;
; 1.827 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.171      ; 2.082      ;
; 1.827 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.171      ; 2.082      ;
; 1.827 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.204      ; 2.115      ;
; 1.827 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.171      ; 2.082      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.085      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.085      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.085      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.085      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.085      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; -0.010     ; 2.082      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.085      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.085      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.085      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; -0.010     ; 2.082      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.085      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.085      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avalon2ahb_bridge_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.085      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[5][0][1]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.015     ; 2.077      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[5][2][6]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.015     ; 2.077      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][0][0]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.014     ; 2.078      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][0][1]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.015     ; 2.077      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][1][5]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.014     ; 2.078      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][1][7]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.014     ; 2.078      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][1][4]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.014     ; 2.078      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[3][1][6]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.014     ; 2.078      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[2][0][0]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.014     ; 2.078      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[2][1][6]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.014     ; 2.078      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[2][1][7]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.014     ; 2.078      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[2][1][5]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.014     ; 2.078      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|csr_registers[2][1][4]                                                                                                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; -0.014     ; 2.078      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[6]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a2                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a1                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|parity6                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a0                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a5                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_l97:rdptr_g1p|counter5a6                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_hnc:wrptr_g1p|counter8a4                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_hnc:wrptr_g1p|counter8a6                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_hnc:wrptr_g1p|counter8a5                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_hnc:wrptr_g1p|counter8a3                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_hnc:wrptr_g1p|counter8a1                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_hnc:wrptr_g1p|parity9                                                                                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_hnc:wrptr_g1p|sub_parity10a[1]                                                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_hnc:wrptr_g1p|counter8a2                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_hnc:wrptr_g1p|counter8a0                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|a_graycounter_hnc:wrptr_g1p|sub_parity10a[0]                                                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.014      ; 2.106      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.008 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.017      ; 2.109      ;
; 2.009 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[2]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.086      ;
; 2.009 ; ahb_slave_with_pcie:slave_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:avalon2ahb_bridge_0_avalon_slave_0_rsp_width_adapter|data_reg[3]                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; -0.007     ; 2.086      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout'                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                           ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout'                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                        ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a34~porta_address_reg0    ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a34~porta_we_reg          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_we_reg       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[0]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[10]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[11]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[12]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[13]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[14]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[15]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[16]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[17]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[18]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[19]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[1]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[20]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[21]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[22]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[23]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[24]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[25]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[26]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[27]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[28]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[29]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[2]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[30]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[31]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[32]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[33]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[34]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[35]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[36]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[37]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[38]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[39]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[3]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[40]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[41]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[42]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[43]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[44]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[45]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[46]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[47]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[48]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[49]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[4]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[50]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[51]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[52]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[53]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[54]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[55]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[56]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[57]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[58]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[59]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[5]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[60]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[61]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[62]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[63]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[64]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[65]                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[6]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[7]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[8]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[9]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0     ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_we_reg           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~portb_address_reg0     ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a34~portb_address_reg0    ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_address_reg0     ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_we_reg           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[0]                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[10]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[11]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[12]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[13]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[14]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[15]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[16]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[17]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[1]                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[2]                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[31]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[3]                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[4]                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[5]                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[64]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[65]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[66]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[67]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[69]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[6]                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[7]                                                                 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[81]                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|q_b[85]                                                                ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                            ; Clock Edge ; Target                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.006 ; 4.006        ; 0.000          ; Low Pulse Width  ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_ref_clk'                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|observablevcoout ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                           ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|observablevcoout ;
; 7.717 ; 10.000       ; 2.283          ; Port Rate        ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.423 ; 9.653        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                        ;
; 9.423 ; 9.653        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                                                                              ;
; 9.424 ; 9.654        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                        ;
; 9.424 ; 9.654        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                                                                              ;
; 9.425 ; 9.655        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                         ;
; 9.426 ; 9.656        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                         ;
; 9.427 ; 9.657        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                                                                        ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|altsyncram_5g11:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                                                                        ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[0]                                                                                                                                                                                                                                                                                      ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[10]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[11]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[12]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[13]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[14]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[15]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[16]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[17]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[18]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[19]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[1]                                                                                                                                                                                                                                                                                      ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[20]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[21]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[22]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[23]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[24]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[25]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[26]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[27]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[28]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[29]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[2]                                                                                                                                                                                                                                                                                      ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[30]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[31]                                                                                                                                                                                                                                                                                     ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[3]                                                                                                                                                                                                                                                                                      ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[4]                                                                                                                                                                                                                                                                                      ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[5]                                                                                                                                                                                                                                                                                      ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[6]                                                                                                                                                                                                                                                                                      ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[7]                                                                                                                                                                                                                                                                                      ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[8]                                                                                                                                                                                                                                                                                      ;
; 9.429 ; 9.659        ; 0.230          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|user_logic:inst_1|data_in[9]                                                                                                                                                                                                                                                                                      ;
; 9.454 ; 9.609        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                        ;
; 9.454 ; 9.609        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe                                                                                                                                                                                                                                                                                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                         ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                         ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                         ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                        ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                         ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                         ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                         ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                         ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                         ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                         ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~175                                                                                                                                                                                                                         ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~181                                                                                                                                                                                                                         ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~183                                                                                                                                                                                                                         ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~185                                                                                                                                                                                                                         ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~19                                                                                                                                                                                                                          ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~20                                                                                                                                                                                                                          ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~21                                                                                                                                                                                                                          ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~23                                                                                                                                                                                                                          ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~24                                                                                                                                                                                                                          ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~25                                                                                                                                                                                                                          ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~26                                                                                                                                                                                                                          ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~27                                                                                                                                                                                                                          ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~224                                                                                                                                                                                                                         ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~226                                                                                                                                                                                                                         ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~227                                                                                                                                                                                                                         ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~228                                                                                                                                                                                                                         ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~229                                                                                                                                                                                                                         ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~230                                                                                                                                                                                                                         ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~231                                                                                                                                                                                                                         ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~232                                                                                                                                                                                                                         ;
; 9.459 ; 9.643        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg              ;
; 9.459 ; 9.643        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]        ;
; 9.459 ; 9.643        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3] ;
; 9.459 ; 9.643        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6] ;
; 9.459 ; 9.643        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:avalon2ahb_bridge_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS      ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                                                                                                                                                      ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                                                                                                                                                      ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50 ; Rise       ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; -1.001 ; -0.626 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; -1.064 ; -0.689 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; -1.064 ; -0.689 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; -1.100 ; -0.725 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; -1.100 ; -0.725 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; -1.090 ; -0.715 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; -1.080 ; -0.705 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; -1.070 ; -0.695 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; -1.090 ; -0.715 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; -1.063 ; -0.688 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; -1.047 ; -0.672 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; -1.059 ; -0.684 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; -1.039 ; -0.664 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; -1.073 ; -0.698 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; -1.045 ; -0.670 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; -1.065 ; -0.690 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; -1.069 ; -0.694 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; -1.040 ; -0.665 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; -1.063 ; -0.688 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; -1.053 ; -0.678 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; -1.063 ; -0.688 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; -1.055 ; -0.680 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; -1.055 ; -0.680 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; -1.096 ; -0.721 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; -1.076 ; -0.701 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; -1.039 ; -0.664 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; -1.008 ; -0.633 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; -1.037 ; -0.662 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; -1.006 ; -0.631 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; -1.005 ; -0.630 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; -1.011 ; -0.636 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; -1.011 ; -0.636 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; -1.001 ; -0.626 ; Rise       ; clock_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 1.239 ; 0.864 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 1.202 ; 0.827 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 1.202 ; 0.827 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 1.239 ; 0.864 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 1.239 ; 0.864 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 1.229 ; 0.854 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 1.219 ; 0.844 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 1.209 ; 0.834 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 1.229 ; 0.854 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 1.201 ; 0.826 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 1.184 ; 0.809 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 1.197 ; 0.822 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 1.177 ; 0.802 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 1.211 ; 0.836 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 1.183 ; 0.808 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 1.203 ; 0.828 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 1.208 ; 0.833 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 1.178 ; 0.803 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 1.201 ; 0.826 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 1.191 ; 0.816 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 1.201 ; 0.826 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 1.193 ; 0.818 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 1.193 ; 0.818 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 1.235 ; 0.860 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 1.215 ; 0.840 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 1.177 ; 0.802 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 1.147 ; 0.772 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 1.174 ; 0.799 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 1.145 ; 0.770 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 1.143 ; 0.768 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 1.149 ; 0.774 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 1.149 ; 0.774 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 1.139 ; 0.764 ; Rise       ; clock_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                         ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                      ; clock_50     ; 4.421 ; 4.471 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.569 ; 3.563 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.581 ; 3.575 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.547 ; 3.541 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.547 ; 3.541 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.515 ; 3.509 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.515 ; 3.509 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.534 ; 3.528 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.514 ; 3.508 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.500 ; 3.494 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.503 ; 3.497 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; clock_50     ; 3.544 ; 3.538 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; clock_50     ; 4.421 ; 4.471 ; Rise       ; clock_50                                                                            ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 3.546 ; 3.540 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.546 ; 3.540 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.525 ; 3.519 ; Rise       ; clock_50                                                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 3.566 ; 3.560 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 3.065 ; 3.336 ; Rise       ; clock_50                                                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 3.536 ; 3.530 ; Rise       ; clock_50                                                                            ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 4.430 ; 4.480 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.518 ; 3.512 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.518 ; 3.512 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.495 ; 3.489 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.495 ; 3.489 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.505 ; 3.499 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.515 ; 3.509 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.525 ; 3.519 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.505 ; 3.499 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.517 ; 3.511 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.500 ; 3.494 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.493 ; 3.487 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.513 ; 3.507 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.507 ; 3.501 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.519 ; 3.513 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.499 ; 3.493 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.524 ; 3.518 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.514 ; 3.508 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                      ; clock_50     ; 4.430 ; 4.480 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.507 ; 3.501 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.497 ; 3.491 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.509 ; 3.503 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.509 ; 3.503 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.491 ; 3.485 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.511 ; 3.505 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.513 ; 3.507 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.583 ; 3.577 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.510 ; 3.504 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.581 ; 3.575 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.579 ; 3.573 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.545 ; 3.539 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.545 ; 3.539 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.555 ; 3.549 ; Rise       ; clock_50                                                                            ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.534 ; 3.528 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.502 ; 3.496 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.534 ; 3.528 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.528 ; 3.522 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.510 ; 3.504 ; Rise       ; clock_50                                                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 3.574 ; 3.568 ; Rise       ; clock_50                                                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 3.574 ; 3.568 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 3.065 ; 3.336 ; Fall       ; clock_50                                                                            ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 2.811 ; 2.860 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 2.724 ; 2.761 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 2.724 ; 2.761 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 2.724 ; 2.761 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 2.724 ; 2.761 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                         ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.432 ; 3.425 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.500 ; 3.493 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.511 ; 3.504 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.478 ; 3.471 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.478 ; 3.471 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.445 ; 3.438 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.445 ; 3.438 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.464 ; 3.457 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.444 ; 3.437 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.432 ; 3.425 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.434 ; 3.427 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; clock_50     ; 3.474 ; 3.467 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; clock_50     ; 4.352 ; 4.401 ; Rise       ; clock_50                                                                            ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 3.455 ; 3.448 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.476 ; 3.469 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.455 ; 3.448 ; Rise       ; clock_50                                                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 3.496 ; 3.489 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 2.975 ; 3.251 ; Rise       ; clock_50                                                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 3.466 ; 3.459 ; Rise       ; clock_50                                                                            ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 3.421 ; 3.414 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.449 ; 3.442 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.449 ; 3.442 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.425 ; 3.418 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.425 ; 3.418 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.435 ; 3.428 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.445 ; 3.438 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.455 ; 3.448 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.435 ; 3.428 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.448 ; 3.441 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.432 ; 3.425 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.424 ; 3.417 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.444 ; 3.437 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.438 ; 3.431 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.450 ; 3.443 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.430 ; 3.423 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.454 ; 3.447 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.445 ; 3.438 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                      ; clock_50     ; 4.361 ; 4.410 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.438 ; 3.431 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.428 ; 3.421 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.440 ; 3.433 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.440 ; 3.433 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.421 ; 3.414 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.441 ; 3.434 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.444 ; 3.437 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.513 ; 3.506 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.442 ; 3.435 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.511 ; 3.504 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.510 ; 3.503 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.476 ; 3.469 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.476 ; 3.469 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.486 ; 3.479 ; Rise       ; clock_50                                                                            ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.433 ; 3.426 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.433 ; 3.426 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.464 ; 3.457 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.458 ; 3.451 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.442 ; 3.435 ; Rise       ; clock_50                                                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 3.504 ; 3.497 ; Rise       ; clock_50                                                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 3.504 ; 3.497 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 2.975 ; 3.251 ; Fall       ; clock_50                                                                            ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 2.687 ; 2.734 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 2.602 ; 2.638 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 2.603 ; 2.639 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 2.602 ; 2.638 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 2.603 ; 2.639 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 3.435 ; 3.421 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 3.453 ; 3.439 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 3.453 ; 3.439 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 3.460 ; 3.446 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 3.460 ; 3.446 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 3.460 ; 3.446 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 3.460 ; 3.446 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 3.460 ; 3.446 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 3.460 ; 3.446 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 3.452 ; 3.438 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 3.435 ; 3.421 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 3.438 ; 3.424 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 3.438 ; 3.424 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 3.452 ; 3.438 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 3.444 ; 3.430 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 3.444 ; 3.430 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 3.459 ; 3.445 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 3.439 ; 3.425 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 4.376 ; 4.411 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 3.442 ; 3.428 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 3.442 ; 3.428 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 3.444 ; 3.430 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 3.444 ; 3.430 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 3.456 ; 3.442 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 3.456 ; 3.442 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 3.438 ; 3.424 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 3.458 ; 3.444 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 3.435 ; 3.421 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 3.456 ; 3.442 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 3.454 ; 3.440 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 3.440 ; 3.426 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 3.440 ; 3.426 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 3.440 ; 3.426 ; Rise       ; clock_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 3.368 ; 3.354 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 3.385 ; 3.371 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 3.385 ; 3.371 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 3.391 ; 3.377 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 3.391 ; 3.377 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 3.391 ; 3.377 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 3.391 ; 3.377 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 3.391 ; 3.377 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 3.391 ; 3.377 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 3.384 ; 3.370 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 3.368 ; 3.354 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 3.370 ; 3.356 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 3.370 ; 3.356 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 3.384 ; 3.370 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 3.376 ; 3.362 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 3.376 ; 3.362 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 3.390 ; 3.376 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 3.371 ; 3.357 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 4.308 ; 4.343 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 3.374 ; 3.360 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 3.374 ; 3.360 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 3.376 ; 3.362 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 3.376 ; 3.362 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 3.387 ; 3.373 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 3.387 ; 3.373 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 3.370 ; 3.356 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 3.389 ; 3.375 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 3.368 ; 3.354 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 3.387 ; 3.373 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 3.386 ; 3.372 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 3.372 ; 3.358 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 3.372 ; 3.358 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 3.372 ; 3.358 ; Rise       ; clock_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 3.435     ; 3.449     ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 3.453     ; 3.467     ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 3.453     ; 3.467     ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 3.460     ; 3.474     ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 3.460     ; 3.474     ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 3.460     ; 3.474     ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 3.460     ; 3.474     ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 3.460     ; 3.474     ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 3.460     ; 3.474     ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 3.452     ; 3.466     ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 3.435     ; 3.449     ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 3.438     ; 3.452     ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 3.438     ; 3.452     ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 3.452     ; 3.466     ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 3.444     ; 3.458     ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 3.444     ; 3.458     ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 3.459     ; 3.473     ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 3.439     ; 3.453     ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 4.425     ; 4.390     ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 3.442     ; 3.456     ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 3.442     ; 3.456     ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 3.444     ; 3.458     ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 3.444     ; 3.458     ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 3.456     ; 3.470     ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 3.456     ; 3.470     ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 3.438     ; 3.452     ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 3.458     ; 3.472     ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 3.435     ; 3.449     ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 3.456     ; 3.470     ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 3.454     ; 3.468     ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 3.440     ; 3.454     ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 3.440     ; 3.454     ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 3.440     ; 3.454     ; Rise       ; clock_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 3.367     ; 3.381     ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 3.384     ; 3.398     ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 3.384     ; 3.398     ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 3.390     ; 3.404     ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 3.390     ; 3.404     ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 3.390     ; 3.404     ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 3.390     ; 3.404     ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 3.390     ; 3.404     ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 3.390     ; 3.404     ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 3.383     ; 3.397     ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 3.367     ; 3.381     ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 3.369     ; 3.383     ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 3.369     ; 3.383     ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 3.383     ; 3.397     ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 3.375     ; 3.389     ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 3.375     ; 3.389     ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 3.389     ; 3.403     ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 3.370     ; 3.384     ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 4.356     ; 4.321     ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 3.373     ; 3.387     ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 3.373     ; 3.387     ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 3.375     ; 3.389     ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 3.375     ; 3.389     ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 3.386     ; 3.400     ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 3.386     ; 3.400     ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 3.369     ; 3.383     ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 3.388     ; 3.402     ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 3.367     ; 3.381     ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 3.386     ; 3.400     ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 3.385     ; 3.399     ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 3.371     ; 3.385     ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 3.371     ; 3.385     ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 3.371     ; 3.385     ; Rise       ; clock_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 11.439 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]                                          ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]                                          ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                              ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]                                          ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 11.439                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.300        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 4.139        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 12.127                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.355        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.772        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 12.143                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.501        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 4.642        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 12.882                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.566        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 5.316        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 13.872                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.571        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 6.301        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 14.855                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.352        ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.503        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.770                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 19.101       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 16.669       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.821                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 19.094       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 16.727       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.873                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 19.211       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 16.662       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.923                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 19.276       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 16.647       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.924                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 19.123       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 16.801       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.935                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 19.278       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 16.657       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.943                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 19.220       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 16.723       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.966                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 19.222       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 16.744       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 35.993                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 19.278       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 16.715       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.001                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 19.292       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 16.709       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.026                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 19.282       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 16.744       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.045                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 19.225       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 16.820       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.068                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 19.278       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 16.790       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 36.089                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 19.213       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 16.876       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 36.351                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.491       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.860       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 36.681                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.498       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.183       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 37.465                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.501       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.964       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 37.587                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.503       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.084       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 37.794                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 19.302       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 18.492       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 37.811                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.569       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.242       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                 ; 37.820                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.503       ;
;  ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.317       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 37.855                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 19.502       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 18.353       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 37.906                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 19.568       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 18.338       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 37.973                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 19.228       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 18.745       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 38.006                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 19.502       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 18.504       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 38.162                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 19.504       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 18.658       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 38.167                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 19.501       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 18.666       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 38.174                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 19.504       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 18.670       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 38.175                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 19.500       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 18.675       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 38.221                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 19.571       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 18.650       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 38.247                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 19.499       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 18.748       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 38.302                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 19.570       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 18.732       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 38.303                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 19.568       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:w_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 18.735       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                   ;
; Synchronization Node    ; ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                       ; 38.326                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clock_50                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 19.504       ;
;  ahb_slave_with_pcie:slave_inst|top_level:top_level_0|AHB_slave:slave_1|fifo:r_fifo|dcfifo:dcfifo_component|dcfifo_mak1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 18.822       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                                                                            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                 ; -1.240   ; 0.060 ; 3.140    ; 0.570   ; 2.000               ;
;  clock_50                                                                                                                        ; 8.740    ; 0.129 ; 14.541   ; 1.812   ; 9.423               ;
;  n/a                                                                                                                             ; 14.414   ; 2.602 ; N/A      ; N/A     ; N/A                 ;
;  pcie_ref_clk                                                                                                                    ; N/A      ; N/A   ; N/A      ; N/A     ; 4.975               ;
;  slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ; N/A      ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout    ; N/A      ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                             ; -1.240   ; 0.060 ; 3.140    ; 0.570   ; 3.529               ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                ; N/A      ; N/A   ; N/A      ; N/A     ; 3.971               ;
; Design-wide TNS                                                                                                                  ; -111.88  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock_50                                                                                                                        ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  n/a                                                                                                                             ; 0.000    ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  pcie_ref_clk                                                                                                                    ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout    ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                             ; -111.880 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; -1.001 ; -0.626 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; -1.064 ; -0.689 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; -1.064 ; -0.689 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; -1.100 ; -0.725 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; -1.100 ; -0.725 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; -1.090 ; -0.715 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; -1.080 ; -0.705 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; -1.070 ; -0.695 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; -1.090 ; -0.715 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; -1.063 ; -0.688 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; -1.047 ; -0.672 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; -1.059 ; -0.684 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; -1.039 ; -0.664 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; -1.073 ; -0.698 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; -1.045 ; -0.670 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; -1.065 ; -0.690 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; -1.069 ; -0.694 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; -1.040 ; -0.665 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; -1.063 ; -0.688 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; -1.053 ; -0.678 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; -1.063 ; -0.688 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; -1.055 ; -0.680 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; -1.055 ; -0.680 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; -1.096 ; -0.721 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; -1.076 ; -0.701 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; -1.039 ; -0.664 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; -1.008 ; -0.633 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; -1.037 ; -0.662 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; -1.006 ; -0.631 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; -1.005 ; -0.630 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; -1.011 ; -0.636 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; -1.011 ; -0.636 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; -1.001 ; -0.626 ; Rise       ; clock_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50   ; 2.196 ; 2.093 ; Rise       ; clock_50        ;
;  DRAM_DQ[0]  ; clock_50   ; 2.159 ; 2.056 ; Rise       ; clock_50        ;
;  DRAM_DQ[1]  ; clock_50   ; 2.159 ; 2.056 ; Rise       ; clock_50        ;
;  DRAM_DQ[2]  ; clock_50   ; 2.195 ; 2.092 ; Rise       ; clock_50        ;
;  DRAM_DQ[3]  ; clock_50   ; 2.196 ; 2.093 ; Rise       ; clock_50        ;
;  DRAM_DQ[4]  ; clock_50   ; 2.186 ; 2.083 ; Rise       ; clock_50        ;
;  DRAM_DQ[5]  ; clock_50   ; 2.176 ; 2.073 ; Rise       ; clock_50        ;
;  DRAM_DQ[6]  ; clock_50   ; 2.166 ; 2.063 ; Rise       ; clock_50        ;
;  DRAM_DQ[7]  ; clock_50   ; 2.185 ; 2.082 ; Rise       ; clock_50        ;
;  DRAM_DQ[8]  ; clock_50   ; 2.158 ; 2.055 ; Rise       ; clock_50        ;
;  DRAM_DQ[9]  ; clock_50   ; 2.141 ; 2.038 ; Rise       ; clock_50        ;
;  DRAM_DQ[10] ; clock_50   ; 2.153 ; 2.050 ; Rise       ; clock_50        ;
;  DRAM_DQ[11] ; clock_50   ; 2.133 ; 2.030 ; Rise       ; clock_50        ;
;  DRAM_DQ[12] ; clock_50   ; 2.168 ; 2.065 ; Rise       ; clock_50        ;
;  DRAM_DQ[13] ; clock_50   ; 2.139 ; 2.036 ; Rise       ; clock_50        ;
;  DRAM_DQ[14] ; clock_50   ; 2.159 ; 2.056 ; Rise       ; clock_50        ;
;  DRAM_DQ[15] ; clock_50   ; 2.165 ; 2.062 ; Rise       ; clock_50        ;
;  DRAM_DQ[16] ; clock_50   ; 2.134 ; 2.031 ; Rise       ; clock_50        ;
;  DRAM_DQ[17] ; clock_50   ; 2.157 ; 2.054 ; Rise       ; clock_50        ;
;  DRAM_DQ[18] ; clock_50   ; 2.147 ; 2.044 ; Rise       ; clock_50        ;
;  DRAM_DQ[19] ; clock_50   ; 2.157 ; 2.054 ; Rise       ; clock_50        ;
;  DRAM_DQ[20] ; clock_50   ; 2.149 ; 2.046 ; Rise       ; clock_50        ;
;  DRAM_DQ[21] ; clock_50   ; 2.149 ; 2.046 ; Rise       ; clock_50        ;
;  DRAM_DQ[22] ; clock_50   ; 2.192 ; 2.089 ; Rise       ; clock_50        ;
;  DRAM_DQ[23] ; clock_50   ; 2.172 ; 2.069 ; Rise       ; clock_50        ;
;  DRAM_DQ[24] ; clock_50   ; 2.133 ; 2.030 ; Rise       ; clock_50        ;
;  DRAM_DQ[25] ; clock_50   ; 2.104 ; 2.001 ; Rise       ; clock_50        ;
;  DRAM_DQ[26] ; clock_50   ; 2.131 ; 2.028 ; Rise       ; clock_50        ;
;  DRAM_DQ[27] ; clock_50   ; 2.102 ; 1.999 ; Rise       ; clock_50        ;
;  DRAM_DQ[28] ; clock_50   ; 2.100 ; 1.997 ; Rise       ; clock_50        ;
;  DRAM_DQ[29] ; clock_50   ; 2.105 ; 2.002 ; Rise       ; clock_50        ;
;  DRAM_DQ[30] ; clock_50   ; 2.105 ; 2.002 ; Rise       ; clock_50        ;
;  DRAM_DQ[31] ; clock_50   ; 2.095 ; 1.992 ; Rise       ; clock_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                         ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                      ; clock_50     ; 7.820 ; 7.868 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.539 ; 6.483 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.551 ; 6.495 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.517 ; 6.461 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.517 ; 6.461 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.484 ; 6.428 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.485 ; 6.429 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.504 ; 6.448 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.484 ; 6.428 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.470 ; 6.414 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; clock_50     ; 6.472 ; 6.416 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; clock_50     ; 6.513 ; 6.457 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; clock_50     ; 7.820 ; 7.868 ; Rise       ; clock_50                                                                            ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 6.515 ; 6.459 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.515 ; 6.459 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.495 ; 6.439 ; Rise       ; clock_50                                                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 6.535 ; 6.479 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 5.626 ; 5.690 ; Rise       ; clock_50                                                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 6.505 ; 6.449 ; Rise       ; clock_50                                                                            ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 7.828 ; 7.876 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.488 ; 6.432 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.488 ; 6.432 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.464 ; 6.408 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.465 ; 6.409 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.475 ; 6.419 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.485 ; 6.429 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.495 ; 6.439 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.474 ; 6.418 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.487 ; 6.431 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.470 ; 6.414 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.462 ; 6.406 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.482 ; 6.426 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.477 ; 6.421 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.488 ; 6.432 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.468 ; 6.412 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.494 ; 6.438 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.483 ; 6.427 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                      ; clock_50     ; 7.828 ; 7.876 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.476 ; 6.420 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.466 ; 6.410 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.478 ; 6.422 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.478 ; 6.422 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.461 ; 6.405 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.481 ; 6.425 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.482 ; 6.426 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.553 ; 6.497 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.480 ; 6.424 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.551 ; 6.495 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.549 ; 6.493 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.514 ; 6.458 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.514 ; 6.458 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.524 ; 6.468 ; Rise       ; clock_50                                                                            ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                       ; clock_50     ; 6.504 ; 6.448 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.472 ; 6.416 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.504 ; 6.448 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.499 ; 6.443 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                      ; clock_50     ; 6.480 ; 6.424 ; Rise       ; clock_50                                                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 6.543 ; 6.487 ; Rise       ; clock_50                                                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 6.543 ; 6.487 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 5.626 ; 5.690 ; Fall       ; clock_50                                                                            ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 5.565 ; 5.586 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 5.369 ; 5.403 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 5.370 ; 5.404 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 5.369 ; 5.403 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 5.370 ; 5.404 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                         ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.432 ; 3.425 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.500 ; 3.493 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.511 ; 3.504 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.478 ; 3.471 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.478 ; 3.471 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.445 ; 3.438 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.445 ; 3.438 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.464 ; 3.457 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.444 ; 3.437 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.432 ; 3.425 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; clock_50     ; 3.434 ; 3.427 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; clock_50     ; 3.474 ; 3.467 ; Rise       ; clock_50                                                                            ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; clock_50     ; 4.352 ; 4.401 ; Rise       ; clock_50                                                                            ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 3.455 ; 3.448 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.476 ; 3.469 ; Rise       ; clock_50                                                                            ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.455 ; 3.448 ; Rise       ; clock_50                                                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 3.496 ; 3.489 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 2.975 ; 3.251 ; Rise       ; clock_50                                                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 3.466 ; 3.459 ; Rise       ; clock_50                                                                            ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                        ; clock_50     ; 3.421 ; 3.414 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.449 ; 3.442 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.449 ; 3.442 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.425 ; 3.418 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.425 ; 3.418 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.435 ; 3.428 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.445 ; 3.438 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.455 ; 3.448 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.435 ; 3.428 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.448 ; 3.441 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.432 ; 3.425 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.424 ; 3.417 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.444 ; 3.437 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.438 ; 3.431 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.450 ; 3.443 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.430 ; 3.423 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.454 ; 3.447 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.445 ; 3.438 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                      ; clock_50     ; 4.361 ; 4.410 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.438 ; 3.431 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.428 ; 3.421 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.440 ; 3.433 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.440 ; 3.433 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.421 ; 3.414 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.441 ; 3.434 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.444 ; 3.437 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.513 ; 3.506 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.442 ; 3.435 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.511 ; 3.504 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.510 ; 3.503 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.476 ; 3.469 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.476 ; 3.469 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.486 ; 3.479 ; Rise       ; clock_50                                                                            ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                       ; clock_50     ; 3.433 ; 3.426 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.433 ; 3.426 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.464 ; 3.457 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.458 ; 3.451 ; Rise       ; clock_50                                                                            ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                      ; clock_50     ; 3.442 ; 3.435 ; Rise       ; clock_50                                                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                        ; clock_50     ; 3.504 ; 3.497 ; Rise       ; clock_50                                                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                         ; clock_50     ; 3.504 ; 3.497 ; Rise       ; clock_50                                                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                          ; clock_50     ; 2.975 ; 3.251 ; Fall       ; clock_50                                                                            ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 2.687 ; 2.734 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 2.602 ; 2.638 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 2.603 ; 2.639 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 2.602 ; 2.638 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 2.603 ; 2.639 ; Rise       ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_PERST_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_REFCLK_P       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_REFCLK_P(n)    ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FAN_CTRL      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock_50                                                                            ; clock_50                                                                            ; 175298   ; 0        ; 0        ; 0        ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50                                                                            ; 217      ; 0        ; 0        ; 0        ;
; clock_50                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 137      ; 0        ; 0        ; 0        ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 484302   ; 0        ; 0        ; 0        ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock_50                                                                            ; clock_50                                                                            ; 175298   ; 0        ; 0        ; 0        ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50                                                                            ; 217      ; 0        ; 0        ; 0        ;
; clock_50                                                                            ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 137      ; 0        ; 0        ; 0        ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 484302   ; 0        ; 0        ; 0        ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock_50                                                                            ; clock_50                                                                            ; 2510     ; 0        ; 0        ; 0        ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50                                                                            ; 3        ; 0        ; 0        ; 0        ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5031     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock_50                                                                            ; clock_50                                                                            ; 2510     ; 0        ; 0        ; 0        ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50                                                                            ; 3        ; 0        ; 0        ; 0        ;
; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5031     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 87    ; 87   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Mon Aug 10 11:49:35 2015
Info: Command: quartus_sta master_example -c master_example
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_mak1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'ahb_slave_with_pcie/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ahb_slave_with_pcie/synthesis/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export}
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]}
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]}
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock
Info (332104): Reading SDC File: 'master_example.sdc'
Warning (332174): Ignored filter at master_example.sdc(4): *central_clk_div0* could not be matched with a clock
Warning (332174): Ignored filter at master_example.sdc(4): *_hssi_pcie_hip* could not be matched with a clock
Warning (332174): Ignored filter at master_example.sdc(5): refclk*clkout could not be matched with a clock
Warning (332174): Ignored filter at master_example.sdc(5): *div0*coreclkout could not be matched with a clock
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout} {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout} {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk} {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[0]} {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1]} {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[2]} {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pma0|clockout} {slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pma0|clockout}
    Info (332110): create_generated_clock -source {slave_inst|altpll_qsys|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {slave_inst|altpll_qsys|sd1|pll7|clk[3]} {slave_inst|altpll_qsys|sd1|pll7|clk[3]}
    Info (332110): set_max_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|ahb_slave_with_pcie_pcie_ip_altgx_internal:altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8:ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.240
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.240            -111.880 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     8.740               0.000 clock_50 
    Info (332119):    14.414               0.000 n/a 
Info (332146): Worst-case hold slack is 0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.165               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.323               0.000 clock_50 
    Info (332119):     5.132               0.000 n/a 
Info (332146): Worst-case recovery slack is 3.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.140               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    14.541               0.000 clock_50 
Info (332146): Worst-case removal slack is 1.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.218               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.378               0.000 clock_50 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout 
    Info (332119):     3.583               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.977               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.980               0.000 pcie_ref_clk 
    Info (332119):     9.723               0.000 clock_50 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 6.748 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.456             -15.951 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     9.609               0.000 clock_50 
    Info (332119):    14.889               0.000 n/a 
Info (332146): Worst-case hold slack is 0.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.176               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.323               0.000 clock_50 
    Info (332119):     4.703               0.000 n/a 
Info (332146): Worst-case recovery slack is 3.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.491               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    15.028               0.000 clock_50 
Info (332146): Worst-case removal slack is 1.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.122               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     2.993               0.000 clock_50 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout 
    Info (332119):     3.529               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.971               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.975               0.000 pcie_ref_clk 
    Info (332119):     9.710               0.000 clock_50 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 7.562 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: ahb_slave_with_pcie:slave_inst|ahb_slave_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.428               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    14.219               0.000 clock_50 
    Info (332119):    17.140               0.000 n/a 
Info (332146): Worst-case hold slack is 0.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.060               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.129               0.000 clock_50 
    Info (332119):     2.602               0.000 n/a 
Info (332146): Worst-case recovery slack is 5.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.332               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    17.058               0.000 clock_50 
Info (332146): Worst-case removal slack is 0.570
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.570               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.812               0.000 clock_50 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 slave_inst|pcie_ip|altgx_internal|ahb_slave_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_m1i8_component|transmit_pma0|clockout 
    Info (332119):     3.685               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.994               0.000 slave_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.989               0.000 pcie_ref_clk 
    Info (332119):     9.423               0.000 clock_50 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 11.439 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 1180 megabytes
    Info: Processing ended: Mon Aug 10 11:49:53 2015
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:14


