A_DT multi-threaded_JJ PIPELINED_JJ Web_NN server_NN architecture_NN for_IN SMP\/SoC_NN machines_NNS
Design_NN of_IN high_JJ performance_NN Web_NN servers_NNS has_VBZ become_VBN a_DT recent_JJ research_NN thrust_NN to_TO meet_VB the_DT increasing_VBG demand_NN of_IN network-based_JJ services_NNS ._.
In_IN this_DT paper_NN ,_, we_PRP propose_VBP a_DT new_JJ Web_NN server_NN architecture_NN ,_, called_VBN multi-threaded_JJ PIPELINED_JJ Web_NN server_NN ,_, suitable_JJ for_IN Symmetric_JJ Multi-Processor_NN -LRB-_-LRB- SMP_NN -RRB-_-RRB- or_CC System-on-Chip_NN -LRB-_-LRB- SoC_NN -RRB-_-RRB- architectures_NNS ._.
The_DT proposed_VBN PIPELINED_NN model_NN consists_VBZ of_IN multiple_JJ thread_NN pools_NNS ,_, where_WRB each_DT thread_NN pool_NN consists_VBZ of_IN five_CD basic_JJ threads_NNS and_CC two_CD helper_NN threads_NNS ._.
The_DT main_JJ advantages_NNS of_IN the_DT proposed_VBN model_NN are_VBP global_JJ information_NN sharing_NN by_IN the_DT threads_NNS ,_, minimal_JJ synchronization_NN overhead_NN due_JJ to_TO less_JJR number_NN of_IN threads_NNS ,_, and_CC non-blocking_JJ I\/O_NN operations_NNS ,_, possible_JJ with_IN the_DT helper_NN threads_NNS ._.
We_PRP have_VBP conducted_VBN an_DT in-depth_JJ performance_NN analysis_NN of_IN the_DT proposed_VBN server_NN model_NN along_IN with_IN four_CD prior_JJ Web_NN server_NN models_NNS -LRB-_-LRB- Multi-Process_NN -LRB-_-LRB- MP_NN -RRB-_-RRB- ,_, Multi-Thread_NN -LRB-_-LRB- MT_NN -RRB-_-RRB- ,_, Single-Process_NNP Event-Driven_NNP -LRB-_-LRB- SPED_NNP -RRB-_-RRB- and_CC Asynchronous_NNP Multi-Process_NNP Event-Driven_NNP -LRB-_-LRB- AMPED_NNP -RRB-_-RRB- -RRB-_-RRB- via_IN simulation_NN using_VBG six_CD Web_NN server_NN workloads_NNS ._.
The_DT experiments_NNS are_VBP conducted_VBN to_TO investigate_VB the_DT impact_NN of_IN various_JJ factors_NNS such_JJ as_IN the_DT memory_NN size_NN ,_, disk_NN speed_NN and_CC numbers_NNS of_IN clients_NNS ._.
The_DT simulation_NN results_NNS indicate_VBP that_IN the_DT proposed_JJ PIPELINED_JJ Web_NN server_NN architecture_NN shows_VBZ the_DT best_JJS performance_NN across_IN all_DT system_NN and_CC workload_NN parameters_NNS compared_VBN to_TO the_DT MP_NNP ,_, MT_NNP ,_, SPED_NNP and_CC AMPED_NNP models_NNS ._.
Although_IN the_DT MT_NNP and_CC AMPED_NNP models_NNS show_VBP competitive_JJ performance_NN with_IN less_JJR number_NN of_IN processors_NNS ,_, the_DT advantage_NN of_IN the_DT PIPELINED_JJ model_NN becomes_VBZ obvious_JJ as_IN the_DT number_NN of_IN processors_NNS or_CC clients_NNS in_IN an_DT SMP\/SoC_NN machine_NN increases_NNS ._.
The_DT MP_NN model_NN shows_VBZ the_DT worst_JJS performance_NN in_IN most_JJS of_IN the_DT cases_NNS ._.
The_DT results_NNS indicate_VBP that_IN the_DT proposed_VBN server_NN architecture_NN can_MD be_VB used_VBN in_IN future_JJ large-scale_JJ SMP\/SoC_NN machines_NNS to_TO boost_VB system_NN performance_NN ._.
