{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540937266415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540937266416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 30 18:07:45 2018 " "Processing started: Tue Oct 30 18:07:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540937266416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540937266416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540937266416 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1540937266907 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1540937266907 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1540937266907 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1540937266907 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540937267539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_DRIVER.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_DRIVER.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540937326066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540937326066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_NANO.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_NANO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/DE0_NANO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540937326068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540937326068 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SCREEN_WIDTH DE0_NANO.v 2 Dual_Port_RAM_M9K.v(2) " "Verilog HDL macro warning at Dual_Port_RAM_M9K.v(2): overriding existing definition for macro \"SCREEN_WIDTH\", which was defined in \"DE0_NANO.v\", line 2" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1540937326069 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SCREEN_HEIGHT DE0_NANO.v 3 Dual_Port_RAM_M9K.v(3) " "Verilog HDL macro warning at Dual_Port_RAM_M9K.v(3): overriding existing definition for macro \"SCREEN_HEIGHT\", which was defined in \"DE0_NANO.v\", line 3" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1540937326070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dual_Port_RAM_M9K.v 1 1 " "Found 1 design units, including 1 entities, in source file Dual_Port_RAM_M9K.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540937326070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540937326070 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" IMAGE_PROCESSOR.v(35) " "Verilog HDL syntax error at IMAGE_PROCESSOR.v(35) near text \"else\";  expecting \"end\"" {  } { { "IMAGE_PROCESSOR.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1540937326071 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" IMAGE_PROCESSOR.v(41) " "Verilog HDL syntax error at IMAGE_PROCESSOR.v(41) near text \"endmodule\";  expecting \"end\"" {  } { { "IMAGE_PROCESSOR.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 41 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1540937326071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMAGE_PROCESSOR.v 0 0 " "Found 0 design units, including 0 entities, in source file IMAGE_PROCESSOR.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540937326071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sweetPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file sweetPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweetPLL " "Found entity 1: sweetPLL" {  } { { "sweetPLL.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/sweetPLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540937326073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540937326073 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SCREEN_WIDTH DE0_NANO.v 2 IMAGE_PROCESSOR_COUNT.v(2) " "Verilog HDL macro warning at IMAGE_PROCESSOR_COUNT.v(2): overriding existing definition for macro \"SCREEN_WIDTH\", which was defined in \"DE0_NANO.v\", line 2" {  } { { "IMAGE_PROCESSOR_COUNT.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/IMAGE_PROCESSOR_COUNT.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1540937326073 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SCREEN_HEIGHT DE0_NANO.v 3 IMAGE_PROCESSOR_COUNT.v(3) " "Verilog HDL macro warning at IMAGE_PROCESSOR_COUNT.v(3): overriding existing definition for macro \"SCREEN_HEIGHT\", which was defined in \"DE0_NANO.v\", line 3" {  } { { "IMAGE_PROCESSOR_COUNT.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/IMAGE_PROCESSOR_COUNT.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1540937326073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMAGE_PROCESSOR_COUNT.v 1 1 " "Found 1 design units, including 1 entities, in source file IMAGE_PROCESSOR_COUNT.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR_COUNT " "Found entity 1: IMAGE_PROCESSOR_COUNT" {  } { { "IMAGE_PROCESSOR_COUNT.v" "" { Text "/home/ece2300/Downloads/Lab4_FPGA_Template/IMAGE_PROCESSOR_COUNT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540937326073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540937326073 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "924 " "Peak virtual memory: 924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540937326284 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 30 18:08:46 2018 " "Processing ended: Tue Oct 30 18:08:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540937326284 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540937326284 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540937326284 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540937326284 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540937326798 ""}
