{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 10:50:17 2019 " "Info: Processing started: Sat Apr 13 10:50:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 248 -264 -96 264 "CPR2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 136 -264 -96 152 "CPR0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 192 -264 -96 208 "CPR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 168 48 112 216 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK register MY_REGISTER:inst1\|inst4 register MY_REGISTER:inst2\|inst 151.01 MHz 6.622 ns Internal " "Info: Clock \"CK\" has Internal fmax of 151.01 MHz between source register \"MY_REGISTER:inst1\|inst4\" and destination register \"MY_REGISTER:inst2\|inst\" (period= 6.622 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.407 ns + Longest register register " "Info: + Longest register to register delay is 6.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_REGISTER:inst1\|inst4 1 REG LCFF_X30_Y3_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y3_N3; Fanout = 2; REG Node = 'MY_REGISTER:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_REGISTER:inst1|inst4 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 384 376 440 464 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.624 ns) 1.361 ns MY_BINGXINGADD:inst3\|74181:inst\|51~17 2 COMB LCCOMB_X30_Y3_N24 3 " "Info: 2: + IC(0.737 ns) + CELL(0.624 ns) = 1.361 ns; Loc. = LCCOMB_X30_Y3_N24; Fanout = 3; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|51~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { MY_REGISTER:inst1|inst4 MY_BINGXINGADD:inst3|74181:inst|51~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.650 ns) 2.409 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X30_Y3_N16 1 " "Info: 3: + IC(0.398 ns) + CELL(0.650 ns) = 2.409 ns; Loc. = LCCOMB_X30_Y3_N16; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { MY_BINGXINGADD:inst3|74181:inst|51~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.319 ns) 3.818 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X29_Y5_N12 3 " "Info: 4: + IC(1.090 ns) + CELL(0.319 ns) = 3.818 ns; Loc. = LCCOMB_X29_Y5_N12; Fanout = 3; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 4.401 ns MY_BINGXINGADD:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X29_Y5_N30 2 " "Info: 5: + IC(0.377 ns) + CELL(0.206 ns) = 4.401 ns; Loc. = LCCOMB_X29_Y5_N30; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.206 ns) 5.712 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X30_Y2_N22 1 " "Info: 6: + IC(1.105 ns) + CELL(0.206 ns) = 5.712 ns; Loc. = LCCOMB_X30_Y2_N22; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 6.299 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X30_Y2_N10 1 " "Info: 7: + IC(0.381 ns) + CELL(0.206 ns) = 6.299 ns; Loc. = LCCOMB_X30_Y2_N10; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.407 ns MY_REGISTER:inst2\|inst 8 REG LCFF_X30_Y2_N11 3 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.407 ns; Loc. = LCFF_X30_Y2_N11; Fanout = 3; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.319 ns ( 36.19 % ) " "Info: Total cell delay = 2.319 ns ( 36.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 63.81 % ) " "Info: Total interconnect delay = 4.088 ns ( 63.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { MY_REGISTER:inst1|inst4 MY_BINGXINGADD:inst3|74181:inst|51~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { MY_REGISTER:inst1|inst4 {} MY_BINGXINGADD:inst3|74181:inst|51~17 {} MY_BINGXINGADD:inst3|74182:inst2|31~84 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.737ns 0.398ns 1.090ns 0.377ns 1.105ns 0.381ns 0.000ns } { 0.000ns 0.624ns 0.650ns 0.319ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.049 ns - Smallest " "Info: - Smallest clock skew is 0.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 5.133 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 5.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.202 ns) 2.370 ns inst13 2 COMB LCCOMB_X33_Y8_N24 1 " "Info: 2: + IC(1.018 ns) + CELL(0.202 ns) = 2.370 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { CK inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.000 ns) 3.537 ns inst13~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.167 ns) + CELL(0.000 ns) = 3.537 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.666 ns) 5.133 ns MY_REGISTER:inst2\|inst 4 REG LCFF_X30_Y2_N11 3 " "Info: 4: + IC(0.930 ns) + CELL(0.666 ns) = 5.133 ns; Loc. = LCFF_X30_Y2_N11; Fanout = 3; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 39.31 % ) " "Info: Total cell delay = 2.018 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.115 ns ( 60.69 % ) " "Info: Total interconnect delay = 3.115 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.133 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.133 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.018ns 1.167ns 0.930ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 5.084 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 5.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.202 ns) 2.373 ns inst12 2 COMB LCCOMB_X33_Y8_N4 1 " "Info: 2: + IC(1.021 ns) + CELL(0.202 ns) = 2.373 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { CK inst12 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 168 48 112 216 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.000 ns) 3.488 ns inst12~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.115 ns) + CELL(0.000 ns) = 3.488 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 168 48 112 216 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.666 ns) 5.084 ns MY_REGISTER:inst1\|inst4 4 REG LCFF_X30_Y3_N3 2 " "Info: 4: + IC(0.930 ns) + CELL(0.666 ns) = 5.084 ns; Loc. = LCFF_X30_Y3_N3; Fanout = 2; REG Node = 'MY_REGISTER:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { inst12~clkctrl MY_REGISTER:inst1|inst4 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 384 376 440 464 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 39.69 % ) " "Info: Total cell delay = 2.018 ns ( 39.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.066 ns ( 60.31 % ) " "Info: Total interconnect delay = 3.066 ns ( 60.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.084 ns" { CK inst12 inst12~clkctrl MY_REGISTER:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.084 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} MY_REGISTER:inst1|inst4 {} } { 0.000ns 0.000ns 1.021ns 1.115ns 0.930ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.133 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.133 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.018ns 1.167ns 0.930ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.084 ns" { CK inst12 inst12~clkctrl MY_REGISTER:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.084 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} MY_REGISTER:inst1|inst4 {} } { 0.000ns 0.000ns 1.021ns 1.115ns 0.930ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 384 376 440 464 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { MY_REGISTER:inst1|inst4 MY_BINGXINGADD:inst3|74181:inst|51~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { MY_REGISTER:inst1|inst4 {} MY_BINGXINGADD:inst3|74181:inst|51~17 {} MY_BINGXINGADD:inst3|74182:inst2|31~84 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.737ns 0.398ns 1.090ns 0.377ns 1.105ns 0.381ns 0.000ns } { 0.000ns 0.624ns 0.650ns 0.319ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.133 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.133 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.018ns 1.167ns 0.930ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.084 ns" { CK inst12 inst12~clkctrl MY_REGISTER:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.084 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} MY_REGISTER:inst1|inst4 {} } { 0.000ns 0.000ns 1.021ns 1.115ns 0.930ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MY_REGISTER:inst2\|inst S3 CK 8.404 ns register " "Info: tsu for register \"MY_REGISTER:inst2\|inst\" (data pin = \"S3\", clock pin = \"CK\") is 8.404 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.577 ns + Longest pin register " "Info: + Longest pin to register delay is 13.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns S3 1 PIN PIN_88 8 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 8; PIN Node = 'S3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 864 -256 -88 880 "S3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.947 ns) + CELL(0.615 ns) 8.536 ns MY_BINGXINGADD:inst3\|74181:inst\|46~51 2 COMB LCCOMB_X30_Y3_N28 2 " "Info: 2: + IC(6.947 ns) + CELL(0.615 ns) = 8.536 ns; Loc. = LCCOMB_X30_Y3_N28; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|46~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.562 ns" { S3 MY_BINGXINGADD:inst3|74181:inst|46~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.202 ns) 9.821 ns MY_BINGXINGADD:inst3\|74181:inst\|75~307 3 COMB LCCOMB_X29_Y5_N0 2 " "Info: 3: + IC(1.083 ns) + CELL(0.202 ns) = 9.821 ns; Loc. = LCCOMB_X29_Y5_N0; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|75~307'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { MY_BINGXINGADD:inst3|74181:inst|46~51 MY_BINGXINGADD:inst3|74181:inst|75~307 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 10.398 ns MY_BINGXINGADD:inst3\|74181:inst\|75~308 4 COMB LCCOMB_X29_Y5_N18 3 " "Info: 4: + IC(0.371 ns) + CELL(0.206 ns) = 10.398 ns; Loc. = LCCOMB_X29_Y5_N18; Fanout = 3; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|75~308'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { MY_BINGXINGADD:inst3|74181:inst|75~307 MY_BINGXINGADD:inst3|74181:inst|75~308 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 10.988 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~85 5 COMB LCCOMB_X29_Y5_N12 3 " "Info: 5: + IC(0.384 ns) + CELL(0.206 ns) = 10.988 ns; Loc. = LCCOMB_X29_Y5_N12; Fanout = 3; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { MY_BINGXINGADD:inst3|74181:inst|75~308 MY_BINGXINGADD:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 11.571 ns MY_BINGXINGADD:inst3\|74181:inst1\|75~107 6 COMB LCCOMB_X29_Y5_N30 2 " "Info: 6: + IC(0.377 ns) + CELL(0.206 ns) = 11.571 ns; Loc. = LCCOMB_X29_Y5_N30; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.206 ns) 12.882 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~157 7 COMB LCCOMB_X30_Y2_N22 1 " "Info: 7: + IC(1.105 ns) + CELL(0.206 ns) = 12.882 ns; Loc. = LCCOMB_X30_Y2_N22; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 13.469 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~160 8 COMB LCCOMB_X30_Y2_N10 1 " "Info: 8: + IC(0.381 ns) + CELL(0.206 ns) = 13.469 ns; Loc. = LCCOMB_X30_Y2_N10; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.577 ns MY_REGISTER:inst2\|inst 9 REG LCFF_X30_Y2_N11 3 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 13.577 ns; Loc. = LCFF_X30_Y2_N11; Fanout = 3; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.929 ns ( 21.57 % ) " "Info: Total cell delay = 2.929 ns ( 21.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.648 ns ( 78.43 % ) " "Info: Total interconnect delay = 10.648 ns ( 78.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.577 ns" { S3 MY_BINGXINGADD:inst3|74181:inst|46~51 MY_BINGXINGADD:inst3|74181:inst|75~307 MY_BINGXINGADD:inst3|74181:inst|75~308 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.577 ns" { S3 {} S3~combout {} MY_BINGXINGADD:inst3|74181:inst|46~51 {} MY_BINGXINGADD:inst3|74181:inst|75~307 {} MY_BINGXINGADD:inst3|74181:inst|75~308 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 6.947ns 1.083ns 0.371ns 0.384ns 0.377ns 1.105ns 0.381ns 0.000ns } { 0.000ns 0.974ns 0.615ns 0.202ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 5.133 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 5.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.202 ns) 2.370 ns inst13 2 COMB LCCOMB_X33_Y8_N24 1 " "Info: 2: + IC(1.018 ns) + CELL(0.202 ns) = 2.370 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { CK inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.000 ns) 3.537 ns inst13~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.167 ns) + CELL(0.000 ns) = 3.537 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.666 ns) 5.133 ns MY_REGISTER:inst2\|inst 4 REG LCFF_X30_Y2_N11 3 " "Info: 4: + IC(0.930 ns) + CELL(0.666 ns) = 5.133 ns; Loc. = LCFF_X30_Y2_N11; Fanout = 3; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 39.31 % ) " "Info: Total cell delay = 2.018 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.115 ns ( 60.69 % ) " "Info: Total interconnect delay = 3.115 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.133 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.133 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.018ns 1.167ns 0.930ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.577 ns" { S3 MY_BINGXINGADD:inst3|74181:inst|46~51 MY_BINGXINGADD:inst3|74181:inst|75~307 MY_BINGXINGADD:inst3|74181:inst|75~308 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.577 ns" { S3 {} S3~combout {} MY_BINGXINGADD:inst3|74181:inst|46~51 {} MY_BINGXINGADD:inst3|74181:inst|75~307 {} MY_BINGXINGADD:inst3|74181:inst|75~308 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 6.947ns 1.083ns 0.371ns 0.384ns 0.377ns 1.105ns 0.381ns 0.000ns } { 0.000ns 0.974ns 0.615ns 0.202ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.133 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.133 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.018ns 1.167ns 0.930ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CPR2 y1 MY_REGISTER:inst2\|inst7 15.592 ns register " "Info: tco from clock \"CPR2\" to destination pin \"y1\" through register \"MY_REGISTER:inst2\|inst7\" is 15.592 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 source 6.002 ns + Longest register " "Info: + Longest clock path from clock \"CPR2\" to source register is 6.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPR2 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'CPR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 248 -264 -96 264 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.894 ns) + CELL(0.370 ns) 3.248 ns inst13 2 COMB LCCOMB_X33_Y8_N24 1 " "Info: 2: + IC(1.894 ns) + CELL(0.370 ns) = 3.248 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { CPR2 inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.000 ns) 4.415 ns inst13~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.167 ns) + CELL(0.000 ns) = 4.415 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 6.002 ns MY_REGISTER:inst2\|inst7 4 REG LCFF_X29_Y5_N17 3 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 6.002 ns; Loc. = LCFF_X29_Y5_N17; Fanout = 3; REG Node = 'MY_REGISTER:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 672 376 440 752 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 33.66 % ) " "Info: Total cell delay = 2.020 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.982 ns ( 66.34 % ) " "Info: Total interconnect delay = 3.982 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { CPR2 inst13 inst13~clkctrl MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst7 {} } { 0.000ns 0.000ns 1.894ns 1.167ns 0.921ns } { 0.000ns 0.984ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 672 376 440 752 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.286 ns + Longest register pin " "Info: + Longest register to pin delay is 9.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_REGISTER:inst2\|inst7 1 REG LCFF_X29_Y5_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N17; Fanout = 3; REG Node = 'MY_REGISTER:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 672 376 440 752 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.624 ns) 2.145 ns MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst1\|inst2~76 2 COMB LCCOMB_X30_Y2_N30 1 " "Info: 2: + IC(1.521 ns) + CELL(0.624 ns) = 2.145 ns; Loc. = LCCOMB_X30_Y2_N30; Fanout = 1; COMB Node = 'MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst1\|inst2~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { MY_REGISTER:inst2|inst7 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~76 } "NODE_NAME" } } { "MY_DATASELECTOR1.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_DATASELECTOR1.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.206 ns) 3.411 ns MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst1\|inst2~77 3 COMB LCCOMB_X29_Y2_N2 1 " "Info: 3: + IC(1.060 ns) + CELL(0.206 ns) = 3.411 ns; Loc. = LCCOMB_X29_Y2_N2; Fanout = 1; COMB Node = 'MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst1\|inst2~77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~76 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~77 } "NODE_NAME" } } { "MY_DATASELECTOR1.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_DATASELECTOR1.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.624 ns) 5.107 ns MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst1\|inst2~78 4 COMB LCCOMB_X29_Y3_N10 1 " "Info: 4: + IC(1.072 ns) + CELL(0.624 ns) = 5.107 ns; Loc. = LCCOMB_X29_Y3_N10; Fanout = 1; COMB Node = 'MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst1\|inst2~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~77 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~78 } "NODE_NAME" } } { "MY_DATASELECTOR1.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_DATASELECTOR1.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(3.276 ns) 9.286 ns y1 5 PIN PIN_95 0 " "Info: 5: + IC(0.903 ns) + CELL(3.276 ns) = 9.286 ns; Loc. = PIN_95; Fanout = 0; PIN Node = 'y1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.179 ns" { MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~78 y1 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 240 1528 1704 256 "y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.730 ns ( 50.94 % ) " "Info: Total cell delay = 4.730 ns ( 50.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.556 ns ( 49.06 % ) " "Info: Total interconnect delay = 4.556 ns ( 49.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.286 ns" { MY_REGISTER:inst2|inst7 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~76 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~77 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~78 y1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.286 ns" { MY_REGISTER:inst2|inst7 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~76 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~77 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~78 {} y1 {} } { 0.000ns 1.521ns 1.060ns 1.072ns 0.903ns } { 0.000ns 0.624ns 0.206ns 0.624ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { CPR2 inst13 inst13~clkctrl MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst7 {} } { 0.000ns 0.000ns 1.894ns 1.167ns 0.921ns } { 0.000ns 0.984ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.286 ns" { MY_REGISTER:inst2|inst7 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~76 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~77 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~78 y1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.286 ns" { MY_REGISTER:inst2|inst7 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~76 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~77 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst1|inst2~78 {} y1 {} } { 0.000ns 1.521ns 1.060ns 1.072ns 0.903ns } { 0.000ns 0.624ns 0.206ns 0.624ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "DM y5 15.365 ns Longest " "Info: Longest tpd from source pin \"DM\" to destination pin \"y5\" is 15.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DM 1 PIN PIN_104 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 8; PIN Node = 'DM'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DM } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 696 784 952 712 "DM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.148 ns) + CELL(0.624 ns) 7.766 ns MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst5\|inst2~76 2 COMB LCCOMB_X30_Y2_N16 1 " "Info: 2: + IC(6.148 ns) + CELL(0.624 ns) = 7.766 ns; Loc. = LCCOMB_X30_Y2_N16; Fanout = 1; COMB Node = 'MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst5\|inst2~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.772 ns" { DM MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst5|inst2~76 } "NODE_NAME" } } { "MY_DATASELECTOR1.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_DATASELECTOR1.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.319 ns) 8.458 ns MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst5\|inst2~77 3 COMB LCCOMB_X30_Y2_N12 1 " "Info: 3: + IC(0.373 ns) + CELL(0.319 ns) = 8.458 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 1; COMB Node = 'MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst5\|inst2~77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst5|inst2~76 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst5|inst2~77 } "NODE_NAME" } } { "MY_DATASELECTOR1.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_DATASELECTOR1.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.651 ns) 9.508 ns MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst5\|inst2~78 4 COMB LCCOMB_X30_Y2_N14 1 " "Info: 4: + IC(0.399 ns) + CELL(0.651 ns) = 9.508 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 1; COMB Node = 'MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst5\|inst2~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst5|inst2~77 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst5|inst2~78 } "NODE_NAME" } } { "MY_DATASELECTOR1.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_DATASELECTOR1.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.591 ns) + CELL(3.266 ns) 15.365 ns y5 5 PIN PIN_169 0 " "Info: 5: + IC(2.591 ns) + CELL(3.266 ns) = 15.365 ns; Loc. = PIN_169; Fanout = 0; PIN Node = 'y5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst5|inst2~78 y5 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 304 1528 1704 320 "y5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.854 ns ( 38.10 % ) " "Info: Total cell delay = 5.854 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.511 ns ( 61.90 % ) " "Info: Total interconnect delay = 9.511 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.365 ns" { DM MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst5|inst2~76 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst5|inst2~77 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst5|inst2~78 y5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.365 ns" { DM {} DM~combout {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst5|inst2~76 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst5|inst2~77 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst5|inst2~78 {} y5 {} } { 0.000ns 0.000ns 6.148ns 0.373ns 0.399ns 2.591ns } { 0.000ns 0.994ns 0.624ns 0.319ns 0.651ns 3.266ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MY_REGISTER:inst1\|inst6 A1 CPR1 -0.570 ns register " "Info: th for register \"MY_REGISTER:inst1\|inst6\" (data pin = \"A1\", clock pin = \"CPR1\") is -0.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR1 destination 6.191 ns + Longest register " "Info: + Longest clock path from clock \"CPR1\" to destination register is 6.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CPR1 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'CPR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR1 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 192 -264 -96 208 "CPR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.835 ns) + CELL(0.651 ns) 3.480 ns inst12 2 COMB LCCOMB_X33_Y8_N4 1 " "Info: 2: + IC(1.835 ns) + CELL(0.651 ns) = 3.480 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { CPR1 inst12 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 168 48 112 216 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.000 ns) 4.595 ns inst12~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.115 ns) + CELL(0.000 ns) = 4.595 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 168 48 112 216 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.666 ns) 6.191 ns MY_REGISTER:inst1\|inst6 4 REG LCFF_X30_Y3_N9 2 " "Info: 4: + IC(0.930 ns) + CELL(0.666 ns) = 6.191 ns; Loc. = LCFF_X30_Y3_N9; Fanout = 2; REG Node = 'MY_REGISTER:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { inst12~clkctrl MY_REGISTER:inst1|inst6 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 576 376 440 656 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.311 ns ( 37.33 % ) " "Info: Total cell delay = 2.311 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.880 ns ( 62.67 % ) " "Info: Total interconnect delay = 3.880 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { CPR1 inst12 inst12~clkctrl MY_REGISTER:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.191 ns" { CPR1 {} CPR1~combout {} inst12 {} inst12~clkctrl {} MY_REGISTER:inst1|inst6 {} } { 0.000ns 0.000ns 1.835ns 1.115ns 0.930ns } { 0.000ns 0.994ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 576 376 440 656 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.067 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns A1 1 PIN PIN_113 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 2; PIN Node = 'A1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 440 -264 -96 456 "A1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.622 ns) + CELL(0.460 ns) 7.067 ns MY_REGISTER:inst1\|inst6 2 REG LCFF_X30_Y3_N9 2 " "Info: 2: + IC(5.622 ns) + CELL(0.460 ns) = 7.067 ns; Loc. = LCFF_X30_Y3_N9; Fanout = 2; REG Node = 'MY_REGISTER:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { A1 MY_REGISTER:inst1|inst6 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 576 376 440 656 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 20.45 % ) " "Info: Total cell delay = 1.445 ns ( 20.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.622 ns ( 79.55 % ) " "Info: Total interconnect delay = 5.622 ns ( 79.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.067 ns" { A1 MY_REGISTER:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.067 ns" { A1 {} A1~combout {} MY_REGISTER:inst1|inst6 {} } { 0.000ns 0.000ns 5.622ns } { 0.000ns 0.985ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { CPR1 inst12 inst12~clkctrl MY_REGISTER:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.191 ns" { CPR1 {} CPR1~combout {} inst12 {} inst12~clkctrl {} MY_REGISTER:inst1|inst6 {} } { 0.000ns 0.000ns 1.835ns 1.115ns 0.930ns } { 0.000ns 0.994ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.067 ns" { A1 MY_REGISTER:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.067 ns" { A1 {} A1~combout {} MY_REGISTER:inst1|inst6 {} } { 0.000ns 0.000ns 5.622ns } { 0.000ns 0.985ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 10:50:17 2019 " "Info: Processing ended: Sat Apr 13 10:50:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
