# task3

*COMPANY*: CODTECH IT SOLUTIONS

*NAME*: PENTAKOTA HEMA SREE

*INTERN ID*: CT04DF2769

*DOMAIN*: VLSI

*DURATION*: 4 WEEKS

*MENTOR*: NEELA SANTOSH

** In task3 I have written verilog code and test bench to design a 4-STAGE PIPELINED PROCESSOR with basic instructions like add,sub,and,load and I have used edaplayground for writing code and for the simulation of code and In edaplayground I have used simulator as Icarus verilog 12.0 and I have choosed run option as open EPWave after run for the simulation.**

*simulation*:

![Image](https://github.com/user-attachments/assets/5452b7b5-c46f-4f19-90df-23c9be9540f9)

