
---------- Begin Simulation Statistics ----------
final_tick                               1177995051894                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115974                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383700                       # Number of bytes of host memory used
host_op_rate                                   134474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20750.84                       # Real time elapsed on the host
host_tick_rate                               10156208                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2406550556                       # Number of instructions simulated
sim_ops                                    2790457348                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.210750                       # Number of seconds simulated
sim_ticks                                210749887638                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1594795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3189584                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     43.927523                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        34018315                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     77441915                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        63222                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     69791419                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2044949                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2045700                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          751                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        87470498                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         6527994                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         156208611                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        145819248                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        63098                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           86654216                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      28371743                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4494865                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1857756                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    406550555                       # Number of instructions committed
system.switch_cpus.commit.committedOps      473025058                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    505118921                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.936463                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.125130                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    381342326     75.50%     75.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     33363020      6.60%     82.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     26325384      5.21%     87.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      6485955      1.28%     88.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     16947194      3.36%     91.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      4906479      0.97%     92.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3379450      0.67%     93.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      3997370      0.79%     94.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     28371743      5.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    505118921                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      6508534                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         421457005                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              91913572                       # Number of loads committed
system.switch_cpus.commit.membars             4994275                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    293036692     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     18479448      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     91913572     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     69595346     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    473025058                       # Class of committed instruction
system.switch_cpus.commit.refs              161508918                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           7679225                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           406550555                       # Number of Instructions Simulated
system.switch_cpus.committedOps             473025058                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.243131                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.243131                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     409468020                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           130                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     33910090                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      475856349                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         24730203                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          52361493                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          67872                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           498                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      18766832                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            87470498                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          51072914                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             454207249                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          6215                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              410108187                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          135992                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.173073                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     51119171                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     42591258                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.811460                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    505394428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.943828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.263429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        410323620     81.19%     81.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         14580583      2.88%     84.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6346776      1.26%     85.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         11231111      2.22%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9817579      1.94%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          6240784      1.23%     90.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         12810306      2.53%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3647425      0.72%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         30396244      6.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    505394428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        94896                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         86754658                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.944781                       # Inst execution rate
system.switch_cpus.iew.exec_refs            165395195                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           69689197                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       115790484                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      92247565                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4510500                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          676                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     69793463                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    474882924                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      95705998                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        99726                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     477488149                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         163969                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5764741                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          67872                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6492648                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     18629400                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6806                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3594477                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       333977                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       198111                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6806                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1161                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        93735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         460834582                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             473794297                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.572475                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         263816195                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.937472                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              473823538                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        583931993                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       339000765                       # number of integer regfile writes
system.switch_cpus.ipc                       0.804421                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.804421                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     293660624     61.49%     61.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     18483651      3.87%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     95725675     20.04%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     69717926     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      477587879                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8974450                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018791                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1021151     11.38%     11.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         998890     11.13%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2789265     31.08%     53.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4165144     46.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      475287455                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1447495482                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    466113909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    469057478                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          470372423                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         477587879                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4510501                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1857755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1263                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        15636                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1726804                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    505394428                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.944980                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.773466                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    346857450     68.63%     68.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     49077477      9.71%     78.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     30911086      6.12%     84.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20326122      4.02%     88.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18245397      3.61%     92.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     19550610      3.87%     95.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11882158      2.35%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4670746      0.92%     99.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3873382      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    505394428                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.944979                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       11274874                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     22050413                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      7680388                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      7689997                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      5982855                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4385688                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     92247565                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     69793463                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       502913826                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       17979432                       # number of misc regfile writes
system.switch_cpus.numCycles                505395414                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       134005964                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     495437125                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       97104104                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         32531022                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      110055347                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        641077                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     762422375                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      475294013                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    497893370                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          62984134                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        6972677                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          67872                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     147448355                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2456096                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    582034173                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    128357073                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5525004                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         109303937                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4510503                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      5123442                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            951629901                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           950041310                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          5120348                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2560041                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1604253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1256391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3208506                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1256392                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1594789                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       369243                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1225545                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1594789                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2464561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2319819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4784380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4784380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    128944000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    122452992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    251396992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               251396992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1594796                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1594796    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1594796                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3903697039                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3733433419                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15053868676                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1177995051894                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1604246                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       738479                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2746853                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               7                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            37                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1604209                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4812648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4812759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    252601856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              252611328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1881116                       # Total snoops (count)
system.tol2bus.snoopTraffic                  47263104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3485369                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.360479                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480140                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2228969     63.95%     63.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1256399     36.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3485369                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1953894366                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3344790360                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             77145                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    105152640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         105154816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     23789184                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       23789184                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       821505                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             821522                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       185853                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            185853                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        10325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    498945177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            498955502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        10325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     112878751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           112878751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     112878751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        10325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    498945177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           611834253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    371706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1643010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000142683602                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        21223                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        21223                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2637093                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            350866                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     821522                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    185853                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1643044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  371706                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            69960                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            84222                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            71186                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           111256                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           124948                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           181468                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           181454                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           124834                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            77100                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           117044                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          132712                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           86822                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           60490                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           58574                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           96590                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           64384                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1952                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            25404                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            62429                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            62438                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            63380                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            37012                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            56608                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           62464                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.27                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.32                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 41067985405                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                8215220000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            71875060405                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24995.06                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43745.06                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1022603                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 335945                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.24                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.38                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1643044                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              371706                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 724314                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 724348                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  97197                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  97164                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 14064                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 15213                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 21065                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 21167                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 21244                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 21227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 21223                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 21386                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 21564                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 21434                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 21281                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 21650                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 21636                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 21302                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 21306                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 21238                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 21226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 21226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1237                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       656169                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   196.504888                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   160.434786                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   188.915387                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         3324      0.51%      0.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       523901     79.84%     80.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        59712      9.10%     89.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        28352      4.32%     93.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         6569      1.00%     94.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         4736      0.72%     95.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         4125      0.63%     96.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         4741      0.72%     96.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        20709      3.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       656169                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        21223                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     77.417613                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    74.273155                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.879262                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          118      0.56%      0.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         1344      6.33%      6.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         1860      8.76%     15.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         2439     11.49%     27.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3599     16.96%     44.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3875     18.26%     62.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         2085      9.82%     72.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         1840      8.67%     80.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          950      4.48%     85.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1085      5.11%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          264      1.24%     91.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          641      3.02%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          881      4.15%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          125      0.59%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          113      0.53%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        21223                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        21223                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.513405                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.479368                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.088747                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6085     28.67%     28.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             991      4.67%     33.34% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           12258     57.76%     91.10% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1006      4.74%     95.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             822      3.87%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              60      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        21223                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             105154816                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               23787968                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              105154816                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            23789184                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      498.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      112.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   498.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   112.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.78                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.90                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 210749556957                       # Total gap between requests
system.mem_ctrls0.avgGap                    209206.66                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    105152640                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     23787968                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 10325.035160814237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 498945177.046158850193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 112872980.700516521931                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1643010                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       371706                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1348032                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  71873712373                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4947283035047                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     39648.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43745.15                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  13309666.87                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   67.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2067986760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1099138260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4953132240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         621555840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    16635846240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     81572782650                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     12234990720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      119185432710                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       565.530231                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  31060201746                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   7037160000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 172652525892                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2617159860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1391023095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6778201920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1318650300                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    16635846240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     91985482800                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      3466456800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      124192821015                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       589.290094                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   8221715355                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   7037160000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 195491012283                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     98976640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          98979072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     23473920                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       23473920                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       773255                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             773274                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       183390                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            183390                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        11540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    469640298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            469651838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        11540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           11540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     111382835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           111382835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     111382835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        11540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    469640298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           581034673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    366780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1546510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000102653694                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        20765                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        20765                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2505136                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            346657                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     773274                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    183390                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1546548                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  366780                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            70232                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            65438                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            69272                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           100500                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           110300                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           188330                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           160000                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           112136                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            61500                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           140522                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          114174                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           77062                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           66362                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           70246                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           77056                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           63418                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            24400                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            62438                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            62419                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            62386                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            36038                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            57584                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           61488                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.40                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 36742336613                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                7732740000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            65740111613                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23757.64                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42507.64                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  965730                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 331204                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.44                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.30                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1546548                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              366780                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 689292                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 689303                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  83976                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  83966                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 14714                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 15706                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 20211                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 20779                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 20760                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 20777                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 20800                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 20826                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 20957                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 20972                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 20899                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 21239                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 21296                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 21112                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 21212                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 21076                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 20956                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 20889                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1577                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       616353                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   198.666517                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   160.522809                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   195.587182                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         2123      0.34%      0.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       499326     81.01%     81.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        47332      7.68%     89.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        24333      3.95%     92.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         7749      1.26%     94.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         5760      0.93%     95.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         4655      0.76%     95.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         3568      0.58%     96.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        21507      3.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       616353                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        20765                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     74.475512                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    71.759969                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    20.710298                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          210      1.01%      1.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47          784      3.78%      4.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         2196     10.58%     15.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         4332     20.86%     36.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2949     14.20%     50.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         3168     15.26%     65.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         2134     10.28%     75.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          915      4.41%     80.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         1784      8.59%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          909      4.38%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          814      3.92%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          225      1.08%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          236      1.14%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          109      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        20765                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        20765                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.662076                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.628840                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.079613                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            4814     23.18%     23.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             930      4.48%     27.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           12866     61.96%     89.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             806      3.88%     93.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1312      6.32%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              37      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        20765                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              98979072                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               23472192                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               98979072                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            23473920                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      469.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      111.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   469.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   111.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.54                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.67                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 210749756700                       # Total gap between requests
system.mem_ctrls1.avgGap                    220296.53                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     98976640                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     23472192                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 11539.745179733560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 469640297.839730203152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 111374635.892179533839                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1546510                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       366780                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1616408                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  65738495205                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4973241938122                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     42537.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42507.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  13559196.08                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2017314180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1072201350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4786227600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         621555840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    16635846240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     80580912540                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     13070340960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      118784398710                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       563.627341                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  33256302387                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   7037160000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 170456425251                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2383546200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1266858285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         6256125120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1292894820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    16635846240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     91129762320                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      4187088960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      123152121945                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       584.352017                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  10098504404                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   7037160000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 193614223234                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         9456                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9457                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         9456                       # number of overall hits
system.l2.overall_hits::total                    9457                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1594760                       # number of demand (read+write) misses
system.l2.demand_misses::total                1594796                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           36                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1594760                       # number of overall misses
system.l2.overall_misses::total               1594796                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3381453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 151776506646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     151779888099                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3381453                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 151776506646                       # number of overall miss cycles
system.l2.overall_miss_latency::total    151779888099                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1604216                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1604253                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1604216                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1604253                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.994106                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994105                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.994106                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994105                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93929.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95172.004970                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95171.976917                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93929.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95172.004970                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95171.976917                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              369243                       # number of writebacks
system.l2.writebacks::total                    369243                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1594760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1594796                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1594760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1594796                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3074028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 138146135360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 138149209388                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3074028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 138146135360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 138149209388                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.994106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994105                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.994106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994105                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85389.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86625.031578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86625.003692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85389.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86625.031578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86625.003692                       # average overall mshr miss latency
system.l2.replacements                        1881116                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       369236                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           369236                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       369236                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       369236                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           37                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               37                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           37                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           37                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       970064                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        970064                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       511242                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        511242                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73034.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73034.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       451593                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       451593                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64513.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64513.285714                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3381453                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3381453                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93929.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93929.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3074028                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3074028                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85389.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85389.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9456                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9456                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1594753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1594753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 151775995404                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 151775995404                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1604209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1604209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.994106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.994106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95172.102140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95172.102140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1594753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1594753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 138145683767                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 138145683767                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.994106                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.994106                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86625.128636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86625.128636                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     2238725                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1881372                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.189943                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.888093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.012112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.004364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   222.095431                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.132375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.867560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  53217084                       # Number of tag accesses
system.l2.tags.data_accesses                 53217084                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967245164256                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   210749887638                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     51072861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2053172506                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099645                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     51072861                       # number of overall hits
system.cpu.icache.overall_hits::total      2053172506                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          835                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            888                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          835                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.cpu.icache.overall_misses::total           888                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4699173                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4699173                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4699173                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4699173                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     51072914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2053173394                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     51072914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2053173394                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88663.641509                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5291.861486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88663.641509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5291.861486                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3438165                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3438165                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3438165                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3438165                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92923.378378                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92923.378378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92923.378378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92923.378378                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     51072861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2053172506                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          835                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           53                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           888                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4699173                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4699173                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     51072914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2053173394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88663.641509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5291.861486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3438165                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3438165                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92923.378378                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92923.378378                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.962591                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2053173378                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2354556.626147                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   617.661680                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     6.300911                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.010098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       80073763238                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      80073763238                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715498899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    128694102                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        844193001                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715498899                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    128694102                       # number of overall hits
system.cpu.dcache.overall_hits::total       844193001                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9764364                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6482678                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16247042                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9764364                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6482678                       # number of overall misses
system.cpu.dcache.overall_misses::total      16247042                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 596843037339                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 596843037339                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 596843037339                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 596843037339                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725263263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    135176780                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    860440043                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725263263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    135176780                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    860440043                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013463                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.047957                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018882                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013463                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.047957                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018882                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92067.358172                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36735.489287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 92067.358172                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36735.489287                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1905                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    95.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5294282                       # number of writebacks
system.cpu.dcache.writebacks::total           5294282                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4878469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4878469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4878469                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4878469                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1604209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1604209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1604209                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1604209                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 153875154639                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 153875154639                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 153875154639                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 153875154639                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011867                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001864                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011867                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001864                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 95919.643038                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95919.643038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 95919.643038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95919.643038                       # average overall mshr miss latency
system.cpu.dcache.replacements               11368398                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397511422                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     63593628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461105050                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220763                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6482664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12703427                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 596841979827                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 596841979827                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403732185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     70076292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    473808477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.092509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026811                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92067.393872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46982.753538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4878462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4878462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1604202                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1604202                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 153874634640                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 153874634640                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 95919.737440                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95919.737440                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317987477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     65100474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      383087951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3543615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1057512                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1057512                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321531078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     65100488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    386631566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 75536.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     0.298427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       519999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       519999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 74285.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74285.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18840959                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4494859                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     23335818                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           87                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1630053                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1630053                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18841033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4494872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     23335905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 125388.692308                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 18736.241379                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1021233                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1021233                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 145890.428571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 145890.428571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18841033                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4494858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     23335891                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18841033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4494858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     23335891                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1177995051894                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998834                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           902233364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11368654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.361494                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   220.040855                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    35.957979                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.859535                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.140461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       29038947502                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      29038947502                       # Number of data accesses

---------- End Simulation Statistics   ----------
