{
  "Top": "gauss",
  "RtlTop": "gauss",
  "RtlPrefix": "",
  "RtlSubPrefix": "gauss_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "A_we0",
          "name": "A_we0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "A_d0",
          "name": "A_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_address1",
          "name": "A_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce1",
          "name": "A_ce1",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "A_q1",
          "name": "A_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "B_address0",
          "name": "B_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_ce0",
          "name": "B_ce0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "B_we0",
          "name": "B_we0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "B_d0",
          "name": "B_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_q0",
          "name": "B_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "X": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "X_address0",
          "name": "X_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_ce0",
          "name": "X_ce0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "X_we0",
          "name": "X_we0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "X_d0",
          "name": "X_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_q0",
          "name": "X_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top gauss -name gauss"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "gauss"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.35",
    "Uncertainty": "0.9045",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "1178"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.350 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "gauss",
    "Version": "1.0",
    "DisplayName": "Gauss",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_gauss_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/gauss.cpp"],
    "Vhdl": [
      "impl\/vhdl\/gauss_fdiv_32ns_32ns_32_12_no_dsp_1.vhd",
      "impl\/vhdl\/gauss_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/gauss_fsub_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/gauss.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/gauss_fdiv_32ns_32ns_32_12_no_dsp_1.v",
      "impl\/verilog\/gauss_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/gauss_fsub_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/gauss.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/gauss_ap_fdiv_10_no_dsp_32_ip.tcl",
      "impl\/misc\/gauss_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/gauss_ap_fsub_5_full_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/gauss.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/KDevelop\/gaussian-acceleration\/gauss.prj\/solution1\/.debug\/gauss.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "gauss_ap_fdiv_10_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gauss_ap_fdiv_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "gauss_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gauss_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "gauss_ap_fsub_5_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gauss_ap_fsub_5_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"A_address1": "DATA"},
      "ports": ["A_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"A_d0": "DATA"},
      "ports": ["A_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_q1": "DATA"},
      "ports": ["A_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "B_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"B_address0": "DATA"},
      "ports": ["B_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"B_d0": "DATA"},
      "ports": ["B_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"B_q0": "DATA"},
      "ports": ["B_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "X_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"X_address0": "DATA"},
      "ports": ["X_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X"
        }]
    },
    "X_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"X_d0": "DATA"},
      "ports": ["X_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X"
        }]
    },
    "X_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_q0": "DATA"},
      "ports": ["X_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "8"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_we0": {
      "dir": "out",
      "width": "1"
    },
    "A_d0": {
      "dir": "out",
      "width": "32"
    },
    "A_q0": {
      "dir": "in",
      "width": "32"
    },
    "A_address1": {
      "dir": "out",
      "width": "8"
    },
    "A_ce1": {
      "dir": "out",
      "width": "1"
    },
    "A_q1": {
      "dir": "in",
      "width": "32"
    },
    "B_address0": {
      "dir": "out",
      "width": "4"
    },
    "B_ce0": {
      "dir": "out",
      "width": "1"
    },
    "B_we0": {
      "dir": "out",
      "width": "1"
    },
    "B_d0": {
      "dir": "out",
      "width": "32"
    },
    "B_q0": {
      "dir": "in",
      "width": "32"
    },
    "X_address0": {
      "dir": "out",
      "width": "4"
    },
    "X_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X_we0": {
      "dir": "out",
      "width": "1"
    },
    "X_d0": {
      "dir": "out",
      "width": "32"
    },
    "X_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "gauss"},
    "Info": {"gauss": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"gauss": {
        "Latency": {
          "LatencyBest": "1178",
          "LatencyAvg": "",
          "LatencyWorst": "53198",
          "PipelineIIMin": "1179",
          "PipelineIIMax": "53199",
          "PipelineII": "1179 ~ 53199",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.35",
          "Uncertainty": "0.90",
          "Estimate": "2.342"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "15",
            "LatencyMin": "840",
            "LatencyMax": "49980",
            "Latency": "840 ~ 49980",
            "PipelineII": "",
            "PipelineDepthMin": "56",
            "PipelineDepthMax": "3332",
            "PipelineDepth": "56 ~ 3332",
            "Loops": [{
                "Name": "VITIS_LOOP_15_2",
                "TripCount": "",
                "LatencyMin": "54",
                "LatencyMax": "3330",
                "Latency": "54 ~ 3330",
                "PipelineII": "",
                "PipelineDepthMin": "54",
                "PipelineDepthMax": "222",
                "PipelineDepth": "54 ~ 222",
                "Loops": [{
                    "Name": "VITIS_LOOP_18_3",
                    "TripCount": "",
                    "LatencyMin": "25",
                    "LatencyMax": "193",
                    "Latency": "25 ~ 193",
                    "PipelineII": "12",
                    "PipelineDepth": "14"
                  }]
              }]
          },
          {
            "Name": "VITIS_LOOP_30_4",
            "TripCount": "16",
            "LatencyMin": "336",
            "LatencyMax": "3216",
            "Latency": "336 ~ 3216",
            "PipelineII": "",
            "PipelineDepthMin": "21",
            "PipelineDepthMax": "201",
            "PipelineDepth": "21 ~ 201",
            "Loops": [{
                "Name": "VITIS_LOOP_33_5",
                "TripCount": "",
                "LatencyMin": "3",
                "LatencyMax": "183",
                "Latency": "3 ~ 183",
                "PipelineII": "12",
                "PipelineDepth": "14"
              }]
          }
        ],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1385",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1402",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-11-08 11:16:42 -0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
