// Seed: 767238395
module module_0 (
    output logic id_0,
    output logic id_1
);
  assign (strong1, highz0) id_0 = id_3;
  wire id_4 = id_4;
  assign module_1.id_3 = 0;
  always id_1 <= id_3;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    output logic id_2,
    input  logic id_3,
    output logic id_4,
    input  tri   id_5
);
  assign id_4 = id_3;
  wire id_7, id_8, id_9;
  always id_2 = id_3;
  wire id_10;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  tri1 id_11 = -1;
  always_latch id_4 <= 1;
endmodule
