*****************************************************************

  Device    [devD]

  Author    [liujiao]

  Abstract  [D Part of CLMA]

  Revision History:

********************************************************************************/
gate
device devD : device CLMA
{
    parameter
    (
        config string CP_GRS_EN         = "TRUE",  
        config bit CP_INITD[31:0] = 32'hffff_ffff,
        config string CP_MODED    = "LUT5",               // "LUT5" "ROM" "WMUX" "ARITH" "LATCH"
        
        config string CP_Y3MUX_SEL = "FX",                //"FX":F3 "CYX":CYD "MF":L8
        config string CP_Q3MUX_SEL = "YX",                //"YX":Y3 "MX":M3 "SRQ":QP1      
        config string CP_CEMUX_SEL = "LOCAL",             //"LOCAL":CE; "CHAIN":CEIN 
        config string CP_RSMUX_SEL = "LOCAL",             //"LOCAL":RS; "CHAIN":RSIN
        config string CP_CLK_POL   = "FALSE",             //1'b0: "CLK"; 1'b1: "Invert CLK" - CLMA Global
        config string CP_LCE_POL   = "FALSE",             //1'b0: "CE"; 1'b1: "Invert CE" - CLMA Global
        config string CP_LRS_POL   = "FALSE",             //1'b0: "RS"; 1'b1: "Invert RS" - CLMA Global
        config string CP_LCE_EN    = "FALSE",             //1'b0: "Disable"; 1'b1: "Enable"
        config string CP_LRS_EN    = "FALSE",             //1'b0: "Disable"; 1'b1: "Enable"
        config string CP_RS_MODE   = "ASYNC",             //"SYNC" "ASYNC" - CLMA Global
        config string CP_FF3_RS    = "SET"                //"RESET" "SET"
    );
    
    port
    (       
               input    D0, D1, D2, D3, D4, DD,
               output   Y3, Q3,  
               input    M3,
               input    RS, CE, CLK,
        logic  input    FGD_CIN,
               output   COUT,
               input    RSCI,
               output   RSCO,
               input    CECI,
               output   CECO
    );
}; // end of device devD


/*******************************************************************************

  Device    [devD]

  Author    [liujiao]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devD
{
    // Wires for input ports
    wire ntD0, ntD1, ntD2, ntD3, ntD4, ntDD; 

    wire ntM3;

    wire ntRS, ntCE, ntCLK;
    wire ntRSCI;
    wire ntCECI;

    // Wires connecting to output ports
    wire ntY3,ntQ3;
    wire ntRSCO;
    wire ntCECO;

    // Internal wires
    wire ntL5D;    
    wire ntCYC;

    wire ntL8;
    wire ntCOUT;
    wire ntQP1;
    wire ntQD3;
    wire ntCLKR;
    wire ntRS_P;
    wire ntCE_P;
    //
    // Connection to ports
    //
 
    ntD0      <= D0;
    ntD1      <= D1;
    ntD2      <= D2;
    ntD3      <= D3;
    ntD4      <= D4;
    ntDD      <= DD;

    ntM3      <= M3;

    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;
    ntCYC     <= FGD_CIN;

    ntRSCI    <= RSCI;
    ntCECI    <= CECI;

    Y3        <= ntY3;
    Q3        <= ntQ3;
      
    COUT      <= ntCOUT;

    RSCO     <= ntRSCO;
    CECO     <= ntCECO;
    
    //
    // Instances. FGA section
    //

    device FYC FYD 
        parameter map
        (
            CP_INIT => CP_INITD,
            CP_MODE => CP_MODED
        )
        port map 
        (
            A0  => ntD0,
            A1  => ntD1,
            A2  => ntD2,
            A3  => ntD3,
            A4  => ntD4,
            AD  => ntDD,
            CIN => ntCYC,
            COUT => ntCOUT,
            L5   => ntL5D 
        );

    device YMUX Y3MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y3MUX_SEL
        )
        port map
        (
            MF  => ntL8,
            FX  => ntL5D,
            CYX  => ntCOUT,
            Y   => ntY3
        );
    
    device QMUX Q3MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Q3MUX_SEL
        )    
        port map
        (
            YX  => ntY3,
            SRQ  => ntQP1,
            MX  => ntM3,
            Q   => ntQD3
        );
    
    device FF FF3
        parameter map
        (
            CP_GRS_EN  => CP_GRS_EN,
            CP_RS_MODE => CP_RS_MODE,
            CP_FF_RS   => CP_FF3_RS
        )
        port map
        (
            D  => ntQD3,
            RS => ntRSCO,
            CE => ntCECO,
            CLK => ntCLKR,
            Q  => ntQ3
        );                

    device MUX2_P RSMUX
        parameter map
        (
            SEL  => CP_RSMUX_SEL
        )     
        port map
        (
            DI1  => ntRSCI,
            DI0  => ntRS_P,
            DOUT => ntRSCO
        );

    device MUX2_P CEMUX
        parameter map
        (
            SEL  => CP_CEMUX_SEL
        )     
        port map
        (
            DI1  => ntCECI,
            DI0  => ntCE_P,
            DOUT   => ntCECO
        );

    device LRS_POLMUX LRSPOLMUX
        parameter map
        (
            CP_LRS_EN   => CP_LRS_EN,
            CP_LRS_POL  => CP_LRS_POL
        )     
        port map
        (
            IN  => ntRS,
            Y   => ntRS_P
        );

    device LCE_POLMUX LCEPOLMUX
        parameter map
        (
            CP_LCE_EN   => CP_LCE_EN,
            CP_LCE_POL  => CP_LCE_POL
        )     
        port map
        (
            IN  => ntCE,
            Y   => ntCE_P
        );

    device CLK_POLMUX CLKPOLMUX
        parameter map
        (
            CP_CLK_POL  => CP_CLK_POL
        )      
        port map
        (
            IN  => ntCLK,
            Y   => ntCLKR
        );
}; // end of structure netlist of devD
