Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "system.ngc"
Target Device                      : xc6slx4-2tqg144

---- Source Options
Top Module Name                    : system
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : AREA
Optimization Effort                : 2
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" into library wor
Parsing module <system>.
WARNING:HDLCompiler:751 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 353: Redeclaration of ansi port sda is not allowed
WARNING:HDLCompiler:751 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 354: Redeclaration of ansi port scl is not allowed
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/lac.v" into library wor
Parsing module <lac>.
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/lac.v" Line 23. parameter declaration becomes local in lac with formal parameter declaration lis
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/lac.v" Line 24. parameter declaration becomes local in lac with formal parameter declaration lis
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/lac.v" Line 25. parameter declaration becomes local in lac with formal parameter declaration lis
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/lac.v" Line 86. parameter declaration becomes local in lac with formal parameter declaration lis
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/lac.v" Line 87. parameter declaration becomes local in lac with formal parameter declaration lis
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/lac.v" Line 88. parameter declaration becomes local in lac with formal parameter declaration lis
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/lac.v" Line 89. parameter declaration becomes local in lac with formal parameter declaration lis
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/lac.v" Line 90. parameter declaration becomes local in lac with formal parameter declaration lis
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/lac.v" Line 91. parameter declaration becomes local in lac with formal parameter declaration lis
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/lac.v" Line 92. parameter declaration becomes local in lac with formal parameter declaration lis
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/uart.v" into library wor
Parsing module <uart>.
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/uart.v" Line 24. parameter declaration becomes local in uart with formal parameter declaration lis
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/dp_ram.v" into library wor
Parsing module <dp_ram>.
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/dp_ram.v" Line 20. parameter declaration becomes local in dp_ram with formal parameter declaration lis
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_cpu.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 24
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system_conf.v" included at line 28
Parsing module <lm32_cpu>.
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_functions.v" included at line 423
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_instruction_unit.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 24
Parsing module <lm32_instruction_unit>.
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_functions.v" included at line 291
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_decoder.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 24
Parsing module <lm32_decoder>.
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_functions.v" included at line 298
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_simtrace.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 10
Parsing module <lm32_simtrace>.
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_functions.v" included at line 63
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_load_store_unit.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 24
Parsing module <lm32_load_store_unit>.
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_functions.v" included at line 208
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_adder.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 24
Parsing module <lm32_adder>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_addsub.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 23
Parsing module <lm32_addsub>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_logic_op.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 24
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_shifter.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 24
Parsing module <lm32_shifter>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_multiplier.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 24
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_mc_arithmetic.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 24
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_interrupt.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system_conf.v" included at line 24
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 25
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_ram.v" into library wor
Parsing verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_include.v" included at line 23
Parsing module <lm32_ram>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_bram/wb_bram.v" into library wor
Parsing module <wb_bram>.
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_bram/wb_bram.v" Line 28. parameter declaration becomes local in wb_bram with formal parameter declaration lis
INFO:HDLCompiler:693 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_bram/wb_bram.v" Line 29. parameter declaration becomes local in wb_bram with formal parameter declaration lis
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_uart/wb_uart.v" into library wor
Parsing module <wb_uart>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_timer/wb_timer.v" into library wor
Parsing module <wb_timer>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_conbus/conbus.v" into library wor
Parsing module <conbus>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_conbus/conbus_arb.v" into library wor
Parsing module <conbus_arb>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_i2c/i2c_master_wb.v" into library wor
Parsing module <i2c_master_wb>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_i2c/i2c_master.v" into library wor
Parsing module <i2c>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_fuente/wb_fuente.v" into library wor
Parsing module <wb_fuente>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_fuente/ROM_fuente.v" into library wor
Parsing module <ROM_fuente>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 142: Port m0_cti_i is not connected to this instance

Elaborating module <system>.

Elaborating module <conbus(s_addr_w=3,s0_addr=3'b0,s1_addr=3'b01,s2_addr=3'b010,s3_addr=3'b011,s4_addr=3'b100)>.

Elaborating module <conbus_arb>.
WARNING:HDLCompiler:189 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_conbus/conbus.v" Line 255: Size mismatch in connection of port <req>. Formal port size is 7-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_conbus/conbus.v" Line 256: Size mismatch in connection of port <gnt>. Formal port size is 7-bit while actual signal size is 6-bit.

Elaborating module <lm32_cpu>.

Elaborating module <lm32_instruction_unit(associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.
"/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_instruction_unit.v" Line 699. $display Instruction bus error. Address: 
WARNING:HDLCompiler:1127 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_cpu.v" Line 461: Assignment to pc_x ignored, since the identifier is never used

Elaborating module <lm32_simtrace>.
WARNING:HDLCompiler:1499 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_simtrace.v" Line 20: Empty module <lm32_simtrace> remains a black box.

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:413 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_decoder.v" Line 559: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:1127 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_cpu.v" Line 1138: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 258: Assignment to lm32i_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 259: Assignment to lm32i_lock ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 260: Assignment to lm32i_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 272: Assignment to lm32d_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 273: Assignment to lm32d_lock ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 274: Assignment to lm32d_bte ignored, since the identifier is never used

Elaborating module <wb_bram(adr_width=14,mem_file_name0="../firmware/display/image0.ram",mem_file_name1="../firmware/display/image1.ram",mem_file_name2="../firmware/display/image2.ram",mem_file_name3="../firmware/display/image3.ram")>.
Reading initialization file \"../firmware/display/image0.ram\".
Reading initialization file \"../firmware/display/image1.ram\".
Reading initialization file \"../firmware/display/image2.ram\".
Reading initialization file \"../firmware/display/image3.ram\".

Elaborating module <wb_uart(clk_freq=50000000,baud=57600)>.

Elaborating module <uart(freq_hz=50000000,baud=57600)>.
WARNING:HDLCompiler:413 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/uart.v" Line 39: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/uart.v" Line 88: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/uart.v" Line 91: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/uart.v" Line 135: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/uart.v" Line 138: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <wb_timer(clk_freq=50000000)>.

Elaborating module <i2c_master_wb>.

Elaborating module <i2c>.
WARNING:HDLCompiler:1127 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_i2c/i2c_master.v" Line 44: Assignment to address ignored, since the identifier is never used

Elaborating module <wb_fuente>.

Elaborating module <ROM_fuente>.
Reading initialization file \"../fuente_6x8.list\".
WARNING:HDLCompiler:1670 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_fuente/ROM_fuente.v" Line 20: Signal <rom> in initial block is partially initialized.
WARNING:HDLCompiler:413 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 432: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:634 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 114: Net <lm32i_rty> does not have a driver.
WARNING:HDLCompiler:634 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 115: Net <lm32d_rty> does not have a driver.
WARNING:HDLCompiler:634 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 117: Net <lm32i_err> does not have a driver.
WARNING:HDLCompiler:634 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 118: Net <lm32d_err> does not have a driver.
WARNING:HDLCompiler:552 - "/media/leoperez/Datos/College/2017 I/Electr  nica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" Line 151: Input port m0_cti_i[2] is not connected on this instance
WARNING:Xst:2972 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_cpu.v" line 483. All outputs of instance <simtrace> of block <lm32_simtrace> are unconnected in block <lm32_cpu>. Underlying logic will be removed

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v"
        bootram_file0 = "../firmware/display/image0.ram"
        bootram_file1 = "../firmware/display/image1.ram"
        bootram_file2 = "../firmware/display/image2.ram"
        bootram_file3 = "../firmware/display/image3.ram"
        clk_freq = 50000000
        uart_baud_rate = 57600
WARNING:Xst:2898 - Port 'm0_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm1_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm2_dat_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm2_adr_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm2_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm2_sel_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm3_dat_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm3_adr_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm3_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm3_sel_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm4_dat_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm4_adr_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm4_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm4_sel_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm5_dat_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm5_adr_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm5_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm5_sel_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 's5_dat_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm2_we_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm2_cyc_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm2_stb_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm3_we_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm3_cyc_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm3_stb_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm4_we_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm4_cyc_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm4_stb_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm5_we_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm5_cyc_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm5_stb_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 's5_ack_i', unconnected in block instance 'conbus0', is tied to GND.
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <m2_dat_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <m3_dat_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <m4_dat_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <m5_dat_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <s0_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <s1_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <s2_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <s3_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <s4_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <s5_dat_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <s5_adr_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <s5_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <s5_sel_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <m2_ack_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <m3_ack_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <m4_ack_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <m5_ack_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <s5_we_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <s5_cyc_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 151: Output port <s5_stb_o> of the instance <conbus0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 245: Output port <I_CTI_O> of the instance <lm0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 245: Output port <I_BTE_O> of the instance <lm0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 245: Output port <D_CTI_O> of the instance <lm0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 245: Output port <D_BTE_O> of the instance <lm0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 245: Output port <I_LOCK_O> of the instance <lm0> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/system.v" line 245: Output port <D_LOCK_O> of the instance <lm0> is unconnected or connected to loadless signal
WARNING:Xst:653 - Signal <lm32i_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lm32d_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lm32i_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lm32d_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 25-bit register for signal <counter>.
    Found 25-bit adder for signal <counter[24]_GND_1_o_add_2_OUT> created at line 432.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <system> synthesized.

Synthesizing Unit <conbus>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_conbus/conbus.v"
        s_addr_w = 3
        s0_addr = 3'b000
        s1_addr = 3'b001
        s2_addr = 3'b010
        s3_addr = 3'b011
        s4_addr = 3'b100
        s5_addr = 4'b0101
    Summary:
	no macro.
Unit <conbus> synthesized.

Synthesizing Unit <conbus_arb>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_conbus/conbus_arb.v"
        grant0 = 7'b0000001
        grant1 = 7'b0000010
        grant2 = 7'b0000100
        grant3 = 7'b0001000
        grant4 = 7'b0010000
        grant5 = 7'b0100000
        grant6 = 7'b1000000
    Found 7-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 56                                             |
    | Inputs             | 8                                              |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000001                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <conbus_arb> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_cpu.v"
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 512
        icache_bytes_per_line = 16
        icache_base_address = 0
        icache_limit = 0
        dcache_associativity = 1
        dcache_sets = 512
        dcache_bytes_per_line = 16
        dcache_base_address = 0
        dcache_limit = 0
        watchpoints = 4'b0000
        breakpoints = 4'b0000
        interrupts = 32
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_cpu.v" line 436: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal
INFO:Xst:3210 - "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_cpu.v" line 495: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 32-bit register for signal <operand_m>.
    Found 32-bit register for signal <operand_w>.
    Found 30-bit register for signal <branch_target_x>.
    Found 30-bit register for signal <branch_target_m>.
    Found 5-bit register for signal <write_idx_x>.
    Found 5-bit register for signal <write_idx_m>.
    Found 5-bit register for signal <write_idx_w>.
    Found 3-bit register for signal <csr_x>.
    Found 3-bit register for signal <condition_x>.
    Found 2-bit register for signal <size_x>.
    Found 4-bit register for signal <logic_op_x>.
    Found 24-bit register for signal <eba>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_shift_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <system_call_exception>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <instruction_bus_error_exception>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit adder for signal <pc_d[31]_branch_offset_d[31]_add_160_OUT> created at line 1228.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 785.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 812.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 729
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 730
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 731
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 732
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 733
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 734
    Found 32-bit comparator equal for signal <cmp_zero> created at line 806
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_45_o> created at line 819
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 311 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_instruction_unit.v"
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <valid_f> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <kill_f> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 32-bit register for signal <i_adr_o>.
    Found 32-bit register for signal <wb_data_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 1-bit register for signal <bus_error_f>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit adder for signal <pc_f[31]_GND_5_o_add_1_OUT> created at line 397.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_decoder.v"
    Summary:
	inferred  19 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_load_store_unit.v"
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <load_store_address_x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <kill_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 32-bit register for signal <data_w>.
    Found 4-bit register for signal <d_sel_o>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 2-bit register for signal <size_m>.
    Found 2-bit register for signal <size_w>.
    Found 1-bit register for signal <d_stb_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 309.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_adder.v"
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_addsub.v"
    Found 33-bit subtractor for signal <GND_15_o_GND_15_o_sub_3_OUT> created at line 63.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 63.
    Found 33-bit adder for signal <n0025> created at line 62.
    Found 33-bit adder for signal <tmp_addResult> created at line 62.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_logic_op.v"
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 67.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_multiplier.v"
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0019> created at line 89.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_mc_arithmetic.v"
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 130.
    Found 6-bit subtractor for signal <cycles[5]_GND_19_o_sub_20_OUT> created at line 224.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lm32/lm32_interrupt.v"
        interrupts = 32
    Found 32-bit register for signal <im>.
    Found 32-bit register for signal <ip>.
    Found 1-bit register for signal <eie>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 97.
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <wb_bram>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_bram/wb_bram.v"
        mem_file_name0 = "../firmware/display/image0.ram"
        mem_file_name1 = "../firmware/display/image1.ram"
        mem_file_name2 = "../firmware/display/image2.ram"
        mem_file_name3 = "../firmware/display/image3.ram"
        adr_width = 14
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x8-bit single-port RAM <Mram_ram0> for signal <ram0>.
    Found 4096x8-bit single-port RAM <Mram_ram1> for signal <ram1>.
    Found 4096x8-bit single-port RAM <Mram_ram2> for signal <ram2>.
    Found 4096x8-bit single-port RAM <Mram_ram3> for signal <ram3>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <wb_dat_o>.
    Summary:
	inferred   4 RAM(s).
	inferred  33 D-type flip-flop(s).
Unit <wb_bram> synthesized.

Synthesizing Unit <wb_uart>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_uart/wb_uart.v"
        clk_freq = 50000000
        baud = 57600
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_dat_o<7>>.
    Found 1-bit register for signal <wb_dat_o<6>>.
    Found 1-bit register for signal <wb_dat_o<5>>.
    Found 1-bit register for signal <wb_dat_o<4>>.
    Found 1-bit register for signal <wb_dat_o<3>>.
    Found 1-bit register for signal <wb_dat_o<2>>.
    Found 1-bit register for signal <wb_dat_o<1>>.
    Found 1-bit register for signal <wb_dat_o<0>>.
    Found 1-bit register for signal <tx_wr>.
    Found 1-bit register for signal <rx_ack>.
    Found 1-bit register for signal <ack>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<19><2:2>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<8><19:19>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<26><8:8>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<31><26:26>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<29><31:31>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<28><29:29>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<27><28:28>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<25><27:27>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<24><25:25>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<21><24:24>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<18><21:21>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<17><18:18>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<16><17:17>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<15><16:16>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<14><15:15>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<12><14:14>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<11><12:12>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<10><11:11>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<9><10:10>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<30><9:9>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<23><30:30>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<22><23:23>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<20><22:22>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<13><20:20>> (without init value) have a constant value of 0 in block <wb_uart>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wb_uart> synthesized.

Synthesizing Unit <uart>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/lac/uart.v"
        freq_hz = 50000000
        baud = 57600
    Found 1-bit register for signal <uart_rxd1>.
    Found 1-bit register for signal <uart_rxd2>.
    Found 1-bit register for signal <rx_busy>.
    Found 4-bit register for signal <rx_count16>.
    Found 4-bit register for signal <rx_bitcount>.
    Found 1-bit register for signal <rx_avail>.
    Found 1-bit register for signal <rx_error>.
    Found 8-bit register for signal <rx_data>.
    Found 8-bit register for signal <rxd_reg>.
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <uart_txd>.
    Found 8-bit register for signal <txd_reg>.
    Found 4-bit register for signal <tx_bitcount>.
    Found 4-bit register for signal <tx_count16>.
    Found 16-bit register for signal <enable16_counter>.
    Found 4-bit adder for signal <rx_count16[3]_GND_23_o_add_11_OUT> created at line 88.
    Found 4-bit adder for signal <rx_bitcount[3]_GND_23_o_add_13_OUT> created at line 91.
    Found 4-bit adder for signal <tx_count16[3]_GND_23_o_add_41_OUT> created at line 135.
    Found 4-bit adder for signal <tx_bitcount[3]_GND_23_o_add_43_OUT> created at line 138.
    Found 16-bit subtractor for signal <GND_23_o_GND_23_o_sub_3_OUT<15:0>> created at line 39.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart> synthesized.

Synthesizing Unit <wb_timer>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_timer/wb_timer.v"
        clk_freq = 50000000
WARNING:Xst:647 - Input <wb_adr_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <en0>.
    Found 1-bit register for signal <en1>.
    Found 1-bit register for signal <ar0>.
    Found 1-bit register for signal <ar1>.
    Found 1-bit register for signal <trig0>.
    Found 1-bit register for signal <trig1>.
    Found 32-bit register for signal <counter0>.
    Found 32-bit register for signal <counter1>.
    Found 32-bit register for signal <compare0>.
    Found 32-bit register for signal <compare1>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <irqen0>.
    Found 1-bit register for signal <irqen1>.
    Found 1-bit register for signal <ack>.
    Found 32-bit adder for signal <counter0[31]_GND_24_o_add_6_OUT> created at line 92.
    Found 32-bit adder for signal <counter1[31]_GND_24_o_add_9_OUT> created at line 98.
    Found 32-bit 7-to-1 multiplexer for signal <_n0180> created at line 109.
    Found 32-bit comparator equal for signal <match0> created at line 64
    Found 32-bit comparator equal for signal <match1> created at line 65
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 169 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <wb_timer> synthesized.

Synthesizing Unit <i2c_master_wb>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_i2c/i2c_master_wb.v"
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_dat_o<7>>.
    Found 1-bit register for signal <wb_dat_o<6>>.
    Found 1-bit register for signal <wb_dat_o<5>>.
    Found 1-bit register for signal <wb_dat_o<4>>.
    Found 1-bit register for signal <wb_dat_o<3>>.
    Found 1-bit register for signal <wb_dat_o<2>>.
    Found 1-bit register for signal <wb_dat_o<1>>.
    Found 1-bit register for signal <wb_dat_o<0>>.
    Found 1-bit register for signal <i2c_rw>.
    Found 1-bit register for signal <ack_wb>.
    Found 7-bit register for signal <s_address>.
    Found 8-bit register for signal <s_reg>.
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <start_reg>.
    Found 1-bit tristate buffer for signal <i2c_scl> created at line 158
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<24><3:3>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<23><24:24>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<22><23:23>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<21><22:22>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<20><21:21>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<19><20:20>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<17><19:19>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<16><17:17>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<15><16:16>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<14><15:15>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<13><14:14>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<12><13:13>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<8><12:12>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<27><8:8>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<31><27:27>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<30><31:31>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<28><30:30>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<25><28:28>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<10><25:25>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<9><10:10>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<26><9:9>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<18><26:26>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<11><18:18>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<29><11:11>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <i2c_master_wb> synthesized.

Synthesizing Unit <i2c>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_i2c/i2c_master.v"
    Found 1-bit register for signal <sdat>.
    Found 1-bit register for signal <clock_en>.
    Found 1-bit register for signal <finish>.
    Found 6-bit register for signal <stage>.
    Found 11-bit register for signal <sclk_divider>.
    Found 4-bit register for signal <acks>.
    Found 8-bit register for signal <data>.
    Found 8-bit register for signal <i2c_rx_data>.
    Found 1-bit register for signal <rep_start>.
    Found 1-bit register for signal <i2c_busy>.
    Found 6-bit adder for signal <stage[5]_GND_26_o_add_5_OUT> created at line 87.
    Found 11-bit adder for signal <sclk_divider[10]_GND_26_o_add_30_OUT> created at line 115.
    Found 1-bit tristate buffer for signal <i2c_sdat> created at line 35
    Found 11-bit comparator lessequal for signal <n0001> created at line 29
    Found 11-bit comparator lessequal for signal <n0004> created at line 30
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  50 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <i2c> synthesized.

Synthesizing Unit <wb_fuente>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_fuente/wb_fuente.v"
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_dat_o<7>>.
    Found 1-bit register for signal <wb_dat_o<6>>.
    Found 1-bit register for signal <wb_dat_o<5>>.
    Found 1-bit register for signal <wb_dat_o<4>>.
    Found 1-bit register for signal <wb_dat_o<3>>.
    Found 1-bit register for signal <wb_dat_o<2>>.
    Found 1-bit register for signal <wb_dat_o<1>>.
    Found 1-bit register for signal <wb_dat_o<0>>.
    Found 1-bit register for signal <rd>.
    Found 10-bit register for signal <addr_rd>.
    Found 1-bit register for signal <ack>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<26><0:0>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<21><26:26>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<13><21:21>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<8><13:13>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<31><8:8>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<29><31:31>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<20><29:29>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<18><20:20>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<9><18:18>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<22><9:9>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<24><22:22>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<14><24:24>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<12><14:14>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<25><12:12>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<11><25:25>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<16><11:11>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<23><16:16>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<27><23:23>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<30><27:27>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<28><30:30>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<19><28:28>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<17><19:19>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<15><17:17>> (without init value) have a constant value of 0 in block <wb_fuente>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<10><15:15>> (without init value) have a constant value of 0 in block <wb_fuente>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <wb_fuente> synthesized.

Synthesizing Unit <ROM_fuente>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electrónica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_fuente/ROM_fuente.v"
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'ROM_fuente', is tied to its initial value.
    Found 1024x8-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 8-bit register for signal <d_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROM_fuente> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 1024x8-bit single-port Read Only RAM                  : 1
 32x32-bit dual-port RAM                               : 2
 4096x8-bit single-port RAM                            : 4
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 18
 11-bit adder                                          : 1
 16-bit subtractor                                     : 1
 25-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder                                          : 2
 33-bit subtractor                                     : 3
 4-bit adder                                           : 4
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Registers                                            : 175
 1-bit register                                        : 107
 10-bit register                                       : 1
 11-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 3
 24-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 2
 30-bit register                                       : 7
 32-bit register                                       : 29
 4-bit register                                        : 8
 5-bit register                                        : 3
 6-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 8
# Comparators                                          : 12
 1-bit comparator equal                                : 1
 11-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 6
# Multiplexers                                         : 211
 1-bit 2-to-1 multiplexer                              : 108
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 46
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
WARNING:Xst:1710 - FF/Latch <bus_error_x> (without init value) has a constant value of 0 in block <lm0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <i_adr_o_14> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_15> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_16> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_17> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_18> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_19> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_20> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_21> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_22> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_23> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_24> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_25> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_26> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_27> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_28> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <d_adr_o_14> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_15> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_16> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_17> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_18> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_19> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_20> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_21> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_22> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_23> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_24> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_25> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_26> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_27> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_28> of sequential type is unconnected in block <load_store_unit>.

Synthesizing (advanced) Unit <i2c>.
The following registers are absorbed into counter <stage>: 1 register on signal <stage>.
Unit <i2c> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <system>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <system> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <enable16_counter>: 1 register on signal <enable16_counter>.
The following registers are absorbed into counter <rx_count16>: 1 register on signal <rx_count16>.
The following registers are absorbed into counter <rx_bitcount>: 1 register on signal <rx_bitcount>.
The following registers are absorbed into counter <tx_count16>: 1 register on signal <tx_count16>.
The following registers are absorbed into counter <tx_bitcount>: 1 register on signal <tx_bitcount>.
Unit <uart> synthesized (advanced).

Synthesizing (advanced) Unit <wb_bram>.
INFO:Xst:3226 - The RAM <Mram_ram1> will be implemented as a BLOCK RAM, absorbing the following register(s): <wb_dat_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wb_adr_i>      |          |
    |     diA            | connected to signal <wb_dat_i<15:8>> |          |
    |     doA            | connected to signal <wb_dat_o>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram0> will be implemented as a BLOCK RAM, absorbing the following register(s): <wb_dat_o_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wb_adr_i>      |          |
    |     diA            | connected to signal <wb_dat_i<7:0>> |          |
    |     doA            | connected to signal <wb_dat_o>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram2> will be implemented as a BLOCK RAM, absorbing the following register(s): <wb_dat_o_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wb_adr_i>      |          |
    |     diA            | connected to signal <wb_dat_i<23:16>> |          |
    |     doA            | connected to signal <wb_dat_o>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram3> will be implemented as a BLOCK RAM, absorbing the following register(s): <wb_dat_o_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wb_adr_i>      |          |
    |     diA            | connected to signal <wb_dat_i<31:24>> |          |
    |     doA            | connected to signal <wb_dat_o>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <wb_bram> synthesized (advanced).

Synthesizing (advanced) Unit <wb_fuente>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <addr_rd> prevents it from being combined with the RAM <rom0/Mram_rom> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr_rd>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <rom0/Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <rom0/d_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     enA            | connected to signal <rd_0>          | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr_rd>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <d_out>         |          |
    |     dorstA         | connected to signal <reset>         | high     |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <wb_fuente> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 1024x8-bit single-port block Read Only RAM            : 1
 32x32-bit dual-port distributed RAM                   : 2
 4096x8-bit single-port block RAM                      : 4
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 8
 11-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
# Counters                                             : 8
 16-bit down counter                                   : 1
 25-bit up counter                                     : 1
 4-bit up counter                                      : 4
 6-bit down counter                                    : 1
 6-bit up counter                                      : 1
# Registers                                            : 1364
 Flip-Flops                                            : 1364
# Comparators                                          : 12
 1-bit comparator equal                                : 1
 11-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 6
# Multiplexers                                         : 300
 1-bit 2-to-1 multiplexer                              : 203
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 43
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <conbus0/FSM_0> on signal <state[1:3]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 0000001 | 000
 0000010 | 001
 0000100 | 011
 0001000 | 010
 0010000 | 110
 0100000 | 111
 1000000 | 101
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm0/mc_arithmetic/FSM_1> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00193> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:1710 - FF/Latch <conbus_arb/state_FSM_FFd1> (without init value) has a constant value of 0 in block <conbus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conbus_arb/state_FSM_FFd2> (without init value) has a constant value of 0 in block <conbus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <system> ...

Optimizing unit <conbus> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_0> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_0> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_load_store_unit> ...
INFO:Xst:2261 - The FF/Latch <d_stb_o> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cyc_o> 

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...

Optimizing unit <wb_bram> ...

Optimizing unit <wb_uart> ...

Optimizing unit <uart> ...

Optimizing unit <wb_timer> ...

Optimizing unit <wb_fuente> ...
WARNING:Xst:1710 - FF/Latch <lm0/bus_error_x> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_14> of sequential type is unconnected in block <system>.
WARNING:Xst:1710 - FF/Latch <uart0/uart0/enable16_counter_14> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_13> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_15> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_11> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_10> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_12> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_8> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_7> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_9> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_6> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_10> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_10> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_11> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_11> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_12> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_12> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_13> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_13> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_14> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_14> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_20> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_20> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_15> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_15> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_21> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_21> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_16> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_16> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_22> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_22> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_17> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_17> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_23> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_23> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_18> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_18> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_24> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_24> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_19> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_19> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_30> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_30> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_25> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_25> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_31> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_31> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_26> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_26> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_27> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_27> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_28> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_28> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_29> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_0> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_1> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_2> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_3> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_4> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_5> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_6> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_7> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_7> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_8> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_8> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_9> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_9> 
INFO:Xst:2261 - The FF/Latch <lm0/logic_op_x_2> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <lm0/sign_extend_x> <lm0/condition_x_2> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_0> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_1> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_2> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_3> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_4> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_5> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_6> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_7> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_7> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_8> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_8> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_9> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_9> 
INFO:Xst:2261 - The FF/Latch <lm0/load_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <lm0/size_x_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <lm0/logic_op_x_0> <lm0/condition_x_0> 
INFO:Xst:2261 - The FF/Latch <lm0/size_x_1> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <lm0/logic_op_x_1> <lm0/condition_x_1> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_10> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_10> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_11> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_11> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_12> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_12> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_13> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_13> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_14> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_14> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_20> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_20> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_15> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_15> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_21> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_21> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_16> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_16> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_22> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_22> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_17> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_17> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_23> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_23> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_18> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_18> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_24> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_24> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_19> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_19> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_30> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_30> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_25> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_25> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_31> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_31> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_26> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_26> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_27> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_27> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_28> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_28> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_29> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 104.
Optimizing block <system> to meet ratio 100 (+ 0) of 600 slices :
Area constraint is met for block <system>, final ratio is 92.
Forward register balancing over carry chain lm0/Mcompar_cmp_zero_cy<0>
Forward register balancing over carry chain i2c0/i2c0/Madd_sclk_divider[10]_GND_26_o_add_30_OUT_cy<0>
Forward register balancing over carry chain lm0/Madd_pc_d[31]_branch_offset_d[31]_add_160_OUT_cy<0>
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_0> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_8_BRB1> <lm0/load_store_unit/store_data_m_16_BRB0> <lm0/load_store_unit/store_data_m_24_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_1> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_9_BRB1> <lm0/load_store_unit/store_data_m_17_BRB0> <lm0/load_store_unit/store_data_m_25_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_2> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_10_BRB1> <lm0/load_store_unit/store_data_m_18_BRB0> <lm0/load_store_unit/store_data_m_26_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_3> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_11_BRB1> <lm0/load_store_unit/store_data_m_19_BRB0> <lm0/load_store_unit/store_data_m_27_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_4> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_12_BRB1> <lm0/load_store_unit/store_data_m_20_BRB0> <lm0/load_store_unit/store_data_m_28_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_5> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_13_BRB1> <lm0/load_store_unit/store_data_m_21_BRB0> <lm0/load_store_unit/store_data_m_29_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_6> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_14_BRB1> <lm0/load_store_unit/store_data_m_22_BRB0> <lm0/load_store_unit/store_data_m_30_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_7> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_15_BRB1> <lm0/load_store_unit/store_data_m_23_BRB0> <lm0/load_store_unit/store_data_m_31_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/m_result_sel_compare_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/m_bypass_enable_x_BRB3> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/size_m_1> in Unit <system> is equivalent to the following 20 FFs/Latches, which will be removed : <lm0/load_store_unit/byte_enable_m_3_BRB5> <lm0/load_store_unit/byte_enable_m_2_BRB5> <lm0/load_store_unit/byte_enable_m_1_BRB5> <lm0/load_store_unit/byte_enable_m_0_BRB5> <lm0/load_store_unit/store_data_m_15_BRB0> <lm0/load_store_unit/store_data_m_14_BRB0> <lm0/load_store_unit/store_data_m_13_BRB0> <lm0/load_store_unit/store_data_m_12_BRB0> <lm0/load_store_unit/store_data_m_11_BRB0> <lm0/load_store_unit/store_data_m_10_BRB0> <lm0/load_store_unit/store_data_m_9_BRB0> <lm0/load_store_unit/store_data_m_8_BRB0> <lm0/load_store_unit/store_data_m_31_BRB0> <lm0/load_store_unit/store_data_m_30_BRB0> <lm0/load_store_unit/store_data_m_29_BRB0> <lm0/load_store_unit/store_data_m_28_BRB0> <lm0/load_store_unit/store_data_m_27_BRB0> <lm0/load_store_unit/store_data_m_26_BRB0> <lm0/load_store_unit/store_data_m_25_BRB0> <lm0/load_store_unit/store_data_m_24_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <system> :
	Register(s) lm0/branch_x has(ve) been backward balanced into : lm0/branch_x_BRB0 lm0/branch_x_BRB1 lm0/branch_x_BRB2 lm0/branch_x_BRB4 lm0/branch_x_BRB5.
	Register(s) lm0/load_store_unit/byte_enable_m_3 has(ve) been backward balanced into : lm0/load_store_unit/byte_enable_m_3_BRB0 lm0/load_store_unit/byte_enable_m_3_BRB1 lm0/load_store_unit/byte_enable_m_3_BRB2 lm0/load_store_unit/byte_enable_m_3_BRB3 lm0/load_store_unit/byte_enable_m_3_BRB4 .
	Register(s) lm0/load_store_unit/store_data_m_10 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_10_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_11 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_11_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_12 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_12_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_13 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_13_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_14 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_14_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_15 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_15_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_16 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_16_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_17 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_17_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_18 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_18_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_19 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_19_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_20 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_20_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_21 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_21_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_22 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_22_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_23 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_23_BRB2 lm0/load_store_unit/store_data_m_23_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_24 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_24_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_25 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_25_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_26 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_26_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_27 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_27_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_28 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_28_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_29 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_29_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_30 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_30_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_31 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_31_BRB1 lm0/load_store_unit/store_data_m_31_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_8 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_8_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_9 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_9_BRB2.
	Register(s) lm0/m_bypass_enable_x has(ve) been backward balanced into : lm0/m_bypass_enable_x_BRB0 lm0/m_bypass_enable_x_BRB1 lm0/m_bypass_enable_x_BRB2 .
	Register(s) lm0/store_x has(ve) been backward balanced into : lm0/store_x_BRB0 lm0/store_x_BRB5.
	Register(s) lm0/w_result_sel_load_m has(ve) been backward balanced into : lm0/w_result_sel_load_m_BRB3.
	Register(s) lm0/w_result_sel_mul_m has(ve) been backward balanced into : lm0/w_result_sel_mul_m_BRB0 lm0/w_result_sel_mul_m_BRB1 lm0/w_result_sel_mul_m_BRB2 lm0/w_result_sel_mul_m_BRB3.
	Register(s) lm0/w_result_sel_mul_x has(ve) been backward balanced into : lm0/w_result_sel_mul_x_BRB0 .
Unit <system> processed.
FlipFlop counter_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop uart0/uart0/uart_txd has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop i2c0/i2c0/sdat has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1319
 Flip-Flops                                            : 1319

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2166
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 126
#      LUT2                        : 182
#      LUT3                        : 230
#      LUT4                        : 181
#      LUT5                        : 256
#      LUT6                        : 616
#      MUXCY                       : 288
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 264
# FlipFlops/Latches                : 1319
#      FD                          : 15
#      FDC                         : 148
#      FDCE                        : 752
#      FDE                         : 71
#      FDPE                        : 35
#      FDR                         : 21
#      FDRE                        : 205
#      FDS                         : 6
#      FDSE                        : 66
# RAMS                             : 73
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 8
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 2
#      IOBUF                       : 1
#      OBUF                        : 2
#      OBUFT                       : 1
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1315  out of   4800    27%  
 Number of Slice LUTs:                 1734  out of   2400    72%  
    Number used as Logic:              1606  out of   2400    66%  
    Number used as Memory:              128  out of   1200    10%  
       Number used as RAM:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1983
   Number with an unused Flip Flop:     668  out of   1983    33%  
   Number with an unused LUT:           249  out of   1983    12%  
   Number of fully used LUT-FF pairs:  1066  out of   1983    53%  
   Number of unique control sets:        45

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    102     6%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of Block RAM/FIFO:                9  out of     12    75%  
    Number using Block RAM only:          9
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1392  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 14.503ns (Maximum Frequency: 68.951MHz)
   Minimum input arrival time before clock: 6.242ns
   Maximum output required time after clock: 5.347ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.503ns (frequency: 68.951MHz)
  Total number of paths / destination ports: 1323256 / 3444
-------------------------------------------------------------------------
Delay:               14.503ns (Levels of Logic = 3)
  Source:            lm0/multiplier/muliplicand_7 (FF)
  Destination:       lm0/multiplier/product_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: lm0/multiplier/muliplicand_7 to lm0/multiplier/product_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.525   0.975  lm0/multiplier/muliplicand_7 (lm0/multiplier/muliplicand_7)
     DSP48A1:A7->P47      18   5.220   1.234  lm0/multiplier/Mmult_n0019 (lm0/multiplier/Mmult_n0019_P47_to_Mmult_n00191)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  lm0/multiplier/Mmult_n00191 (lm0/multiplier/Mmult_n00191_PCOUT_to_Mmult_n00192_PCIN_47)
     DSP48A1:PCIN47->P14    1   2.645   0.681  lm0/multiplier/Mmult_n00192 (lm0/multiplier/n0019<31>)
     FDCE:D                    0.074          lm0/multiplier/product_31
    ----------------------------------------
    Total                     14.503ns (11.613ns logic, 2.890ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1343 / 1339
-------------------------------------------------------------------------
Offset:              6.242ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       counter_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.328   1.552  rst_IBUF (fuente0/reset_inv)
     INV:I->O           1183   0.255   2.648  rst_inv1_INV_0 (rst_inv)
     FDC:CLR                   0.459          counter_0
    ----------------------------------------
    Total                      6.242ns (2.042ns logic, 4.200ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              5.347ns (Levels of Logic = 2)
  Source:            i2c0/i2c0/sclk_divider_10 (FF)
  Destination:       scl (PAD)
  Source Clock:      clk rising

  Data Path: i2c0/i2c0/sclk_divider_10 to scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.525   0.994  i2c0/i2c0/sclk_divider_10 (i2c0/i2c0/sclk_divider_10)
     LUT3:I0->O            1   0.235   0.681  i2c0/i2c0/i2c_sclk1 (i2c0/i2c_sclk)
     OBUFT:T->O                2.912          scl_OBUFT (scl)
    ----------------------------------------
    Total                      5.347ns (3.672ns logic, 1.675ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.503|    3.019|    2.406|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.00 secs
 
--> 


Total memory usage is 418128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  327 (   0 filtered)
Number of infos    :  117 (   0 filtered)

