{
  "design": {
    "design_info": {
      "boundary_crc": "0xD44B6FF51A84A45A",
      "device": "xc7a100tfgg484-2",
      "gen_directory": "../../../../icyradio.gen/sources_1/bd/icyradio",
      "name": "icyradio",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_bram_ctrl_0_bram": "",
      "axi_i2s_adi_0": "",
      "logic_and_0": "",
      "mig_7series_0": "",
      "rst_mig_7series_0_166M": "",
      "rst_axi_pcie_0_125M": "",
      "ad9361_adc_packer": "",
      "ad9361_dac_unpacker": "",
      "logic_or_1": "",
      "logic_or_0": "",
      "xadc_wiz_0": "",
      "irq_concat_0": "",
      "GND_0": "",
      "axi_ad9361": "",
      "axi_bram_ctrl_0": "",
      "axi_dmac_rf_rx": "",
      "axi_dmac_rf_tx": "",
      "axi_dmac_i2s_tx": "",
      "axi_gpio_0": "",
      "axi_iic_0": "",
      "axi_cpu_dma_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "s01_data_fifo": ""
        },
        "s02_couplers": {
          "s02_data_fifo": ""
        },
        "s03_couplers": {
          "s03_data_fifo": ""
        },
        "s04_couplers": {
          "auto_pc": "",
          "auto_us_df": ""
        },
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "axi_pcie_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "s01_data_fifo": ""
        },
        "m00_couplers": {
          "auto_ds": ""
        },
        "m01_couplers": {
          "auto_ds": ""
        },
        "m02_couplers": {
          "auto_cc": ""
        },
        "m03_couplers": {}
      },
      "axi_peripheral_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {
          "auto_cc": ""
        },
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {}
      },
      "axi_pcie_0": "",
      "axi_protocol_convert_0": "",
      "axi_quad_spi_0": "",
      "axi_quad_spi_1": "",
      "util_ds_buf_0": "",
      "axi_dmac_i2s_rx": "",
      "VCC_0": "",
      "logic_and_2": "",
      "SOFT_RESET": "",
      "int_reset_combiner": "",
      "picorv32_0": "",
      "irq_concat_1": "",
      "GND_2": "",
      "axi_iic_1": "",
      "axi_quad_spi_2": "",
      "clk_wiz_0": "",
      "gpio_slice_trx_ctrl_out": "",
      "gpio_slice_trx_sync_in": "",
      "gpio_slice_trx_en_agc": "",
      "gpio_concat_0": "",
      "GND_3": "",
      "gpio_slice_trx_up_txnrx": "",
      "gpio_slice_trx_up_enable": "",
      "gpio_concat_1": "",
      "axi_gpio_1": "",
      "gpio_concat_2": "",
      "GND_4": "",
      "gpio_slice_synth_ce": "",
      "gpio_slice_synth_mute": "",
      "gpio_slice_synth_sync": "",
      "gpio_slice_pm_i2c_en": "",
      "gpio_slice_clk_mngr_oen": "",
      "GND_5": "",
      "GND_6": ""
    },
    "interface_ports": {
      "PCIe_REFCLK": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "PCIe": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "AUDIO_I2C": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "FLASH_QSPI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "CODEC_I2S": {
        "mode": "Master",
        "vlnv_bus_definition": "analog.com:interface:i2s:1.0",
        "vlnv": "analog.com:interface:i2s_rtl:1.0"
      },
      "DDR3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "ADCIN_MAIN": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "TRX_SPI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "SYS_I2C": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "SYNTH_SPI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      }
    },
    "ports": {
      "TRX_P1_RXDATA": {
        "type": "data",
        "direction": "I",
        "left": "11",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_P0_TXDATA": {
        "type": "data",
        "direction": "O",
        "left": "11",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_DATA_CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "icyradio_TRX_DATA_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "61440000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "TRX_FBCLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "TRX_TXFRAME": {
        "direction": "O"
      },
      "TRX_RXFRAME": {
        "direction": "I"
      },
      "TRX_EN": {
        "direction": "O"
      },
      "TRX_TXNRX": {
        "direction": "O"
      },
      "PCIe_RESETn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "FPGA_CLK1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "icyradio_FPGA_CLK1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "49152000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "TRX_CLK_OUT": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "icyradio_TRX_CLK_OUT",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "TRX_CTRL_OUT": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "TRX_CTRL_IN": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "FPGA_CLK0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "icyradio_FPGA_CLK0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "TRX_EN_AGC": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "CODEC_RSTn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "PCIe_CLKREQn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "TRX_RESETn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "TRX_SYNC_IN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "SYNTH_RESETn": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "TRX_5V0_PA1_OCn": {
        "direction": "I"
      },
      "TRX_5V0_PA2_OCn": {
        "direction": "I"
      },
      "TRX_5V0_BIAS_T1_OCn": {
        "direction": "I"
      },
      "TRX_5V0_BIAS_T2_OCn": {
        "direction": "I"
      },
      "SYNTH_LD": {
        "direction": "I"
      },
      "SYNTH_MUTE": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "SYNTH_SYNC": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "SYNTH_CE": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "CLK_MNGR_OEn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "PM_I2C_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "CLK_MNGR_IRQn": {
        "direction": "I"
      },
      "CM4_WAKE": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "VIN_REG_ALERTn": {
        "direction": "I"
      }
    },
    "components": {
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "icyradio_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip/icyradio_axi_bram_ctrl_0_bram_0/icyradio_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "axi_i2s_adi_0": {
        "vlnv": "analog.com:user:axi_i2s_adi:1.0",
        "xci_name": "icyradio_axi_i2s_adi_0_1",
        "xci_path": "ip/icyradio_axi_i2s_adi_0_1_1/icyradio_axi_i2s_adi_0_1.xci",
        "inst_hier_path": "axi_i2s_adi_0",
        "parameters": {
          "NUM_OF_CHANNEL": {
            "value": "1"
          },
          "SLOT_WIDTH": {
            "value": "24"
          }
        }
      },
      "logic_and_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "icyradio_logic_and_0_2",
        "xci_path": "ip/icyradio_logic_and_0_2/icyradio_logic_and_0_2.xci",
        "inst_hier_path": "logic_and_0",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "icyradio_mig_7series_0_0",
        "xci_path": "ip/icyradio_mig_7series_0_0/icyradio_mig_7series_0_0.xci",
        "inst_hier_path": "mig_7series_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        }
      },
      "rst_mig_7series_0_166M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "icyradio_rst_mig_7series_0_166M_2",
        "xci_path": "ip/icyradio_rst_mig_7series_0_166M_2/icyradio_rst_mig_7series_0_166M_2.xci",
        "inst_hier_path": "rst_mig_7series_0_166M",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "rst_axi_pcie_0_125M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "icyradio_rst_axi_pcie_0_125M_0",
        "xci_path": "ip/icyradio_rst_axi_pcie_0_125M_0/icyradio_rst_axi_pcie_0_125M_0.xci",
        "inst_hier_path": "rst_axi_pcie_0_125M",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "ad9361_adc_packer": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "xci_name": "icyradio_ad9361_adc_packer_2",
        "xci_path": "ip/icyradio_ad9361_adc_packer_2/icyradio_ad9361_adc_packer_2.xci",
        "inst_hier_path": "ad9361_adc_packer"
      },
      "ad9361_dac_unpacker": {
        "vlnv": "analog.com:user:util_upack2:1.0",
        "xci_name": "icyradio_ad9361_dac_unpacker_2",
        "xci_path": "ip/icyradio_ad9361_dac_unpacker_2/icyradio_ad9361_dac_unpacker_2.xci",
        "inst_hier_path": "ad9361_dac_unpacker"
      },
      "logic_or_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "icyradio_logic_or_1_2",
        "xci_path": "ip/icyradio_logic_or_1_2/icyradio_logic_or_1_2.xci",
        "inst_hier_path": "logic_or_1",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "logic_or_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "icyradio_logic_or_0_2",
        "xci_path": "ip/icyradio_logic_or_0_2/icyradio_logic_or_0_2.xci",
        "inst_hier_path": "logic_or_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "icyradio_xadc_wiz_0_0",
        "xci_path": "ip/icyradio_xadc_wiz_0_0/icyradio_xadc_wiz_0_0.xci",
        "inst_hier_path": "xadc_wiz_0",
        "parameters": {
          "AVERAGE_ENABLE_TEMPERATURE": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VBRAM": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VCCAUX": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VCCINT": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VP_VN": {
            "value": "true"
          },
          "CHANNEL_AVERAGING": {
            "value": "16"
          },
          "CHANNEL_ENABLE_CALIBRATION": {
            "value": "false"
          },
          "CHANNEL_ENABLE_TEMPERATURE": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VAUXP0_VAUXN0": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP10_VAUXN10": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP11_VAUXN11": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP12_VAUXN12": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP13_VAUXN13": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP14_VAUXN14": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP15_VAUXN15": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP1_VAUXN1": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP2_VAUXN2": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP3_VAUXN3": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP4_VAUXN4": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP5_VAUXN5": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP6_VAUXN6": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP7_VAUXN7": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP8_VAUXN8": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VAUXP9_VAUXN9": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VBRAM": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VCCAUX": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VCCINT": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VP_VN": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VREFN": {
            "value": "false"
          },
          "CHANNEL_ENABLE_VREFP": {
            "value": "false"
          },
          "ENABLE_EXTERNAL_MUX": {
            "value": "false"
          },
          "ENABLE_RESET": {
            "value": "false"
          },
          "ENABLE_TEMP_BUS": {
            "value": "true"
          },
          "ENABLE_VBRAM_ALARM": {
            "value": "false"
          },
          "EXTERNAL_MUX_CHANNEL": {
            "value": "VP_VN"
          },
          "INTERFACE_SELECTION": {
            "value": "Enable_AXI"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SEQUENCER_MODE": {
            "value": "Continuous"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "TEMPERATURE"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          },
          "XADC_STARUP_SELECTION": {
            "value": "channel_sequencer"
          }
        }
      },
      "irq_concat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "icyradio_irq_concat_0_2",
        "xci_path": "ip/icyradio_irq_concat_0_2/icyradio_irq_concat_0_2.xci",
        "inst_hier_path": "irq_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          },
          "dout_width": {
            "value": "16"
          }
        }
      },
      "GND_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "icyradio_GND_0_2",
        "xci_path": "ip/icyradio_GND_0_2/icyradio_GND_0_2.xci",
        "inst_hier_path": "GND_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "axi_ad9361": {
        "vlnv": "analog.com:user:axi_ad9361:1.0",
        "xci_name": "icyradio_axi_ad9361_2",
        "xci_path": "ip/icyradio_axi_ad9361_2/icyradio_axi_ad9361_2.xci",
        "inst_hier_path": "axi_ad9361",
        "parameters": {
          "ADC_USERPORTS_DISABLE": {
            "value": "1"
          },
          "CMOS_OR_LVDS_N": {
            "value": "1"
          },
          "DAC_IODELAY_ENABLE": {
            "value": "0"
          },
          "DAC_USERPORTS_DISABLE": {
            "value": "1"
          },
          "DELAY_REFCLK_FREQUENCY": {
            "value": "200"
          },
          "DEV_PACKAGE": {
            "value": "10"
          },
          "FPGA_FAMILY": {
            "value": "1"
          },
          "FPGA_TECHNOLOGY": {
            "value": "1"
          },
          "SPEED_GRADE": {
            "value": "20"
          },
          "TDD_DISABLE": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "icyradio_axi_bram_ctrl_0_0",
        "xci_path": "ip/icyradio_axi_bram_ctrl_0_0/icyradio_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          },
          "USE_ECC": {
            "value": "0"
          }
        }
      },
      "axi_dmac_rf_rx": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "icyradio_axi_dmac_rf_rx_2",
        "xci_path": "ip/icyradio_axi_dmac_rf_rx_2/icyradio_axi_dmac_rf_rx_2.xci",
        "inst_hier_path": "axi_dmac_rf_rx",
        "parameters": {
          "ALLOW_ASYM_MEM": {
            "value": "1"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_LENGTH_WIDTH": {
            "value": "24"
          },
          "SYNC_TRANSFER_START": {
            "value": "true"
          }
        },
        "interface_ports": {
          "m_dest_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_dest_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_dest_axi": {
              "range": "2G",
              "width": "31"
            }
          }
        }
      },
      "axi_dmac_rf_tx": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "icyradio_axi_dmac_rf_tx_2",
        "xci_path": "ip/icyradio_axi_dmac_rf_tx_2/icyradio_axi_dmac_rf_tx_2.xci",
        "inst_hier_path": "axi_dmac_rf_tx",
        "parameters": {
          "ALLOW_ASYM_MEM": {
            "value": "1"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_LENGTH_WIDTH": {
            "value": "24"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          },
          "ID": {
            "value": "1"
          }
        },
        "interface_ports": {
          "m_src_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_src_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_src_axi": {
              "range": "2G",
              "width": "31"
            }
          }
        }
      },
      "axi_dmac_i2s_tx": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "icyradio_axi_dmac_rf_tx_0",
        "xci_path": "ip/icyradio_axi_dmac_rf_tx_0/icyradio_axi_dmac_rf_tx_0.xci",
        "inst_hier_path": "axi_dmac_i2s_tx",
        "parameters": {
          "ALLOW_ASYM_MEM": {
            "value": "1"
          },
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "32"
          },
          "DMA_LENGTH_WIDTH": {
            "value": "24"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          },
          "ID": {
            "value": "3"
          }
        },
        "interface_ports": {
          "m_src_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_src_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_src_axi": {
              "range": "2G",
              "width": "31"
            }
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "icyradio_axi_gpio_0_0",
        "xci_path": "ip/icyradio_axi_gpio_0_0/icyradio_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "0"
          },
          "C_TRI_DEFAULT": {
            "value": "0x000FFF00"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "icyradio_axi_iic_0_0",
        "xci_path": "ip/icyradio_axi_iic_0_0/icyradio_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0"
      },
      "axi_cpu_dma_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/icyradio_axi_cpu_dma_interconnect_2/icyradio_axi_cpu_dma_interconnect_2.xci",
        "inst_hier_path": "axi_cpu_dma_interconnect",
        "xci_name": "icyradio_axi_cpu_dma_interconnect_2",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "5"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S04_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S05_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          },
          "XBAR_DATA_WIDTH": {
            "value": "64"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S04_ARESETN"
              }
            }
          },
          "S04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "icyradio_xbar_6",
            "xci_path": "ip/icyradio_xbar_6/icyradio_xbar_6.xci",
            "inst_hier_path": "axi_cpu_dma_interconnect/xbar",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "5"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "S02_ARB_PRIORITY": {
                "value": "0"
              },
              "S03_ARB_PRIORITY": {
                "value": "0"
              },
              "S04_ARB_PRIORITY": {
                "value": "0"
              },
              "S05_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S03_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S04_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "icyradio_s00_data_fifo_128",
                "xci_path": "ip/icyradio_s00_data_fifo_128/icyradio_s00_data_fifo_128.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s00_couplers/s00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "icyradio_s01_data_fifo_84",
                "xci_path": "ip/icyradio_s01_data_fifo_84/icyradio_s01_data_fifo_84.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s01_couplers/s01_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s01_data_fifo/S_AXI"
                ]
              },
              "s01_data_fifo_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s01_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s01_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s01_data_fifo/aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "icyradio_s02_data_fifo_0",
                "xci_path": "ip/icyradio_s02_data_fifo_0/icyradio_s02_data_fifo_0.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s02_couplers/s02_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s02_data_fifo/S_AXI"
                ]
              },
              "s02_data_fifo_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s02_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s02_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s02_data_fifo/aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "icyradio_s03_data_fifo_0",
                "xci_path": "ip/icyradio_s03_data_fifo_0/icyradio_s03_data_fifo_0.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s03_couplers/s03_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s03_couplers_to_s03_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s03_data_fifo/S_AXI"
                ]
              },
              "s03_data_fifo_to_s03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s03_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s03_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s03_data_fifo/aresetn"
                ]
              }
            }
          },
          "s04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "icyradio_auto_pc_0",
                "xci_path": "ip/icyradio_auto_pc_0/icyradio_auto_pc_0.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "icyradio_auto_us_df_0",
                "xci_path": "ip/icyradio_auto_us_df_0/icyradio_auto_us_df_0.xci",
                "inst_hier_path": "axi_cpu_dma_interconnect/s04_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_auto_us_df": {
                "interface_ports": [
                  "auto_pc/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              },
              "auto_us_df_to_s04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_cpu_dma_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_cpu_dma_interconnect_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_cpu_dma_interconnect_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "axi_cpu_dma_interconnect_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "axi_cpu_dma_interconnect_to_s04_couplers": {
            "interface_ports": [
              "S04_AXI",
              "s04_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_cpu_dma_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_cpu_dma_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "s04_couplers_to_xbar": {
            "interface_ports": [
              "s04_couplers/M_AXI",
              "xbar/S04_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_cpu_dma_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s02_couplers/S_ACLK",
              "s03_couplers/S_ACLK",
              "s04_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "s04_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_cpu_dma_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s02_couplers/S_ARESETN",
              "s03_couplers/S_ARESETN",
              "s04_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "s04_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_pcie_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/icyradio_axi_pcie_interconnect_2/icyradio_axi_pcie_interconnect_2.xci",
        "inst_hier_path": "axi_pcie_interconnect",
        "xci_name": "icyradio_axi_pcie_interconnect_2",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "icyradio_xbar_7",
            "xci_path": "ip/icyradio_xbar_7/icyradio_xbar_7.xci",
            "inst_hier_path": "axi_pcie_interconnect/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "icyradio_s00_data_fifo_129",
                "xci_path": "ip/icyradio_s00_data_fifo_129/icyradio_s00_data_fifo_129.xci",
                "inst_hier_path": "axi_pcie_interconnect/s00_couplers/s00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "icyradio_s01_data_fifo_85",
                "xci_path": "ip/icyradio_s01_data_fifo_85/icyradio_s01_data_fifo_85.xci",
                "inst_hier_path": "axi_pcie_interconnect/s01_couplers/s01_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s01_data_fifo/S_AXI"
                ]
              },
              "s01_data_fifo_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s01_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s01_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s01_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "icyradio_auto_ds_0",
                "xci_path": "ip/icyradio_auto_ds_0/icyradio_auto_ds_0.xci",
                "inst_hier_path": "axi_pcie_interconnect/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "icyradio_auto_ds_1",
                "xci_path": "ip/icyradio_auto_ds_1/icyradio_auto_ds_1.xci",
                "inst_hier_path": "axi_pcie_interconnect/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "icyradio_auto_cc_0",
                "xci_path": "ip/icyradio_auto_cc_0/icyradio_auto_cc_0.xci",
                "inst_hier_path": "axi_pcie_interconnect/m02_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_pcie_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_pcie_interconnect_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_pcie_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_pcie_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_pcie_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_pcie_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "axi_pcie_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_pcie_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_peripheral_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/icyradio_axi_peripheral_interconnect_2/icyradio_axi_peripheral_interconnect_2.xci",
        "inst_hier_path": "axi_peripheral_interconnect",
        "xci_name": "icyradio_axi_peripheral_interconnect_2",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "ENABLE_PROTOCOL_CHECKERS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "15"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "0"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "1"
          },
          "XBAR_DATA_WIDTH": {
            "value": "32"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "icyradio_xbar_8",
            "xci_path": "ip/icyradio_xbar_8/icyradio_xbar_8.xci",
            "inst_hier_path": "axi_peripheral_interconnect/xbar",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "NUM_MI": {
                "value": "15"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "icyradio_s00_data_fifo_130",
                "xci_path": "ip/icyradio_s00_data_fifo_130/icyradio_s00_data_fifo_130.xci",
                "inst_hier_path": "axi_peripheral_interconnect/s00_couplers/s00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "icyradio_auto_cc_1",
                "xci_path": "ip/icyradio_auto_cc_1/icyradio_auto_cc_1.xci",
                "inst_hier_path": "axi_peripheral_interconnect/m06_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_peripheral_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m12_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "m14_couplers_to_axi_peripheral_interconnect": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "xbar_to_m14_couplers": {
            "interface_ports": [
              "xbar/M14_AXI",
              "m14_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_peripheral_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK"
            ]
          },
          "axi_peripheral_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_pcie_0": {
        "vlnv": "xilinx.com:ip:axi_pcie:2.9",
        "xci_name": "icyradio_axi_pcie_0_0",
        "xci_path": "ip/icyradio_axi_pcie_0_0/icyradio_axi_pcie_0_0.xci",
        "inst_hier_path": "axi_pcie_0",
        "parameters": {
          "AXIBAR2PCIEBAR_0": {
            "value": "0x60000000"
          },
          "AXIBAR_NUM": {
            "value": "1"
          },
          "BAR0_SCALE": {
            "value": "Megabytes"
          },
          "BAR0_SIZE": {
            "value": "32"
          },
          "BAR1_ENABLED": {
            "value": "true"
          },
          "BAR1_SCALE": {
            "value": "Megabytes"
          },
          "BAR1_SIZE": {
            "value": "512"
          },
          "BAR1_TYPE": {
            "value": "Memory"
          },
          "BAR2_ENABLED": {
            "value": "true"
          },
          "BAR2_SCALE": {
            "value": "Megabytes"
          },
          "BAR2_SIZE": {
            "value": "1"
          },
          "BAR2_TYPE": {
            "value": "Memory"
          },
          "BAR_64BIT": {
            "value": "false"
          },
          "DEVICE_ID": {
            "value": "0x7022"
          },
          "MAX_LINK_SPEED": {
            "value": "5.0_GT/s"
          },
          "M_AXI_DATA_WIDTH": {
            "value": "64"
          },
          "NO_OF_LANES": {
            "value": "X2"
          },
          "NUM_MSI_REQ": {
            "value": "1"
          },
          "PCIEBAR2AXIBAR_0": {
            "value": "0x40000000"
          },
          "PCIEBAR2AXIBAR_1": {
            "value": "0x20000000"
          },
          "PCIEBAR2AXIBAR_2": {
            "value": "0x00000000"
          },
          "S_AXI_DATA_WIDTH": {
            "value": "64"
          },
          "S_AXI_SUPPORTS_NARROW_BURST": {
            "value": "true"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI"
          },
          "S_AXI_CTL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_CTL"
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI_CTL": {
              "address_blocks": {
                "CTL0": {
                  "base_address": "0",
                  "range": "256M",
                  "width": "28",
                  "usage": "memory",
                  "offset_base_param": "BASEADDR",
                  "offset_high_param": "HIGHADDR"
                }
              }
            },
            "S_AXI": {
              "address_blocks": {
                "BAR0": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_0",
                  "offset_high_param": "AXIBAR_HIGHADDR_0"
                }
              }
            }
          },
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_protocol_convert_0": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "icyradio_axi_protocol_convert_0_2",
        "xci_path": "ip/icyradio_axi_protocol_convert_0_2_1/icyradio_axi_protocol_convert_0_2.xci",
        "inst_hier_path": "axi_protocol_convert_0",
        "parameters": {
          "MI_PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SI_PROTOCOL": {
            "value": "AXI4"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "icyradio_axi_quad_spi_0_0",
        "xci_path": "ip/icyradio_axi_quad_spi_0_0/icyradio_axi_quad_spi_0_0.xci",
        "inst_hier_path": "axi_quad_spi_0",
        "parameters": {
          "C_SPI_MEMORY": {
            "value": "1"
          },
          "C_SPI_MEM_ADDR_BITS": {
            "value": "24"
          },
          "C_SPI_MODE": {
            "value": "2"
          },
          "C_TYPE_OF_AXI4_INTERFACE": {
            "value": "1"
          },
          "C_USE_STARTUP": {
            "value": "0"
          },
          "C_XIP_MODE": {
            "value": "1"
          },
          "C_XIP_PERF_MODE": {
            "value": "0"
          }
        }
      },
      "axi_quad_spi_1": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "icyradio_axi_quad_spi_1_0",
        "xci_path": "ip/icyradio_axi_quad_spi_1_0/icyradio_axi_quad_spi_1_0.xci",
        "inst_hier_path": "axi_quad_spi_1",
        "parameters": {
          "C_SCK_RATIO": {
            "value": "4"
          },
          "C_S_AXI4_ID_WIDTH": {
            "value": "0"
          },
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "icyradio_util_ds_buf_0_0",
        "xci_path": "ip/icyradio_util_ds_buf_0_0/icyradio_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "axi_dmac_i2s_rx": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "icyradio_axi_dmac_i2s_tx_1",
        "xci_path": "ip/icyradio_axi_dmac_i2s_tx_1/icyradio_axi_dmac_i2s_tx_1.xci",
        "inst_hier_path": "axi_dmac_i2s_rx",
        "parameters": {
          "ALLOW_ASYM_MEM": {
            "value": "1"
          },
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "64"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "32"
          },
          "DMA_LENGTH_WIDTH": {
            "value": "24"
          },
          "DMA_TYPE_DEST": {
            "value": "0"
          },
          "DMA_TYPE_SRC": {
            "value": "1"
          },
          "ID": {
            "value": "2"
          }
        },
        "interface_ports": {
          "m_dest_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_dest_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_dest_axi": {
              "range": "2G",
              "width": "31"
            }
          }
        }
      },
      "VCC_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "icyradio_GND_0_0",
        "xci_path": "ip/icyradio_GND_0_0/icyradio_GND_0_0.xci",
        "inst_hier_path": "VCC_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "logic_and_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "icyradio_logic_and_1_0",
        "xci_path": "ip/icyradio_logic_and_1_0/icyradio_logic_and_1_0.xci",
        "inst_hier_path": "logic_and_2",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "SOFT_RESET": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "icyradio_xlconstant_0_0",
        "xci_path": "ip/icyradio_xlconstant_0_0/icyradio_xlconstant_0_0.xci",
        "inst_hier_path": "SOFT_RESET",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "int_reset_combiner": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "icyradio_ext_reset_combiner_0",
        "xci_path": "ip/icyradio_ext_reset_combiner_0/icyradio_ext_reset_combiner_0.xci",
        "inst_hier_path": "int_reset_combiner",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "picorv32_0": {
        "vlnv": "clifford.at:user:picorv32:1.0",
        "xci_name": "icyradio_picorv32_0_0",
        "xci_path": "ip/icyradio_picorv32_0_0/icyradio_picorv32_0_0.xci",
        "inst_hier_path": "picorv32_0",
        "parameters": {
          "COMPRESSED_ISA": {
            "value": "true"
          },
          "ENABLE_DIV": {
            "value": "true"
          },
          "ENABLE_IRQ": {
            "value": "true"
          },
          "ENABLE_MUL": {
            "value": "true"
          },
          "ENABLE_TRACE": {
            "value": "false"
          },
          "PROGADDR_RESET": {
            "value": "0x41000000"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "irq_concat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "icyradio_irq_concat_0_3",
        "xci_path": "ip/icyradio_irq_concat_0_3/icyradio_irq_concat_0_3.xci",
        "inst_hier_path": "irq_concat_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "13"
          },
          "NUM_PORTS": {
            "value": "5"
          },
          "dout_width": {
            "value": "32"
          }
        }
      },
      "GND_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "icyradio_GND_0_3",
        "xci_path": "ip/icyradio_GND_0_3/icyradio_GND_0_3.xci",
        "inst_hier_path": "GND_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "13"
          }
        }
      },
      "axi_iic_1": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "icyradio_axi_iic_0_1",
        "xci_path": "ip/icyradio_axi_iic_0_1/icyradio_axi_iic_0_1.xci",
        "inst_hier_path": "axi_iic_1",
        "parameters": {
          "C_DEFAULT_VALUE": {
            "value": "0x02"
          },
          "C_GPO_WIDTH": {
            "value": "2"
          }
        }
      },
      "axi_quad_spi_2": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "icyradio_axi_quad_spi_1_1",
        "xci_path": "ip/icyradio_axi_quad_spi_1_1/icyradio_axi_quad_spi_1_1.xci",
        "inst_hier_path": "axi_quad_spi_2",
        "parameters": {
          "C_SCK_RATIO": {
            "value": "8"
          },
          "C_S_AXI4_ID_WIDTH": {
            "value": "0"
          },
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "icyradio_clk_wiz_0_0",
        "xci_path": "ip/icyradio_clk_wiz_0_0/icyradio_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "136.987"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250"
          },
          "CLKOUT2_JITTER": {
            "value": "142.107"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "285.743"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "10"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "100"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "gpio_slice_trx_ctrl_out": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "icyradio_xlslice_0_0",
        "xci_path": "ip/icyradio_xlslice_0_0/icyradio_xlslice_0_0.xci",
        "inst_hier_path": "gpio_slice_trx_ctrl_out",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "gpio_slice_trx_sync_in": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "icyradio_xlslice_0_1",
        "xci_path": "ip/icyradio_xlslice_0_1/icyradio_xlslice_0_1.xci",
        "inst_hier_path": "gpio_slice_trx_sync_in",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_TO": {
            "value": "5"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_trx_en_agc": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "icyradio_gpio_slice_trx_en_agc_0",
        "xci_path": "ip/icyradio_gpio_slice_trx_en_agc_0/icyradio_gpio_slice_trx_en_agc_0.xci",
        "inst_hier_path": "gpio_slice_trx_en_agc",
        "parameters": {
          "DIN_FROM": {
            "value": "4"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_concat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "icyradio_irq_concat_0_4",
        "xci_path": "ip/icyradio_irq_concat_0_4/icyradio_irq_concat_0_4.xci",
        "inst_hier_path": "gpio_concat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "8"
          },
          "IN1_WIDTH": {
            "value": "8"
          },
          "IN2_WIDTH": {
            "value": "4"
          },
          "IN3_WIDTH": {
            "value": "12"
          },
          "NUM_PORTS": {
            "value": "4"
          },
          "dout_width": {
            "value": "32"
          }
        }
      },
      "GND_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "icyradio_GND_2_0",
        "xci_path": "ip/icyradio_GND_2_0/icyradio_GND_2_0.xci",
        "inst_hier_path": "GND_3",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "12"
          }
        }
      },
      "gpio_slice_trx_up_txnrx": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "icyradio_gpio_slice_trx_ctrl_out_0",
        "xci_path": "ip/icyradio_gpio_slice_trx_ctrl_out_0/icyradio_gpio_slice_trx_ctrl_out_0.xci",
        "inst_hier_path": "gpio_slice_trx_up_txnrx",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_trx_up_enable": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "icyradio_gpio_slice_trx_ctrl_out_1",
        "xci_path": "ip/icyradio_gpio_slice_trx_ctrl_out_1/icyradio_gpio_slice_trx_ctrl_out_1.xci",
        "inst_hier_path": "gpio_slice_trx_up_enable",
        "parameters": {
          "DIN_FROM": {
            "value": "6"
          },
          "DIN_TO": {
            "value": "6"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_concat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "icyradio_gpio_concat_0_0",
        "xci_path": "ip/icyradio_gpio_concat_0_0/icyradio_gpio_concat_0_0.xci",
        "inst_hier_path": "gpio_concat_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "4"
          },
          "dout_width": {
            "value": "4"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "icyradio_axi_gpio_0_1",
        "xci_path": "ip/icyradio_axi_gpio_0_1/icyradio_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_1",
        "parameters": {
          "C_DOUT_DEFAULT": {
            "value": "0x00000002"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "0"
          },
          "C_TRI_DEFAULT": {
            "value": "0x00000100"
          }
        }
      },
      "gpio_concat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "icyradio_gpio_concat_0_1",
        "xci_path": "ip/icyradio_gpio_concat_0_1/icyradio_gpio_concat_0_1.xci",
        "inst_hier_path": "gpio_concat_2",
        "parameters": {
          "IN0_WIDTH": {
            "value": "8"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "23"
          },
          "NUM_PORTS": {
            "value": "3"
          },
          "dout_width": {
            "value": "32"
          }
        }
      },
      "GND_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "icyradio_GND_3_0",
        "xci_path": "ip/icyradio_GND_3_0/icyradio_GND_3_0.xci",
        "inst_hier_path": "GND_4",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "23"
          }
        }
      },
      "gpio_slice_synth_ce": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "icyradio_gpio_slice_trx_en_agc_1",
        "xci_path": "ip/icyradio_gpio_slice_trx_en_agc_1/icyradio_gpio_slice_trx_en_agc_1.xci",
        "inst_hier_path": "gpio_slice_synth_ce",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_synth_mute": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "icyradio_gpio_slice_synth_ce_0",
        "xci_path": "ip/icyradio_gpio_slice_synth_ce_0/icyradio_gpio_slice_synth_ce_0.xci",
        "inst_hier_path": "gpio_slice_synth_mute",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_synth_sync": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "icyradio_gpio_slice_synth_mute_0",
        "xci_path": "ip/icyradio_gpio_slice_synth_mute_0/icyradio_gpio_slice_synth_mute_0.xci",
        "inst_hier_path": "gpio_slice_synth_sync",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_pm_i2c_en": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "icyradio_gpio_slice_trx_ctrl_out_2",
        "xci_path": "ip/icyradio_gpio_slice_trx_ctrl_out_2/icyradio_gpio_slice_trx_ctrl_out_2.xci",
        "inst_hier_path": "gpio_slice_pm_i2c_en",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "gpio_slice_clk_mngr_oen": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "icyradio_gpio_slice_pm_i2c_en_0",
        "xci_path": "ip/icyradio_gpio_slice_pm_i2c_en_0/icyradio_gpio_slice_pm_i2c_en_0.xci",
        "inst_hier_path": "gpio_slice_clk_mngr_oen",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "GND_5": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "icyradio_GND_3_1",
        "xci_path": "ip/icyradio_GND_3_1/icyradio_GND_3_1.xci",
        "inst_hier_path": "GND_5",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "GND_6": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "icyradio_GND_5_0",
        "xci_path": "ip/icyradio_GND_5_0/icyradio_GND_5_0.xci",
        "inst_hier_path": "GND_6",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      }
    },
    "interface_nets": {
      "PCIe_REFCLK_1": {
        "interface_ports": [
          "PCIe_REFCLK",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_cpu_dma_interconnect/S00_AXI",
          "axi_dmac_rf_tx/m_src_axi"
        ]
      },
      "S01_AXI_1": {
        "interface_ports": [
          "axi_cpu_dma_interconnect/S01_AXI",
          "axi_dmac_rf_rx/m_dest_axi"
        ]
      },
      "S04_AXI_1": {
        "interface_ports": [
          "axi_cpu_dma_interconnect/S04_AXI",
          "picorv32_0/M_AXI"
        ]
      },
      "Vp_Vn_0_1": {
        "interface_ports": [
          "ADCIN_MAIN",
          "xadc_wiz_0/Vp_Vn"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_dmac_i2s_rx_m_dest_axi": {
        "interface_ports": [
          "axi_dmac_i2s_rx/m_dest_axi",
          "axi_cpu_dma_interconnect/S03_AXI"
        ]
      },
      "axi_dmac_i2s_tx_m_axis": {
        "interface_ports": [
          "axi_dmac_i2s_tx/m_axis",
          "axi_i2s_adi_0/s_axis"
        ]
      },
      "axi_dmac_i2s_tx_m_src_axi": {
        "interface_ports": [
          "axi_dmac_i2s_tx/m_src_axi",
          "axi_cpu_dma_interconnect/S02_AXI"
        ]
      },
      "axi_dmac_rf_tx_m_axis": {
        "interface_ports": [
          "axi_dmac_rf_tx/m_axis",
          "ad9361_dac_unpacker/s_axis"
        ]
      },
      "axi_i2s_adi_0_i2s": {
        "interface_ports": [
          "CODEC_I2S",
          "axi_i2s_adi_0/i2s"
        ]
      },
      "axi_i2s_adi_0_m_axis": {
        "interface_ports": [
          "axi_i2s_adi_0/m_axis",
          "axi_dmac_i2s_rx/s_axis"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "AUDIO_I2C",
          "axi_iic_0/IIC"
        ]
      },
      "axi_iic_1_IIC": {
        "interface_ports": [
          "SYS_I2C",
          "axi_iic_1/IIC"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_cpu_dma_interconnect/M01_AXI",
          "axi_pcie_0/S_AXI"
        ]
      },
      "axi_interconnect_1_M03_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M03_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "axi_interconnect_1_M04_AXI": {
        "interface_ports": [
          "axi_iic_0/S_AXI",
          "axi_peripheral_interconnect/M04_AXI"
        ]
      },
      "axi_interconnect_1_M05_AXI": {
        "interface_ports": [
          "axi_quad_spi_0/AXI_LITE",
          "axi_peripheral_interconnect/M05_AXI"
        ]
      },
      "axi_interconnect_1_M06_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M06_AXI",
          "axi_pcie_0/S_AXI_CTL"
        ]
      },
      "axi_mem_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_protocol_convert_0/S_AXI",
          "axi_pcie_interconnect/M00_AXI"
        ]
      },
      "axi_pcie_0_M_AXI": {
        "interface_ports": [
          "axi_pcie_0/M_AXI",
          "axi_pcie_interconnect/S01_AXI"
        ]
      },
      "axi_pcie_0_pcie_7x_mgt": {
        "interface_ports": [
          "PCIe",
          "axi_pcie_0/pcie_7x_mgt"
        ]
      },
      "axi_pcie_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_cpu_dma_interconnect/M00_AXI",
          "axi_pcie_interconnect/S00_AXI"
        ]
      },
      "axi_pcie_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_quad_spi_0/AXI_FULL",
          "axi_pcie_interconnect/M01_AXI"
        ]
      },
      "axi_pcie_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_pcie_interconnect/M02_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "axi_pcie_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_pcie_interconnect/M03_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_peripheral_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M00_AXI",
          "axi_ad9361/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_dmac_rf_rx/s_axi",
          "axi_peripheral_interconnect/M01_AXI"
        ]
      },
      "axi_peripheral_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M02_AXI",
          "axi_dmac_rf_tx/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M07_AXI": {
        "interface_ports": [
          "axi_dmac_i2s_rx/s_axi",
          "axi_peripheral_interconnect/M07_AXI"
        ]
      },
      "axi_peripheral_interconnect_M08_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M08_AXI",
          "axi_dmac_i2s_tx/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M09_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M09_AXI",
          "axi_i2s_adi_0/s_axi"
        ]
      },
      "axi_peripheral_interconnect_M10_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M10_AXI",
          "xadc_wiz_0/s_axi_lite"
        ]
      },
      "axi_peripheral_interconnect_M11_AXI": {
        "interface_ports": [
          "axi_peripheral_interconnect/M11_AXI",
          "axi_quad_spi_1/AXI_LITE"
        ]
      },
      "axi_peripheral_interconnect_M12_AXI": {
        "interface_ports": [
          "axi_iic_1/S_AXI",
          "axi_peripheral_interconnect/M12_AXI"
        ]
      },
      "axi_peripheral_interconnect_M13_AXI": {
        "interface_ports": [
          "axi_quad_spi_2/AXI_LITE",
          "axi_peripheral_interconnect/M13_AXI"
        ]
      },
      "axi_peripheral_interconnect_M14_AXI": {
        "interface_ports": [
          "axi_gpio_1/S_AXI",
          "axi_peripheral_interconnect/M14_AXI"
        ]
      },
      "axi_protocol_convert_1_M_AXI": {
        "interface_ports": [
          "axi_protocol_convert_0/M_AXI",
          "axi_peripheral_interconnect/S00_AXI"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "FLASH_QSPI",
          "axi_quad_spi_0/SPI_0"
        ]
      },
      "axi_quad_spi_1_SPI_0": {
        "interface_ports": [
          "TRX_SPI",
          "axi_quad_spi_1/SPI_0"
        ]
      },
      "axi_quad_spi_2_SPI_0": {
        "interface_ports": [
          "SYNTH_SPI",
          "axi_quad_spi_2/SPI_0"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3",
          "mig_7series_0/DDR3"
        ]
      },
      "util_cpack2_0_packed_fifo_wr": {
        "interface_ports": [
          "ad9361_adc_packer/packed_fifo_wr",
          "axi_dmac_rf_rx/fifo_wr"
        ]
      }
    },
    "nets": {
      "CORTEXM3_AXI_0_SYSRESETREQ": {
        "ports": [
          "SOFT_RESET/dout",
          "rst_axi_pcie_0_125M/aux_reset_in",
          "int_reset_combiner/Op2"
        ]
      },
      "FPGA_CLK0_1": {
        "ports": [
          "FPGA_CLK0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "GND_0_dout": {
        "ports": [
          "GND_0/dout",
          "irq_concat_0/In15",
          "axi_pcie_0/INTX_MSI_Request",
          "irq_concat_0/In9",
          "irq_concat_1/In0",
          "irq_concat_1/In1",
          "irq_concat_1/In2",
          "PCIe_CLKREQn",
          "CM4_WAKE"
        ]
      },
      "GND_2_dout": {
        "ports": [
          "GND_2/dout",
          "irq_concat_1/In4"
        ]
      },
      "GND_3_dout": {
        "ports": [
          "GND_3/dout",
          "gpio_concat_0/In3"
        ]
      },
      "GND_4_dout": {
        "ports": [
          "GND_4/dout",
          "gpio_concat_2/In2"
        ]
      },
      "GND_5_dout": {
        "ports": [
          "GND_5/dout",
          "gpio_concat_0/In0"
        ]
      },
      "GND_6_dout": {
        "ports": [
          "GND_6/dout",
          "gpio_concat_2/In0"
        ]
      },
      "RXCLK_1": {
        "ports": [
          "TRX_DATA_CLK",
          "axi_ad9361/rx_clk_in"
        ]
      },
      "RXDATA_1": {
        "ports": [
          "TRX_P1_RXDATA",
          "axi_ad9361/rx_data_in"
        ]
      },
      "RXFRAME_1": {
        "ports": [
          "TRX_RXFRAME",
          "axi_ad9361/rx_frame_in"
        ]
      },
      "SYNTH_LD_1": {
        "ports": [
          "SYNTH_LD",
          "gpio_concat_2/In1"
        ]
      },
      "TRX_5V0_BIAS_T1_OCn_1": {
        "ports": [
          "TRX_5V0_BIAS_T1_OCn",
          "gpio_concat_1/In0"
        ]
      },
      "TRX_5V0_BIAS_T2_OCn_1": {
        "ports": [
          "TRX_5V0_BIAS_T2_OCn",
          "gpio_concat_1/In1"
        ]
      },
      "TRX_5V0_PA1_OCn_1": {
        "ports": [
          "TRX_5V0_PA1_OCn",
          "gpio_concat_1/In2"
        ]
      },
      "TRX_5V0_PA2_OCn_1": {
        "ports": [
          "TRX_5V0_PA2_OCn",
          "gpio_concat_1/In3"
        ]
      },
      "TRX_CTRL_OUT_1": {
        "ports": [
          "TRX_CTRL_OUT",
          "gpio_concat_0/In1"
        ]
      },
      "VCC_0_dout": {
        "ports": [
          "VCC_0/dout",
          "logic_and_0/Op1",
          "logic_and_2/Op1"
        ]
      },
      "ad9361_adc_packer_fifo_wr_overflow": {
        "ports": [
          "ad9361_adc_packer/fifo_wr_overflow",
          "axi_ad9361/adc_dovf"
        ]
      },
      "ad9361_dac_unpacker_fifo_rd_underflow": {
        "ports": [
          "ad9361_dac_unpacker/fifo_rd_underflow",
          "axi_ad9361/dac_dunf"
        ]
      },
      "axi_ad9361_0_adc_data_i0": {
        "ports": [
          "axi_ad9361/adc_data_i0",
          "ad9361_adc_packer/fifo_wr_data_0"
        ]
      },
      "axi_ad9361_0_adc_data_i1": {
        "ports": [
          "axi_ad9361/adc_data_i1",
          "ad9361_adc_packer/fifo_wr_data_2"
        ]
      },
      "axi_ad9361_0_adc_data_q0": {
        "ports": [
          "axi_ad9361/adc_data_q0",
          "ad9361_adc_packer/fifo_wr_data_1"
        ]
      },
      "axi_ad9361_0_adc_data_q1": {
        "ports": [
          "axi_ad9361/adc_data_q1",
          "ad9361_adc_packer/fifo_wr_data_3"
        ]
      },
      "axi_ad9361_0_adc_enable_i0": {
        "ports": [
          "axi_ad9361/adc_enable_i0",
          "ad9361_adc_packer/enable_0"
        ]
      },
      "axi_ad9361_0_adc_enable_i1": {
        "ports": [
          "axi_ad9361/adc_enable_i1",
          "ad9361_adc_packer/enable_2"
        ]
      },
      "axi_ad9361_0_adc_enable_q0": {
        "ports": [
          "axi_ad9361/adc_enable_q0",
          "ad9361_adc_packer/enable_1"
        ]
      },
      "axi_ad9361_0_adc_enable_q1": {
        "ports": [
          "axi_ad9361/adc_enable_q1",
          "ad9361_adc_packer/enable_3"
        ]
      },
      "axi_ad9361_0_adc_valid_i0": {
        "ports": [
          "axi_ad9361/adc_valid_i0",
          "logic_or_0/Op1"
        ]
      },
      "axi_ad9361_0_adc_valid_i1": {
        "ports": [
          "axi_ad9361/adc_valid_i1",
          "logic_or_0/Op2"
        ]
      },
      "axi_ad9361_0_dac_enable_i0": {
        "ports": [
          "axi_ad9361/dac_enable_i0",
          "ad9361_dac_unpacker/enable_0"
        ]
      },
      "axi_ad9361_0_dac_enable_i1": {
        "ports": [
          "axi_ad9361/dac_enable_i1",
          "ad9361_dac_unpacker/enable_2"
        ]
      },
      "axi_ad9361_0_dac_enable_q0": {
        "ports": [
          "axi_ad9361/dac_enable_q0",
          "ad9361_dac_unpacker/enable_1"
        ]
      },
      "axi_ad9361_0_dac_enable_q1": {
        "ports": [
          "axi_ad9361/dac_enable_q1",
          "ad9361_dac_unpacker/enable_3"
        ]
      },
      "axi_ad9361_0_dac_valid_i0": {
        "ports": [
          "axi_ad9361/dac_valid_i0",
          "logic_or_1/Op1"
        ]
      },
      "axi_ad9361_0_dac_valid_i1": {
        "ports": [
          "axi_ad9361/dac_valid_i1",
          "logic_or_1/Op2"
        ]
      },
      "axi_ad9361_0_enable": {
        "ports": [
          "axi_ad9361/enable",
          "TRX_EN"
        ]
      },
      "axi_ad9361_0_gps_pps_irq": {
        "ports": [
          "axi_ad9361/gps_pps_irq",
          "irq_concat_0/In2"
        ]
      },
      "axi_ad9361_0_l_clk": {
        "ports": [
          "axi_ad9361/l_clk",
          "ad9361_adc_packer/clk",
          "ad9361_dac_unpacker/clk",
          "axi_ad9361/clk",
          "axi_dmac_rf_rx/fifo_wr_clk",
          "axi_dmac_rf_tx/m_axis_aclk"
        ]
      },
      "axi_ad9361_0_rst": {
        "ports": [
          "axi_ad9361/rst",
          "ad9361_adc_packer/reset",
          "ad9361_dac_unpacker/reset"
        ]
      },
      "axi_ad9361_0_tx_clk_out": {
        "ports": [
          "axi_ad9361/tx_clk_out",
          "TRX_FBCLK"
        ]
      },
      "axi_ad9361_0_tx_data_out": {
        "ports": [
          "axi_ad9361/tx_data_out",
          "TRX_P0_TXDATA"
        ]
      },
      "axi_ad9361_0_tx_frame_out": {
        "ports": [
          "axi_ad9361/tx_frame_out",
          "TRX_TXFRAME"
        ]
      },
      "axi_ad9361_0_txnrx": {
        "ports": [
          "axi_ad9361/txnrx",
          "TRX_TXNRX"
        ]
      },
      "axi_dmac_i2s_rx_irq": {
        "ports": [
          "axi_dmac_i2s_rx/irq",
          "irq_concat_0/In7"
        ]
      },
      "axi_dmac_i2s_tx_irq": {
        "ports": [
          "axi_dmac_i2s_tx/irq",
          "irq_concat_0/In8"
        ]
      },
      "axi_dmac_rf_rx_irq": {
        "ports": [
          "axi_dmac_rf_rx/irq",
          "irq_concat_0/In0"
        ]
      },
      "axi_dmac_rf_tx_irq": {
        "ports": [
          "axi_dmac_rf_tx/irq",
          "irq_concat_0/In1"
        ]
      },
      "axi_dmac_rf_tx_m_axis_valid": {
        "ports": [
          "axi_dmac_rf_tx/m_axis_valid",
          "logic_and_2/Op2"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "gpio_slice_trx_ctrl_out/Din",
          "gpio_slice_trx_sync_in/Din",
          "gpio_slice_trx_en_agc/Din",
          "gpio_slice_trx_up_enable/Din",
          "gpio_slice_trx_up_txnrx/Din"
        ]
      },
      "axi_gpio_0_ip2intc_irpt": {
        "ports": [
          "axi_gpio_0/ip2intc_irpt",
          "irq_concat_0/In3"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "axi_gpio_1/gpio_io_o",
          "gpio_slice_synth_sync/Din",
          "gpio_slice_synth_mute/Din",
          "gpio_slice_synth_ce/Din"
        ]
      },
      "axi_gpio_1_ip2intc_irpt": {
        "ports": [
          "axi_gpio_1/ip2intc_irpt",
          "irq_concat_0/In14"
        ]
      },
      "axi_iic_0_gpo": {
        "ports": [
          "axi_iic_0/gpo",
          "CODEC_RSTn"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "irq_concat_0/In4"
        ]
      },
      "axi_iic_1_gpo": {
        "ports": [
          "axi_iic_1/gpo",
          "gpio_slice_clk_mngr_oen/Din",
          "gpio_slice_pm_i2c_en/Din"
        ]
      },
      "axi_iic_1_iic2intc_irpt": {
        "ports": [
          "axi_iic_1/iic2intc_irpt",
          "irq_concat_0/In12"
        ]
      },
      "axi_pcie_0_axi_aclk_out": {
        "ports": [
          "axi_pcie_0/axi_aclk_out",
          "axi_i2s_adi_0/s_axis_aclk",
          "axi_i2s_adi_0/m_axis_aclk",
          "axi_i2s_adi_0/s_axi_aclk",
          "rst_axi_pcie_0_125M/slowest_sync_clk",
          "xadc_wiz_0/s_axi_aclk",
          "axi_ad9361/s_axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_dmac_rf_rx/s_axi_aclk",
          "axi_dmac_rf_rx/m_dest_axi_aclk",
          "axi_dmac_rf_tx/s_axi_aclk",
          "axi_dmac_rf_tx/m_src_axi_aclk",
          "axi_dmac_i2s_tx/s_axi_aclk",
          "axi_dmac_i2s_tx/m_src_axi_aclk",
          "axi_dmac_i2s_tx/m_axis_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_iic_0/s_axi_aclk",
          "axi_cpu_dma_interconnect/ACLK",
          "axi_cpu_dma_interconnect/S00_ACLK",
          "axi_cpu_dma_interconnect/S01_ACLK",
          "axi_cpu_dma_interconnect/S02_ACLK",
          "axi_cpu_dma_interconnect/S03_ACLK",
          "axi_cpu_dma_interconnect/M00_ACLK",
          "axi_cpu_dma_interconnect/M01_ACLK",
          "axi_pcie_interconnect/ACLK",
          "axi_pcie_interconnect/S00_ACLK",
          "axi_pcie_interconnect/S01_ACLK",
          "axi_pcie_interconnect/M00_ACLK",
          "axi_pcie_interconnect/M01_ACLK",
          "axi_peripheral_interconnect/ACLK",
          "axi_peripheral_interconnect/S00_ACLK",
          "axi_peripheral_interconnect/M00_ACLK",
          "axi_peripheral_interconnect/M01_ACLK",
          "axi_peripheral_interconnect/M02_ACLK",
          "axi_peripheral_interconnect/M03_ACLK",
          "axi_peripheral_interconnect/M04_ACLK",
          "axi_peripheral_interconnect/M05_ACLK",
          "axi_peripheral_interconnect/M07_ACLK",
          "axi_peripheral_interconnect/M08_ACLK",
          "axi_peripheral_interconnect/M09_ACLK",
          "axi_peripheral_interconnect/M10_ACLK",
          "axi_peripheral_interconnect/M11_ACLK",
          "axi_peripheral_interconnect/M12_ACLK",
          "axi_protocol_convert_0/aclk",
          "axi_quad_spi_0/ext_spi_clk",
          "axi_quad_spi_0/s_axi_aclk",
          "axi_quad_spi_1/ext_spi_clk",
          "axi_quad_spi_1/s_axi_aclk",
          "axi_dmac_i2s_rx/s_axis_aclk",
          "axi_dmac_i2s_rx/m_dest_axi_aclk",
          "axi_dmac_i2s_rx/s_axi_aclk",
          "axi_cpu_dma_interconnect/S04_ACLK",
          "picorv32_0/clk",
          "axi_iic_1/s_axi_aclk",
          "axi_pcie_interconnect/M03_ACLK",
          "axi_peripheral_interconnect/M13_ACLK",
          "axi_quad_spi_2/s_axi_aclk",
          "axi_quad_spi_2/ext_spi_clk",
          "axi_peripheral_interconnect/M14_ACLK",
          "axi_gpio_1/s_axi_aclk",
          "axi_quad_spi_0/s_axi4_aclk"
        ]
      },
      "axi_pcie_0_axi_ctl_aclk_out": {
        "ports": [
          "axi_pcie_0/axi_ctl_aclk_out",
          "axi_peripheral_interconnect/M06_ACLK"
        ]
      },
      "axi_pcie_0_interrupt_out": {
        "ports": [
          "axi_pcie_0/interrupt_out",
          "irq_concat_0/In6"
        ]
      },
      "axi_pcie_0_mmcm_lock": {
        "ports": [
          "axi_pcie_0/mmcm_lock",
          "rst_axi_pcie_0_125M/dcm_locked"
        ]
      },
      "axi_quad_spi_0_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_0/ip2intc_irpt",
          "irq_concat_0/In5"
        ]
      },
      "axi_quad_spi_1_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_1/ip2intc_irpt",
          "irq_concat_0/In11"
        ]
      },
      "axi_quad_spi_2_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_2/ip2intc_irpt",
          "irq_concat_0/In13"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "mig_7series_0/sys_clk_i"
        ]
      },
      "clk_wiz_0_delay_ref_clk": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "axi_ad9361/delay_clk",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "data_clk_i_0_1": {
        "ports": [
          "FPGA_CLK1",
          "axi_i2s_adi_0/data_clk_i"
        ]
      },
      "gpio_concat_0_dout": {
        "ports": [
          "gpio_concat_0/dout",
          "axi_gpio_0/gpio_io_i"
        ]
      },
      "gpio_concat_1_dout": {
        "ports": [
          "gpio_concat_1/dout",
          "gpio_concat_0/In2"
        ]
      },
      "gpio_concat_2_dout": {
        "ports": [
          "gpio_concat_2/dout",
          "axi_gpio_1/gpio_io_i"
        ]
      },
      "gpio_slice_clk_mngr_oen_Dout": {
        "ports": [
          "gpio_slice_clk_mngr_oen/Dout",
          "CLK_MNGR_OEn"
        ]
      },
      "gpio_slice_pm_i2c_en_Dout": {
        "ports": [
          "gpio_slice_pm_i2c_en/Dout",
          "PM_I2C_EN"
        ]
      },
      "gpio_slice_synth_ce_Dout": {
        "ports": [
          "gpio_slice_synth_ce/Dout",
          "SYNTH_CE"
        ]
      },
      "gpio_slice_synth_mute_Dout": {
        "ports": [
          "gpio_slice_synth_mute/Dout",
          "SYNTH_MUTE"
        ]
      },
      "gpio_slice_synth_sync_Dout": {
        "ports": [
          "gpio_slice_synth_sync/Dout",
          "SYNTH_SYNC"
        ]
      },
      "gpio_slice_trx_en_agc_Dout": {
        "ports": [
          "gpio_slice_trx_en_agc/Dout",
          "TRX_EN_AGC"
        ]
      },
      "gpio_slice_trx_sync_in_Dout": {
        "ports": [
          "gpio_slice_trx_sync_in/Dout",
          "TRX_SYNC_IN"
        ]
      },
      "gpio_slice_trx_up_enable_Dout": {
        "ports": [
          "gpio_slice_trx_up_enable/Dout",
          "axi_ad9361/up_enable"
        ]
      },
      "gpio_slice_trx_up_txnrx_Dout": {
        "ports": [
          "gpio_slice_trx_up_txnrx/Dout",
          "axi_ad9361/up_txnrx"
        ]
      },
      "int_reset_combiner_Res": {
        "ports": [
          "int_reset_combiner/Res",
          "rst_mig_7series_0_166M/aux_reset_in"
        ]
      },
      "irq_concat_0_dout": {
        "ports": [
          "irq_concat_0/dout",
          "irq_concat_1/In3"
        ]
      },
      "irq_concat_1_dout": {
        "ports": [
          "irq_concat_1/dout",
          "picorv32_0/irq"
        ]
      },
      "logic_and_0_Res": {
        "ports": [
          "logic_and_0/Res",
          "ad9361_adc_packer/fifo_wr_en"
        ]
      },
      "logic_and_2_Res": {
        "ports": [
          "logic_and_2/Res",
          "ad9361_dac_unpacker/s_axis_valid"
        ]
      },
      "logic_or_0_Res": {
        "ports": [
          "logic_or_0/Res",
          "logic_and_0/Op2"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_7series_0_166M/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "rst_mig_7series_0_166M/slowest_sync_clk",
          "axi_pcie_interconnect/M02_ACLK"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "int_reset_combiner/Op1"
        ]
      },
      "rst_axi_pcie_0_125M_interconnect_aresetn": {
        "ports": [
          "rst_axi_pcie_0_125M/interconnect_aresetn",
          "axi_cpu_dma_interconnect/ARESETN",
          "axi_cpu_dma_interconnect/S00_ARESETN",
          "axi_cpu_dma_interconnect/S01_ARESETN",
          "axi_cpu_dma_interconnect/S02_ARESETN",
          "axi_cpu_dma_interconnect/S03_ARESETN",
          "axi_cpu_dma_interconnect/M00_ARESETN",
          "axi_cpu_dma_interconnect/M01_ARESETN",
          "axi_pcie_interconnect/ARESETN",
          "axi_pcie_interconnect/S00_ARESETN",
          "axi_pcie_interconnect/S01_ARESETN",
          "axi_pcie_interconnect/M00_ARESETN",
          "axi_pcie_interconnect/M01_ARESETN",
          "axi_peripheral_interconnect/ARESETN",
          "axi_peripheral_interconnect/S00_ARESETN",
          "axi_peripheral_interconnect/M00_ARESETN",
          "axi_peripheral_interconnect/M01_ARESETN",
          "axi_peripheral_interconnect/M02_ARESETN",
          "axi_peripheral_interconnect/M03_ARESETN",
          "axi_peripheral_interconnect/M04_ARESETN",
          "axi_peripheral_interconnect/M05_ARESETN",
          "axi_peripheral_interconnect/M06_ARESETN",
          "axi_peripheral_interconnect/M07_ARESETN",
          "axi_peripheral_interconnect/M08_ARESETN",
          "axi_peripheral_interconnect/M09_ARESETN",
          "axi_peripheral_interconnect/M10_ARESETN",
          "axi_peripheral_interconnect/M11_ARESETN",
          "axi_peripheral_interconnect/M12_ARESETN",
          "axi_pcie_0/axi_aresetn",
          "axi_protocol_convert_0/aresetn",
          "axi_cpu_dma_interconnect/S04_ARESETN",
          "picorv32_0/resetn",
          "axi_pcie_interconnect/M03_ARESETN",
          "axi_peripheral_interconnect/M13_ARESETN",
          "axi_peripheral_interconnect/M14_ARESETN"
        ]
      },
      "rst_axi_pcie_0_125M_peripheral_aresetn": {
        "ports": [
          "rst_axi_pcie_0_125M/peripheral_aresetn",
          "axi_i2s_adi_0/s_axis_aresetn",
          "axi_i2s_adi_0/s_axi_aresetn",
          "xadc_wiz_0/s_axi_aresetn",
          "axi_ad9361/s_axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_dmac_rf_rx/s_axi_aresetn",
          "axi_dmac_rf_rx/m_dest_axi_aresetn",
          "axi_dmac_rf_tx/s_axi_aresetn",
          "axi_dmac_rf_tx/m_src_axi_aresetn",
          "axi_dmac_i2s_tx/s_axi_aresetn",
          "axi_dmac_i2s_tx/m_src_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_quad_spi_0/s_axi_aresetn",
          "axi_quad_spi_1/s_axi_aresetn",
          "axi_dmac_i2s_rx/m_dest_axi_aresetn",
          "axi_dmac_i2s_rx/s_axi_aresetn",
          "axi_iic_1/s_axi_aresetn",
          "axi_quad_spi_2/s_axi_aresetn",
          "TRX_RESETn",
          "SYNTH_RESETn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_quad_spi_0/s_axi4_aresetn"
        ]
      },
      "rst_mig_7series_0_166M_interconnect_aresetn": {
        "ports": [
          "rst_mig_7series_0_166M/interconnect_aresetn",
          "axi_pcie_interconnect/M02_ARESETN"
        ]
      },
      "rst_mig_7series_0_166M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_166M/peripheral_aresetn",
          "mig_7series_0/aresetn"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "axi_pcie_0/REFCLK"
        ]
      },
      "util_upack2_1_fifo_rd_data_0": {
        "ports": [
          "ad9361_dac_unpacker/fifo_rd_data_0",
          "axi_ad9361/dac_data_i0"
        ]
      },
      "util_upack2_1_fifo_rd_data_1": {
        "ports": [
          "ad9361_dac_unpacker/fifo_rd_data_1",
          "axi_ad9361/dac_data_q0"
        ]
      },
      "util_upack2_1_fifo_rd_data_2": {
        "ports": [
          "ad9361_dac_unpacker/fifo_rd_data_2",
          "axi_ad9361/dac_data_i1"
        ]
      },
      "util_upack2_1_fifo_rd_data_3": {
        "ports": [
          "ad9361_dac_unpacker/fifo_rd_data_3",
          "axi_ad9361/dac_data_q1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "logic_or_1/Res",
          "ad9361_dac_unpacker/fifo_rd_en"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "PCIe_RESETn",
          "mig_7series_0/sys_rst",
          "rst_axi_pcie_0_125M/ext_reset_in",
          "rst_mig_7series_0_166M/ext_reset_in",
          "clk_wiz_0/resetn"
        ]
      },
      "xadc_wiz_0_ip2intc_irpt": {
        "ports": [
          "xadc_wiz_0/ip2intc_irpt",
          "irq_concat_0/In10"
        ]
      },
      "xadc_wiz_0_temp_out": {
        "ports": [
          "xadc_wiz_0/temp_out",
          "mig_7series_0/device_temp_i"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "gpio_slice_trx_ctrl_out/Dout",
          "TRX_CTRL_IN"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_0": "Build Timestamping IP and connect to 2 AND gates that are currently masked with VCC to apply backpressure to DMA and ADC",
        "comment_1": "For TX, we apply back-pressure by telling the Unpacker that the data from the DMA is not ready.\nSince the Unpacker copies the valid signal into the ready signal, there is no need to signal the DMA that the Unpacker is not ready.",
        "comment_2": "For RX, we apply back-pressure by masking the wr_en from the ADC. This way, the ADC keeps spitting out samples that get ignored by the Packer."
      }
    },
    "addressing": {
      "/axi_dmac_rf_rx": {
        "address_spaces": {
          "m_dest_axi": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x41000000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000C000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x4000E000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_rx_axi_lite": {
                "address_block": "/axi_dmac_rf_rx/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_tx_axi_lite": {
                "address_block": "/axi_dmac_rf_tx/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40004000",
                "range": "8K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x4001A000",
                "range": "8K"
              },
              "SEG_axi_i2s_adi_0_axi_lite": {
                "address_block": "/axi_i2s_adi_0/s_axi/axi_lite",
                "offset": "0x40010000",
                "range": "8K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40006000",
                "range": "8K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x40016000",
                "range": "8K"
              },
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x60000000",
                "range": "256M"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4000A000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_0_MEM0": {
                "address_block": "/axi_quad_spi_0/aximm/MEM0",
                "offset": "0x00000000",
                "range": "8M"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x40008000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1/AXI_LITE/Reg",
                "offset": "0x40014000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_2_Reg": {
                "address_block": "/axi_quad_spi_2/AXI_LITE/Reg",
                "offset": "0x40018000",
                "range": "8K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40012000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/axi_dmac_rf_tx": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x41000000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000C000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x4000E000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_rx_axi_lite": {
                "address_block": "/axi_dmac_rf_rx/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_tx_axi_lite": {
                "address_block": "/axi_dmac_rf_tx/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40004000",
                "range": "8K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x4001A000",
                "range": "8K"
              },
              "SEG_axi_i2s_adi_0_axi_lite": {
                "address_block": "/axi_i2s_adi_0/s_axi/axi_lite",
                "offset": "0x40010000",
                "range": "8K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40006000",
                "range": "8K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x40016000",
                "range": "8K"
              },
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x60000000",
                "range": "256M"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4000A000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_0_MEM0": {
                "address_block": "/axi_quad_spi_0/aximm/MEM0",
                "offset": "0x00000000",
                "range": "8M"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x40008000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1/AXI_LITE/Reg",
                "offset": "0x40014000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_2_Reg": {
                "address_block": "/axi_quad_spi_2/AXI_LITE/Reg",
                "offset": "0x40018000",
                "range": "8K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40012000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/axi_dmac_i2s_tx": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x41000000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000C000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x4000E000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_rx_axi_lite": {
                "address_block": "/axi_dmac_rf_rx/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_tx_axi_lite": {
                "address_block": "/axi_dmac_rf_tx/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40004000",
                "range": "8K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x4001A000",
                "range": "8K"
              },
              "SEG_axi_i2s_adi_0_axi_lite": {
                "address_block": "/axi_i2s_adi_0/s_axi/axi_lite",
                "offset": "0x40010000",
                "range": "8K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40006000",
                "range": "8K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x40016000",
                "range": "8K"
              },
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x60000000",
                "range": "256M"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4000A000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_0_MEM0": {
                "address_block": "/axi_quad_spi_0/aximm/MEM0",
                "offset": "0x00000000",
                "range": "8M"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x40008000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1/AXI_LITE/Reg",
                "offset": "0x40014000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_2_Reg": {
                "address_block": "/axi_quad_spi_2/AXI_LITE/Reg",
                "offset": "0x40018000",
                "range": "8K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40012000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/axi_pcie_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x41000000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000C000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x4000E000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_rx_axi_lite": {
                "address_block": "/axi_dmac_rf_rx/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_tx_axi_lite": {
                "address_block": "/axi_dmac_rf_tx/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40004000",
                "range": "8K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x4001A000",
                "range": "8K"
              },
              "SEG_axi_i2s_adi_0_axi_lite": {
                "address_block": "/axi_i2s_adi_0/s_axi/axi_lite",
                "offset": "0x40010000",
                "range": "8K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40006000",
                "range": "8K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x40016000",
                "range": "8K"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4000A000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_0_MEM0": {
                "address_block": "/axi_quad_spi_0/aximm/MEM0",
                "offset": "0x00000000",
                "range": "8M"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x40008000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1/AXI_LITE/Reg",
                "offset": "0x40014000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_2_Reg": {
                "address_block": "/axi_quad_spi_2/AXI_LITE/Reg",
                "offset": "0x40018000",
                "range": "8K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40012000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/axi_dmac_i2s_rx": {
        "address_spaces": {
          "m_dest_axi": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x41000000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000C000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x4000E000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_rx_axi_lite": {
                "address_block": "/axi_dmac_rf_rx/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_tx_axi_lite": {
                "address_block": "/axi_dmac_rf_tx/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40004000",
                "range": "8K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x4001A000",
                "range": "8K"
              },
              "SEG_axi_i2s_adi_0_axi_lite": {
                "address_block": "/axi_i2s_adi_0/s_axi/axi_lite",
                "offset": "0x40010000",
                "range": "8K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40006000",
                "range": "8K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x40016000",
                "range": "8K"
              },
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x60000000",
                "range": "256M"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4000A000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_0_MEM0": {
                "address_block": "/axi_quad_spi_0/aximm/MEM0",
                "offset": "0x00000000",
                "range": "8M"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x40008000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1/AXI_LITE/Reg",
                "offset": "0x40014000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_2_Reg": {
                "address_block": "/axi_quad_spi_2/AXI_LITE/Reg",
                "offset": "0x40018000",
                "range": "8K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40012000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/picorv32_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x40100000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x41000000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_rx_axi_lite": {
                "address_block": "/axi_dmac_i2s_rx/s_axi/axi_lite",
                "offset": "0x4000C000",
                "range": "8K"
              },
              "SEG_axi_dmac_i2s_tx_axi_lite": {
                "address_block": "/axi_dmac_i2s_tx/s_axi/axi_lite",
                "offset": "0x4000E000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_rx_axi_lite": {
                "address_block": "/axi_dmac_rf_rx/s_axi/axi_lite",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_dmac_rf_tx_axi_lite": {
                "address_block": "/axi_dmac_rf_tx/s_axi/axi_lite",
                "offset": "0x40002000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40004000",
                "range": "8K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x4001A000",
                "range": "8K"
              },
              "SEG_axi_i2s_adi_0_axi_lite": {
                "address_block": "/axi_i2s_adi_0/s_axi/axi_lite",
                "offset": "0x40010000",
                "range": "8K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40006000",
                "range": "8K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x40016000",
                "range": "8K"
              },
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x60000000",
                "range": "256M"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x4000A000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_0_MEM0": {
                "address_block": "/axi_quad_spi_0/aximm/MEM0",
                "offset": "0x00000000",
                "range": "8M"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x40008000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1/AXI_LITE/Reg",
                "offset": "0x40014000",
                "range": "8K"
              },
              "SEG_axi_quad_spi_2_Reg": {
                "address_block": "/axi_quad_spi_2/AXI_LITE/Reg",
                "offset": "0x40018000",
                "range": "8K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x40012000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}