# Let the output of the past stage (mem) be listed first.
wdt: 16

# And the signals passed from the previous buffer next.
wb
out_en

dst: 3
