
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000504    0.154319 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004242    0.023039    0.164624    0.318943 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023039    0.000315    0.319258 v fanout68/A (sg13g2_buf_1)
     4    0.030844    0.100971    0.124975    0.444233 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.100980    0.000818    0.445051 v fanout67/A (sg13g2_buf_1)
     5    0.024518    0.082414    0.144697    0.589748 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.082452    0.001646    0.591394 v _202_/A (sg13g2_xor2_1)
     2    0.010533    0.048563    0.110978    0.702372 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.048570    0.000605    0.702978 v _204_/A (sg13g2_xor2_1)
     1    0.001922    0.024756    0.059432    0.762410 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024756    0.000073    0.762483 v _297_/D (sg13g2_dfrbpq_1)
                                              0.762483   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000504    0.154319 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.404319   clock uncertainty
                                  0.000000    0.404319   clock reconvergence pessimism
                                 -0.035097    0.369221   library hold time
                                              0.369221   data required time
---------------------------------------------------------------------------------------------
                                              0.369221   data required time
                                             -0.762483   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393262   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000504    0.154319 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004242    0.023039    0.164624    0.318943 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023039    0.000315    0.319258 v fanout68/A (sg13g2_buf_1)
     4    0.030844    0.100971    0.124975    0.444233 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.100980    0.000818    0.445051 v fanout67/A (sg13g2_buf_1)
     5    0.024518    0.082414    0.144697    0.589748 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.082457    0.001740    0.591488 v _201_/A (sg13g2_and2_1)
     1    0.004147    0.024077    0.091816    0.683304 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.024077    0.000165    0.683469 v _207_/B1 (sg13g2_a21oi_1)
     2    0.014970    0.103321    0.091840    0.775308 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.103336    0.001008    0.776316 ^ _208_/B (sg13g2_xor2_1)
     1    0.002680    0.027059    0.078176    0.854492 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.027059    0.000195    0.854687 v _298_/D (sg13g2_dfrbpq_1)
                                              0.854687   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000518    0.154333 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.404333   clock uncertainty
                                  0.000000    0.404333   clock reconvergence pessimism
                                 -0.035827    0.368506   library hold time
                                              0.368506   data required time
---------------------------------------------------------------------------------------------
                                              0.368506   data required time
                                             -0.854687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486181   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000559    0.153939 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002050    0.021020    0.171682    0.325621 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.021021    0.000077    0.325698 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.019163    0.096516    0.408329    0.734026 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.096536    0.001351    0.735378 ^ fanout77/A (sg13g2_buf_8)
     6    0.035815    0.033385    0.106539    0.841917 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.033512    0.002137    0.844054 ^ _192_/A (sg13g2_xnor2_1)
     1    0.003041    0.033422    0.062714    0.906768 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.033423    0.000200    0.906968 v _294_/D (sg13g2_dfrbpq_1)
                                              0.906968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.404100   clock uncertainty
                                  0.000000    0.404100   clock reconvergence pessimism
                                 -0.037818    0.366283   library hold time
                                              0.366283   data required time
---------------------------------------------------------------------------------------------
                                              0.366283   data required time
                                             -0.906968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540685   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000559    0.153939 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002050    0.021020    0.171682    0.325621 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.021021    0.000077    0.325698 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.019163    0.096516    0.408329    0.734026 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.096536    0.001351    0.735378 ^ fanout77/A (sg13g2_buf_8)
     6    0.035815    0.033385    0.106539    0.841917 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.033388    0.000851    0.842768 ^ _128_/A (sg13g2_inv_2)
     5    0.030926    0.055945    0.056875    0.899643 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.056036    0.001918    0.901561 v _293_/D (sg13g2_dfrbpq_2)
                                              0.901561   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000559    0.153939 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.403939   clock uncertainty
                                  0.000000    0.403939   clock reconvergence pessimism
                                 -0.045172    0.358767   library hold time
                                              0.358767   data required time
---------------------------------------------------------------------------------------------
                                              0.358767   data required time
                                             -0.901561   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542795   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000737    0.154116 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002742    0.023390    0.163928    0.318044 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023390    0.000157    0.318201 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012171    0.068200    0.386142    0.704344 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068202    0.000440    0.704784 ^ fanout55/A (sg13g2_buf_8)
     8    0.042417    0.034955    0.094850    0.799634 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035655    0.003687    0.803321 ^ _195_/B (sg13g2_xor2_1)
     2    0.010948    0.049224    0.088548    0.891868 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.049235    0.000740    0.892608 v _196_/B (sg13g2_xor2_1)
     1    0.002177    0.025777    0.055822    0.948431 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025777    0.000079    0.948510 v _295_/D (sg13g2_dfrbpq_2)
                                              0.948510   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023933    0.000676    0.154055 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.404055   clock uncertainty
                                  0.000000    0.404055   clock reconvergence pessimism
                                 -0.035430    0.368624   library hold time
                                              0.368624   data required time
---------------------------------------------------------------------------------------------
                                              0.368624   data required time
                                             -0.948510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.579885   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000737    0.154116 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002742    0.023390    0.163928    0.318044 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023390    0.000157    0.318201 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012171    0.068200    0.386142    0.704344 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068202    0.000440    0.704784 ^ fanout55/A (sg13g2_buf_8)
     8    0.042417    0.034955    0.094850    0.799634 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035048    0.001018    0.800652 ^ _199_/B (sg13g2_xnor2_1)
     2    0.012108    0.081184    0.095194    0.895847 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.081191    0.000631    0.896477 v _200_/B (sg13g2_xor2_1)
     1    0.003580    0.029241    0.074682    0.971160 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.029241    0.000232    0.971392 v _296_/D (sg13g2_dfrbpq_1)
                                              0.971392   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.404336   clock uncertainty
                                  0.000000    0.404336   clock reconvergence pessimism
                                 -0.036519    0.367817   library hold time
                                              0.367817   data required time
---------------------------------------------------------------------------------------------
                                              0.367817   data required time
                                             -0.971392   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603575   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051824    0.202138    0.356488 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000873    0.357361 v fanout59/A (sg13g2_buf_8)
     8    0.044667    0.032225    0.091987    0.449348 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034316    0.006206    0.455554 v _182_/B (sg13g2_nand2_1)
     1    0.005139    0.036060    0.044009    0.499563 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.036061    0.000326    0.499889 ^ _217_/A (sg13g2_nor3_1)
     1    0.004882    0.031862    0.044126    0.544015 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.031863    0.000360    0.544374 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003369    0.044954    0.080249    0.624623 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.044955    0.000223    0.624846 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003779    0.037270    0.368405    0.993251 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.037270    0.000147    0.993398 ^ _219_/A (sg13g2_inv_1)
     1    0.001932    0.016329    0.027031    1.020429 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016329    0.000130    1.020559 v _301_/D (sg13g2_dfrbpq_1)
                                              1.020559   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000737    0.154116 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.404116   clock uncertainty
                                  0.000000    0.404116   clock reconvergence pessimism
                                 -0.032400    0.371716   library hold time
                                              0.371716   data required time
---------------------------------------------------------------------------------------------
                                              0.371716   data required time
                                             -1.020559   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648843   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023933    0.000676    0.154055 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012820    0.039577    0.188184    0.342239 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039623    0.000939    0.343178 ^ fanout72/A (sg13g2_buf_8)
     7    0.034305    0.030044    0.077818    0.420995 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030954    0.004220    0.425216 ^ _140_/B (sg13g2_nor2_2)
     5    0.019893    0.039523    0.048260    0.473475 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039574    0.001037    0.474512 v _144_/A (sg13g2_nand2_1)
     2    0.008702    0.047178    0.052156    0.526668 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047186    0.000502    0.527170 ^ _212_/B (sg13g2_nor2_1)
     2    0.014753    0.056448    0.066139    0.593309 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.056495    0.001329    0.594639 v _213_/C (sg13g2_nand3_1)
     2    0.010934    0.057349    0.077260    0.671898 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.057368    0.000824    0.672722 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002258    0.030109    0.060170    0.732892 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030109    0.000147    0.733039 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001870    0.033835    0.368323    1.101362 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.033835    0.000069    1.101432 v _300_/D (sg13g2_dfrbpq_1)
                                              1.101432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000509    0.153888 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.403888   clock uncertainty
                                  0.000000    0.403888   clock reconvergence pessimism
                                 -0.037950    0.365938   library hold time
                                              0.365938   data required time
---------------------------------------------------------------------------------------------
                                              0.365938   data required time
                                             -1.101432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735494   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066236    0.001268    1.098123 v _129_/A (sg13g2_inv_1)
     1    0.005925    0.039809    0.049483    1.147606 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.039810    0.000244    1.147850 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.147850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000559    0.153939 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.403939   clock uncertainty
                                  0.000000    0.403939   clock reconvergence pessimism
                                 -0.105827    0.298112   library removal time
                                              0.298112   data required time
---------------------------------------------------------------------------------------------
                                              0.298112   data required time
                                             -1.147850   data arrival time
---------------------------------------------------------------------------------------------
                                              0.849738   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000504    0.154319 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004242    0.023039    0.164624    0.318943 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023039    0.000315    0.319258 v fanout68/A (sg13g2_buf_1)
     4    0.030844    0.100971    0.124975    0.444233 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.100980    0.000818    0.445051 v fanout67/A (sg13g2_buf_1)
     5    0.024518    0.082414    0.144697    0.589748 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.082457    0.001740    0.591488 v _201_/A (sg13g2_and2_1)
     1    0.004147    0.024077    0.091816    0.683304 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.024077    0.000165    0.683469 v _207_/B1 (sg13g2_a21oi_1)
     2    0.014970    0.103321    0.091840    0.775308 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.103332    0.000865    0.776173 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.006242    0.049472    0.088620    0.864794 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.049479    0.000477    0.865271 v _211_/A (sg13g2_xnor2_1)
     1    0.001897    0.027888    0.063743    0.929014 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027888    0.000071    0.929085 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001530    0.032850    0.365908    1.294993 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.032850    0.000060    1.295053 v _299_/D (sg13g2_dfrbpq_2)
                                              1.295053   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.404350   clock uncertainty
                                  0.000000    0.404350   clock reconvergence pessimism
                                 -0.037734    0.366617   library hold time
                                              0.366617   data required time
---------------------------------------------------------------------------------------------
                                              0.366617   data required time
                                             -1.295053   data arrival time
---------------------------------------------------------------------------------------------
                                              0.928437   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029941    0.001841    1.197647 v _285_/A (sg13g2_inv_1)
     1    0.005623    0.031911    0.037138    1.234784 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031921    0.000432    1.235216 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.235216   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.404100   clock uncertainty
                                  0.000000    0.404100   clock reconvergence pessimism
                                 -0.103570    0.300530   library removal time
                                              0.300530   data required time
---------------------------------------------------------------------------------------------
                                              0.300530   data required time
                                             -1.235216   data arrival time
---------------------------------------------------------------------------------------------
                                              0.934686   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030147    0.002850    1.198656 v _287_/A (sg13g2_inv_1)
     1    0.005569    0.031729    0.037131    1.235787 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031742    0.000225    1.236012 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.236012   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.404336   clock uncertainty
                                  0.000000    0.404336   clock reconvergence pessimism
                                 -0.103532    0.300803   library removal time
                                              0.300803   data required time
---------------------------------------------------------------------------------------------
                                              0.300803   data required time
                                             -1.236012   data arrival time
---------------------------------------------------------------------------------------------
                                              0.935209   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030136    0.002804    1.198610 v _290_/A (sg13g2_inv_1)
     1    0.006072    0.033645    0.038638    1.237248 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033648    0.000249    1.237497 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.237497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.404350   clock uncertainty
                                  0.000000    0.404350   clock reconvergence pessimism
                                 -0.104028    0.300322   library removal time
                                              0.300322   data required time
---------------------------------------------------------------------------------------------
                                              0.300322   data required time
                                             -1.237497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.937175   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029914    0.001677    1.197483 v _291_/A (sg13g2_inv_1)
     1    0.006219    0.034172    0.038923    1.236406 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.034182    0.000457    1.236863 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.236863   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000509    0.153888 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.403888   clock uncertainty
                                  0.000000    0.403888   clock reconvergence pessimism
                                 -0.104247    0.299640   library removal time
                                              0.299640   data required time
---------------------------------------------------------------------------------------------
                                              0.299640   data required time
                                             -1.236863   data arrival time
---------------------------------------------------------------------------------------------
                                              0.937223   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030116    0.002718    1.198524 v _286_/A (sg13g2_inv_1)
     1    0.006349    0.034711    0.039355    1.237879 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.034722    0.000486    1.238365 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.238365   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023933    0.000676    0.154055 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.404055   clock uncertainty
                                  0.000000    0.404055   clock reconvergence pessimism
                                 -0.104328    0.299726   library removal time
                                              0.299726   data required time
---------------------------------------------------------------------------------------------
                                              0.299726   data required time
                                             -1.238365   data arrival time
---------------------------------------------------------------------------------------------
                                              0.938639   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030061    0.002471    1.198277 v _292_/A (sg13g2_inv_1)
     1    0.006632    0.035783    0.040202    1.238480 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035794    0.000493    1.238973 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.238973   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000737    0.154116 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.404116   clock uncertainty
                                  0.000000    0.404116   clock reconvergence pessimism
                                 -0.104729    0.299387   library removal time
                                              0.299387   data required time
---------------------------------------------------------------------------------------------
                                              0.299387   data required time
                                             -1.238973   data arrival time
---------------------------------------------------------------------------------------------
                                              0.939585   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030097    0.002635    1.198441 v _289_/A (sg13g2_inv_1)
     1    0.006744    0.036219    0.040552    1.238993 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.036229    0.000489    1.239482 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.239482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000518    0.154333 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.404333   clock uncertainty
                                  0.000000    0.404333   clock reconvergence pessimism
                                 -0.104876    0.299458   library removal time
                                              0.299458   data required time
---------------------------------------------------------------------------------------------
                                              0.299458   data required time
                                             -1.239482   data arrival time
---------------------------------------------------------------------------------------------
                                              0.940024   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030186    0.003012    1.198818 v _288_/A (sg13g2_inv_1)
     1    0.007252    0.038197    0.042074    1.240892 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.038210    0.000549    1.241441 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.241441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000504    0.154319 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.404319   clock uncertainty
                                  0.000000    0.404319   clock reconvergence pessimism
                                 -0.105468    0.298850   library removal time
                                              0.298850   data required time
---------------------------------------------------------------------------------------------
                                              0.298850   data required time
                                             -1.241441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.942591   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000509    0.153888 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011550    0.043851    0.182255    0.336143 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.043870    0.000838    0.336980 v output2/A (sg13g2_buf_1)
     1    0.006575    0.030201    0.077042    0.414023 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.030203    0.000273    0.414296 v sign (out)
                                              0.414296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.414296   data arrival time
---------------------------------------------------------------------------------------------
                                              1.164296   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000509    0.153888 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011550    0.043851    0.182255    0.336143 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.043861    0.000631    0.336774 v _127_/A (sg13g2_inv_1)
     1    0.010740    0.054216    0.057795    0.394569 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.054226    0.000594    0.395164 ^ output3/A (sg13g2_buf_1)
     1    0.011168    0.054469    0.094592    0.489755 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.054471    0.000462    0.490217 ^ signB (out)
                                              0.490217   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.490217   data arrival time
---------------------------------------------------------------------------------------------
                                              1.240217   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051824    0.202138    0.356488 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000904    0.357392 v fanout57/A (sg13g2_buf_8)
     8    0.034760    0.028728    0.090187    0.447579 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028875    0.001989    0.449567 v _180_/A (sg13g2_nand2_1)
     1    0.003063    0.024119    0.031597    0.481165 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.024120    0.000208    0.481373 ^ output24/A (sg13g2_buf_1)
     1    0.011587    0.055305    0.082615    0.563988 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.055356    0.000988    0.564976 ^ sine_out[28] (out)
                                              0.564976   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.564976   data arrival time
---------------------------------------------------------------------------------------------
                                              1.314976   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000929    0.364178 ^ fanout57/A (sg13g2_buf_8)
     8    0.035498    0.031881    0.091030    0.455208 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032014    0.001812    0.457020 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004798    0.024268    0.034887    0.491907 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.024272    0.000291    0.492198 v output17/A (sg13g2_buf_1)
     1    0.008461    0.035145    0.073232    0.565431 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.035152    0.000517    0.565947 v sine_out[21] (out)
                                              0.565947   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.565947   data arrival time
---------------------------------------------------------------------------------------------
                                              1.315947   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051824    0.202138    0.356488 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000904    0.357392 v fanout57/A (sg13g2_buf_8)
     8    0.034760    0.028728    0.090187    0.447579 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028851    0.001831    0.449409 v _170_/A (sg13g2_nand2_1)
     1    0.003171    0.024510    0.031932    0.481341 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.024510    0.000124    0.481465 ^ output20/A (sg13g2_buf_1)
     1    0.012070    0.057216    0.084165    0.565630 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.057260    0.000908    0.566538 ^ sine_out[24] (out)
                                              0.566538   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.566538   data arrival time
---------------------------------------------------------------------------------------------
                                              1.316538   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000929    0.364178 ^ fanout57/A (sg13g2_buf_8)
     8    0.035498    0.031881    0.091030    0.455208 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.031989    0.001625    0.456833 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006415    0.028835    0.038833    0.495667 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.028859    0.000466    0.496133 v output13/A (sg13g2_buf_1)
     1    0.007647    0.032909    0.073347    0.569479 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.032909    0.000200    0.569679 v sine_out[18] (out)
                                              0.569679   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.569679   data arrival time
---------------------------------------------------------------------------------------------
                                              1.319679   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000929    0.364178 ^ fanout57/A (sg13g2_buf_8)
     8    0.035498    0.031881    0.091030    0.455208 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032017    0.001834    0.457042 ^ _167_/A (sg13g2_nor2_1)
     1    0.006734    0.032703    0.043608    0.500650 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032709    0.000402    0.501052 v output19/A (sg13g2_buf_1)
     1    0.008811    0.036380    0.077688    0.578741 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036388    0.000539    0.579279 v sine_out[23] (out)
                                              0.579279   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.579279   data arrival time
---------------------------------------------------------------------------------------------
                                              1.329279   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051824    0.202138    0.356488 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000904    0.357392 v fanout57/A (sg13g2_buf_8)
     8    0.034760    0.028728    0.090187    0.447579 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028857    0.001866    0.449445 v _175_/A (sg13g2_nand2_1)
     1    0.006765    0.037790    0.042506    0.491950 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037805    0.000586    0.492537 ^ output22/A (sg13g2_buf_1)
     1    0.012143    0.057802    0.090161    0.582698 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.057844    0.000851    0.583549 ^ sine_out[26] (out)
                                              0.583549   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.583549   data arrival time
---------------------------------------------------------------------------------------------
                                              1.333549   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051824    0.202138    0.356488 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000904    0.357392 v fanout57/A (sg13g2_buf_8)
     8    0.034760    0.028728    0.090187    0.447579 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028850    0.001822    0.449401 v _172_/A (sg13g2_nand2_1)
     1    0.010327    0.051613    0.052781    0.502181 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.051658    0.001227    0.503409 ^ output21/A (sg13g2_buf_1)
     1    0.011267    0.054687    0.093464    0.596873 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.054745    0.001087    0.597960 ^ sine_out[25] (out)
                                              0.597960   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.597960   data arrival time
---------------------------------------------------------------------------------------------
                                              1.347960   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051824    0.202138    0.356488 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000904    0.357392 v fanout57/A (sg13g2_buf_8)
     8    0.034760    0.028728    0.090187    0.447579 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028854    0.001850    0.449429 v _176_/B1 (sg13g2_o21ai_1)
     1    0.007845    0.049276    0.053557    0.502986 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.049292    0.000697    0.503682 ^ output23/A (sg13g2_buf_1)
     1    0.011721    0.056400    0.093788    0.597470 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.056459    0.001114    0.598584 ^ sine_out[27] (out)
                                              0.598584   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.598584   data arrival time
---------------------------------------------------------------------------------------------
                                              1.348584   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051824    0.202138    0.356488 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051843    0.000924    0.357413 v fanout58/A (sg13g2_buf_2)
     8    0.032824    0.063312    0.117798    0.475210 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.063457    0.002638    0.477848 v _148_/B1 (sg13g2_a21oi_1)
     1    0.002702    0.039522    0.049893    0.527742 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.039522    0.000105    0.527847 ^ output11/A (sg13g2_buf_1)
     1    0.007645    0.040413    0.078047    0.605894 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.040413    0.000200    0.606094 ^ sine_out[16] (out)
                                              0.606094   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.606094   data arrival time
---------------------------------------------------------------------------------------------
                                              1.356094   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051824    0.202138    0.356488 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051843    0.000924    0.357413 v fanout58/A (sg13g2_buf_2)
     8    0.032824    0.063312    0.117798    0.475210 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.063448    0.002562    0.477773 v _162_/B1 (sg13g2_a21oi_1)
     1    0.002883    0.040472    0.050758    0.528531 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.040472    0.000113    0.528644 ^ output16/A (sg13g2_buf_1)
     1    0.007677    0.040564    0.078548    0.607192 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.040564    0.000201    0.607393 ^ sine_out[20] (out)
                                              0.607393   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.607393   data arrival time
---------------------------------------------------------------------------------------------
                                              1.357393   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064480    0.000949    0.364198 ^ fanout58/A (sg13g2_buf_2)
     8    0.033501    0.078301    0.126654    0.490852 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.078465    0.002639    0.493491 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005152    0.033772    0.051180    0.544671 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.033775    0.000327    0.544998 v output18/A (sg13g2_buf_1)
     1    0.008209    0.034642    0.076689    0.621687 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.034650    0.000495    0.622181 v sine_out[22] (out)
                                              0.622181   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.622181   data arrival time
---------------------------------------------------------------------------------------------
                                              1.372181   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064480    0.000949    0.364198 ^ fanout58/A (sg13g2_buf_2)
     8    0.033501    0.078301    0.126654    0.490852 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.078479    0.002771    0.493623 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004069    0.034536    0.052934    0.546556 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.034536    0.000286    0.546842 v output12/A (sg13g2_buf_1)
     1    0.007645    0.033048    0.075759    0.622601 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033049    0.000200    0.622801 v sine_out[17] (out)
                                              0.622801   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.622801   data arrival time
---------------------------------------------------------------------------------------------
                                              1.372801   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064480    0.000949    0.364198 ^ fanout58/A (sg13g2_buf_2)
     8    0.033501    0.078301    0.126654    0.490852 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.078499    0.002954    0.493806 ^ _160_/A (sg13g2_nor2_1)
     1    0.005272    0.028294    0.058030    0.551836 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.028299    0.000357    0.552193 v output14/A (sg13g2_buf_1)
     1    0.007632    0.032848    0.073069    0.625262 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.032849    0.000199    0.625462 v sine_out[19] (out)
                                              0.625462   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.625462   data arrival time
---------------------------------------------------------------------------------------------
                                              1.375462   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023933    0.000676    0.154055 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012820    0.039577    0.188184    0.342239 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039623    0.000939    0.343178 ^ fanout72/A (sg13g2_buf_8)
     7    0.034305    0.030044    0.077818    0.420995 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030678    0.003422    0.424417 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.011341    0.082870    0.094518    0.518935 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.082890    0.001037    0.519972 v output28/A (sg13g2_buf_1)
     1    0.014142    0.053336    0.112460    0.632432 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.053342    0.000579    0.633010 v sine_out[31] (out)
                                              0.633010   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.633010   data arrival time
---------------------------------------------------------------------------------------------
                                              1.383010   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000897    0.364146 ^ fanout59/A (sg13g2_buf_8)
     8    0.045059    0.036128    0.093061    0.457207 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037551    0.005273    0.462481 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.008347    0.063123    0.071924    0.534404 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.063141    0.000846    0.535251 v output15/A (sg13g2_buf_1)
     1    0.014232    0.053175    0.103827    0.639078 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.053203    0.001119    0.640197 v sine_out[1] (out)
                                              0.640197   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.640197   data arrival time
---------------------------------------------------------------------------------------------
                                              1.390197   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064480    0.000949    0.364198 ^ fanout58/A (sg13g2_buf_2)
     8    0.033501    0.078301    0.126654    0.490852 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.078380    0.001595    0.492446 ^ _281_/A (sg13g2_nor2_1)
     1    0.012748    0.053482    0.079854    0.572300 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.053527    0.001048    0.573348 v output35/A (sg13g2_buf_1)
     1    0.009411    0.038665    0.088224    0.661572 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.038665    0.000238    0.661810 v sine_out[8] (out)
                                              0.661810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.661810   data arrival time
---------------------------------------------------------------------------------------------
                                              1.411810   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000897    0.364146 ^ fanout59/A (sg13g2_buf_8)
     8    0.045059    0.036128    0.093061    0.457207 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037999    0.006212    0.463419 ^ _130_/B (sg13g2_nor2_1)
     2    0.010594    0.042232    0.051647    0.515066 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042244    0.000586    0.515652 v _284_/A (sg13g2_and2_1)
     1    0.005412    0.027242    0.077544    0.593196 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.027247    0.000328    0.593524 v output7/A (sg13g2_buf_1)
     1    0.008038    0.034001    0.073640    0.667164 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.034001    0.000167    0.667331 v sine_out[12] (out)
                                              0.667331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.667331   data arrival time
---------------------------------------------------------------------------------------------
                                              1.417331   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023933    0.000676    0.154055 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012820    0.039577    0.188184    0.342239 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039623    0.000939    0.343178 ^ fanout72/A (sg13g2_buf_8)
     7    0.034305    0.030044    0.077818    0.420995 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030954    0.004220    0.425216 ^ _140_/B (sg13g2_nor2_2)
     5    0.019893    0.039523    0.048260    0.473475 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039574    0.001037    0.474512 v _144_/A (sg13g2_nand2_1)
     2    0.008702    0.047178    0.052156    0.526668 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047187    0.000517    0.527186 ^ _145_/B (sg13g2_nand2_1)
     1    0.005775    0.045685    0.064747    0.591933 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.045687    0.000368    0.592301 v output9/A (sg13g2_buf_1)
     1    0.007647    0.033343    0.080514    0.672816 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033343    0.000200    0.673015 v sine_out[14] (out)
                                              0.673015   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.673015   data arrival time
---------------------------------------------------------------------------------------------
                                              1.423015   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000897    0.364146 ^ fanout59/A (sg13g2_buf_8)
     8    0.045059    0.036128    0.093061    0.457207 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037999    0.006212    0.463419 ^ _130_/B (sg13g2_nor2_1)
     2    0.010594    0.042232    0.051647    0.515066 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042248    0.000674    0.515740 v _136_/B (sg13g2_nand2b_2)
     4    0.015141    0.042931    0.048289    0.564029 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042944    0.000606    0.564634 ^ _278_/A (sg13g2_nor2_1)
     1    0.002940    0.024634    0.038320    0.602954 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024634    0.000205    0.603159 v output33/A (sg13g2_buf_1)
     1    0.009158    0.037211    0.075074    0.678233 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.037221    0.000588    0.678821 v sine_out[6] (out)
                                              0.678821   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.678821   data arrival time
---------------------------------------------------------------------------------------------
                                              1.428821   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000897    0.364146 ^ fanout59/A (sg13g2_buf_8)
     8    0.045059    0.036128    0.093061    0.457207 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037480    0.005113    0.462320 ^ _143_/A (sg13g2_nor2_1)
     2    0.006867    0.034084    0.046171    0.508491 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.034084    0.000206    0.508696 v _147_/A (sg13g2_nand2_1)
     2    0.008676    0.046101    0.050030    0.558726 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.046113    0.000606    0.559333 ^ _275_/B (sg13g2_nor2_1)
     1    0.006510    0.031508    0.044101    0.603433 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.031539    0.000575    0.604008 v output30/A (sg13g2_buf_1)
     1    0.011224    0.043519    0.082989    0.686997 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.043535    0.000791    0.687789 v sine_out[3] (out)
                                              0.687789   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.687789   data arrival time
---------------------------------------------------------------------------------------------
                                              1.437789   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000897    0.364146 ^ fanout59/A (sg13g2_buf_8)
     8    0.045059    0.036128    0.093061    0.457207 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037999    0.006212    0.463419 ^ _130_/B (sg13g2_nor2_1)
     2    0.010594    0.042232    0.051647    0.515066 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042248    0.000674    0.515740 v _136_/B (sg13g2_nand2b_2)
     4    0.015141    0.042931    0.048289    0.564029 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042936    0.000385    0.564413 ^ _277_/A (sg13g2_nor2_1)
     1    0.004711    0.029310    0.042840    0.607253 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.029311    0.000323    0.607576 v output32/A (sg13g2_buf_1)
     1    0.011364    0.043889    0.082381    0.689957 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.043905    0.000799    0.690756 v sine_out[5] (out)
                                              0.690756   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.690756   data arrival time
---------------------------------------------------------------------------------------------
                                              1.440756   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023933    0.000676    0.154055 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012820    0.039577    0.188184    0.342239 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039623    0.000939    0.343178 ^ fanout72/A (sg13g2_buf_8)
     7    0.034305    0.030044    0.077818    0.420995 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030954    0.004220    0.425216 ^ _140_/B (sg13g2_nor2_2)
     5    0.019893    0.039523    0.048260    0.473475 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039574    0.001037    0.474512 v _144_/A (sg13g2_nand2_1)
     2    0.008702    0.047178    0.052156    0.526668 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047186    0.000502    0.527170 ^ _212_/B (sg13g2_nor2_1)
     2    0.014753    0.056448    0.066139    0.593309 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.056505    0.001468    0.594778 v output26/A (sg13g2_buf_1)
     1    0.012149    0.046931    0.096017    0.690795 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.046945    0.000776    0.691571 v sine_out[2] (out)
                                              0.691571   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.691571   data arrival time
---------------------------------------------------------------------------------------------
                                              1.441571   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000897    0.364146 ^ fanout59/A (sg13g2_buf_8)
     8    0.045059    0.036128    0.093061    0.457207 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037999    0.006212    0.463419 ^ _130_/B (sg13g2_nor2_1)
     2    0.010594    0.042232    0.051647    0.515066 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042248    0.000674    0.515740 v _136_/B (sg13g2_nand2b_2)
     4    0.015141    0.042931    0.048289    0.564029 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042936    0.000383    0.564412 ^ _279_/A (sg13g2_nor2_1)
     1    0.005381    0.031081    0.044569    0.608980 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.031082    0.000322    0.609302 v output34/A (sg13g2_buf_1)
     1    0.011061    0.043043    0.082248    0.691550 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.043075    0.001071    0.692621 v sine_out[7] (out)
                                              0.692621   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.692621   data arrival time
---------------------------------------------------------------------------------------------
                                              1.442621   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000897    0.364146 ^ fanout59/A (sg13g2_buf_8)
     8    0.045059    0.036128    0.093061    0.457207 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037999    0.006212    0.463419 ^ _130_/B (sg13g2_nor2_1)
     2    0.010594    0.042232    0.051647    0.515066 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042248    0.000674    0.515740 v _136_/B (sg13g2_nand2b_2)
     4    0.015141    0.042931    0.048289    0.564029 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042947    0.000660    0.564689 ^ _276_/A (sg13g2_nor2_1)
     1    0.006753    0.034771    0.048045    0.612734 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.034778    0.000474    0.613208 v output31/A (sg13g2_buf_1)
     1    0.011552    0.044569    0.085165    0.698373 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.044586    0.000821    0.699195 v sine_out[4] (out)
                                              0.699195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.699195   data arrival time
---------------------------------------------------------------------------------------------
                                              1.449195   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000897    0.364146 ^ fanout59/A (sg13g2_buf_8)
     8    0.045059    0.036128    0.093061    0.457207 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037480    0.005113    0.462320 ^ _143_/A (sg13g2_nor2_1)
     2    0.006867    0.034084    0.046171    0.508491 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.034084    0.000206    0.508696 v _147_/A (sg13g2_nand2_1)
     2    0.008676    0.046101    0.050030    0.558726 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.046112    0.000584    0.559310 ^ _149_/B (sg13g2_nand2_1)
     1    0.005184    0.042501    0.061829    0.621139 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.042503    0.000326    0.621464 v output10/A (sg13g2_buf_1)
     1    0.007645    0.033254    0.079152    0.700617 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.033254    0.000200    0.700816 v sine_out[15] (out)
                                              0.700816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.700816   data arrival time
---------------------------------------------------------------------------------------------
                                              1.450816   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000897    0.364146 ^ fanout59/A (sg13g2_buf_8)
     8    0.045059    0.036128    0.093061    0.457207 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.038106    0.006420    0.463628 ^ _255_/A (sg13g2_nor4_1)
     1    0.003603    0.034067    0.044795    0.508423 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.034068    0.000266    0.508689 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007075    0.082106    0.081159    0.589848 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.082108    0.000472    0.590320 ^ output4/A (sg13g2_buf_1)
     1    0.012633    0.060769    0.110890    0.701210 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.060772    0.000498    0.701708 ^ sine_out[0] (out)
                                              0.701708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.701708   data arrival time
---------------------------------------------------------------------------------------------
                                              1.451708   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000504    0.154319 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004242    0.023039    0.164624    0.318943 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023039    0.000315    0.319258 v fanout68/A (sg13g2_buf_1)
     4    0.030844    0.100971    0.124975    0.444233 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.101042    0.002228    0.446461 v fanout65/A (sg13g2_buf_8)
     8    0.044579    0.033442    0.116083    0.562544 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.034239    0.003657    0.566200 v _282_/A1 (sg13g2_a21oi_1)
     1    0.003013    0.044519    0.063963    0.630164 ^ _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.044519    0.000229    0.630393 ^ output5/A (sg13g2_buf_1)
     1    0.008007    0.041951    0.081260    0.711653 ^ output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.041951    0.000187    0.711840 ^ sine_out[10] (out)
                                              0.711840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.711840   data arrival time
---------------------------------------------------------------------------------------------
                                              1.461840   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000897    0.364146 ^ fanout59/A (sg13g2_buf_8)
     8    0.045059    0.036128    0.093061    0.457207 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037990    0.006194    0.463401 ^ _131_/B (sg13g2_or2_1)
     6    0.022618    0.098422    0.123021    0.586422 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098479    0.001966    0.588387 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003603    0.033544    0.052288    0.640676 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.033544    0.000233    0.640908 v output6/A (sg13g2_buf_1)
     1    0.007988    0.033993    0.076035    0.716944 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.034000    0.000485    0.717429 v sine_out[11] (out)
                                              0.717429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.717429   data arrival time
---------------------------------------------------------------------------------------------
                                              1.467429   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000897    0.364146 ^ fanout59/A (sg13g2_buf_8)
     8    0.045059    0.036128    0.093061    0.457207 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037990    0.006194    0.463401 ^ _131_/B (sg13g2_or2_1)
     6    0.022618    0.098422    0.123021    0.586422 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098453    0.001445    0.587867 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003953    0.034410    0.053486    0.641353 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.034411    0.000244    0.641597 v output36/A (sg13g2_buf_1)
     1    0.008562    0.035690    0.077814    0.719410 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.035698    0.000524    0.719934 v sine_out[9] (out)
                                              0.719934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.719934   data arrival time
---------------------------------------------------------------------------------------------
                                              1.469934   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026176    0.064465    0.208899    0.363249 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000897    0.364146 ^ fanout59/A (sg13g2_buf_8)
     8    0.045059    0.036128    0.093061    0.457207 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037990    0.006194    0.463401 ^ _131_/B (sg13g2_or2_1)
     6    0.022618    0.098422    0.123021    0.586422 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098470    0.001804    0.588225 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.006378    0.040740    0.061787    0.650012 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.040743    0.000372    0.650384 v output8/A (sg13g2_buf_1)
     1    0.007645    0.033208    0.078403    0.728787 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.033209    0.000200    0.728986 v sine_out[13] (out)
                                              0.728986   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.728986   data arrival time
---------------------------------------------------------------------------------------------
                                              1.478986   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051824    0.202138    0.356488 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051843    0.000924    0.357413 v fanout58/A (sg13g2_buf_2)
     8    0.032824    0.063312    0.117798    0.475210 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.063396    0.002050    0.477261 v _181_/B (sg13g2_and2_1)
     4    0.015538    0.056713    0.118418    0.595679 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056732    0.000992    0.596672 v _184_/B1 (sg13g2_a21oi_1)
     1    0.005150    0.051079    0.059401    0.656072 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.051082    0.000210    0.656282 ^ output25/A (sg13g2_buf_1)
     1    0.012265    0.058568    0.096243    0.752525 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.058582    0.000880    0.753405 ^ sine_out[29] (out)
                                              0.753405   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.753405   data arrival time
---------------------------------------------------------------------------------------------
                                              1.503405   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051824    0.202138    0.356488 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051843    0.000924    0.357413 v fanout58/A (sg13g2_buf_2)
     8    0.032824    0.063312    0.117798    0.475210 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.063396    0.002050    0.477261 v _181_/B (sg13g2_and2_1)
     4    0.015538    0.056713    0.118418    0.595679 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056733    0.001014    0.596693 v _186_/B1 (sg13g2_a21oi_1)
     1    0.010867    0.083482    0.086276    0.682969 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.083493    0.000789    0.683759 ^ output27/A (sg13g2_buf_1)
     1    0.010968    0.054292    0.106304    0.790063 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.054317    0.001086    0.791149 ^ sine_out[30] (out)
                                              0.791149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.791149   data arrival time
---------------------------------------------------------------------------------------------
                                              1.541149   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    0.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051824    0.202138    0.356488 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051843    0.000924    0.357413 v fanout58/A (sg13g2_buf_2)
     8    0.032824    0.063312    0.117798    0.475210 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.063396    0.002050    0.477261 v _181_/B (sg13g2_and2_1)
     4    0.015538    0.056713    0.118418    0.595679 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056733    0.001013    0.596693 v _189_/B1 (sg13g2_o21ai_1)
     1    0.013176    0.078797    0.084601    0.681294 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.078824    0.001220    0.682514 ^ output29/A (sg13g2_buf_1)
     1    0.014398    0.067428    0.114361    0.796875 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.067447    0.001114    0.797989 ^ sine_out[32] (out)
                                              0.797989   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.797989   data arrival time
---------------------------------------------------------------------------------------------
                                              1.547989   slack (MET)



