<profile>

<section name = "Vitis HLS Report for 'word_width_Pipeline_LOAD'" level="0">
<item name = "Date">Wed Jun  5 00:33:03 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">m3</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1228803, 1228803, 12.288 ms, 12.288 ms, 1228803, 1228803, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOAD">1228801, 1228801, 3, 1, 1, 1228800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 507, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 95, -</column>
<column name="Register">-, -, 1109, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln20_fu_177_p2">+, 0, 0, 28, 21, 1</column>
<column name="add_ln22_1_fu_252_p2">+, 0, 0, 49, 42, 22</column>
<column name="add_ln22_fu_218_p2">+, 0, 0, 28, 21, 1</column>
<column name="sub_ln22_1_fu_331_p2">-, 0, 0, 12, 5, 5</column>
<column name="sub_ln22_fu_301_p2">-, 0, 0, 12, 5, 5</column>
<column name="and_ln22_fu_385_p2">and, 0, 0, 24, 24, 24</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op29_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="word_width_ap_int_8_ap_int_8_bool_x_d0">and, 0, 0, 24, 24, 24</column>
<column name="icmp_ln20_fu_171_p2">icmp, 0, 0, 15, 21, 21</column>
<column name="icmp_ln22_1_fu_224_p2">icmp, 0, 0, 15, 21, 2</column>
<column name="icmp_ln22_2_fu_291_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="icmp_ln22_fu_187_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="lshr_ln22_fu_379_p2">lshr, 0, 0, 67, 2, 24</column>
<column name="or_ln22_fu_285_p2">or, 0, 0, 5, 5, 3</column>
<column name="select_ln22_1_fu_307_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln22_2_fu_315_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln22_3_fu_323_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln22_4_fu_365_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln22_fu_230_p3">select, 0, 0, 21, 1, 21</column>
<column name="shl_ln22_1_fu_373_p2">shl, 0, 0, 67, 2, 24</column>
<column name="shl_ln22_2_fu_402_p2">shl, 0, 0, 7, 1, 3</column>
<column name="shl_ln22_fu_349_p2">shl, 0, 0, 67, 24, 24</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_30_phi_fu_138_p4">14, 3, 512, 1536</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 21, 42</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_108">9, 2, 21, 42</column>
<column name="phi_mul_fu_100">9, 2, 42, 84</column>
<column name="phi_urem_fu_96">9, 2, 21, 42</column>
<column name="shiftreg_fu_104">9, 2, 504, 1008</column>
<column name="word_width_ap_int_8_ap_int_8_bool_x_we0">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="gmem_addr_read_reg_465">512, 0, 512, 0</column>
<column name="i_fu_108">21, 0, 21, 0</column>
<column name="icmp_ln20_reg_457">1, 0, 1, 0</column>
<column name="icmp_ln20_reg_457_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln22_reg_461">1, 0, 1, 0</column>
<column name="icmp_ln22_reg_461_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="phi_mul_fu_100">42, 0, 42, 0</column>
<column name="phi_urem_fu_96">21, 0, 21, 0</column>
<column name="shiftreg_fu_104">504, 0, 504, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, word_width_Pipeline_LOAD, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, word_width_Pipeline_LOAD, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, word_width_Pipeline_LOAD, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, word_width_Pipeline_LOAD, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, word_width_Pipeline_LOAD, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, word_width_Pipeline_LOAD, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="sext_ln20">in, 58, ap_none, sext_ln20, scalar</column>
<column name="word_width_ap_int_8_ap_int_8_bool_x_address0">out, 19, ap_memory, word_width_ap_int_8_ap_int_8_bool_x, array</column>
<column name="word_width_ap_int_8_ap_int_8_bool_x_ce0">out, 1, ap_memory, word_width_ap_int_8_ap_int_8_bool_x, array</column>
<column name="word_width_ap_int_8_ap_int_8_bool_x_we0">out, 3, ap_memory, word_width_ap_int_8_ap_int_8_bool_x, array</column>
<column name="word_width_ap_int_8_ap_int_8_bool_x_d0">out, 24, ap_memory, word_width_ap_int_8_ap_int_8_bool_x, array</column>
</table>
</item>
</section>
</profile>
