LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY adderSubtractorTest IS 
END adderSubtractorTest;

ARCHITECTURE behavior OF adderSubtractorTest IS 
COMPONENT adderSubtractor 
	PORT (
		sub: IN STD_LOGIC; 
		a,b: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		result: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		cout, overflow: OUT STD_LOGIC
	);
END COMPONENT;

SIGNAL sub : STD_LOGIC;
SIGNAL a,b, result: STD_LOGIC_VECTOR(3 DOWNTO 0);
SIGNAL cout, overflow : STD_LOGIC;

BEGIN 
	uut: adderSubtractor PORT MAP (
		sub => sub,
		a => a,
		b => b,
		cout => cout,
		overflow => overflow
	);
	
	stim_proc: PROCESS 
	BEGIN
	WAIT FOR 100ns;
	
	sub <= '0'
	a <= "0001"
	b <= "0010"
	WAIT FOR 10ns;
	
	sub <= '0'
	a <= "0011"
	b <= "0001"
	WAIT FOR 10ns;
	
	sub <= '1'
	a <= "0011"
	b <= "0001"
	WAIT FOR 10ns;
	
	END PROCESS;
END; 
	
	