Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 30 21:06:44 2024
| Host         : DESKTOP-P2P8PNM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                               Violations  
---------  ----------------  ----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell               23          
XDCH-2     Warning           Same min and max delay values on IO port  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: CDIV/cout_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CVID2/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.151        0.000                      0                  516        0.219        0.000                      0                  516        4.500        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.151        0.000                      0                  516        0.219        0.000                      0                  516        4.500        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 CVID2/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 2.428ns (41.237%)  route 3.460ns (58.763%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.550     5.076    CVID2/CLK
    SLICE_X52Y84         FDRE                                         r  CVID2/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  CVID2/count1_reg[18]/Q
                         net (fo=2, routed)           0.911     6.505    CVID2/count1_reg[18]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.629 f  CVID2/count1[0]_i_11/O
                         net (fo=1, routed)           0.946     7.575    CVID2/count1[0]_i_11_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.699 r  CVID2/count1[0]_i_3/O
                         net (fo=37, routed)          1.602     9.302    CVID2/count1[0]_i_3_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.426 r  CVID2/count2[0]_i_8/O
                         net (fo=1, routed)           0.000     9.426    CVID2/count2[0]_i_8_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.939 r  CVID2/count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.939    CVID2/count2_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CVID2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CVID2/count2_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CVID2/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CVID2/count2_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CVID2/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CVID2/count2_reg[12]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CVID2/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CVID2/count2_reg[16]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  CVID2/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.524    CVID2/count2_reg[20]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  CVID2/count2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.641    CVID2/count2_reg[24]_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.964 r  CVID2/count2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.964    CVID2/count2_reg[28]_i_1_n_6
    SLICE_X54Y88         FDRE                                         r  CVID2/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.436    14.783    CVID2/CLK
    SLICE_X54Y88         FDRE                                         r  CVID2/count2_reg[29]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.109    15.115    CVID2/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 CVID2/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 2.420ns (41.157%)  route 3.460ns (58.843%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.550     5.076    CVID2/CLK
    SLICE_X52Y84         FDRE                                         r  CVID2/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  CVID2/count1_reg[18]/Q
                         net (fo=2, routed)           0.911     6.505    CVID2/count1_reg[18]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.629 f  CVID2/count1[0]_i_11/O
                         net (fo=1, routed)           0.946     7.575    CVID2/count1[0]_i_11_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.699 r  CVID2/count1[0]_i_3/O
                         net (fo=37, routed)          1.602     9.302    CVID2/count1[0]_i_3_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.426 r  CVID2/count2[0]_i_8/O
                         net (fo=1, routed)           0.000     9.426    CVID2/count2[0]_i_8_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.939 r  CVID2/count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.939    CVID2/count2_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CVID2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CVID2/count2_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CVID2/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CVID2/count2_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CVID2/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CVID2/count2_reg[12]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CVID2/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CVID2/count2_reg[16]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  CVID2/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.524    CVID2/count2_reg[20]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  CVID2/count2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.641    CVID2/count2_reg[24]_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.956 r  CVID2/count2_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.956    CVID2/count2_reg[28]_i_1_n_4
    SLICE_X54Y88         FDRE                                         r  CVID2/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.436    14.783    CVID2/CLK
    SLICE_X54Y88         FDRE                                         r  CVID2/count2_reg[31]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.109    15.115    CVID2/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.956    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 CVID2/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 2.344ns (40.386%)  route 3.460ns (59.614%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.550     5.076    CVID2/CLK
    SLICE_X52Y84         FDRE                                         r  CVID2/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  CVID2/count1_reg[18]/Q
                         net (fo=2, routed)           0.911     6.505    CVID2/count1_reg[18]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.629 f  CVID2/count1[0]_i_11/O
                         net (fo=1, routed)           0.946     7.575    CVID2/count1[0]_i_11_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.699 r  CVID2/count1[0]_i_3/O
                         net (fo=37, routed)          1.602     9.302    CVID2/count1[0]_i_3_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.426 r  CVID2/count2[0]_i_8/O
                         net (fo=1, routed)           0.000     9.426    CVID2/count2[0]_i_8_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.939 r  CVID2/count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.939    CVID2/count2_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CVID2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CVID2/count2_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CVID2/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CVID2/count2_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CVID2/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CVID2/count2_reg[12]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CVID2/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CVID2/count2_reg[16]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  CVID2/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.524    CVID2/count2_reg[20]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  CVID2/count2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.641    CVID2/count2_reg[24]_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.880 r  CVID2/count2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.880    CVID2/count2_reg[28]_i_1_n_5
    SLICE_X54Y88         FDRE                                         r  CVID2/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.436    14.783    CVID2/CLK
    SLICE_X54Y88         FDRE                                         r  CVID2/count2_reg[30]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.109    15.115    CVID2/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 CVID2/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 2.324ns (40.180%)  route 3.460ns (59.820%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.550     5.076    CVID2/CLK
    SLICE_X52Y84         FDRE                                         r  CVID2/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  CVID2/count1_reg[18]/Q
                         net (fo=2, routed)           0.911     6.505    CVID2/count1_reg[18]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.629 f  CVID2/count1[0]_i_11/O
                         net (fo=1, routed)           0.946     7.575    CVID2/count1[0]_i_11_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.699 r  CVID2/count1[0]_i_3/O
                         net (fo=37, routed)          1.602     9.302    CVID2/count1[0]_i_3_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.426 r  CVID2/count2[0]_i_8/O
                         net (fo=1, routed)           0.000     9.426    CVID2/count2[0]_i_8_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.939 r  CVID2/count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.939    CVID2/count2_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CVID2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CVID2/count2_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CVID2/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CVID2/count2_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CVID2/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CVID2/count2_reg[12]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CVID2/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CVID2/count2_reg[16]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  CVID2/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.524    CVID2/count2_reg[20]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  CVID2/count2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.641    CVID2/count2_reg[24]_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.860 r  CVID2/count2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.860    CVID2/count2_reg[28]_i_1_n_7
    SLICE_X54Y88         FDRE                                         r  CVID2/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.436    14.783    CVID2/CLK
    SLICE_X54Y88         FDRE                                         r  CVID2/count2_reg[28]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.109    15.115    CVID2/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 CVID2/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 2.311ns (40.045%)  route 3.460ns (59.955%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.550     5.076    CVID2/CLK
    SLICE_X52Y84         FDRE                                         r  CVID2/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  CVID2/count1_reg[18]/Q
                         net (fo=2, routed)           0.911     6.505    CVID2/count1_reg[18]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.629 f  CVID2/count1[0]_i_11/O
                         net (fo=1, routed)           0.946     7.575    CVID2/count1[0]_i_11_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.699 r  CVID2/count1[0]_i_3/O
                         net (fo=37, routed)          1.602     9.302    CVID2/count1[0]_i_3_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.426 r  CVID2/count2[0]_i_8/O
                         net (fo=1, routed)           0.000     9.426    CVID2/count2[0]_i_8_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.939 r  CVID2/count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.939    CVID2/count2_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CVID2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CVID2/count2_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CVID2/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CVID2/count2_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CVID2/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CVID2/count2_reg[12]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CVID2/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CVID2/count2_reg[16]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  CVID2/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.524    CVID2/count2_reg[20]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.847 r  CVID2/count2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.847    CVID2/count2_reg[24]_i_1_n_6
    SLICE_X54Y87         FDRE                                         r  CVID2/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.435    14.782    CVID2/CLK
    SLICE_X54Y87         FDRE                                         r  CVID2/count2_reg[25]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)        0.109    15.114    CVID2/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 CVID2/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 2.303ns (39.962%)  route 3.460ns (60.038%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.550     5.076    CVID2/CLK
    SLICE_X52Y84         FDRE                                         r  CVID2/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  CVID2/count1_reg[18]/Q
                         net (fo=2, routed)           0.911     6.505    CVID2/count1_reg[18]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.629 f  CVID2/count1[0]_i_11/O
                         net (fo=1, routed)           0.946     7.575    CVID2/count1[0]_i_11_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.699 r  CVID2/count1[0]_i_3/O
                         net (fo=37, routed)          1.602     9.302    CVID2/count1[0]_i_3_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.426 r  CVID2/count2[0]_i_8/O
                         net (fo=1, routed)           0.000     9.426    CVID2/count2[0]_i_8_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.939 r  CVID2/count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.939    CVID2/count2_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CVID2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CVID2/count2_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CVID2/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CVID2/count2_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CVID2/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CVID2/count2_reg[12]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CVID2/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CVID2/count2_reg[16]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  CVID2/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.524    CVID2/count2_reg[20]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.839 r  CVID2/count2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.839    CVID2/count2_reg[24]_i_1_n_4
    SLICE_X54Y87         FDRE                                         r  CVID2/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.435    14.782    CVID2/CLK
    SLICE_X54Y87         FDRE                                         r  CVID2/count2_reg[27]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)        0.109    15.114    CVID2/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 CVID2/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 2.227ns (39.160%)  route 3.460ns (60.840%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.550     5.076    CVID2/CLK
    SLICE_X52Y84         FDRE                                         r  CVID2/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  CVID2/count1_reg[18]/Q
                         net (fo=2, routed)           0.911     6.505    CVID2/count1_reg[18]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.629 f  CVID2/count1[0]_i_11/O
                         net (fo=1, routed)           0.946     7.575    CVID2/count1[0]_i_11_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.699 r  CVID2/count1[0]_i_3/O
                         net (fo=37, routed)          1.602     9.302    CVID2/count1[0]_i_3_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.426 r  CVID2/count2[0]_i_8/O
                         net (fo=1, routed)           0.000     9.426    CVID2/count2[0]_i_8_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.939 r  CVID2/count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.939    CVID2/count2_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CVID2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CVID2/count2_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CVID2/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CVID2/count2_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CVID2/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CVID2/count2_reg[12]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CVID2/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CVID2/count2_reg[16]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  CVID2/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.524    CVID2/count2_reg[20]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.763 r  CVID2/count2_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.763    CVID2/count2_reg[24]_i_1_n_5
    SLICE_X54Y87         FDRE                                         r  CVID2/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.435    14.782    CVID2/CLK
    SLICE_X54Y87         FDRE                                         r  CVID2/count2_reg[26]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)        0.109    15.114    CVID2/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 CVID2/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 2.207ns (38.945%)  route 3.460ns (61.055%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.550     5.076    CVID2/CLK
    SLICE_X52Y84         FDRE                                         r  CVID2/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  CVID2/count1_reg[18]/Q
                         net (fo=2, routed)           0.911     6.505    CVID2/count1_reg[18]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.629 f  CVID2/count1[0]_i_11/O
                         net (fo=1, routed)           0.946     7.575    CVID2/count1[0]_i_11_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.699 r  CVID2/count1[0]_i_3/O
                         net (fo=37, routed)          1.602     9.302    CVID2/count1[0]_i_3_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.426 r  CVID2/count2[0]_i_8/O
                         net (fo=1, routed)           0.000     9.426    CVID2/count2[0]_i_8_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.939 r  CVID2/count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.939    CVID2/count2_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CVID2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CVID2/count2_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CVID2/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CVID2/count2_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CVID2/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CVID2/count2_reg[12]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CVID2/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CVID2/count2_reg[16]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  CVID2/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.524    CVID2/count2_reg[20]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.743 r  CVID2/count2_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.743    CVID2/count2_reg[24]_i_1_n_7
    SLICE_X54Y87         FDRE                                         r  CVID2/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.435    14.782    CVID2/CLK
    SLICE_X54Y87         FDRE                                         r  CVID2/count2_reg[24]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)        0.109    15.114    CVID2/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 CVID2/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 2.194ns (38.805%)  route 3.460ns (61.195%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.550     5.076    CVID2/CLK
    SLICE_X52Y84         FDRE                                         r  CVID2/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  CVID2/count1_reg[18]/Q
                         net (fo=2, routed)           0.911     6.505    CVID2/count1_reg[18]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.629 f  CVID2/count1[0]_i_11/O
                         net (fo=1, routed)           0.946     7.575    CVID2/count1[0]_i_11_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.699 r  CVID2/count1[0]_i_3/O
                         net (fo=37, routed)          1.602     9.302    CVID2/count1[0]_i_3_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.426 r  CVID2/count2[0]_i_8/O
                         net (fo=1, routed)           0.000     9.426    CVID2/count2[0]_i_8_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.939 r  CVID2/count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.939    CVID2/count2_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CVID2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CVID2/count2_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CVID2/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CVID2/count2_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CVID2/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CVID2/count2_reg[12]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CVID2/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CVID2/count2_reg[16]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.730 r  CVID2/count2_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.730    CVID2/count2_reg[20]_i_1_n_6
    SLICE_X54Y86         FDRE                                         r  CVID2/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.434    14.781    CVID2/CLK
    SLICE_X54Y86         FDRE                                         r  CVID2/count2_reg[21]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)        0.109    15.113    CVID2/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 CVID2/count1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 2.186ns (38.718%)  route 3.460ns (61.282%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.550     5.076    CVID2/CLK
    SLICE_X52Y84         FDRE                                         r  CVID2/count1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  CVID2/count1_reg[18]/Q
                         net (fo=2, routed)           0.911     6.505    CVID2/count1_reg[18]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.629 f  CVID2/count1[0]_i_11/O
                         net (fo=1, routed)           0.946     7.575    CVID2/count1[0]_i_11_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.699 r  CVID2/count1[0]_i_3/O
                         net (fo=37, routed)          1.602     9.302    CVID2/count1[0]_i_3_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.426 r  CVID2/count2[0]_i_8/O
                         net (fo=1, routed)           0.000     9.426    CVID2/count2[0]_i_8_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.939 r  CVID2/count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.939    CVID2/count2_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CVID2/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CVID2/count2_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CVID2/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CVID2/count2_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CVID2/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CVID2/count2_reg[12]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CVID2/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CVID2/count2_reg[16]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.722 r  CVID2/count2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.722    CVID2/count2_reg[20]_i_1_n_4
    SLICE_X54Y86         FDRE                                         r  CVID2/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.434    14.781    CVID2/CLK
    SLICE_X54Y86         FDRE                                         r  CVID2/count2_reg[23]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)        0.109    15.113    CVID2/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  4.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CDIV/count3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.338%)  route 0.169ns (47.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.585     1.471    CDIV/CLK
    SLICE_X61Y83         FDRE                                         r  CDIV/count3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CDIV/count3_reg[4]/Q
                         net (fo=3, routed)           0.169     1.782    CDIV/sel0__0__0[4]
    SLICE_X60Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  CDIV/d_i_1/O
                         net (fo=1, routed)           0.000     1.827    CDIV/d_i_1_n_0
    SLICE_X60Y84         FDRE                                         r  CDIV/d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.854     1.985    CDIV/CLK
    SLICE_X60Y84         FDRE                                         r  CDIV/d_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X60Y84         FDRE (Hold_fdre_C_D)         0.121     1.607    CDIV/d_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CVID2/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.493%)  route 0.216ns (60.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.445    CVID2/CLK
    SLICE_X57Y83         FDRE                                         r  CVID2/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CVID2/d_reg/Q
                         net (fo=2, routed)           0.216     1.802    CVID2/d_reg_n_0
    SLICE_X58Y83         FDRE                                         r  CVID2/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.853     1.984    CVID2/CLK
    SLICE_X58Y83         FDRE                                         r  CVID2/cout_reg/C
                         clock pessimism             -0.479     1.505    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.070     1.575    CVID2/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CVID2/count0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.553     1.439    CVID2/CLK
    SLICE_X55Y79         FDRE                                         r  CVID2/count0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CVID2/count0_reg[4]/Q
                         net (fo=2, routed)           0.117     1.698    CVID2/count0_reg_n_0_[4]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  CVID2/count0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    CVID2/count0_reg[4]_i_1_n_4
    SLICE_X55Y79         FDRE                                         r  CVID2/count0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.822     1.953    CVID2/CLK
    SLICE_X55Y79         FDRE                                         r  CVID2/count0_reg[4]/C
                         clock pessimism             -0.514     1.439    
    SLICE_X55Y79         FDRE (Hold_fdre_C_D)         0.105     1.544    CVID2/count0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.583     1.469    CDIV/CLK
    SLICE_X65Y80         FDRE                                         r  CDIV/count0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  CDIV/count0_reg[0]/Q
                         net (fo=3, routed)           0.167     1.777    CDIV/count0[0]
    SLICE_X65Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.822 r  CDIV/count0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    CDIV/p_1_in[0]
    SLICE_X65Y80         FDRE                                         r  CDIV/count0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.851     1.983    CDIV/CLK
    SLICE_X65Y80         FDRE                                         r  CDIV/count0_reg[0]/C
                         clock pessimism             -0.514     1.469    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.091     1.560    CDIV/count0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CVID2/count0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.444    CVID2/CLK
    SLICE_X55Y85         FDRE                                         r  CVID2/count0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CVID2/count0_reg[28]/Q
                         net (fo=2, routed)           0.118     1.703    CVID2/count0_reg_n_0_[28]
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  CVID2/count0_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    CVID2/count0_reg[28]_i_1_n_4
    SLICE_X55Y85         FDRE                                         r  CVID2/count0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     1.959    CVID2/CLK
    SLICE_X55Y85         FDRE                                         r  CVID2/count0_reg[28]/C
                         clock pessimism             -0.515     1.444    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.105     1.549    CVID2/count0_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CVID2/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.445    CVID2/CLK
    SLICE_X57Y83         FDRE                                         r  CVID2/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CVID2/d_reg/Q
                         net (fo=2, routed)           0.168     1.755    CVID2/d_reg_n_0
    SLICE_X57Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  CVID2/d_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    CVID2/d_i_1__0_n_0
    SLICE_X57Y83         FDRE                                         r  CVID2/d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.826     1.957    CVID2/CLK
    SLICE_X57Y83         FDRE                                         r  CVID2/d_reg/C
                         clock pessimism             -0.512     1.445    
    SLICE_X57Y83         FDRE (Hold_fdre_C_D)         0.091     1.536    CVID2/d_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CVID2/count0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.555     1.441    CVID2/CLK
    SLICE_X55Y81         FDRE                                         r  CVID2/count0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  CVID2/count0_reg[12]/Q
                         net (fo=2, routed)           0.120     1.703    CVID2/count0_reg_n_0_[12]
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  CVID2/count0_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    CVID2/count0_reg[12]_i_1_n_4
    SLICE_X55Y81         FDRE                                         r  CVID2/count0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.823     1.955    CVID2/CLK
    SLICE_X55Y81         FDRE                                         r  CVID2/count0_reg[12]/C
                         clock pessimism             -0.514     1.441    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.105     1.546    CVID2/count0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CVID2/count0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.556     1.442    CVID2/CLK
    SLICE_X55Y82         FDRE                                         r  CVID2/count0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CVID2/count0_reg[16]/Q
                         net (fo=2, routed)           0.120     1.704    CVID2/count0_reg_n_0_[16]
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  CVID2/count0_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    CVID2/count0_reg[16]_i_1_n_4
    SLICE_X55Y82         FDRE                                         r  CVID2/count0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.824     1.956    CVID2/CLK
    SLICE_X55Y82         FDRE                                         r  CVID2/count0_reg[16]/C
                         clock pessimism             -0.514     1.442    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.105     1.547    CVID2/count0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CVID2/count0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.557     1.443    CVID2/CLK
    SLICE_X55Y83         FDRE                                         r  CVID2/count0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  CVID2/count0_reg[20]/Q
                         net (fo=2, routed)           0.120     1.705    CVID2/count0_reg_n_0_[20]
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  CVID2/count0_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    CVID2/count0_reg[20]_i_1_n_4
    SLICE_X55Y83         FDRE                                         r  CVID2/count0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.826     1.957    CVID2/CLK
    SLICE_X55Y83         FDRE                                         r  CVID2/count0_reg[20]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.105     1.548    CVID2/count0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CVID2/count0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CVID2/count0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.444    CVID2/CLK
    SLICE_X55Y84         FDRE                                         r  CVID2/count0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CVID2/count0_reg[24]/Q
                         net (fo=2, routed)           0.120     1.706    CVID2/count0_reg_n_0_[24]
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  CVID2/count0_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    CVID2/count0_reg[24]_i_1_n_4
    SLICE_X55Y84         FDRE                                         r  CVID2/count0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.826     1.958    CVID2/CLK
    SLICE_X55Y84         FDRE                                         r  CVID2/count0_reg[24]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.105     1.549    CVID2/count0_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y80    CDIV/count0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y82    CDIV/count0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y82    CDIV/count0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y82    CDIV/count0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83    CDIV/count0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83    CDIV/count0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83    CDIV/count0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83    CDIV/count0_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y84    CDIV/count0_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80    CDIV/count0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80    CDIV/count0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82    CDIV/count0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82    CDIV/count0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82    CDIV/count0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82    CDIV/count0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82    CDIV/count0_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82    CDIV/count0_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    CDIV/count0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    CDIV/count0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80    CDIV/count0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80    CDIV/count0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82    CDIV/count0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82    CDIV/count0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82    CDIV/count0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82    CDIV/count0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82    CDIV/count0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82    CDIV/count0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    CDIV/count0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    CDIV/count0_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LFSR/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.389ns  (logic 3.976ns (62.233%)  route 2.413ns (37.767%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE                         0.000     0.000 r  LFSR/q_reg[0]/C
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LFSR/q_reg[0]/Q
                         net (fo=9, routed)           2.413     2.869    q_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520     6.389 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.389    q[0]
    G1                                                                r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.327ns  (logic 4.041ns (63.864%)  route 2.286ns (36.136%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE                         0.000     0.000 r  LFSR/q_reg[2]/C
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LFSR/q_reg[2]/Q
                         net (fo=11, routed)          2.286     2.804    q_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523     6.327 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.327    q[2]
    F1                                                                r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 4.038ns (64.136%)  route 2.258ns (35.864%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE                         0.000     0.000 r  LFSR/q_reg[1]/C
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LFSR/q_reg[1]/Q
                         net (fo=10, routed)          2.258     2.776    q_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520     6.296 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.296    q[1]
    G2                                                                r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.244ns  (logic 3.991ns (63.916%)  route 2.253ns (36.084%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE                         0.000     0.000 r  display/cathode_reg[2]/C
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/cathode_reg[2]/Q
                         net (fo=1, routed)           2.253     2.709    cathode_OBUF[2]
    A7                   OBUF (Prop_obuf_I_O)         3.535     6.244 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.244    cathode[2]
    A7                                                                r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.241ns  (logic 3.974ns (63.673%)  route 2.267ns (36.327%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE                         0.000     0.000 r  display/cathode_reg[5]/C
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/cathode_reg[5]/Q
                         net (fo=1, routed)           2.267     2.723    cathode_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.518     6.241 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.241    cathode[5]
    C5                                                                r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.090ns  (logic 3.976ns (65.283%)  route 2.114ns (34.717%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE                         0.000     0.000 r  display/cathode_reg[0]/C
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/cathode_reg[0]/Q
                         net (fo=1, routed)           2.114     2.570    cathode_OBUF[0]
    B5                   OBUF (Prop_obuf_I_O)         3.520     6.090 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.090    cathode[0]
    B5                                                                r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 4.001ns (65.722%)  route 2.087ns (34.278%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE                         0.000     0.000 r  LFSR/q_reg[5]_lopt_replica/C
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LFSR/q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.087     2.543    lopt_2
    E2                   OBUF (Prop_obuf_I_O)         3.545     6.088 r  q_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.088    q[5]
    E2                                                                r  q[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 3.987ns (65.493%)  route 2.101ns (34.507%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE                         0.000     0.000 r  LFSR/q_reg[6]_lopt_replica/C
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LFSR/q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.101     2.557    lopt_3
    E3                   OBUF (Prop_obuf_I_O)         3.531     6.088 r  q_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.088    q[6]
    E3                                                                r  q[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.085ns  (logic 3.978ns (65.366%)  route 2.108ns (34.634%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  LFSR/q_reg[3]_lopt_replica/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LFSR/q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.108     2.564    lopt
    F2                   OBUF (Prop_obuf_I_O)         3.522     6.085 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.085    q[3]
    F2                                                                r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 3.982ns (65.882%)  route 2.062ns (34.118%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE                         0.000     0.000 r  display/cathode_reg[6]/C
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/cathode_reg[6]/Q
                         net (fo=1, routed)           2.062     2.518    cathode_OBUF[6]
    D7                   OBUF (Prop_obuf_I_O)         3.526     6.044 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.044    cathode[6]
    D7                                                                r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LFSR/q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LFSR/q_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE                         0.000     0.000 r  LFSR/q_reg[4]/C
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[4]/Q
                         net (fo=9, routed)           0.111     0.252    LFSR/q_OBUF[4]
    SLICE_X65Y79         FDRE                                         r  LFSR/q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LFSR/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.092%)  route 0.125ns (46.908%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE                         0.000     0.000 r  LFSR/q_reg[6]/C
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[6]/Q
                         net (fo=9, routed)           0.125     0.266    LFSR/q_OBUF[6]
    SLICE_X65Y79         FDRE                                         r  LFSR/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LFSR/q_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.956%)  route 0.136ns (49.044%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE                         0.000     0.000 r  LFSR/q_reg[5]/C
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[5]/Q
                         net (fo=9, routed)           0.136     0.277    LFSR/q_OBUF[5]
    SLICE_X65Y79         FDRE                                         r  LFSR/q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/anode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.883%)  route 0.147ns (51.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  display/digit_reg/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digit_reg/Q
                         net (fo=10, routed)          0.147     0.288    display/digit
    SLICE_X65Y84         FDRE                                         r  display/anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LFSR/q_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.272%)  route 0.185ns (56.728%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE                         0.000     0.000 r  LFSR/q_reg[6]/C
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[6]/Q
                         net (fo=9, routed)           0.185     0.326    LFSR/q_OBUF[6]
    SLICE_X65Y79         FDRE                                         r  LFSR/q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cathode_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.582%)  route 0.149ns (44.418%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE                         0.000     0.000 r  LFSR/q_reg[6]/C
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[6]/Q
                         net (fo=9, routed)           0.149     0.290    display/q_OBUF[2]
    SLICE_X63Y81         LUT6 (Prop_lut6_I2_O)        0.045     0.335 r  display/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000     0.335    display/cathode[6]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  display/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cathode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.416%)  route 0.150ns (44.584%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE                         0.000     0.000 r  LFSR/q_reg[6]/C
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[6]/Q
                         net (fo=9, routed)           0.150     0.291    display/q_OBUF[2]
    SLICE_X63Y81         LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  display/cathode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    display/cathode[1]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  display/cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cathode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.716%)  route 0.160ns (46.284%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE                         0.000     0.000 r  LFSR/q_reg[7]/C
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[7]/Q
                         net (fo=8, routed)           0.160     0.301    display/q_OBUF[3]
    SLICE_X65Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.346 r  display/cathode[3]_i_1/O
                         net (fo=1, routed)           0.000     0.346    display/cathode[3]_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  display/cathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cathode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.561%)  route 0.161ns (46.439%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE                         0.000     0.000 r  LFSR/q_reg[7]/C
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  LFSR/q_reg[7]/Q
                         net (fo=8, routed)           0.161     0.302    display/q_OBUF[3]
    SLICE_X65Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.347 r  display/cathode[2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    display/cathode[2]_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  display/cathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LFSR/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.540%)  route 0.207ns (59.460%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE                         0.000     0.000 r  LFSR/q_reg[5]/C
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[5]/Q
                         net (fo=9, routed)           0.207     0.348    LFSR/q_OBUF[5]
    SLICE_X63Y80         FDRE                                         r  LFSR/q_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.863ns  (logic 1.580ns (40.916%)  route 2.282ns (59.084%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=13, routed)          2.282     3.739    LFSR/rst_IBUF
    SLICE_X63Y79         LUT5 (Prop_lut5_I4_O)        0.124     3.863 r  LFSR/q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.863    LFSR/q[0]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  LFSR/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.645ns  (logic 1.456ns (39.962%)  route 2.188ns (60.038%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=13, routed)          2.188     3.645    LFSR/rst_IBUF
    SLICE_X63Y80         FDRE                                         r  LFSR/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.645ns  (logic 1.456ns (39.962%)  route 2.188ns (60.038%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=13, routed)          2.188     3.645    LFSR/rst_IBUF
    SLICE_X63Y80         FDRE                                         r  LFSR/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.645ns  (logic 1.456ns (39.962%)  route 2.188ns (60.038%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=13, routed)          2.188     3.645    LFSR/rst_IBUF
    SLICE_X63Y80         FDRE                                         r  LFSR/q_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.492ns  (logic 1.456ns (41.714%)  route 2.035ns (58.286%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=13, routed)          2.035     3.492    LFSR/rst_IBUF
    SLICE_X64Y79         FDRE                                         r  LFSR/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.492ns  (logic 1.456ns (41.714%)  route 2.035ns (58.286%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=13, routed)          2.035     3.492    LFSR/rst_IBUF
    SLICE_X64Y79         FDRE                                         r  LFSR/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.492ns  (logic 1.456ns (41.714%)  route 2.035ns (58.286%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=13, routed)          2.035     3.492    LFSR/rst_IBUF
    SLICE_X64Y79         FDRE                                         r  LFSR/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[5]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.492ns  (logic 1.456ns (41.714%)  route 2.035ns (58.286%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=13, routed)          2.035     3.492    LFSR/rst_IBUF
    SLICE_X65Y79         FDRE                                         r  LFSR/q_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[6]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.492ns  (logic 1.456ns (41.714%)  route 2.035ns (58.286%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=13, routed)          2.035     3.492    LFSR/rst_IBUF
    SLICE_X65Y79         FDRE                                         r  LFSR/q_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.492ns  (logic 1.456ns (41.714%)  route 2.035ns (58.286%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=13, routed)          2.035     3.492    LFSR/rst_IBUF
    SLICE_X65Y79         FDRE                                         r  LFSR/q_reg[7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[3]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 0.225ns (22.433%)  route 0.776ns (77.567%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=13, routed)          0.776     1.001    LFSR/rst_IBUF
    SLICE_X65Y77         FDRE                                         r  LFSR/q_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[4]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 0.225ns (22.433%)  route 0.776ns (77.567%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=13, routed)          0.776     1.001    LFSR/rst_IBUF
    SLICE_X65Y77         FDRE                                         r  LFSR/q_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.225ns (20.819%)  route 0.854ns (79.181%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=13, routed)          0.854     1.079    LFSR/rst_IBUF
    SLICE_X64Y79         FDRE                                         r  LFSR/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.225ns (20.819%)  route 0.854ns (79.181%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=13, routed)          0.854     1.079    LFSR/rst_IBUF
    SLICE_X64Y79         FDRE                                         r  LFSR/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.225ns (20.819%)  route 0.854ns (79.181%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=13, routed)          0.854     1.079    LFSR/rst_IBUF
    SLICE_X64Y79         FDRE                                         r  LFSR/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[5]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.225ns (20.819%)  route 0.854ns (79.181%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=13, routed)          0.854     1.079    LFSR/rst_IBUF
    SLICE_X65Y79         FDRE                                         r  LFSR/q_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[6]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.225ns (20.819%)  route 0.854ns (79.181%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=13, routed)          0.854     1.079    LFSR/rst_IBUF
    SLICE_X65Y79         FDRE                                         r  LFSR/q_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.225ns (20.819%)  route 0.854ns (79.181%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=13, routed)          0.854     1.079    LFSR/rst_IBUF
    SLICE_X65Y79         FDRE                                         r  LFSR/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[7]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.225ns (20.819%)  route 0.854ns (79.181%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=13, routed)          0.854     1.079    LFSR/rst_IBUF
    SLICE_X65Y79         FDRE                                         r  LFSR/q_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.225ns (19.566%)  route 0.923ns (80.434%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=13, routed)          0.923     1.148    LFSR/rst_IBUF
    SLICE_X63Y80         FDRE                                         r  LFSR/q_reg[4]/R
  -------------------------------------------------------------------    -------------------





