--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise C:/Xilinx/add/HalfAdder.ise
-intstyle ise -v 3 -s 5 -xml HalfAdder HalfAdder.ncd -o HalfAdder.twr
HalfAdder.pcf -ucf HalfAdder.ucf

Design file:              HalfAdder.ncd
Physical constraint file: HalfAdder.pcf
Device,package,speed:     xc2s100,pq208,-5 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A              |carrier        |   10.450|
A              |sum            |   10.673|
B              |carrier        |   10.097|
B              |sum            |   10.311|
---------------+---------------+---------+


Analysis completed Wed Sep 24 10:10:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 63 MB



