verilog work "../half_adder/half_adder.v"
verilog work "../full_adder/full_adder.v"
verilog work "ripplecarryadder_4bit.v"
verilog work "ripplecarryadder_4bit_test.v"
verilog work "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
