

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_VITIS_LOOP_679_12'
================================================================
* Date:           Mon Aug 18 15:42:14 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_679_12  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       81|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       65|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       72|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       72|      191|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_32_1_1_U395  |sparsemux_33_4_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln679_fu_374_p2        |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln679_fu_368_p2       |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  81|          65|          36|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   31|         62|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |i_1_fu_120               |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   65|        130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_fu_120                        |  31|   0|   31|          0|
    |tmp_reg_601                       |  32|   0|   32|          0|
    |trunc_ln679_reg_516               |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  72|   0|   72|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_679_12|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_679_12|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_679_12|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_679_12|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_679_12|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_679_12|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                               gmem2|       pointer|
|chunk                 |   in|   32|     ap_none|                               chunk|        scalar|
|sext_ln679            |   in|   62|     ap_none|                          sext_ln679|        scalar|
|x_address0            |  out|    3|   ap_memory|                                   x|         array|
|x_ce0                 |  out|    1|   ap_memory|                                   x|         array|
|x_q0                  |   in|   32|   ap_memory|                                   x|         array|
|x_1_address0          |  out|    3|   ap_memory|                                 x_1|         array|
|x_1_ce0               |  out|    1|   ap_memory|                                 x_1|         array|
|x_1_q0                |   in|   32|   ap_memory|                                 x_1|         array|
|x_2_address0          |  out|    3|   ap_memory|                                 x_2|         array|
|x_2_ce0               |  out|    1|   ap_memory|                                 x_2|         array|
|x_2_q0                |   in|   32|   ap_memory|                                 x_2|         array|
|x_3_address0          |  out|    3|   ap_memory|                                 x_3|         array|
|x_3_ce0               |  out|    1|   ap_memory|                                 x_3|         array|
|x_3_q0                |   in|   32|   ap_memory|                                 x_3|         array|
|x_4_address0          |  out|    3|   ap_memory|                                 x_4|         array|
|x_4_ce0               |  out|    1|   ap_memory|                                 x_4|         array|
|x_4_q0                |   in|   32|   ap_memory|                                 x_4|         array|
|x_5_address0          |  out|    3|   ap_memory|                                 x_5|         array|
|x_5_ce0               |  out|    1|   ap_memory|                                 x_5|         array|
|x_5_q0                |   in|   32|   ap_memory|                                 x_5|         array|
|x_6_address0          |  out|    3|   ap_memory|                                 x_6|         array|
|x_6_ce0               |  out|    1|   ap_memory|                                 x_6|         array|
|x_6_q0                |   in|   32|   ap_memory|                                 x_6|         array|
|x_7_address0          |  out|    3|   ap_memory|                                 x_7|         array|
|x_7_ce0               |  out|    1|   ap_memory|                                 x_7|         array|
|x_7_q0                |   in|   32|   ap_memory|                                 x_7|         array|
|x_8_address0          |  out|    3|   ap_memory|                                 x_8|         array|
|x_8_ce0               |  out|    1|   ap_memory|                                 x_8|         array|
|x_8_q0                |   in|   32|   ap_memory|                                 x_8|         array|
|x_9_address0          |  out|    3|   ap_memory|                                 x_9|         array|
|x_9_ce0               |  out|    1|   ap_memory|                                 x_9|         array|
|x_9_q0                |   in|   32|   ap_memory|                                 x_9|         array|
|x_10_address0         |  out|    3|   ap_memory|                                x_10|         array|
|x_10_ce0              |  out|    1|   ap_memory|                                x_10|         array|
|x_10_q0               |   in|   32|   ap_memory|                                x_10|         array|
|x_11_address0         |  out|    3|   ap_memory|                                x_11|         array|
|x_11_ce0              |  out|    1|   ap_memory|                                x_11|         array|
|x_11_q0               |   in|   32|   ap_memory|                                x_11|         array|
|x_12_address0         |  out|    3|   ap_memory|                                x_12|         array|
|x_12_ce0              |  out|    1|   ap_memory|                                x_12|         array|
|x_12_q0               |   in|   32|   ap_memory|                                x_12|         array|
|x_13_address0         |  out|    3|   ap_memory|                                x_13|         array|
|x_13_ce0              |  out|    1|   ap_memory|                                x_13|         array|
|x_13_q0               |   in|   32|   ap_memory|                                x_13|         array|
|x_14_address0         |  out|    3|   ap_memory|                                x_14|         array|
|x_14_ce0              |  out|    1|   ap_memory|                                x_14|         array|
|x_14_q0               |   in|   32|   ap_memory|                                x_14|         array|
|x_15_address0         |  out|    3|   ap_memory|                                x_15|         array|
|x_15_ce0              |  out|    1|   ap_memory|                                x_15|         array|
|x_15_q0               |   in|   32|   ap_memory|                                x_15|         array|
+----------------------+-----+-----+------------+------------------------------------+--------------+

