module TimerCoreLogic (

								//Edit your own input configuration parameters here
	
	input clk,				//Clock Signal (100Hz or 1Hz)
	input rst_n,			//Active-LOW reset signal
	input StartStop,		//A control signal to start (active) and stop (pause) the module

	output [7:0] LSBbinaryout,	//The Least Signaficant Bit (LSB) output signal in binary
	output [7:0] MSBbinaryout		//The Most Signaficant Bit (MSB) output signal in binary


);

endmodule