set a(0-4381) {NAME asn(acc#12(0))#1 TYPE ASSIGN PAR 0-4380 XREFS 117522 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4388 {}}} SUCCS {{258 0 0-4388 {}}} CYCLES {}}
set a(0-4382) {NAME asn(acc#12(1))#1 TYPE ASSIGN PAR 0-4380 XREFS 117523 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4388 {}}} SUCCS {{258 0 0-4388 {}}} CYCLES {}}
set a(0-4383) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-4380 XREFS 117524 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4388 {}}} SUCCS {{258 0 0-4388 {}}} CYCLES {}}
set a(0-4384) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-4380 XREFS 117525 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4388 {}}} SUCCS {{258 0 0-4388 {}}} CYCLES {}}
set a(0-4385) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-4380 XREFS 117526 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4388 {}}} SUCCS {{258 0 0-4388 {}}} CYCLES {}}
set a(0-4386) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-4380 XREFS 117527 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4388 {}}} SUCCS {{258 0 0-4388 {}}} CYCLES {}}
set a(0-4387) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-4380 XREFS 117528 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4388 {}}} SUCCS {{259 0 0-4388 {}}} CYCLES {}}
set a(0-4389) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-4388 XREFS 117529 LOC {0 0.9999999250000037 4 0.9308181284590936 4 0.9308181284590936 4 0.9308181284590936} PREDS {} SUCCS {{258 0 0-4820 {}}} CYCLES {}}
set a(0-4390) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-4388 XREFS 117530 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-4722 {}}} CYCLES {}}
set a(0-4391) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-4388 XREFS 117531 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 4 0.4738619763069012} PREDS {} SUCCS {{258 0 0-4703 {}}} CYCLES {}}
set a(0-4392) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-4388 XREFS 117532 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-4826 {}}} CYCLES {}}
set a(0-4393) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-4388 XREFS 117533 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 4 0.4738619763069012} PREDS {} SUCCS {{258 0 0-4676 {}}} CYCLES {}}
set a(0-4394) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-4388 XREFS 117534 LOC {0 0.9999999250000037 2 0.4175597041220149 2 0.4175597041220149 2 0.4175597041220149} PREDS {} SUCCS {{258 0 0-4651 {}}} CYCLES {}}
set a(0-4395) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-4388 XREFS 117535 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 3 0.29915758504212075} PREDS {} SUCCS {{258 0 0-4649 {}}} CYCLES {}}
set a(0-4396) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-4388 XREFS 117536 LOC {0 0.9999999250000037 2 0.4175597041220149 2 0.4175597041220149 2 0.4175597041220149} PREDS {} SUCCS {{258 0 0-4616 {}}} CYCLES {}}
set a(0-4397) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-4388 XREFS 117537 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 3 0.29915758504212075} PREDS {} SUCCS {{258 0 0-4614 {}}} CYCLES {}}
set a(0-4398) {NAME acc:asn(acc#12(1).sva#2) TYPE ASSIGN PAR 0-4388 XREFS 117538 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.20304403984779804} PREDS {} SUCCS {{258 0 0-4581 {}}} CYCLES {}}
set a(0-4399) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-4388 XREFS 117539 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.07227952138602393} PREDS {} SUCCS {{258 0 0-4578 {}}} CYCLES {}}
set a(0-4400) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-4388 XREFS 117540 LOC {0 0.9999999250000037 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {} SUCCS {{258 0 0-4563 {}}} CYCLES {}}
set a(0-4401) {NAME acc:asn(acc#12(0).sva#2) TYPE ASSIGN PAR 0-4388 XREFS 117541 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.20304403984779804} PREDS {} SUCCS {{258 0 0-4547 {}}} CYCLES {}}
set a(0-4402) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-4388 XREFS 117542 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.07227952138602393} PREDS {} SUCCS {{258 0 0-4544 {}}} CYCLES {}}
set a(0-4403) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-4388 XREFS 117543 LOC {0 0.9999999250000037 1 0.7431025878448706 1 0.7431025878448706 1 0.7431025878448706} PREDS {} SUCCS {{258 0 0-4535 {}}} CYCLES {}}
set a(0-4404) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-4388 XREFS 117544 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {} SUCCS {{258 0 0-4506 {}}} CYCLES {}}
set a(0-4405) {NAME asn#190 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117545 LOC {1 0.0 1 0.22397226380138682 1 0.22397226380138682 1 0.2731925863403707} PREDS {} SUCCS {{259 0 0-4406 {}}} CYCLES {}}
set a(0-4406) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-4388 XREFS 117546 LOC {1 0.0 1 0.22397226380138682 1 0.22397226380138682 1 0.2731925863403707} PREDS {{259 0 0-4405 {}}} SUCCS {{259 0 0-4407 {}}} CYCLES {}}
set a(0-4407) {NAME if:conc#3 TYPE CONCATENATE PAR 0-4388 XREFS 117547 LOC {1 0.0 1 0.22397226380138682 1 0.22397226380138682 1 0.2731925863403707} PREDS {{259 0 0-4406 {}}} SUCCS {{258 0 0-4418 {}}} CYCLES {}}
set a(0-4408) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117548 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.11315136934243153} PREDS {} SUCCS {{259 0 0-4409 {}}} CYCLES {}}
set a(0-4409) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-4388 XREFS 117549 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.11315136934243153} PREDS {{259 0 0-4408 {}}} SUCCS {{259 0 0-4410 {}}} CYCLES {}}
set a(0-4410) {NAME if:conc#4 TYPE CONCATENATE PAR 0-4388 XREFS 117550 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.11315136934243153} PREDS {{259 0 0-4409 {}}} SUCCS {{258 0 0-4416 {}}} CYCLES {}}
set a(0-4411) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117551 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.11315136934243153} PREDS {} SUCCS {{259 0 0-4412 {}}} CYCLES {}}
set a(0-4412) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-4388 XREFS 117552 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.11315136934243153} PREDS {{259 0 0-4411 {}}} SUCCS {{258 0 0-4415 {}}} CYCLES {}}
set a(0-4413) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117553 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.11315136934243153} PREDS {} SUCCS {{259 0 0-4414 {}}} CYCLES {}}
set a(0-4414) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-4388 XREFS 117554 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.11315136934243153} PREDS {{259 0 0-4413 {}}} SUCCS {{259 0 0-4415 {}}} CYCLES {}}
set a(0-4415) {NAME if:conc#5 TYPE CONCATENATE PAR 0-4388 XREFS 117555 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.11315136934243153} PREDS {{258 0 0-4412 {}} {259 0 0-4414 {}}} SUCCS {{259 0 0-4416 {}}} CYCLES {}}
set a(0-4416) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4388 XREFS 117556 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.22397209933824652 1 0.27319242187723036} PREDS {{258 0 0-4410 {}} {259 0 0-4415 {}}} SUCCS {{259 0 0-4417 {}}} CYCLES {}}
set a(0-4417) {NAME if:slc TYPE READSLICE PAR 0-4388 XREFS 117557 LOC {1 0.16004121699793916 1 0.22397226380138682 1 0.22397226380138682 1 0.2731925863403707} PREDS {{259 0 0-4416 {}}} SUCCS {{259 0 0-4418 {}}} CYCLES {}}
set a(0-4418) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4388 XREFS 117558 LOC {1 0.16004121699793916 1 0.22397226380138682 1 0.22397226380138682 1 0.36930601002550767 1 0.41852633256449157} PREDS {{258 0 0-4407 {}} {259 0 0-4417 {}}} SUCCS {{258 0 0-4433 {}}} CYCLES {}}
set a(0-4419) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117559 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.24272721286363938} PREDS {} SUCCS {{259 0 0-4420 {}}} CYCLES {}}
set a(0-4420) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-4388 XREFS 117560 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.24272721286363938} PREDS {{259 0 0-4419 {}}} SUCCS {{259 0 0-4421 {}}} CYCLES {}}
set a(0-4421) {NAME if:not#1 TYPE NOT PAR 0-4388 XREFS 117561 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.24272721286363938} PREDS {{259 0 0-4420 {}}} SUCCS {{259 0 0-4422 {}}} CYCLES {}}
set a(0-4422) {NAME if:conc#6 TYPE CONCATENATE PAR 0-4388 XREFS 117562 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.24272721286363938} PREDS {{259 0 0-4421 {}}} SUCCS {{259 0 0-4423 {}}} CYCLES {}}
set a(0-4423) {NAME if:conc TYPE CONCATENATE PAR 0-4388 XREFS 117563 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.24272721286363938} PREDS {{259 0 0-4422 {}}} SUCCS {{258 0 0-4431 {}}} CYCLES {}}
set a(0-4424) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117564 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.24272721286363938} PREDS {} SUCCS {{259 0 0-4425 {}}} CYCLES {}}
set a(0-4425) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4388 XREFS 117565 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.24272721286363938} PREDS {{259 0 0-4424 {}}} SUCCS {{259 0 0-4426 {}}} CYCLES {}}
set a(0-4426) {NAME if:not#2 TYPE NOT PAR 0-4388 XREFS 117566 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.24272721286363938} PREDS {{259 0 0-4425 {}}} SUCCS {{259 0 0-4427 {}}} CYCLES {}}
set a(0-4427) {NAME if:conc#1 TYPE CONCATENATE PAR 0-4388 XREFS 117567 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.24272721286363938} PREDS {{259 0 0-4426 {}}} SUCCS {{258 0 0-4430 {}}} CYCLES {}}
set a(0-4428) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117568 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.24272721286363938} PREDS {} SUCCS {{259 0 0-4429 {}}} CYCLES {}}
set a(0-4429) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-4388 XREFS 117569 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.24272721286363938} PREDS {{259 0 0-4428 {}}} SUCCS {{259 0 0-4430 {}}} CYCLES {}}
set a(0-4430) {NAME if:conc#7 TYPE CONCATENATE PAR 0-4388 XREFS 117570 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.24272721286363938} PREDS {{258 0 0-4427 {}} {259 0 0-4429 {}}} SUCCS {{259 0 0-4431 {}}} CYCLES {}}
set a(0-4431) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-4388 XREFS 117571 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.36930601002550767 1 0.41852633256449157} PREDS {{258 0 0-4423 {}} {259 0 0-4430 {}}} SUCCS {{259 0 0-4432 {}}} CYCLES {}}
set a(0-4432) {NAME if:slc#1 TYPE READSLICE PAR 0-4388 XREFS 117572 LOC {1 0.17579924121003795 1 0.36930613153469344 1 0.36930613153469344 1 0.41852645407367733} PREDS {{259 0 0-4431 {}}} SUCCS {{259 0 0-4433 {}}} CYCLES {}}
set a(0-4433) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#13 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4388 XREFS 117573 LOC {1 0.3053750847312458 1 0.36930613153469344 1 0.36930613153469344 1 0.5146398777588144 1 0.5638602002977982} PREDS {{258 0 0-4418 {}} {259 0 0-4432 {}}} SUCCS {{259 0 0-4434 {}} {258 0 0-4438 {}} {258 0 0-4439 {}} {258 0 0-4443 {}}} CYCLES {}}
set a(0-4434) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-4388 XREFS 117574 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.563860321806984} PREDS {{259 0 0-4433 {}}} SUCCS {{259 0 0-4435 {}}} CYCLES {}}
set a(0-4435) {NAME if:not#3 TYPE NOT PAR 0-4388 XREFS 117575 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.563860321806984} PREDS {{259 0 0-4434 {}}} SUCCS {{259 0 0-4436 {}}} CYCLES {}}
set a(0-4436) {NAME if:conc#2 TYPE CONCATENATE PAR 0-4388 XREFS 117576 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.563860321806984} PREDS {{259 0 0-4435 {}}} SUCCS {{259 0 0-4437 {}}} CYCLES {}}
set a(0-4437) {NAME if:conc#9 TYPE CONCATENATE PAR 0-4388 XREFS 117577 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.563860321806984} PREDS {{259 0 0-4436 {}}} SUCCS {{258 0 0-4441 {}}} CYCLES {}}
set a(0-4438) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-4388 XREFS 117578 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.563860321806984} PREDS {{258 0 0-4433 {}}} SUCCS {{258 0 0-4440 {}}} CYCLES {}}
set a(0-4439) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-4388 XREFS 117579 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.563860321806984} PREDS {{258 0 0-4433 {}}} SUCCS {{259 0 0-4440 {}}} CYCLES {}}
set a(0-4440) {NAME if:conc#10 TYPE CONCATENATE PAR 0-4388 XREFS 117580 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.563860321806984} PREDS {{258 0 0-4438 {}} {259 0 0-4439 {}}} SUCCS {{259 0 0-4441 {}}} CYCLES {}}
set a(0-4441) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4388 XREFS 117581 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.6599737454921208 1 0.7091940680311049} PREDS {{258 0 0-4437 {}} {259 0 0-4440 {}}} SUCCS {{259 0 0-4442 {}}} CYCLES {}}
set a(0-4442) {NAME if:slc#2 TYPE READSLICE PAR 0-4388 XREFS 117582 LOC {1 0.596042820197859 1 0.6599738670013067 1 0.6599738670013067 1 0.7091941895402906} PREDS {{259 0 0-4441 {}}} SUCCS {{258 0 0-4445 {}}} CYCLES {}}
set a(0-4443) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-4388 XREFS 117583 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.7091941895402906} PREDS {{258 0 0-4433 {}}} SUCCS {{259 0 0-4444 {}}} CYCLES {}}
set a(0-4444) {NAME if:conc#8 TYPE CONCATENATE PAR 0-4388 XREFS 117584 LOC {1 0.45070895246455245 1 0.6599738670013067 1 0.6599738670013067 1 0.7091941895402906} PREDS {{259 0 0-4443 {}}} SUCCS {{259 0 0-4445 {}}} CYCLES {}}
set a(0-4445) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4388 XREFS 117585 LOC {1 0.596042820197859 1 0.6599738670013067 1 0.6599738670013067 1 0.8200149195361055 1 0.8692352420750894} PREDS {{258 0 0-4442 {}} {259 0 0-4444 {}}} SUCCS {{259 0 0-4446 {}} {258 0 0-4449 {}}} CYCLES {}}
set a(0-4446) {NAME slc(exs.imod) TYPE READSLICE PAR 0-4388 XREFS 117586 LOC {1 0.7560840371957982 1 0.8200150839992457 1 0.8200150839992457 1 0.8692354065382297} PREDS {{259 0 0-4445 {}}} SUCCS {{259 0 0-4447 {}}} CYCLES {}}
set a(0-4447) {NAME if:not TYPE NOT PAR 0-4388 XREFS 117587 LOC {1 0.7560840371957982 1 0.8200150839992457 1 0.8200150839992457 1 0.8692354065382297} PREDS {{259 0 0-4446 {}}} SUCCS {{259 0 0-4448 {}}} CYCLES {}}
set a(0-4448) {NAME if:xor TYPE XOR PAR 0-4388 XREFS 117588 LOC {1 0.7560840371957982 1 0.8200150839992457 1 0.8200150839992457 1 0.8692354065382297} PREDS {{259 0 0-4447 {}}} SUCCS {{259 0 0-4449 {}}} CYCLES {}}
set a(0-4449) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-4388 XREFS 117589 LOC {1 0.7560840371957982 1 0.8200150839992457 1 0.8200150839992457 1 0.9507794220478504 1 0.9999997445868344} PREDS {{258 0 0-4445 {}} {259 0 0-4448 {}}} SUCCS {{259 0 0-4450 {}} {258 0 0-4451 {}} {258 0 0-4452 {}} {258 0 0-4453 {}}} CYCLES {}}
set a(0-4450) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-4388 XREFS 117590 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.02305919884704006} PREDS {{259 0 0-4449 {}}} SUCCS {{258 0 0-4454 {}}} CYCLES {}}
set a(0-4451) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-4388 XREFS 117591 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.02305919884704006} PREDS {{258 0 0-4449 {}}} SUCCS {{258 0 0-4454 {}}} CYCLES {}}
set a(0-4452) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-4388 XREFS 117592 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.02305919884704006} PREDS {{258 0 0-4449 {}}} SUCCS {{258 0 0-4454 {}}} CYCLES {}}
set a(0-4453) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-4388 XREFS 117593 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.02305919884704006} PREDS {{258 0 0-4449 {}}} SUCCS {{259 0 0-4454 {}}} CYCLES {}}
set a(0-4454) {NAME or TYPE OR PAR 0-4388 XREFS 117594 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.02305919884704006} PREDS {{258 0 0-4452 {}} {258 0 0-4451 {}} {258 0 0-4450 {}} {259 0 0-4453 {}}} SUCCS {{258 0 0-4456 {}} {258 0 0-4459 {}}} CYCLES {}}
set a(0-4455) {NAME asn#197 TYPE ASSIGN PAR 0-4388 XREFS 117595 LOC {1 0.19994631500268426 1 0.9507796024610199 1 0.9507796024610199 2 0.02305919884704006} PREDS {{262 0 0-4831 {}}} SUCCS {{258 0 0-4457 {}} {256 0 0-4831 {}}} CYCLES {}}
set a(0-4456) {NAME exs TYPE SIGNEXTEND PAR 0-4388 XREFS 117596 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.02305919884704006} PREDS {{258 0 0-4454 {}}} SUCCS {{259 0 0-4457 {}}} CYCLES {}}
set a(0-4457) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4388 XREFS 117597 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.07227939017759222} PREDS {{258 0 0-4455 {}} {259 0 0-4456 {}}} SUCCS {{258 0 0-4546 {}} {258 0 0-4547 {}}} CYCLES {}}
set a(0-4458) {NAME asn#198 TYPE ASSIGN PAR 0-4388 XREFS 117598 LOC {1 0.19994631500268426 1 0.9507796024610199 1 0.9507796024610199 2 0.02305919884704006} PREDS {{262 0 0-4832 {}}} SUCCS {{258 0 0-4460 {}} {256 0 0-4832 {}}} CYCLES {}}
set a(0-4459) {NAME exs#6 TYPE SIGNEXTEND PAR 0-4388 XREFS 117599 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.02305919884704006} PREDS {{258 0 0-4454 {}}} SUCCS {{259 0 0-4460 {}}} CYCLES {}}
set a(0-4460) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4388 XREFS 117600 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.07227939017759222} PREDS {{258 0 0-4458 {}} {259 0 0-4459 {}}} SUCCS {{258 0 0-4580 {}} {258 0 0-4581 {}}} CYCLES {}}
set a(0-4461) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117601 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {} SUCCS {{259 0 0-4462 {}}} CYCLES {}}
set a(0-4462) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-4388 XREFS 117602 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4461 {}}} SUCCS {{259 0 0-4463 {}}} CYCLES {}}
set a(0-4463) {NAME asel TYPE SELECT PAR 0-4388 XREFS 117603 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4462 {}}} SUCCS {{146 0 0-4464 {}} {146 0 0-4465 {}} {146 0 0-4466 {}} {146 0 0-4467 {}} {146 0 0-4468 {}} {146 0 0-4469 {}} {146 0 0-4470 {}} {146 0 0-4471 {}} {146 0 0-4472 {}} {146 0 0-4473 {}} {146 0 0-4474 {}} {146 0 0-4475 {}} {146 0 0-4476 {}} {146 0 0-4477 {}} {146 0 0-4478 {}} {146 0 0-4479 {}} {146 0 0-4480 {}} {146 0 0-4481 {}} {146 0 0-4482 {}} {146 0 0-4483 {}} {146 0 0-4484 {}}} CYCLES {}}
set a(0-4464) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117604 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}}} SUCCS {{259 0 0-4465 {}}} CYCLES {}}
set a(0-4465) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-4388 XREFS 117605 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}} {259 0 0-4464 {}}} SUCCS {{258 0 0-4484 {}}} CYCLES {}}
set a(0-4466) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117606 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}}} SUCCS {{259 0 0-4467 {}}} CYCLES {}}
set a(0-4467) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-4388 XREFS 117607 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}} {259 0 0-4466 {}}} SUCCS {{258 0 0-4484 {}}} CYCLES {}}
set a(0-4468) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117608 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}}} SUCCS {{259 0 0-4469 {}}} CYCLES {}}
set a(0-4469) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-4388 XREFS 117609 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}} {259 0 0-4468 {}}} SUCCS {{258 0 0-4484 {}}} CYCLES {}}
set a(0-4470) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117610 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}}} SUCCS {{259 0 0-4471 {}}} CYCLES {}}
set a(0-4471) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-4388 XREFS 117611 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}} {259 0 0-4470 {}}} SUCCS {{258 0 0-4484 {}}} CYCLES {}}
set a(0-4472) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117612 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}}} SUCCS {{259 0 0-4473 {}}} CYCLES {}}
set a(0-4473) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-4388 XREFS 117613 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}} {259 0 0-4472 {}}} SUCCS {{258 0 0-4484 {}}} CYCLES {}}
set a(0-4474) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117614 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}}} SUCCS {{259 0 0-4475 {}}} CYCLES {}}
set a(0-4475) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-4388 XREFS 117615 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}} {259 0 0-4474 {}}} SUCCS {{258 0 0-4484 {}}} CYCLES {}}
set a(0-4476) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117616 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}}} SUCCS {{259 0 0-4477 {}}} CYCLES {}}
set a(0-4477) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-4388 XREFS 117617 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}} {259 0 0-4476 {}}} SUCCS {{258 0 0-4484 {}}} CYCLES {}}
set a(0-4478) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117618 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}}} SUCCS {{259 0 0-4479 {}}} CYCLES {}}
set a(0-4479) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-4388 XREFS 117619 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}} {259 0 0-4478 {}}} SUCCS {{258 0 0-4484 {}}} CYCLES {}}
set a(0-4480) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117620 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}}} SUCCS {{259 0 0-4481 {}}} CYCLES {}}
set a(0-4481) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-4388 XREFS 117621 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}} {259 0 0-4480 {}}} SUCCS {{258 0 0-4484 {}}} CYCLES {}}
set a(0-4482) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117622 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}}} SUCCS {{259 0 0-4483 {}}} CYCLES {}}
set a(0-4483) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-4388 XREFS 117623 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}} {259 0 0-4482 {}}} SUCCS {{259 0 0-4484 {}}} CYCLES {}}
set a(0-4484) {NAME aif:nor TYPE NOR PAR 0-4388 XREFS 117624 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{146 0 0-4463 {}} {258 0 0-4481 {}} {258 0 0-4479 {}} {258 0 0-4477 {}} {258 0 0-4475 {}} {258 0 0-4473 {}} {258 0 0-4471 {}} {258 0 0-4469 {}} {258 0 0-4467 {}} {258 0 0-4465 {}} {259 0 0-4483 {}}} SUCCS {{258 0 0-4506 {}}} CYCLES {}}
set a(0-4485) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117625 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {} SUCCS {{259 0 0-4486 {}}} CYCLES {}}
set a(0-4486) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-4388 XREFS 117626 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4485 {}}} SUCCS {{258 0 0-4505 {}}} CYCLES {}}
set a(0-4487) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117627 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {} SUCCS {{259 0 0-4488 {}}} CYCLES {}}
set a(0-4488) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-4388 XREFS 117628 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4487 {}}} SUCCS {{258 0 0-4505 {}}} CYCLES {}}
set a(0-4489) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117629 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {} SUCCS {{259 0 0-4490 {}}} CYCLES {}}
set a(0-4490) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-4388 XREFS 117630 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4489 {}}} SUCCS {{258 0 0-4505 {}}} CYCLES {}}
set a(0-4491) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117631 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {} SUCCS {{259 0 0-4492 {}}} CYCLES {}}
set a(0-4492) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-4388 XREFS 117632 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4491 {}}} SUCCS {{258 0 0-4505 {}}} CYCLES {}}
set a(0-4493) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117633 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {} SUCCS {{259 0 0-4494 {}}} CYCLES {}}
set a(0-4494) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-4388 XREFS 117634 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4493 {}}} SUCCS {{258 0 0-4505 {}}} CYCLES {}}
set a(0-4495) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117635 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {} SUCCS {{259 0 0-4496 {}}} CYCLES {}}
set a(0-4496) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-4388 XREFS 117636 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4495 {}}} SUCCS {{258 0 0-4505 {}}} CYCLES {}}
set a(0-4497) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117637 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {} SUCCS {{259 0 0-4498 {}}} CYCLES {}}
set a(0-4498) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-4388 XREFS 117638 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4497 {}}} SUCCS {{258 0 0-4505 {}}} CYCLES {}}
set a(0-4499) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117639 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {} SUCCS {{259 0 0-4500 {}}} CYCLES {}}
set a(0-4500) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-4388 XREFS 117640 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4499 {}}} SUCCS {{258 0 0-4505 {}}} CYCLES {}}
set a(0-4501) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117641 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {} SUCCS {{259 0 0-4502 {}}} CYCLES {}}
set a(0-4502) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-4388 XREFS 117642 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4501 {}}} SUCCS {{258 0 0-4505 {}}} CYCLES {}}
set a(0-4503) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117643 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {} SUCCS {{259 0 0-4504 {}}} CYCLES {}}
set a(0-4504) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-4388 XREFS 117644 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4503 {}}} SUCCS {{259 0 0-4505 {}}} CYCLES {}}
set a(0-4505) {NAME if#1:nor TYPE NOR PAR 0-4388 XREFS 117645 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{258 0 0-4502 {}} {258 0 0-4500 {}} {258 0 0-4498 {}} {258 0 0-4496 {}} {258 0 0-4494 {}} {258 0 0-4492 {}} {258 0 0-4490 {}} {258 0 0-4488 {}} {258 0 0-4486 {}} {259 0 0-4504 {}}} SUCCS {{259 0 0-4506 {}}} CYCLES {}}
set a(0-4506) {NAME if#1:and TYPE AND PAR 0-4388 XREFS 117646 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{258 0 0-4484 {}} {258 0 0-4404 {}} {259 0 0-4505 {}}} SUCCS {{258 0 0-4508 {}} {258 0 0-4512 {}} {258 0 0-4516 {}} {258 0 0-4520 {}}} CYCLES {}}
set a(0-4507) {NAME asn#199 TYPE ASSIGN PAR 0-4388 XREFS 117647 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{262 0 0-4833 {}}} SUCCS {{258 0 0-4510 {}} {256 0 0-4833 {}}} CYCLES {}}
set a(0-4508) {NAME not#26 TYPE NOT PAR 0-4388 XREFS 117648 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{258 0 0-4506 {}}} SUCCS {{259 0 0-4509 {}}} CYCLES {}}
set a(0-4509) {NAME exs#7 TYPE SIGNEXTEND PAR 0-4388 XREFS 117649 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4508 {}}} SUCCS {{259 0 0-4510 {}}} CYCLES {}}
set a(0-4510) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4388 XREFS 117650 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.4175595729135831} PREDS {{258 0 0-4507 {}} {259 0 0-4509 {}}} SUCCS {{258 0 0-4597 {}} {258 0 0-4598 {}} {258 0 0-4599 {}} {258 0 0-4600 {}} {258 0 0-4601 {}} {258 0 0-4602 {}} {258 0 0-4603 {}} {258 0 0-4604 {}} {258 0 0-4605 {}} {258 0 0-4606 {}} {258 0 0-4614 {}}} CYCLES {}}
set a(0-4511) {NAME asn#200 TYPE ASSIGN PAR 0-4388 XREFS 117651 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{262 0 0-4834 {}}} SUCCS {{258 0 0-4514 {}} {256 0 0-4834 {}}} CYCLES {}}
set a(0-4512) {NAME not#27 TYPE NOT PAR 0-4388 XREFS 117652 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{258 0 0-4506 {}}} SUCCS {{259 0 0-4513 {}}} CYCLES {}}
set a(0-4513) {NAME exs#8 TYPE SIGNEXTEND PAR 0-4388 XREFS 117653 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4512 {}}} SUCCS {{259 0 0-4514 {}}} CYCLES {}}
set a(0-4514) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4388 XREFS 117654 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.4175595729135831} PREDS {{258 0 0-4511 {}} {259 0 0-4513 {}}} SUCCS {{258 0 0-4587 {}} {258 0 0-4588 {}} {258 0 0-4589 {}} {258 0 0-4590 {}} {258 0 0-4591 {}} {258 0 0-4592 {}} {258 0 0-4593 {}} {258 0 0-4594 {}} {258 0 0-4595 {}} {258 0 0-4596 {}} {258 0 0-4616 {}}} CYCLES {}}
set a(0-4515) {NAME asn#201 TYPE ASSIGN PAR 0-4388 XREFS 117655 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{262 0 0-4835 {}}} SUCCS {{258 0 0-4518 {}} {256 0 0-4835 {}}} CYCLES {}}
set a(0-4516) {NAME not#28 TYPE NOT PAR 0-4388 XREFS 117656 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{258 0 0-4506 {}}} SUCCS {{259 0 0-4517 {}}} CYCLES {}}
set a(0-4517) {NAME exs#9 TYPE SIGNEXTEND PAR 0-4388 XREFS 117657 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4516 {}}} SUCCS {{259 0 0-4518 {}}} CYCLES {}}
set a(0-4518) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4388 XREFS 117658 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.4175595729135831} PREDS {{258 0 0-4515 {}} {259 0 0-4517 {}}} SUCCS {{258 0 0-4632 {}} {258 0 0-4633 {}} {258 0 0-4634 {}} {258 0 0-4635 {}} {258 0 0-4636 {}} {258 0 0-4637 {}} {258 0 0-4638 {}} {258 0 0-4639 {}} {258 0 0-4640 {}} {258 0 0-4641 {}} {258 0 0-4649 {}}} CYCLES {}}
set a(0-4519) {NAME asn#202 TYPE ASSIGN PAR 0-4388 XREFS 117659 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{262 0 0-4836 {}}} SUCCS {{258 0 0-4522 {}} {256 0 0-4836 {}}} CYCLES {}}
set a(0-4520) {NAME not TYPE NOT PAR 0-4388 XREFS 117660 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{258 0 0-4506 {}}} SUCCS {{259 0 0-4521 {}}} CYCLES {}}
set a(0-4521) {NAME exs#10 TYPE SIGNEXTEND PAR 0-4388 XREFS 117661 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.3683393815830309} PREDS {{259 0 0-4520 {}}} SUCCS {{259 0 0-4522 {}}} CYCLES {}}
set a(0-4522) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4388 XREFS 117662 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.4175595729135831} PREDS {{258 0 0-4519 {}} {259 0 0-4521 {}}} SUCCS {{258 0 0-4622 {}} {258 0 0-4623 {}} {258 0 0-4624 {}} {258 0 0-4625 {}} {258 0 0-4626 {}} {258 0 0-4627 {}} {258 0 0-4628 {}} {258 0 0-4629 {}} {258 0 0-4630 {}} {258 0 0-4631 {}} {258 0 0-4651 {}}} CYCLES {}}
set a(0-4523) {NAME asn#203 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117663 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.3798268310086585} PREDS {} SUCCS {{259 0 0-4524 {}}} CYCLES {}}
set a(0-4524) {NAME slc(vin)#3 TYPE READSLICE PAR 0-4388 XREFS 117664 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.3798268310086585} PREDS {{259 0 0-4523 {}}} SUCCS {{259 0 0-4525 {}}} CYCLES {}}
set a(0-4525) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#2:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4388 XREFS 117665 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.5398678835434574 1 0.5398678835434574} PREDS {{259 0 0-4524 {}}} SUCCS {{259 0 0-4526 {}}} CYCLES {}}
set a(0-4526) {NAME slc TYPE READSLICE PAR 0-4388 XREFS 117666 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.5398680480065976} PREDS {{259 0 0-4525 {}}} SUCCS {{259 0 0-4527 {}} {258 0 0-4534 {}}} CYCLES {}}
set a(0-4527) {NAME asel#1 TYPE SELECT PAR 0-4388 XREFS 117667 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.5398680480065976} PREDS {{259 0 0-4526 {}}} SUCCS {{146 0 0-4528 {}} {146 0 0-4529 {}} {146 0 0-4530 {}} {146 0 0-4531 {}} {146 0 0-4532 {}} {146 0 0-4533 {}}} CYCLES {}}
set a(0-4528) {NAME asn#204 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117668 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.5398680480065976} PREDS {{146 0 0-4527 {}}} SUCCS {{259 0 0-4529 {}}} CYCLES {}}
set a(0-4529) {NAME slc(vin)#4 TYPE READSLICE PAR 0-4388 XREFS 117669 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.5398680480065976} PREDS {{146 0 0-4527 {}} {259 0 0-4528 {}}} SUCCS {{259 0 0-4530 {}}} CYCLES {}}
set a(0-4530) {NAME aif#1:not#1 TYPE NOT PAR 0-4388 XREFS 117670 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.5398680480065976} PREDS {{146 0 0-4527 {}} {259 0 0-4529 {}}} SUCCS {{259 0 0-4531 {}}} CYCLES {}}
set a(0-4531) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-4388 XREFS 117671 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7431024341798451 1 0.7431024341798451} PREDS {{146 0 0-4527 {}} {259 0 0-4530 {}}} SUCCS {{259 0 0-4532 {}}} CYCLES {}}
set a(0-4532) {NAME aif#1:slc TYPE READSLICE PAR 0-4388 XREFS 117672 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.7431025878448706} PREDS {{146 0 0-4527 {}} {259 0 0-4531 {}}} SUCCS {{259 0 0-4533 {}}} CYCLES {}}
set a(0-4533) {NAME if#2:not TYPE NOT PAR 0-4388 XREFS 117673 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.7431025878448706} PREDS {{146 0 0-4527 {}} {259 0 0-4532 {}}} SUCCS {{258 0 0-4535 {}}} CYCLES {}}
set a(0-4534) {NAME if#2:not#3 TYPE NOT PAR 0-4388 XREFS 117674 LOC {1 0.16004121699793916 1 0.7431025878448706 1 0.7431025878448706 1 0.7431025878448706} PREDS {{258 0 0-4526 {}}} SUCCS {{259 0 0-4535 {}}} CYCLES {}}
set a(0-4535) {NAME if#2:and TYPE AND PAR 0-4388 XREFS 117675 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.7431025878448706} PREDS {{258 0 0-4533 {}} {258 0 0-4403 {}} {259 0 0-4534 {}}} SUCCS {{259 0 0-4536 {}} {258 0 0-4544 {}}} CYCLES {}}
set a(0-4536) {NAME asel#3 TYPE SELECT PAR 0-4388 XREFS 117676 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.7431025878448706} PREDS {{259 0 0-4535 {}}} SUCCS {{146 0 0-4537 {}} {146 0 0-4538 {}} {146 0 0-4539 {}} {146 0 0-4540 {}} {146 0 0-4541 {}} {146 0 0-4542 {}} {146 0 0-4543 {}}} CYCLES {}}
set a(0-4537) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117677 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.7431025878448706} PREDS {{146 0 0-4536 {}}} SUCCS {{259 0 0-4538 {}}} CYCLES {}}
set a(0-4538) {NAME slc(vin)#5 TYPE READSLICE PAR 0-4388 XREFS 117678 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.7431025878448706} PREDS {{146 0 0-4536 {}} {259 0 0-4537 {}}} SUCCS {{259 0 0-4539 {}}} CYCLES {}}
set a(0-4539) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-4388 XREFS 117679 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.7431025878448706} PREDS {{146 0 0-4536 {}} {259 0 0-4538 {}}} SUCCS {{259 0 0-4540 {}}} CYCLES {}}
set a(0-4540) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-4388 XREFS 117680 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.7431025878448706} PREDS {{146 0 0-4536 {}} {259 0 0-4539 {}}} SUCCS {{259 0 0-4541 {}}} CYCLES {}}
set a(0-4541) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4388 XREFS 117681 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.9999998029416595 1 0.9999998029416595} PREDS {{146 0 0-4536 {}} {259 0 0-4540 {}}} SUCCS {{259 0 0-4542 {}}} CYCLES {}}
set a(0-4542) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-4388 XREFS 117682 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.07227952138602393} PREDS {{146 0 0-4536 {}} {259 0 0-4541 {}}} SUCCS {{259 0 0-4543 {}}} CYCLES {}}
set a(0-4543) {NAME if#2:not#1 TYPE NOT PAR 0-4388 XREFS 117683 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.07227952138602393} PREDS {{146 0 0-4536 {}} {259 0 0-4542 {}}} SUCCS {{259 0 0-4544 {}}} CYCLES {}}
set a(0-4544) {NAME if#2:and#1 TYPE AND PAR 0-4388 XREFS 117684 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.07227952138602393} PREDS {{258 0 0-4535 {}} {258 0 0-4402 {}} {259 0 0-4543 {}}} SUCCS {{259 0 0-4545 {}} {258 0 0-4547 {}}} CYCLES {}}
set a(0-4545) {NAME asel#7 TYPE SELECT PAR 0-4388 XREFS 117685 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.07227952138602393} PREDS {{259 0 0-4544 {}}} SUCCS {{146 0 0-4546 {}}} CYCLES {}}
set a(0-4546) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#2:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-4388 XREFS 117686 LOC {2 0.0 2 0.05939999703000015 2 0.05939999703000015 2 0.19016433507860483 2 0.2030438594346286} PREDS {{146 0 0-4545 {}} {258 0 0-4457 {}}} SUCCS {{259 0 0-4547 {}}} CYCLES {}}
set a(0-4547) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#2:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4388 XREFS 117687 LOC {2 0.1307645184617741 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.27222572388871386} PREDS {{258 0 0-4544 {}} {258 0 0-4457 {}} {258 0 0-4401 {}} {259 0 0-4546 {}}} SUCCS {{258 0 0-4582 {}} {258 0 0-4831 {}}} CYCLES {}}
set a(0-4548) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117688 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.05552474722376265} PREDS {} SUCCS {{259 0 0-4549 {}}} CYCLES {}}
set a(0-4549) {NAME slc(vin) TYPE READSLICE PAR 0-4388 XREFS 117689 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.05552474722376265} PREDS {{259 0 0-4548 {}}} SUCCS {{259 0 0-4550 {}}} CYCLES {}}
set a(0-4550) {NAME aif#11:not#1 TYPE NOT PAR 0-4388 XREFS 117690 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.05552474722376265} PREDS {{259 0 0-4549 {}}} SUCCS {{259 0 0-4551 {}}} CYCLES {}}
set a(0-4551) {NAME aif#11:conc TYPE CONCATENATE PAR 0-4388 XREFS 117691 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.05552474722376265} PREDS {{259 0 0-4550 {}}} SUCCS {{259 0 0-4552 {}}} CYCLES {}}
set a(0-4552) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4388 XREFS 117692 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.3124219623205515 1 0.3124219623205515} PREDS {{259 0 0-4551 {}}} SUCCS {{259 0 0-4553 {}}} CYCLES {}}
set a(0-4553) {NAME aif#11:slc TYPE READSLICE PAR 0-4388 XREFS 117693 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.3124220843788958} PREDS {{259 0 0-4552 {}}} SUCCS {{259 0 0-4554 {}} {258 0 0-4562 {}}} CYCLES {}}
set a(0-4554) {NAME asel#13 TYPE SELECT PAR 0-4388 XREFS 117694 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.3124220843788958} PREDS {{259 0 0-4553 {}}} SUCCS {{146 0 0-4555 {}} {146 0 0-4556 {}} {146 0 0-4557 {}} {146 0 0-4558 {}} {146 0 0-4559 {}} {146 0 0-4560 {}} {146 0 0-4561 {}}} CYCLES {}}
set a(0-4555) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117695 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.3124220843788958} PREDS {{146 0 0-4554 {}}} SUCCS {{259 0 0-4556 {}}} CYCLES {}}
set a(0-4556) {NAME slc(vin)#1 TYPE READSLICE PAR 0-4388 XREFS 117696 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.3124220843788958} PREDS {{146 0 0-4554 {}} {259 0 0-4555 {}}} SUCCS {{259 0 0-4557 {}}} CYCLES {}}
set a(0-4557) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-4388 XREFS 117697 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.3124220843788958} PREDS {{146 0 0-4554 {}} {259 0 0-4556 {}}} SUCCS {{259 0 0-4558 {}}} CYCLES {}}
set a(0-4558) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-4388 XREFS 117698 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.3124220843788958} PREDS {{146 0 0-4554 {}} {259 0 0-4557 {}}} SUCCS {{259 0 0-4559 {}}} CYCLES {}}
set a(0-4559) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4388 XREFS 117699 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5693192994756846 1 0.5693192994756846} PREDS {{146 0 0-4554 {}} {259 0 0-4558 {}}} SUCCS {{259 0 0-4560 {}}} CYCLES {}}
set a(0-4560) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-4388 XREFS 117700 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{146 0 0-4554 {}} {259 0 0-4559 {}}} SUCCS {{259 0 0-4561 {}}} CYCLES {}}
set a(0-4561) {NAME if#3:not#1 TYPE NOT PAR 0-4388 XREFS 117701 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{146 0 0-4554 {}} {259 0 0-4560 {}}} SUCCS {{258 0 0-4563 {}}} CYCLES {}}
set a(0-4562) {NAME if#3:not TYPE NOT PAR 0-4388 XREFS 117702 LOC {1 0.2568973371551332 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{258 0 0-4553 {}}} SUCCS {{259 0 0-4563 {}}} CYCLES {}}
set a(0-4563) {NAME if#3:and TYPE AND PAR 0-4388 XREFS 117703 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{258 0 0-4561 {}} {258 0 0-4400 {}} {259 0 0-4562 {}}} SUCCS {{259 0 0-4564 {}} {258 0 0-4578 {}}} CYCLES {}}
set a(0-4564) {NAME asel#17 TYPE SELECT PAR 0-4388 XREFS 117704 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{259 0 0-4563 {}}} SUCCS {{146 0 0-4565 {}} {146 0 0-4566 {}} {146 0 0-4567 {}} {130 0 0-4568 {}} {130 0 0-4569 {}}} CYCLES {}}
set a(0-4565) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117705 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{146 0 0-4564 {}}} SUCCS {{259 0 0-4566 {}}} CYCLES {}}
set a(0-4566) {NAME slc(vin)#6 TYPE READSLICE PAR 0-4388 XREFS 117706 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{146 0 0-4564 {}} {259 0 0-4565 {}}} SUCCS {{259 0 0-4567 {}}} CYCLES {}}
set a(0-4567) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME if#3:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-4388 XREFS 117707 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.743421976627805 1 0.743421976627805} PREDS {{146 0 0-4564 {}} {259 0 0-4566 {}}} SUCCS {{259 0 0-4568 {}}} CYCLES {}}
set a(0-4568) {NAME aif#17:slc TYPE READSLICE PAR 0-4388 XREFS 117708 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.7434221628288918} PREDS {{130 0 0-4564 {}} {259 0 0-4567 {}}} SUCCS {{259 0 0-4569 {}} {258 0 0-4577 {}}} CYCLES {}}
set a(0-4569) {NAME aif#17:asel TYPE SELECT PAR 0-4388 XREFS 117709 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.7434221628288918} PREDS {{130 0 0-4564 {}} {259 0 0-4568 {}}} SUCCS {{146 0 0-4570 {}} {146 0 0-4571 {}} {146 0 0-4572 {}} {146 0 0-4573 {}} {146 0 0-4574 {}} {146 0 0-4575 {}} {146 0 0-4576 {}}} CYCLES {}}
set a(0-4570) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117710 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.7434221628288918} PREDS {{146 0 0-4569 {}}} SUCCS {{259 0 0-4571 {}}} CYCLES {}}
set a(0-4571) {NAME slc(vin)#2 TYPE READSLICE PAR 0-4388 XREFS 117711 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.7434221628288918} PREDS {{146 0 0-4569 {}} {259 0 0-4570 {}}} SUCCS {{259 0 0-4572 {}}} CYCLES {}}
set a(0-4572) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-4388 XREFS 117712 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.7434221628288918} PREDS {{146 0 0-4569 {}} {259 0 0-4571 {}}} SUCCS {{259 0 0-4573 {}}} CYCLES {}}
set a(0-4573) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-4388 XREFS 117713 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.7434221628288918} PREDS {{146 0 0-4569 {}} {259 0 0-4572 {}}} SUCCS {{259 0 0-4574 {}}} CYCLES {}}
set a(0-4574) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 12.23 QUANTITY 1 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4388 XREFS 117714 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.9999997941202954 1 0.9999997941202954} PREDS {{146 0 0-4569 {}} {259 0 0-4573 {}}} SUCCS {{259 0 0-4575 {}}} CYCLES {}}
set a(0-4575) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-4388 XREFS 117715 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.07227952138602393} PREDS {{146 0 0-4569 {}} {259 0 0-4574 {}}} SUCCS {{259 0 0-4576 {}}} CYCLES {}}
set a(0-4576) {NAME if#3:not#2 TYPE NOT PAR 0-4388 XREFS 117716 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.07227952138602393} PREDS {{146 0 0-4569 {}} {259 0 0-4575 {}}} SUCCS {{258 0 0-4578 {}}} CYCLES {}}
set a(0-4577) {NAME if#3:not#4 TYPE NOT PAR 0-4388 XREFS 117717 LOC {1 0.6878974156051292 1 0.9999999250000037 1 0.9999999250000037 2 0.07227952138602393} PREDS {{258 0 0-4568 {}}} SUCCS {{259 0 0-4578 {}}} CYCLES {}}
set a(0-4578) {NAME if#3:and#2 TYPE AND PAR 0-4388 XREFS 117718 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.07227952138602393} PREDS {{258 0 0-4563 {}} {258 0 0-4576 {}} {258 0 0-4399 {}} {259 0 0-4577 {}}} SUCCS {{259 0 0-4579 {}} {258 0 0-4581 {}}} CYCLES {}}
set a(0-4579) {NAME sel#3 TYPE SELECT PAR 0-4388 XREFS 117719 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.07227952138602393} PREDS {{259 0 0-4578 {}}} SUCCS {{146 0 0-4580 {}}} CYCLES {}}
set a(0-4580) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-4388 XREFS 117720 LOC {2 0.0 2 0.05939999703000015 2 0.05939999703000015 2 0.19016433507860483 2 0.2030438594346286} PREDS {{146 0 0-4579 {}} {258 0 0-4460 {}}} SUCCS {{259 0 0-4581 {}}} CYCLES {}}
set a(0-4581) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4388 XREFS 117721 LOC {2 0.1307645184617741 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.27222572388871386} PREDS {{258 0 0-4578 {}} {258 0 0-4460 {}} {258 0 0-4398 {}} {259 0 0-4580 {}}} SUCCS {{258 0 0-4617 {}} {258 0 0-4832 {}}} CYCLES {}}
set a(0-4582) {NAME not#2 TYPE NOT PAR 0-4388 XREFS 117722 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 2 0.27222583638870823} PREDS {{258 0 0-4547 {}}} SUCCS {{259 0 0-4583 {}}} CYCLES {}}
set a(0-4583) {NAME conc TYPE CONCATENATE PAR 0-4388 XREFS 117723 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 2 0.27222583638870823} PREDS {{259 0 0-4582 {}}} SUCCS {{259 0 0-4584 {}}} CYCLES {}}
set a(0-4584) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4388 XREFS 117724 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.4175595826128291} PREDS {{259 0 0-4583 {}}} SUCCS {{259 0 0-4585 {}}} CYCLES {}}
set a(0-4585) {NAME slc#2 TYPE READSLICE PAR 0-4388 XREFS 117725 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{259 0 0-4584 {}}} SUCCS {{259 0 0-4586 {}} {258 0 0-4613 {}} {258 0 0-4615 {}}} CYCLES {}}
set a(0-4586) {NAME sel#4 TYPE SELECT PAR 0-4388 XREFS 117726 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{259 0 0-4585 {}}} SUCCS {{146 0 0-4587 {}} {146 0 0-4588 {}} {146 0 0-4589 {}} {146 0 0-4590 {}} {146 0 0-4591 {}} {146 0 0-4592 {}} {146 0 0-4593 {}} {146 0 0-4594 {}} {146 0 0-4595 {}} {146 0 0-4596 {}} {146 0 0-4597 {}} {146 0 0-4598 {}} {146 0 0-4599 {}} {146 0 0-4600 {}} {146 0 0-4601 {}} {146 0 0-4602 {}} {146 0 0-4603 {}} {146 0 0-4604 {}} {146 0 0-4605 {}} {146 0 0-4606 {}} {130 0 0-4607 {}} {130 0 0-4608 {}}} CYCLES {}}
set a(0-4587) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-4388 XREFS 117727 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4514 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4588) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-4388 XREFS 117728 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4514 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4589) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-4388 XREFS 117729 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4514 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4590) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-4388 XREFS 117730 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4514 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4591) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-4388 XREFS 117731 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4514 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4592) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-4388 XREFS 117732 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4514 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4593) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-4388 XREFS 117733 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4514 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4594) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-4388 XREFS 117734 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4514 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4595) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-4388 XREFS 117735 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4514 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4596) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-4388 XREFS 117736 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4514 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4597) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-4388 XREFS 117737 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4510 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4598) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-4388 XREFS 117738 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4510 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4599) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-4388 XREFS 117739 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4510 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4600) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-4388 XREFS 117740 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4510 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4601) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-4388 XREFS 117741 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4510 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4602) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-4388 XREFS 117742 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4510 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4603) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-4388 XREFS 117743 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4510 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4604) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-4388 XREFS 117744 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4510 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4605) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-4388 XREFS 117745 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4510 {}}} SUCCS {{258 0 0-4607 {}}} CYCLES {}}
set a(0-4606) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-4388 XREFS 117746 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4586 {}} {258 0 0-4510 {}}} SUCCS {{259 0 0-4607 {}}} CYCLES {}}
set a(0-4607) {NAME if#4:if:nor TYPE NOR PAR 0-4388 XREFS 117747 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{130 0 0-4586 {}} {258 0 0-4605 {}} {258 0 0-4604 {}} {258 0 0-4603 {}} {258 0 0-4602 {}} {258 0 0-4601 {}} {258 0 0-4600 {}} {258 0 0-4599 {}} {258 0 0-4598 {}} {258 0 0-4597 {}} {258 0 0-4596 {}} {258 0 0-4595 {}} {258 0 0-4594 {}} {258 0 0-4593 {}} {258 0 0-4592 {}} {258 0 0-4591 {}} {258 0 0-4590 {}} {258 0 0-4589 {}} {258 0 0-4588 {}} {258 0 0-4587 {}} {259 0 0-4606 {}}} SUCCS {{259 0 0-4608 {}} {258 0 0-4613 {}} {258 0 0-4615 {}}} CYCLES {}}
set a(0-4608) {NAME if#4:sel TYPE SELECT PAR 0-4388 XREFS 117748 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{130 0 0-4586 {}} {259 0 0-4607 {}}} SUCCS {{146 0 0-4609 {}} {146 0 0-4610 {}} {146 0 0-4611 {}} {146 0 0-4612 {}}} CYCLES {}}
set a(0-4609) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117749 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 3 0.29915758504212075} PREDS {{146 0 0-4608 {}}} SUCCS {{259 0 0-4610 {}}} CYCLES {}}
set a(0-4610) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4388 XREFS 117750 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 3 0.29915758504212075} PREDS {{146 0 0-4608 {}} {259 0 0-4609 {}}} SUCCS {{258 0 0-4614 {}}} CYCLES {}}
set a(0-4611) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117751 LOC {2 0.34528018273599087 2 0.4175597041220149 2 0.4175597041220149 2 0.4175597041220149} PREDS {{146 0 0-4608 {}}} SUCCS {{259 0 0-4612 {}}} CYCLES {}}
set a(0-4612) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4388 XREFS 117752 LOC {2 0.34528018273599087 2 0.4175597041220149 2 0.4175597041220149 2 0.4175597041220149} PREDS {{146 0 0-4608 {}} {259 0 0-4611 {}}} SUCCS {{258 0 0-4616 {}}} CYCLES {}}
set a(0-4613) {NAME and#7 TYPE AND PAR 0-4388 XREFS 117753 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 3 0.29915758504212075} PREDS {{258 0 0-4585 {}} {258 0 0-4607 {}}} SUCCS {{259 0 0-4614 {}}} CYCLES {}}
set a(0-4614) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4388 XREFS 117754 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 3 0.36833926908303655} PREDS {{258 0 0-4510 {}} {258 0 0-4610 {}} {258 0 0-4397 {}} {259 0 0-4613 {}}} SUCCS {{258 0 0-4655 {}} {258 0 0-4833 {}}} CYCLES {}}
set a(0-4615) {NAME and#8 TYPE AND PAR 0-4388 XREFS 117755 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{258 0 0-4585 {}} {258 0 0-4607 {}}} SUCCS {{259 0 0-4616 {}}} CYCLES {}}
set a(0-4616) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4388 XREFS 117756 LOC {2 0.34528018273599087 2 0.4175597041220149 2 0.4175597041220149 2 0.48674138816293067 2 0.48674138816293067} PREDS {{258 0 0-4514 {}} {258 0 0-4612 {}} {258 0 0-4396 {}} {259 0 0-4615 {}}} SUCCS {{258 0 0-4681 {}} {258 0 0-4723 {}} {258 0 0-4834 {}}} CYCLES {}}
set a(0-4617) {NAME not#3 TYPE NOT PAR 0-4388 XREFS 117757 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 2 0.27222583638870823} PREDS {{258 0 0-4581 {}}} SUCCS {{259 0 0-4618 {}}} CYCLES {}}
set a(0-4618) {NAME conc#1 TYPE CONCATENATE PAR 0-4388 XREFS 117758 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 2 0.27222583638870823} PREDS {{259 0 0-4617 {}}} SUCCS {{259 0 0-4619 {}}} CYCLES {}}
set a(0-4619) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4388 XREFS 117759 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.4175595826128291} PREDS {{259 0 0-4618 {}}} SUCCS {{259 0 0-4620 {}}} CYCLES {}}
set a(0-4620) {NAME slc#3 TYPE READSLICE PAR 0-4388 XREFS 117760 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{259 0 0-4619 {}}} SUCCS {{259 0 0-4621 {}} {258 0 0-4648 {}} {258 0 0-4650 {}}} CYCLES {}}
set a(0-4621) {NAME sel#6 TYPE SELECT PAR 0-4388 XREFS 117761 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{259 0 0-4620 {}}} SUCCS {{146 0 0-4622 {}} {146 0 0-4623 {}} {146 0 0-4624 {}} {146 0 0-4625 {}} {146 0 0-4626 {}} {146 0 0-4627 {}} {146 0 0-4628 {}} {146 0 0-4629 {}} {146 0 0-4630 {}} {146 0 0-4631 {}} {146 0 0-4632 {}} {146 0 0-4633 {}} {146 0 0-4634 {}} {146 0 0-4635 {}} {146 0 0-4636 {}} {146 0 0-4637 {}} {146 0 0-4638 {}} {146 0 0-4639 {}} {146 0 0-4640 {}} {146 0 0-4641 {}} {130 0 0-4642 {}} {130 0 0-4643 {}}} CYCLES {}}
set a(0-4622) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-4388 XREFS 117762 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4522 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4623) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-4388 XREFS 117763 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4522 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4624) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-4388 XREFS 117764 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4522 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4625) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-4388 XREFS 117765 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4522 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4626) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-4388 XREFS 117766 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4522 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4627) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-4388 XREFS 117767 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4522 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4628) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-4388 XREFS 117768 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4522 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4629) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-4388 XREFS 117769 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4522 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4630) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-4388 XREFS 117770 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4522 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4631) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-4388 XREFS 117771 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4522 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4632) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-4388 XREFS 117772 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4518 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4633) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-4388 XREFS 117773 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4518 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4634) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-4388 XREFS 117774 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4518 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4635) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-4388 XREFS 117775 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4518 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4636) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-4388 XREFS 117776 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4518 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4637) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-4388 XREFS 117777 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4518 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4638) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-4388 XREFS 117778 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4518 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4639) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-4388 XREFS 117779 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4518 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4640) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-4388 XREFS 117780 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4518 {}}} SUCCS {{258 0 0-4642 {}}} CYCLES {}}
set a(0-4641) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-4388 XREFS 117781 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{146 0 0-4621 {}} {258 0 0-4518 {}}} SUCCS {{259 0 0-4642 {}}} CYCLES {}}
set a(0-4642) {NAME if#6:if:nor TYPE NOR PAR 0-4388 XREFS 117782 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{130 0 0-4621 {}} {258 0 0-4640 {}} {258 0 0-4639 {}} {258 0 0-4638 {}} {258 0 0-4637 {}} {258 0 0-4636 {}} {258 0 0-4635 {}} {258 0 0-4634 {}} {258 0 0-4633 {}} {258 0 0-4632 {}} {258 0 0-4631 {}} {258 0 0-4630 {}} {258 0 0-4629 {}} {258 0 0-4628 {}} {258 0 0-4627 {}} {258 0 0-4626 {}} {258 0 0-4625 {}} {258 0 0-4624 {}} {258 0 0-4623 {}} {258 0 0-4622 {}} {259 0 0-4641 {}}} SUCCS {{259 0 0-4643 {}} {258 0 0-4648 {}} {258 0 0-4650 {}}} CYCLES {}}
set a(0-4643) {NAME if#6:sel TYPE SELECT PAR 0-4388 XREFS 117783 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{130 0 0-4621 {}} {259 0 0-4642 {}}} SUCCS {{146 0 0-4644 {}} {146 0 0-4645 {}} {146 0 0-4646 {}} {146 0 0-4647 {}}} CYCLES {}}
set a(0-4644) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117784 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 3 0.29915758504212075} PREDS {{146 0 0-4643 {}}} SUCCS {{259 0 0-4645 {}}} CYCLES {}}
set a(0-4645) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4388 XREFS 117785 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 3 0.29915758504212075} PREDS {{146 0 0-4643 {}} {259 0 0-4644 {}}} SUCCS {{258 0 0-4649 {}}} CYCLES {}}
set a(0-4646) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117786 LOC {2 0.34528018273599087 2 0.4175597041220149 2 0.4175597041220149 2 0.4175597041220149} PREDS {{146 0 0-4643 {}}} SUCCS {{259 0 0-4647 {}}} CYCLES {}}
set a(0-4647) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4388 XREFS 117787 LOC {2 0.34528018273599087 2 0.4175597041220149 2 0.4175597041220149 2 0.4175597041220149} PREDS {{146 0 0-4643 {}} {259 0 0-4646 {}}} SUCCS {{258 0 0-4651 {}}} CYCLES {}}
set a(0-4648) {NAME and#9 TYPE AND PAR 0-4388 XREFS 117788 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 3 0.29915758504212075} PREDS {{258 0 0-4620 {}} {258 0 0-4642 {}}} SUCCS {{259 0 0-4649 {}}} CYCLES {}}
set a(0-4649) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4388 XREFS 117789 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 3 0.36833926908303655} PREDS {{258 0 0-4518 {}} {258 0 0-4645 {}} {258 0 0-4395 {}} {259 0 0-4648 {}}} SUCCS {{258 0 0-4662 {}} {258 0 0-4835 {}}} CYCLES {}}
set a(0-4650) {NAME and#10 TYPE AND PAR 0-4388 XREFS 117790 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4175597041220149} PREDS {{258 0 0-4620 {}} {258 0 0-4642 {}}} SUCCS {{259 0 0-4651 {}}} CYCLES {}}
set a(0-4651) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4388 XREFS 117791 LOC {2 0.34528018273599087 2 0.4175597041220149 2 0.4175597041220149 2 0.48674138816293067 2 0.48674138816293067} PREDS {{258 0 0-4522 {}} {258 0 0-4647 {}} {258 0 0-4394 {}} {259 0 0-4650 {}}} SUCCS {{258 0 0-4708 {}} {258 0 0-4724 {}} {258 0 0-4836 {}}} CYCLES {}}
set a(0-4652) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117792 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-4653 {}}} CYCLES {}}
set a(0-4653) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4388 XREFS 117793 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 3 0.7307593134620344} PREDS {{259 0 0-4652 {}}} SUCCS {{259 0 0-4654 {}}} CYCLES {}}
set a(0-4654) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-4388 XREFS 117794 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 3 0.7307593134620344} PREDS {{259 0 0-4653 {}}} SUCCS {{258 0 0-4657 {}}} CYCLES {}}
set a(0-4655) {NAME deltax_square_red:not TYPE NOT PAR 0-4388 XREFS 117795 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 3 0.7307593134620344} PREDS {{258 0 0-4614 {}}} SUCCS {{259 0 0-4656 {}}} CYCLES {}}
set a(0-4656) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-4388 XREFS 117796 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 3 0.7307593134620344} PREDS {{259 0 0-4655 {}}} SUCCS {{259 0 0-4657 {}}} CYCLES {}}
set a(0-4657) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4388 XREFS 117797 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 3 0.999999794937716} PREDS {{258 0 0-4654 {}} {259 0 0-4656 {}}} SUCCS {{259 0 0-4658 {}}} CYCLES {}}
set a(0-4658) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-4388 XREFS 117798 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.21696463915176806} PREDS {{259 0 0-4657 {}}} SUCCS {{258 0 0-4666 {}} {258 0 0-4668 {}} {258 0 0-4674 {}}} CYCLES {}}
set a(0-4659) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117799 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-4660 {}}} CYCLES {}}
set a(0-4660) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-4388 XREFS 117800 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 3 0.7307593134620344} PREDS {{259 0 0-4659 {}}} SUCCS {{259 0 0-4661 {}}} CYCLES {}}
set a(0-4661) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-4388 XREFS 117801 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 3 0.7307593134620344} PREDS {{259 0 0-4660 {}}} SUCCS {{258 0 0-4664 {}}} CYCLES {}}
set a(0-4662) {NAME deltax_square_blue:not TYPE NOT PAR 0-4388 XREFS 117802 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 3 0.7307593134620344} PREDS {{258 0 0-4649 {}}} SUCCS {{259 0 0-4663 {}}} CYCLES {}}
set a(0-4663) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-4388 XREFS 117803 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 3 0.7307593134620344} PREDS {{259 0 0-4662 {}}} SUCCS {{259 0 0-4664 {}}} CYCLES {}}
set a(0-4664) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4388 XREFS 117804 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 3 0.999999794937716} PREDS {{258 0 0-4661 {}} {259 0 0-4663 {}}} SUCCS {{259 0 0-4665 {}}} CYCLES {}}
set a(0-4665) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-4388 XREFS 117805 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.21696463915176806} PREDS {{259 0 0-4664 {}}} SUCCS {{258 0 0-4693 {}} {258 0 0-4695 {}} {258 0 0-4701 {}}} CYCLES {}}
set a(0-4666) {NAME slc#9 TYPE READSLICE PAR 0-4388 XREFS 117806 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.21696463915176806} PREDS {{258 0 0-4658 {}}} SUCCS {{259 0 0-4667 {}}} CYCLES {}}
set a(0-4667) {NAME asel#39 TYPE SELECT PAR 0-4388 XREFS 117807 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.21696463915176806} PREDS {{259 0 0-4666 {}}} SUCCS {{146 0 0-4668 {}} {146 0 0-4669 {}} {146 0 0-4670 {}} {146 0 0-4671 {}} {146 0 0-4672 {}} {146 0 0-4673 {}}} CYCLES {}}
set a(0-4668) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-4388 XREFS 117808 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.21696463915176806} PREDS {{146 0 0-4667 {}} {258 0 0-4658 {}}} SUCCS {{259 0 0-4669 {}}} CYCLES {}}
set a(0-4669) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-4388 XREFS 117809 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.21696463915176806} PREDS {{146 0 0-4667 {}} {259 0 0-4668 {}}} SUCCS {{259 0 0-4670 {}}} CYCLES {}}
set a(0-4670) {NAME if#12:conc TYPE CONCATENATE PAR 0-4388 XREFS 117810 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.21696463915176806} PREDS {{146 0 0-4667 {}} {259 0 0-4669 {}}} SUCCS {{259 0 0-4671 {}}} CYCLES {}}
set a(0-4671) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4388 XREFS 117811 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 4 0.4738618542485569} PREDS {{146 0 0-4667 {}} {259 0 0-4670 {}}} SUCCS {{259 0 0-4672 {}}} CYCLES {}}
set a(0-4672) {NAME aif#39:slc TYPE READSLICE PAR 0-4388 XREFS 117812 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 4 0.4738619763069012} PREDS {{146 0 0-4667 {}} {259 0 0-4671 {}}} SUCCS {{259 0 0-4673 {}}} CYCLES {}}
set a(0-4673) {NAME if#12:not TYPE NOT PAR 0-4388 XREFS 117813 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 4 0.4738619763069012} PREDS {{146 0 0-4667 {}} {259 0 0-4672 {}}} SUCCS {{258 0 0-4676 {}}} CYCLES {}}
set a(0-4674) {NAME slc#6 TYPE READSLICE PAR 0-4388 XREFS 117814 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.4738619763069012} PREDS {{258 0 0-4658 {}}} SUCCS {{259 0 0-4675 {}}} CYCLES {}}
set a(0-4675) {NAME if#12:not#2 TYPE NOT PAR 0-4388 XREFS 117815 LOC {2 0.6837025908148705 2 0.9999999250000037 2 0.9999999250000037 4 0.4738619763069012} PREDS {{259 0 0-4674 {}}} SUCCS {{259 0 0-4676 {}}} CYCLES {}}
set a(0-4676) {NAME if#12:and TYPE AND PAR 0-4388 XREFS 117816 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 4 0.4738619763069012} PREDS {{258 0 0-4673 {}} {258 0 0-4393 {}} {259 0 0-4675 {}}} SUCCS {{259 0 0-4677 {}} {258 0 0-4826 {}}} CYCLES {}}
set a(0-4677) {NAME asel#41 TYPE SELECT PAR 0-4388 XREFS 117817 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 4 0.4738619763069012} PREDS {{259 0 0-4676 {}}} SUCCS {{146 0 0-4678 {}} {146 0 0-4679 {}} {146 0 0-4680 {}} {146 0 0-4681 {}} {146 0 0-4682 {}} {146 0 0-4683 {}} {130 0 0-4684 {}} {146 0 0-4685 {}} {130 0 0-4686 {}}} CYCLES {}}
set a(0-4678) {NAME asn#216 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117818 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 4 0.4738619763069012} PREDS {{146 0 0-4677 {}}} SUCCS {{259 0 0-4679 {}}} CYCLES {}}
set a(0-4679) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-4388 XREFS 117819 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 4 0.4738619763069012} PREDS {{146 0 0-4677 {}} {259 0 0-4678 {}}} SUCCS {{259 0 0-4680 {}}} CYCLES {}}
set a(0-4680) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-4388 XREFS 117820 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 4 0.4738619763069012} PREDS {{146 0 0-4677 {}} {259 0 0-4679 {}}} SUCCS {{258 0 0-4683 {}}} CYCLES {}}
set a(0-4681) {NAME deltay_square_red:not TYPE NOT PAR 0-4388 XREFS 117821 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 4 0.4738619763069012} PREDS {{146 0 0-4677 {}} {258 0 0-4616 {}}} SUCCS {{259 0 0-4682 {}}} CYCLES {}}
set a(0-4682) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-4388 XREFS 117822 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 4 0.4738619763069012} PREDS {{146 0 0-4677 {}} {259 0 0-4681 {}}} SUCCS {{259 0 0-4683 {}}} CYCLES {}}
set a(0-4683) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4388 XREFS 117823 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 4 0.7431024577825827} PREDS {{146 0 0-4677 {}} {258 0 0-4680 {}} {259 0 0-4682 {}}} SUCCS {{259 0 0-4684 {}}} CYCLES {}}
set a(0-4684) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-4388 XREFS 117824 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.7431025878448706} PREDS {{130 0 0-4677 {}} {259 0 0-4683 {}}} SUCCS {{259 0 0-4685 {}} {258 0 0-4687 {}} {258 0 0-4823 {}}} CYCLES {}}
set a(0-4685) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-4388 XREFS 117825 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.7431025878448706} PREDS {{146 0 0-4677 {}} {259 0 0-4684 {}}} SUCCS {{259 0 0-4686 {}}} CYCLES {}}
set a(0-4686) {NAME aif#41:asel TYPE SELECT PAR 0-4388 XREFS 117826 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.7431025878448706} PREDS {{130 0 0-4677 {}} {259 0 0-4685 {}}} SUCCS {{146 0 0-4687 {}} {146 0 0-4688 {}} {146 0 0-4689 {}} {146 0 0-4690 {}} {146 0 0-4691 {}} {146 0 0-4692 {}}} CYCLES {}}
set a(0-4687) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-4388 XREFS 117827 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.7431025878448706} PREDS {{146 0 0-4686 {}} {258 0 0-4684 {}}} SUCCS {{259 0 0-4688 {}}} CYCLES {}}
set a(0-4688) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-4388 XREFS 117828 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.7431025878448706} PREDS {{146 0 0-4686 {}} {259 0 0-4687 {}}} SUCCS {{259 0 0-4689 {}}} CYCLES {}}
set a(0-4689) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-4388 XREFS 117829 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.7431025878448706} PREDS {{146 0 0-4686 {}} {259 0 0-4688 {}}} SUCCS {{259 0 0-4690 {}}} CYCLES {}}
set a(0-4690) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4388 XREFS 117830 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 4 0.9999998029416595} PREDS {{146 0 0-4686 {}} {259 0 0-4689 {}}} SUCCS {{259 0 0-4691 {}}} CYCLES {}}
set a(0-4691) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-4388 XREFS 117831 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-4686 {}} {259 0 0-4690 {}}} SUCCS {{259 0 0-4692 {}}} CYCLES {}}
set a(0-4692) {NAME if#12:not#1 TYPE NOT PAR 0-4388 XREFS 117832 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-4686 {}} {259 0 0-4691 {}}} SUCCS {{258 0 0-4826 {}}} CYCLES {}}
set a(0-4693) {NAME slc#10 TYPE READSLICE PAR 0-4388 XREFS 117833 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.21696463915176806} PREDS {{258 0 0-4665 {}}} SUCCS {{259 0 0-4694 {}}} CYCLES {}}
set a(0-4694) {NAME asel#45 TYPE SELECT PAR 0-4388 XREFS 117834 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.21696463915176806} PREDS {{259 0 0-4693 {}}} SUCCS {{146 0 0-4695 {}} {146 0 0-4696 {}} {146 0 0-4697 {}} {146 0 0-4698 {}} {146 0 0-4699 {}} {146 0 0-4700 {}}} CYCLES {}}
set a(0-4695) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-4388 XREFS 117835 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.21696463915176806} PREDS {{146 0 0-4694 {}} {258 0 0-4665 {}}} SUCCS {{259 0 0-4696 {}}} CYCLES {}}
set a(0-4696) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-4388 XREFS 117836 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.21696463915176806} PREDS {{146 0 0-4694 {}} {259 0 0-4695 {}}} SUCCS {{259 0 0-4697 {}}} CYCLES {}}
set a(0-4697) {NAME if#13:conc TYPE CONCATENATE PAR 0-4388 XREFS 117837 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.21696463915176806} PREDS {{146 0 0-4694 {}} {259 0 0-4696 {}}} SUCCS {{259 0 0-4698 {}}} CYCLES {}}
set a(0-4698) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4388 XREFS 117838 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 4 0.4738618542485569} PREDS {{146 0 0-4694 {}} {259 0 0-4697 {}}} SUCCS {{259 0 0-4699 {}}} CYCLES {}}
set a(0-4699) {NAME aif#45:slc TYPE READSLICE PAR 0-4388 XREFS 117839 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 4 0.4738619763069012} PREDS {{146 0 0-4694 {}} {259 0 0-4698 {}}} SUCCS {{259 0 0-4700 {}}} CYCLES {}}
set a(0-4700) {NAME if#13:not TYPE NOT PAR 0-4388 XREFS 117840 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 4 0.4738619763069012} PREDS {{146 0 0-4694 {}} {259 0 0-4699 {}}} SUCCS {{258 0 0-4703 {}}} CYCLES {}}
set a(0-4701) {NAME slc#7 TYPE READSLICE PAR 0-4388 XREFS 117841 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 4 0.4738619763069012} PREDS {{258 0 0-4665 {}}} SUCCS {{259 0 0-4702 {}}} CYCLES {}}
set a(0-4702) {NAME if#13:not#2 TYPE NOT PAR 0-4388 XREFS 117842 LOC {2 0.6837025908148705 2 0.9999999250000037 2 0.9999999250000037 4 0.4738619763069012} PREDS {{259 0 0-4701 {}}} SUCCS {{259 0 0-4703 {}}} CYCLES {}}
set a(0-4703) {NAME if#13:and TYPE AND PAR 0-4388 XREFS 117843 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 4 0.4738619763069012} PREDS {{258 0 0-4700 {}} {258 0 0-4391 {}} {259 0 0-4702 {}}} SUCCS {{259 0 0-4704 {}} {258 0 0-4722 {}}} CYCLES {}}
set a(0-4704) {NAME asel#47 TYPE SELECT PAR 0-4388 XREFS 117844 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 4 0.4738619763069012} PREDS {{259 0 0-4703 {}}} SUCCS {{146 0 0-4705 {}} {146 0 0-4706 {}} {146 0 0-4707 {}} {146 0 0-4708 {}} {146 0 0-4709 {}} {146 0 0-4710 {}} {130 0 0-4711 {}} {146 0 0-4712 {}} {130 0 0-4713 {}}} CYCLES {}}
set a(0-4705) {NAME asn#217 TYPE {I/O_READ SIGNAL} PAR 0-4388 XREFS 117845 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 4 0.4738619763069012} PREDS {{146 0 0-4704 {}}} SUCCS {{259 0 0-4706 {}}} CYCLES {}}
set a(0-4706) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4388 XREFS 117846 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 4 0.4738619763069012} PREDS {{146 0 0-4704 {}} {259 0 0-4705 {}}} SUCCS {{259 0 0-4707 {}}} CYCLES {}}
set a(0-4707) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-4388 XREFS 117847 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 4 0.4738619763069012} PREDS {{146 0 0-4704 {}} {259 0 0-4706 {}}} SUCCS {{258 0 0-4710 {}}} CYCLES {}}
set a(0-4708) {NAME deltay_square_blue:not TYPE NOT PAR 0-4388 XREFS 117848 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 4 0.4738619763069012} PREDS {{146 0 0-4704 {}} {258 0 0-4651 {}}} SUCCS {{259 0 0-4709 {}}} CYCLES {}}
set a(0-4709) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-4388 XREFS 117849 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 4 0.4738619763069012} PREDS {{146 0 0-4704 {}} {259 0 0-4708 {}}} SUCCS {{259 0 0-4710 {}}} CYCLES {}}
set a(0-4710) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4388 XREFS 117850 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 4 0.7431024577825827} PREDS {{146 0 0-4704 {}} {258 0 0-4707 {}} {259 0 0-4709 {}}} SUCCS {{259 0 0-4711 {}}} CYCLES {}}
set a(0-4711) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-4388 XREFS 117851 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.7431025878448706} PREDS {{130 0 0-4704 {}} {259 0 0-4710 {}}} SUCCS {{259 0 0-4712 {}} {258 0 0-4714 {}} {258 0 0-4720 {}}} CYCLES {}}
set a(0-4712) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-4388 XREFS 117852 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.7431025878448706} PREDS {{146 0 0-4704 {}} {259 0 0-4711 {}}} SUCCS {{259 0 0-4713 {}}} CYCLES {}}
set a(0-4713) {NAME aif#47:asel TYPE SELECT PAR 0-4388 XREFS 117853 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.7431025878448706} PREDS {{130 0 0-4704 {}} {259 0 0-4712 {}}} SUCCS {{146 0 0-4714 {}} {146 0 0-4715 {}} {146 0 0-4716 {}} {146 0 0-4717 {}} {146 0 0-4718 {}} {146 0 0-4719 {}}} CYCLES {}}
set a(0-4714) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-4388 XREFS 117854 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.7431025878448706} PREDS {{146 0 0-4713 {}} {258 0 0-4711 {}}} SUCCS {{259 0 0-4715 {}}} CYCLES {}}
set a(0-4715) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-4388 XREFS 117855 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.7431025878448706} PREDS {{146 0 0-4713 {}} {259 0 0-4714 {}}} SUCCS {{259 0 0-4716 {}}} CYCLES {}}
set a(0-4716) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-4388 XREFS 117856 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.7431025878448706} PREDS {{146 0 0-4713 {}} {259 0 0-4715 {}}} SUCCS {{259 0 0-4717 {}}} CYCLES {}}
set a(0-4717) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4388 XREFS 117857 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 4 0.9999998029416595} PREDS {{146 0 0-4713 {}} {259 0 0-4716 {}}} SUCCS {{259 0 0-4718 {}}} CYCLES {}}
set a(0-4718) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-4388 XREFS 117858 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-4713 {}} {259 0 0-4717 {}}} SUCCS {{259 0 0-4719 {}}} CYCLES {}}
set a(0-4719) {NAME if#13:not#1 TYPE NOT PAR 0-4388 XREFS 117859 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-4713 {}} {259 0 0-4718 {}}} SUCCS {{258 0 0-4722 {}}} CYCLES {}}
set a(0-4720) {NAME aif#47:slc TYPE READSLICE PAR 0-4388 XREFS 117860 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.9999999250000037} PREDS {{258 0 0-4711 {}}} SUCCS {{259 0 0-4721 {}}} CYCLES {}}
set a(0-4721) {NAME if#13:not#3 TYPE NOT PAR 0-4388 XREFS 117861 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-4720 {}}} SUCCS {{259 0 0-4722 {}}} CYCLES {}}
set a(0-4722) {NAME if#13:and#2 TYPE AND PAR 0-4388 XREFS 117862 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-4703 {}} {258 0 0-4719 {}} {258 0 0-4390 {}} {259 0 0-4721 {}}} SUCCS {{258 0 0-4825 {}} {258 0 0-4828 {}}} CYCLES {}}
set a(0-4723) {NAME volume_current:not TYPE NOT PAR 0-4388 XREFS 117863 LOC {2 0.4144619792769011 2 0.486741500662925 2 0.486741500662925 2 0.486741500662925} PREDS {{258 0 0-4616 {}}} SUCCS {{258 0 0-4725 {}}} CYCLES {}}
set a(0-4724) {NAME volume_current:not#12 TYPE NOT PAR 0-4388 XREFS 117864 LOC {2 0.4144619792769011 2 0.486741500662925 2 0.486741500662925 2 0.486741500662925} PREDS {{258 0 0-4651 {}}} SUCCS {{259 0 0-4725 {}}} CYCLES {}}
set a(0-4725) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 1 NAME volume_current:acc TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4388 XREFS 117865 LOC {2 0.4144619792769011 2 0.486741500662925 2 0.486741500662925 2 0.7307591734712753 2 0.7307591734712753} PREDS {{258 0 0-4723 {}} {259 0 0-4724 {}}} SUCCS {{259 0 0-4726 {}}} CYCLES {}}
set a(0-4726) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME acc#9 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4388 XREFS 117866 LOC {2 0.6584797920760104 2 0.7307593134620344 2 0.7307593134620344 2 0.999999794937716 2 0.999999794937716} PREDS {{259 0 0-4725 {}}} SUCCS {{259 0 0-4727 {}} {258 0 0-4728 {}} {258 0 0-4731 {}} {258 0 0-4733 {}} {258 0 0-4739 {}} {258 0 0-4740 {}} {258 0 0-4741 {}} {258 0 0-4744 {}} {258 0 0-4745 {}} {258 0 0-4747 {}} {258 0 0-4749 {}} {258 0 0-4769 {}} {258 0 0-4771 {}} {258 0 0-4774 {}} {258 0 0-4780 {}} {258 0 0-4786 {}} {258 0 0-4787 {}} {258 0 0-4795 {}} {258 0 0-4796 {}} {258 0 0-4800 {}}} CYCLES {}}
set a(0-4727) {NAME volume_current:slc(acc.idiv)#1 TYPE READSLICE PAR 0-4388 XREFS 117867 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.0603164219841789} PREDS {{259 0 0-4726 {}}} SUCCS {{258 0 0-4729 {}}} CYCLES {}}
set a(0-4728) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-4388 XREFS 117868 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.0603164219841789} PREDS {{258 0 0-4726 {}}} SUCCS {{259 0 0-4729 {}}} CYCLES {}}
set a(0-4729) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-4388 XREFS 117869 LOC {2 0.9277204036139799 3 0.0603164219841789 3 0.0603164219841789 3 0.0603164219841789} PREDS {{258 0 0-4727 {}} {259 0 0-4728 {}}} SUCCS {{259 0 0-4730 {}}} CYCLES {}}
set a(0-4730) {NAME volume_current:conc#10 TYPE CONCATENATE PAR 0-4388 XREFS 117870 LOC {2 0.9277204036139799 3 0.0603164219841789 3 0.0603164219841789 3 0.0603164219841789} PREDS {{259 0 0-4729 {}}} SUCCS {{258 0 0-4737 {}}} CYCLES {}}
set a(0-4731) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-4388 XREFS 117871 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.0603164219841789} PREDS {{258 0 0-4726 {}}} SUCCS {{259 0 0-4732 {}}} CYCLES {}}
set a(0-4732) {NAME volume_current:not#1 TYPE NOT PAR 0-4388 XREFS 117872 LOC {2 0.9277204036139799 3 0.0603164219841789 3 0.0603164219841789 3 0.0603164219841789} PREDS {{259 0 0-4731 {}}} SUCCS {{258 0 0-4735 {}}} CYCLES {}}
set a(0-4733) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-4388 XREFS 117873 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.0603164219841789} PREDS {{258 0 0-4726 {}}} SUCCS {{259 0 0-4734 {}}} CYCLES {}}
set a(0-4734) {NAME volume_current:not#2 TYPE NOT PAR 0-4388 XREFS 117874 LOC {2 0.9277204036139799 3 0.0603164219841789 3 0.0603164219841789 3 0.0603164219841789} PREDS {{259 0 0-4733 {}}} SUCCS {{259 0 0-4735 {}}} CYCLES {}}
set a(0-4735) {NAME volume_current:conc#4 TYPE CONCATENATE PAR 0-4388 XREFS 117875 LOC {2 0.9277204036139799 3 0.0603164219841789 3 0.0603164219841789 3 0.0603164219841789} PREDS {{258 0 0-4732 {}} {259 0 0-4734 {}}} SUCCS {{259 0 0-4736 {}}} CYCLES {}}
set a(0-4736) {NAME volume_current:conc#11 TYPE CONCATENATE PAR 0-4388 XREFS 117876 LOC {2 0.9277204036139799 3 0.0603164219841789 3 0.0603164219841789 3 0.0603164219841789} PREDS {{259 0 0-4735 {}}} SUCCS {{259 0 0-4737 {}}} CYCLES {}}
set a(0-4737) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,0,7) AREA_SCORE 7.28 QUANTITY 1 NAME volume_current:acc#4 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-4388 XREFS 117877 LOC {3 0.0 3 0.0603164219841789 3 0.0603164219841789 3 0.25085233268829066 3 0.25085233268829066} PREDS {{258 0 0-4730 {}} {259 0 0-4736 {}}} SUCCS {{259 0 0-4738 {}}} CYCLES {}}
set a(0-4738) {NAME volume_current:slc TYPE READSLICE PAR 0-4388 XREFS 117878 LOC {3 0.19053606547319674 3 0.25085248745737565 3 0.25085248745737565 3 0.25085248745737565} PREDS {{259 0 0-4737 {}}} SUCCS {{258 0 0-4743 {}}} CYCLES {}}
set a(0-4739) {NAME slc(acc.idiv)#2 TYPE READSLICE PAR 0-4388 XREFS 117879 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.25085248745737565} PREDS {{258 0 0-4726 {}}} SUCCS {{258 0 0-4742 {}}} CYCLES {}}
set a(0-4740) {NAME slc(acc.idiv)#3 TYPE READSLICE PAR 0-4388 XREFS 117880 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.25085248745737565} PREDS {{258 0 0-4726 {}}} SUCCS {{258 0 0-4742 {}}} CYCLES {}}
set a(0-4741) {NAME slc(acc.idiv) TYPE READSLICE PAR 0-4388 XREFS 117881 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.25085248745737565} PREDS {{258 0 0-4726 {}}} SUCCS {{259 0 0-4742 {}}} CYCLES {}}
set a(0-4742) {NAME volume_current:conc#1 TYPE CONCATENATE PAR 0-4388 XREFS 117882 LOC {2 0.9277204036139799 3 0.25085248745737565 3 0.25085248745737565 3 0.25085248745737565} PREDS {{258 0 0-4740 {}} {258 0 0-4739 {}} {259 0 0-4741 {}}} SUCCS {{259 0 0-4743 {}}} CYCLES {}}
set a(0-4743) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 4 NAME volume_current:acc#6 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4388 XREFS 117883 LOC {3 0.19053606547319674 3 0.25085248745737565 3 0.25085248745737565 3 0.41092302468475606 3 0.41092302468475606} PREDS {{258 0 0-4738 {}} {259 0 0-4742 {}}} SUCCS {{258 0 0-4752 {}}} CYCLES {}}
set a(0-4744) {NAME slc(acc.idiv)#4 TYPE READSLICE PAR 0-4388 XREFS 117884 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.25085248745737565} PREDS {{258 0 0-4726 {}}} SUCCS {{258 0 0-4748 {}}} CYCLES {}}
set a(0-4745) {NAME slc(acc.idiv)#5 TYPE READSLICE PAR 0-4388 XREFS 117885 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.25085248745737565} PREDS {{258 0 0-4726 {}}} SUCCS {{259 0 0-4746 {}}} CYCLES {}}
set a(0-4746) {NAME volume_current:exs TYPE SIGNEXTEND PAR 0-4388 XREFS 117886 LOC {2 0.9277204036139799 3 0.25085248745737565 3 0.25085248745737565 3 0.25085248745737565} PREDS {{259 0 0-4745 {}}} SUCCS {{258 0 0-4748 {}}} CYCLES {}}
set a(0-4747) {NAME slc(acc.idiv)#1 TYPE READSLICE PAR 0-4388 XREFS 117887 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.25085248745737565} PREDS {{258 0 0-4726 {}}} SUCCS {{259 0 0-4748 {}}} CYCLES {}}
set a(0-4748) {NAME volume_current:conc#2 TYPE CONCATENATE PAR 0-4388 XREFS 117888 LOC {2 0.9277204036139799 3 0.25085248745737565 3 0.25085248745737565 3 0.25085248745737565} PREDS {{258 0 0-4746 {}} {258 0 0-4744 {}} {259 0 0-4747 {}}} SUCCS {{258 0 0-4751 {}}} CYCLES {}}
set a(0-4749) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-4388 XREFS 117889 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.25085248745737565} PREDS {{258 0 0-4726 {}}} SUCCS {{259 0 0-4750 {}}} CYCLES {}}
set a(0-4750) {NAME volume_current:conc TYPE CONCATENATE PAR 0-4388 XREFS 117890 LOC {2 0.9277204036139799 3 0.25085248745737565 3 0.25085248745737565 3 0.25085248745737565} PREDS {{259 0 0-4749 {}}} SUCCS {{259 0 0-4751 {}}} CYCLES {}}
set a(0-4751) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,1,6,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4388 XREFS 117891 LOC {3 0.0 3 0.25085248745737565 3 0.25085248745737565 3 0.41092302468475606 3 0.41092302468475606} PREDS {{258 0 0-4748 {}} {259 0 0-4750 {}}} SUCCS {{259 0 0-4752 {}}} CYCLES {}}
set a(0-4752) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME volume_current:acc#1 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-4388 XREFS 117892 LOC {3 0.35060675746966213 3 0.41092317945384105 3 0.41092317945384105 3 0.5850257345476171 3 0.5850257345476171} PREDS {{258 0 0-4743 {}} {259 0 0-4751 {}}} SUCCS {{259 0 0-4753 {}} {258 0 0-4755 {}} {258 0 0-4760 {}} {258 0 0-4764 {}} {258 0 0-4765 {}} {258 0 0-4766 {}} {258 0 0-4775 {}} {258 0 0-4777 {}}} CYCLES {}}
set a(0-4753) {NAME volume_current:slc(conc.imod.sg1)#1 TYPE READSLICE PAR 0-4388 XREFS 117893 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.585025920748704} PREDS {{259 0 0-4752 {}}} SUCCS {{259 0 0-4754 {}}} CYCLES {}}
set a(0-4754) {NAME volume_current:not#3 TYPE NOT PAR 0-4388 XREFS 117894 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.585025920748704} PREDS {{259 0 0-4753 {}}} SUCCS {{258 0 0-4757 {}}} CYCLES {}}
set a(0-4755) {NAME volume_current:slc(conc.imod.sg1)#2 TYPE READSLICE PAR 0-4388 XREFS 117895 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.585025920748704} PREDS {{258 0 0-4752 {}}} SUCCS {{259 0 0-4756 {}}} CYCLES {}}
set a(0-4756) {NAME volume_current:not#4 TYPE NOT PAR 0-4388 XREFS 117896 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.585025920748704} PREDS {{259 0 0-4755 {}}} SUCCS {{259 0 0-4757 {}}} CYCLES {}}
set a(0-4757) {NAME volume_current:conc#6 TYPE CONCATENATE PAR 0-4388 XREFS 117897 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.585025920748704} PREDS {{258 0 0-4754 {}} {259 0 0-4756 {}}} SUCCS {{259 0 0-4758 {}}} CYCLES {}}
set a(0-4758) {NAME volume_current:conc#12 TYPE CONCATENATE PAR 0-4388 XREFS 117898 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.585025920748704} PREDS {{259 0 0-4757 {}}} SUCCS {{259 0 0-4759 {}}} CYCLES {}}
set a(0-4759) {NAME volume_current:conc#13 TYPE CONCATENATE PAR 0-4388 XREFS 117899 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.585025920748704} PREDS {{259 0 0-4758 {}}} SUCCS {{258 0 0-4762 {}}} CYCLES {}}
set a(0-4760) {NAME volume_current:slc(conc.imod.sg1)#3 TYPE READSLICE PAR 0-4388 XREFS 117900 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.585025920748704} PREDS {{258 0 0-4752 {}}} SUCCS {{259 0 0-4761 {}}} CYCLES {}}
set a(0-4761) {NAME volume_current:conc#14 TYPE CONCATENATE PAR 0-4388 XREFS 117901 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.585025920748704} PREDS {{259 0 0-4760 {}}} SUCCS {{259 0 0-4762 {}}} CYCLES {}}
set a(0-4762) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 4 NAME volume_current:acc#7 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4388 XREFS 117902 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.7450964579760844 3 0.7450964579760844} PREDS {{258 0 0-4759 {}} {259 0 0-4761 {}}} SUCCS {{259 0 0-4763 {}}} CYCLES {}}
set a(0-4763) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-4388 XREFS 117903 LOC {3 0.6847801907609905 3 0.7450966127451694 3 0.7450966127451694 3 0.7450966127451694} PREDS {{259 0 0-4762 {}}} SUCCS {{258 0 0-4768 {}}} CYCLES {}}
set a(0-4764) {NAME volume_current:slc(conc.imod.sg1)#6 TYPE READSLICE PAR 0-4388 XREFS 117904 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.7450966127451694} PREDS {{258 0 0-4752 {}}} SUCCS {{258 0 0-4767 {}}} CYCLES {}}
set a(0-4765) {NAME volume_current:slc(conc.imod.sg1)#7 TYPE READSLICE PAR 0-4388 XREFS 117905 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.7450966127451694} PREDS {{258 0 0-4752 {}}} SUCCS {{258 0 0-4767 {}}} CYCLES {}}
set a(0-4766) {NAME volume_current:slc(conc.imod.sg1) TYPE READSLICE PAR 0-4388 XREFS 117906 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.7450966127451694} PREDS {{258 0 0-4752 {}}} SUCCS {{259 0 0-4767 {}}} CYCLES {}}
set a(0-4767) {NAME volume_current:conc#5 TYPE CONCATENATE PAR 0-4388 XREFS 117907 LOC {3 0.5247094987645251 3 0.7450966127451694 3 0.7450966127451694 3 0.7450966127451694} PREDS {{258 0 0-4765 {}} {258 0 0-4764 {}} {259 0 0-4766 {}}} SUCCS {{259 0 0-4768 {}}} CYCLES {}}
set a(0-4768) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 4 NAME volume_current:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4388 XREFS 117908 LOC {3 0.6847801907609905 3 0.7450966127451694 3 0.7450966127451694 3 0.9051671499725498 3 0.9051671499725498} PREDS {{258 0 0-4763 {}} {259 0 0-4767 {}}} SUCCS {{258 0 0-4779 {}} {258 0 0-4788 {}} {258 0 0-4790 {}} {258 0 0-4791 {}} {258 0 0-4792 {}} {258 0 0-4793 {}} {258 0 0-4794 {}}} CYCLES {}}
set a(0-4769) {NAME volume_current:slc(acc.idiv)#12 TYPE READSLICE PAR 0-4388 XREFS 117909 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 4 0.17357729132113545} PREDS {{258 0 0-4726 {}}} SUCCS {{259 0 0-4770 {}}} CYCLES {}}
set a(0-4770) {NAME volume_current:not#9 TYPE NOT PAR 0-4388 XREFS 117910 LOC {2 0.9277204036139799 4 0.17357729132113545 4 0.17357729132113545 4 0.17357729132113545} PREDS {{259 0 0-4769 {}}} SUCCS {{258 0 0-4773 {}}} CYCLES {}}
set a(0-4771) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-4388 XREFS 117911 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 4 0.17357729132113545} PREDS {{258 0 0-4726 {}}} SUCCS {{259 0 0-4772 {}}} CYCLES {}}
set a(0-4772) {NAME volume_current:not#10 TYPE NOT PAR 0-4388 XREFS 117912 LOC {2 0.9277204036139799 4 0.17357729132113545 4 0.17357729132113545 4 0.17357729132113545} PREDS {{259 0 0-4771 {}}} SUCCS {{259 0 0-4773 {}}} CYCLES {}}
set a(0-4773) {NAME volume_current:conc#8 TYPE CONCATENATE PAR 0-4388 XREFS 117913 LOC {2 0.9277204036139799 4 0.17357729132113545 4 0.17357729132113545 4 0.17357729132113545} PREDS {{258 0 0-4770 {}} {259 0 0-4772 {}}} SUCCS {{258 0 0-4785 {}}} CYCLES {}}
set a(0-4774) {NAME volume_current:slc(acc.idiv)#9 TYPE READSLICE PAR 0-4388 XREFS 117914 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.9051673047416348} PREDS {{258 0 0-4726 {}}} SUCCS {{258 0 0-4776 {}}} CYCLES {}}
set a(0-4775) {NAME volume_current:slc(conc.imod.sg1)#4 TYPE READSLICE PAR 0-4388 XREFS 117915 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.9051673047416348} PREDS {{258 0 0-4752 {}}} SUCCS {{259 0 0-4776 {}}} CYCLES {}}
set a(0-4776) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,0,2) AREA_SCORE 2.32 QUANTITY 2 NAME volume_current:acc#9 TYPE ACCU DELAY {0.51 ns} LIBRARY_DELAY {0.51 ns} PAR 0-4388 XREFS 117916 LOC {3 0.5247094987645251 3 0.9051673047416348 3 0.9051673047416348 3 0.9999998087500096 3 0.9999998087500096} PREDS {{258 0 0-4774 {}} {259 0 0-4775 {}}} SUCCS {{258 0 0-4784 {}}} CYCLES {}}
set a(0-4777) {NAME volume_current:slc(conc.imod.sg1)#5 TYPE READSLICE PAR 0-4388 XREFS 117917 LOC {3 0.5247094987645251 3 0.585025920748704 3 0.585025920748704 3 0.9051673047416348} PREDS {{258 0 0-4752 {}}} SUCCS {{259 0 0-4778 {}}} CYCLES {}}
set a(0-4778) {NAME volume_current:not#7 TYPE NOT PAR 0-4388 XREFS 117918 LOC {3 0.5247094987645251 3 0.9051673047416348 3 0.9051673047416348 3 0.9051673047416348} PREDS {{259 0 0-4777 {}}} SUCCS {{258 0 0-4783 {}}} CYCLES {}}
set a(0-4779) {NAME volume_current:slc(conc.imod#1.sg1) TYPE READSLICE PAR 0-4388 XREFS 117919 LOC {3 0.8448508827574559 3 0.9051673047416348 3 0.9051673047416348 3 0.9051673047416348} PREDS {{258 0 0-4768 {}}} SUCCS {{258 0 0-4782 {}}} CYCLES {}}
set a(0-4780) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-4388 XREFS 117920 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.9051673047416348} PREDS {{258 0 0-4726 {}}} SUCCS {{259 0 0-4781 {}}} CYCLES {}}
set a(0-4781) {NAME volume_current:not#5 TYPE NOT PAR 0-4388 XREFS 117921 LOC {2 0.9277204036139799 3 0.9051673047416348 3 0.9051673047416348 3 0.9051673047416348} PREDS {{259 0 0-4780 {}}} SUCCS {{259 0 0-4782 {}}} CYCLES {}}
set a(0-4782) {NAME volume_current:nand TYPE NAND PAR 0-4388 XREFS 117922 LOC {3 0.8448508827574559 3 0.9051673047416348 3 0.9051673047416348 3 0.9051673047416348} PREDS {{258 0 0-4779 {}} {259 0 0-4781 {}}} SUCCS {{259 0 0-4783 {}}} CYCLES {}}
set a(0-4783) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,0,2) AREA_SCORE 2.32 QUANTITY 2 NAME volume_current:acc#8 TYPE ACCU DELAY {0.51 ns} LIBRARY_DELAY {0.51 ns} PAR 0-4388 XREFS 117923 LOC {3 0.8448508827574559 3 0.9051673047416348 3 0.9051673047416348 3 0.9999998087500096 3 0.9999998087500096} PREDS {{258 0 0-4778 {}} {259 0 0-4782 {}}} SUCCS {{259 0 0-4784 {}}} CYCLES {}}
set a(0-4784) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#11 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-4388 XREFS 117924 LOC {4 0.0 4 0.05122814743859263 4 0.05122814743859263 4 0.17357717158956715 4 0.17357717158956715} PREDS {{258 0 0-4776 {}} {259 0 0-4783 {}}} SUCCS {{259 0 0-4785 {}}} CYCLES {}}
set a(0-4785) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME volume_current:acc#13 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4388 XREFS 117925 LOC {4 0.12234914388254282 4 0.17357729132113545 4 0.17357729132113545 4 0.3336183438559343 4 0.3336183438559343} PREDS {{258 0 0-4773 {}} {259 0 0-4784 {}}} SUCCS {{258 0 0-4803 {}}} CYCLES {}}
set a(0-4786) {NAME volume_current:slc(acc.idiv)#10 TYPE READSLICE PAR 0-4388 XREFS 117926 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 4 0.22075663896216807} PREDS {{258 0 0-4726 {}}} SUCCS {{258 0 0-4802 {}}} CYCLES {}}
set a(0-4787) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-4388 XREFS 117927 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 4 0.15638939218053038} PREDS {{258 0 0-4726 {}}} SUCCS {{258 0 0-4798 {}}} CYCLES {}}
set a(0-4788) {NAME volume_current:slc(conc.imod#1.sg1)#1 TYPE READSLICE PAR 0-4388 XREFS 117928 LOC {3 0.8448508827574559 3 0.9051673047416348 3 0.9051673047416348 4 0.15638939218053038} PREDS {{258 0 0-4768 {}}} SUCCS {{259 0 0-4789 {}}} CYCLES {}}
set a(0-4789) {NAME volume_current:not#6 TYPE NOT PAR 0-4388 XREFS 117929 LOC {3 0.8448508827574559 3 0.9051673047416348 3 0.9051673047416348 4 0.15638939218053038} PREDS {{259 0 0-4788 {}}} SUCCS {{258 0 0-4798 {}}} CYCLES {}}
set a(0-4790) {NAME volume_current:slc(conc.imod#1.sg1)#2 TYPE READSLICE PAR 0-4388 XREFS 117930 LOC {3 0.8448508827574559 3 0.9051673047416348 3 0.9051673047416348 4 0.15638939218053038} PREDS {{258 0 0-4768 {}}} SUCCS {{258 0 0-4797 {}}} CYCLES {}}
set a(0-4791) {NAME volume_current:slc(conc.imod#1.sg1)#3 TYPE READSLICE PAR 0-4388 XREFS 117931 LOC {3 0.8448508827574559 3 0.9051673047416348 3 0.9051673047416348 4 0.15638939218053038} PREDS {{258 0 0-4768 {}}} SUCCS {{258 0 0-4797 {}}} CYCLES {}}
set a(0-4792) {NAME volume_current:slc(conc.imod#1.sg1)#4 TYPE READSLICE PAR 0-4388 XREFS 117932 LOC {3 0.8448508827574559 3 0.9051673047416348 3 0.9051673047416348 4 0.15638939218053038} PREDS {{258 0 0-4768 {}}} SUCCS {{258 0 0-4797 {}}} CYCLES {}}
set a(0-4793) {NAME volume_current:slc(conc.imod#1.sg1)#5 TYPE READSLICE PAR 0-4388 XREFS 117933 LOC {3 0.8448508827574559 3 0.9051673047416348 3 0.9051673047416348 4 0.15638939218053038} PREDS {{258 0 0-4768 {}}} SUCCS {{258 0 0-4797 {}}} CYCLES {}}
set a(0-4794) {NAME volume_current:slc(conc.imod#1.sg1)#6 TYPE READSLICE PAR 0-4388 XREFS 117934 LOC {3 0.8448508827574559 3 0.9051673047416348 3 0.9051673047416348 4 0.15638939218053038} PREDS {{258 0 0-4768 {}}} SUCCS {{258 0 0-4797 {}}} CYCLES {}}
set a(0-4795) {NAME volume_current:slc(acc.idiv)#14 TYPE READSLICE PAR 0-4388 XREFS 117935 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 4 0.15638939218053038} PREDS {{258 0 0-4726 {}}} SUCCS {{258 0 0-4797 {}}} CYCLES {}}
set a(0-4796) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-4388 XREFS 117936 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 4 0.15638939218053038} PREDS {{258 0 0-4726 {}}} SUCCS {{259 0 0-4797 {}}} CYCLES {}}
set a(0-4797) {NAME volume_current:or TYPE OR PAR 0-4388 XREFS 117937 LOC {3 0.8448508827574559 3 0.9051673047416348 3 0.9051673047416348 4 0.15638939218053038} PREDS {{258 0 0-4795 {}} {258 0 0-4794 {}} {258 0 0-4793 {}} {258 0 0-4792 {}} {258 0 0-4791 {}} {258 0 0-4790 {}} {259 0 0-4796 {}}} SUCCS {{259 0 0-4798 {}}} CYCLES {}}
set a(0-4798) {NAME and#1 TYPE AND PAR 0-4388 XREFS 117938 LOC {3 0.8448508827574559 3 0.9051673047416348 3 0.9051673047416348 4 0.15638939218053038} PREDS {{258 0 0-4789 {}} {258 0 0-4787 {}} {259 0 0-4797 {}}} SUCCS {{259 0 0-4799 {}}} CYCLES {}}
set a(0-4799) {NAME volume_current:xor TYPE XOR PAR 0-4388 XREFS 117939 LOC {3 0.8448508827574559 3 0.935632678218366 3 0.935632678218366 4 0.15638939218053038} PREDS {{259 0 0-4798 {}}} SUCCS {{258 0 0-4801 {}}} CYCLES {}}
set a(0-4800) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-4388 XREFS 117940 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 4 0.15638939218053038} PREDS {{258 0 0-4726 {}}} SUCCS {{259 0 0-4801 {}}} CYCLES {}}
set a(0-4801) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#10 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-4388 XREFS 117941 LOC {3 0.8448508827574559 3 0.935632678218366 3 0.935632678218366 3 0.9999998087500095 4 0.22075652271217386} PREDS {{258 0 0-4799 {}} {259 0 0-4800 {}}} SUCCS {{259 0 0-4802 {}}} CYCLES {}}
set a(0-4802) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#12 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-4388 XREFS 117942 LOC {4 0.0 4 0.22075663896216807 4 0.22075663896216807 4 0.3336183643915968 4 0.3336183643915968} PREDS {{258 0 0-4786 {}} {259 0 0-4801 {}}} SUCCS {{259 0 0-4803 {}}} CYCLES {}}
set a(0-4803) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME volume_current:acc#3 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4388 XREFS 117943 LOC {4 0.28239036088048197 4 0.3336185083190746 4 0.3336185083190746 4 0.4936595608538734 4 0.4936595608538734} PREDS {{258 0 0-4785 {}} {259 0 0-4802 {}}} SUCCS {{259 0 0-4804 {}} {258 0 0-4821 {}}} CYCLES {}}
set a(0-4804) {NAME if#14:conc TYPE CONCATENATE PAR 0-4388 XREFS 117944 LOC {4 0.44243157787842113 4 0.49365972531701374 4 0.49365972531701374 4 0.49365972531701374} PREDS {{259 0 0-4803 {}}} SUCCS {{258 0 0-4808 {}}} CYCLES {}}
set a(0-4805) {NAME if#14:asn TYPE ASSIGN PAR 0-4388 XREFS 117945 LOC {3 0.9487717775614112 4 0.49365972531701374 4 0.49365972531701374 4 0.49365972531701374} PREDS {{262 0 0-4837 {}}} SUCCS {{259 0 0-4806 {}} {256 0 0-4837 {}}} CYCLES {}}
set a(0-4806) {NAME not#9 TYPE NOT PAR 0-4388 XREFS 117946 LOC {3 0.9487717775614112 4 0.49365972531701374 4 0.49365972531701374 4 0.49365972531701374} PREDS {{259 0 0-4805 {}}} SUCCS {{259 0 0-4807 {}}} CYCLES {}}
set a(0-4807) {NAME if#14:conc#2 TYPE CONCATENATE PAR 0-4388 XREFS 117947 LOC {3 0.9487717775614112 4 0.49365972531701374 4 0.49365972531701374 4 0.49365972531701374} PREDS {{259 0 0-4806 {}}} SUCCS {{259 0 0-4808 {}}} CYCLES {}}
set a(0-4808) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 4 NAME if#14:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4388 XREFS 117948 LOC {4 0.44243157787842113 4 0.49365972531701374 4 0.49365972531701374 4 0.6537302625443941 4 0.6537302625443941} PREDS {{258 0 0-4804 {}} {259 0 0-4807 {}}} SUCCS {{259 0 0-4809 {}}} CYCLES {}}
set a(0-4809) {NAME if#14:slc TYPE READSLICE PAR 0-4388 XREFS 117949 LOC {4 0.6025022698748865 4 0.6537304173134791 4 0.6537304173134791 4 0.6537304173134791} PREDS {{259 0 0-4808 {}}} SUCCS {{259 0 0-4810 {}} {258 0 0-4814 {}}} CYCLES {}}
set a(0-4810) {NAME if#14:slc(acc#11.cse) TYPE READSLICE PAR 0-4388 XREFS 117950 LOC {4 0.6025022698748865 4 0.6537304173134791 4 0.6537304173134791 4 0.6537304173134791} PREDS {{259 0 0-4809 {}}} SUCCS {{259 0 0-4811 {}}} CYCLES {}}
set a(0-4811) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#14:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-4388 XREFS 117951 LOC {4 0.6025022698748865 4 0.6537304173134791 4 0.6537304173134791 4 0.7844947553620838 4 0.7844947553620838} PREDS {{259 0 0-4810 {}}} SUCCS {{259 0 0-4812 {}}} CYCLES {}}
set a(0-4812) {NAME slc#8 TYPE READSLICE PAR 0-4388 XREFS 117952 LOC {4 0.7332667883366606 4 0.7844949357752532 4 0.7844949357752532 4 0.7844949357752532} PREDS {{259 0 0-4811 {}}} SUCCS {{259 0 0-4813 {}} {258 0 0-4819 {}}} CYCLES {}}
set a(0-4813) {NAME asel#51 TYPE SELECT PAR 0-4388 XREFS 117953 LOC {4 0.7332667883366606 4 0.7844949357752532 4 0.7844949357752532 4 0.7844949357752532} PREDS {{259 0 0-4812 {}}} SUCCS {{146 0 0-4814 {}} {146 0 0-4815 {}} {146 0 0-4816 {}} {146 0 0-4817 {}}} CYCLES {}}
set a(0-4814) {NAME aif#51:not#1 TYPE NOT PAR 0-4388 XREFS 117954 LOC {4 0.7332667883366606 4 0.7844949357752532 4 0.7844949357752532 4 0.7844949357752532} PREDS {{146 0 0-4813 {}} {258 0 0-4809 {}}} SUCCS {{259 0 0-4815 {}}} CYCLES {}}
set a(0-4815) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,3,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME aif#51:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4388 XREFS 117955 LOC {4 0.7332667883366606 4 0.7844949357752532 4 0.7844949357752532 4 0.9308179802401423 4 0.9308179802401423} PREDS {{146 0 0-4813 {}} {259 0 0-4814 {}}} SUCCS {{259 0 0-4816 {}}} CYCLES {}}
set a(0-4816) {NAME aif#51:slc TYPE READSLICE PAR 0-4388 XREFS 117956 LOC {4 0.8795899810205009 4 0.9308181284590936 4 0.9308181284590936 4 0.9308181284590936} PREDS {{146 0 0-4813 {}} {259 0 0-4815 {}}} SUCCS {{259 0 0-4817 {}}} CYCLES {}}
set a(0-4817) {NAME if#14:not TYPE NOT PAR 0-4388 XREFS 117957 LOC {4 0.8795899810205009 4 0.9308181284590936 4 0.9308181284590936 4 0.9308181284590936} PREDS {{146 0 0-4813 {}} {259 0 0-4816 {}}} SUCCS {{258 0 0-4820 {}}} CYCLES {}}
set a(0-4818) {NAME asn#218 TYPE ASSIGN PAR 0-4388 XREFS 117958 LOC {3 0.9487717775614112 4 0.9308181284590936 4 0.9308181284590936 4 0.9308181284590936} PREDS {{262 0 0-4837 {}}} SUCCS {{258 0 0-4821 {}} {256 0 0-4837 {}}} CYCLES {}}
set a(0-4819) {NAME if#14:not#1 TYPE NOT PAR 0-4388 XREFS 117959 LOC {4 0.7332667883366606 4 0.9308181284590936 4 0.9308181284590936 4 0.9308181284590936} PREDS {{258 0 0-4812 {}}} SUCCS {{259 0 0-4820 {}}} CYCLES {}}
set a(0-4820) {NAME if#14:and TYPE AND PAR 0-4388 XREFS 117960 LOC {4 0.8795899810205009 4 0.9308181284590936 4 0.9308181284590936 4 0.9308181284590936} PREDS {{258 0 0-4817 {}} {258 0 0-4389 {}} {259 0 0-4819 {}}} SUCCS {{259 0 0-4821 {}}} CYCLES {}}
set a(0-4821) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#14 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4388 XREFS 117961 LOC {4 0.8795899810205009 4 0.9308181284590936 4 0.9308181284590936 4 0.9999998125000095 4 0.9999998125000095} PREDS {{258 0 0-4818 {}} {258 0 0-4803 {}} {259 0 0-4820 {}}} SUCCS {{259 0 0-4822 {}} {258 0 0-4837 {}}} CYCLES {}}
set a(0-4822) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-4388 XREFS 117962 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-4822 {}} {80 0 0-4830 {}} {259 0 0-4821 {}}} SUCCS {{260 0 0-4822 {}} {80 0 0-4830 {}}} CYCLES {}}
set a(0-4823) {NAME aif#41:slc TYPE READSLICE PAR 0-4388 XREFS 117963 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 4 0.9999999250000037} PREDS {{258 0 0-4684 {}}} SUCCS {{259 0 0-4824 {}}} CYCLES {}}
set a(0-4824) {NAME if#12:not#3 TYPE NOT PAR 0-4388 XREFS 117964 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-4823 {}}} SUCCS {{258 0 0-4826 {}}} CYCLES {}}
set a(0-4825) {NAME not#20 TYPE NOT PAR 0-4388 XREFS 117965 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-4722 {}}} SUCCS {{259 0 0-4826 {}}} CYCLES {}}
set a(0-4826) {NAME and#11 TYPE AND PAR 0-4388 XREFS 117966 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-4676 {}} {258 0 0-4824 {}} {258 0 0-4692 {}} {258 0 0-4392 {}} {259 0 0-4825 {}}} SUCCS {{259 0 0-4827 {}}} CYCLES {}}
set a(0-4827) {NAME exs#4 TYPE SIGNEXTEND PAR 0-4388 XREFS 117967 LOC {3 0.5261379486931026 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-4826 {}}} SUCCS {{258 0 0-4829 {}}} CYCLES {}}
set a(0-4828) {NAME exs#2 TYPE SIGNEXTEND PAR 0-4388 XREFS 117968 LOC {3 0.5261379486931026 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-4722 {}}} SUCCS {{259 0 0-4829 {}}} CYCLES {}}
set a(0-4829) {NAME conc#11 TYPE CONCATENATE PAR 0-4388 XREFS 117969 LOC {3 0.5261379486931026 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-4827 {}} {259 0 0-4828 {}}} SUCCS {{259 0 0-4830 {}}} CYCLES {}}
set a(0-4830) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-4388 XREFS 117970 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-4830 {}} {80 0 0-4822 {}} {259 0 0-4829 {}}} SUCCS {{80 0 0-4822 {}} {260 0 0-4830 {}}} CYCLES {}}
set a(0-4831) {NAME vin:asn(acc#12(0).sva) TYPE ASSIGN PAR 0-4388 XREFS 117971 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 3 0.02305919884704006} PREDS {{260 0 0-4831 {}} {256 0 0-4455 {}} {258 0 0-4547 {}}} SUCCS {{262 0 0-4455 {}} {260 0 0-4831 {}}} CYCLES {}}
set a(0-4832) {NAME vin:asn(acc#12(1).sva) TYPE ASSIGN PAR 0-4388 XREFS 117972 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 3 0.02305919884704006} PREDS {{260 0 0-4832 {}} {256 0 0-4458 {}} {258 0 0-4581 {}}} SUCCS {{262 0 0-4458 {}} {260 0 0-4832 {}}} CYCLES {}}
set a(0-4833) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-4388 XREFS 117973 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 3 0.3683393815830309} PREDS {{260 0 0-4833 {}} {256 0 0-4507 {}} {258 0 0-4614 {}}} SUCCS {{262 0 0-4507 {}} {260 0 0-4833 {}}} CYCLES {}}
set a(0-4834) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-4388 XREFS 117974 LOC {2 0.4144619792769011 2 0.486741500662925 2 0.486741500662925 3 0.3683393815830309} PREDS {{260 0 0-4834 {}} {256 0 0-4511 {}} {258 0 0-4616 {}}} SUCCS {{262 0 0-4511 {}} {260 0 0-4834 {}}} CYCLES {}}
set a(0-4835) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-4388 XREFS 117975 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 3 0.3683393815830309} PREDS {{260 0 0-4835 {}} {256 0 0-4515 {}} {258 0 0-4649 {}}} SUCCS {{262 0 0-4515 {}} {260 0 0-4835 {}}} CYCLES {}}
set a(0-4836) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-4388 XREFS 117976 LOC {2 0.4144619792769011 2 0.486741500662925 2 0.486741500662925 3 0.3683393815830309} PREDS {{260 0 0-4836 {}} {256 0 0-4519 {}} {258 0 0-4651 {}}} SUCCS {{262 0 0-4519 {}} {260 0 0-4836 {}}} CYCLES {}}
set a(0-4837) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-4388 XREFS 117977 LOC {4 0.9487717775614112 4 0.9999999250000037 4 0.9999999250000037 5 0.49365972531701374} PREDS {{260 0 0-4837 {}} {256 0 0-4805 {}} {256 0 0-4818 {}} {258 0 0-4821 {}}} SUCCS {{262 0 0-4805 {}} {262 0 0-4818 {}} {260 0 0-4837 {}}} CYCLES {}}
set a(0-4388) {CHI {0-4389 0-4390 0-4391 0-4392 0-4393 0-4394 0-4395 0-4396 0-4397 0-4398 0-4399 0-4400 0-4401 0-4402 0-4403 0-4404 0-4405 0-4406 0-4407 0-4408 0-4409 0-4410 0-4411 0-4412 0-4413 0-4414 0-4415 0-4416 0-4417 0-4418 0-4419 0-4420 0-4421 0-4422 0-4423 0-4424 0-4425 0-4426 0-4427 0-4428 0-4429 0-4430 0-4431 0-4432 0-4433 0-4434 0-4435 0-4436 0-4437 0-4438 0-4439 0-4440 0-4441 0-4442 0-4443 0-4444 0-4445 0-4446 0-4447 0-4448 0-4449 0-4450 0-4451 0-4452 0-4453 0-4454 0-4455 0-4456 0-4457 0-4458 0-4459 0-4460 0-4461 0-4462 0-4463 0-4464 0-4465 0-4466 0-4467 0-4468 0-4469 0-4470 0-4471 0-4472 0-4473 0-4474 0-4475 0-4476 0-4477 0-4478 0-4479 0-4480 0-4481 0-4482 0-4483 0-4484 0-4485 0-4486 0-4487 0-4488 0-4489 0-4490 0-4491 0-4492 0-4493 0-4494 0-4495 0-4496 0-4497 0-4498 0-4499 0-4500 0-4501 0-4502 0-4503 0-4504 0-4505 0-4506 0-4507 0-4508 0-4509 0-4510 0-4511 0-4512 0-4513 0-4514 0-4515 0-4516 0-4517 0-4518 0-4519 0-4520 0-4521 0-4522 0-4523 0-4524 0-4525 0-4526 0-4527 0-4528 0-4529 0-4530 0-4531 0-4532 0-4533 0-4534 0-4535 0-4536 0-4537 0-4538 0-4539 0-4540 0-4541 0-4542 0-4543 0-4544 0-4545 0-4546 0-4547 0-4548 0-4549 0-4550 0-4551 0-4552 0-4553 0-4554 0-4555 0-4556 0-4557 0-4558 0-4559 0-4560 0-4561 0-4562 0-4563 0-4564 0-4565 0-4566 0-4567 0-4568 0-4569 0-4570 0-4571 0-4572 0-4573 0-4574 0-4575 0-4576 0-4577 0-4578 0-4579 0-4580 0-4581 0-4582 0-4583 0-4584 0-4585 0-4586 0-4587 0-4588 0-4589 0-4590 0-4591 0-4592 0-4593 0-4594 0-4595 0-4596 0-4597 0-4598 0-4599 0-4600 0-4601 0-4602 0-4603 0-4604 0-4605 0-4606 0-4607 0-4608 0-4609 0-4610 0-4611 0-4612 0-4613 0-4614 0-4615 0-4616 0-4617 0-4618 0-4619 0-4620 0-4621 0-4622 0-4623 0-4624 0-4625 0-4626 0-4627 0-4628 0-4629 0-4630 0-4631 0-4632 0-4633 0-4634 0-4635 0-4636 0-4637 0-4638 0-4639 0-4640 0-4641 0-4642 0-4643 0-4644 0-4645 0-4646 0-4647 0-4648 0-4649 0-4650 0-4651 0-4652 0-4653 0-4654 0-4655 0-4656 0-4657 0-4658 0-4659 0-4660 0-4661 0-4662 0-4663 0-4664 0-4665 0-4666 0-4667 0-4668 0-4669 0-4670 0-4671 0-4672 0-4673 0-4674 0-4675 0-4676 0-4677 0-4678 0-4679 0-4680 0-4681 0-4682 0-4683 0-4684 0-4685 0-4686 0-4687 0-4688 0-4689 0-4690 0-4691 0-4692 0-4693 0-4694 0-4695 0-4696 0-4697 0-4698 0-4699 0-4700 0-4701 0-4702 0-4703 0-4704 0-4705 0-4706 0-4707 0-4708 0-4709 0-4710 0-4711 0-4712 0-4713 0-4714 0-4715 0-4716 0-4717 0-4718 0-4719 0-4720 0-4721 0-4722 0-4723 0-4724 0-4725 0-4726 0-4727 0-4728 0-4729 0-4730 0-4731 0-4732 0-4733 0-4734 0-4735 0-4736 0-4737 0-4738 0-4739 0-4740 0-4741 0-4742 0-4743 0-4744 0-4745 0-4746 0-4747 0-4748 0-4749 0-4750 0-4751 0-4752 0-4753 0-4754 0-4755 0-4756 0-4757 0-4758 0-4759 0-4760 0-4761 0-4762 0-4763 0-4764 0-4765 0-4766 0-4767 0-4768 0-4769 0-4770 0-4771 0-4772 0-4773 0-4774 0-4775 0-4776 0-4777 0-4778 0-4779 0-4780 0-4781 0-4782 0-4783 0-4784 0-4785 0-4786 0-4787 0-4788 0-4789 0-4790 0-4791 0-4792 0-4793 0-4794 0-4795 0-4796 0-4797 0-4798 0-4799 0-4800 0-4801 0-4802 0-4803 0-4804 0-4805 0-4806 0-4807 0-4808 0-4809 0-4810 0-4811 0-4812 0-4813 0-4814 0-4815 0-4816 0-4817 0-4818 0-4819 0-4820 0-4821 0-4822 0-4823 0-4824 0-4825 0-4826 0-4827 0-4828 0-4829 0-4830 0-4831 0-4832 0-4833 0-4834 0-4835 0-4836 0-4837} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 5 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 5.0 CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME main TYPE LOOP DELAY {40.00 ns} PAR 0-4380 XREFS 117978 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-4388 {}} {258 0 0-4386 {}} {258 0 0-4385 {}} {258 0 0-4384 {}} {258 0 0-4383 {}} {258 0 0-4382 {}} {258 0 0-4381 {}} {259 0 0-4387 {}}} SUCCS {{772 0 0-4381 {}} {772 0 0-4382 {}} {772 0 0-4383 {}} {772 0 0-4384 {}} {772 0 0-4385 {}} {772 0 0-4386 {}} {772 0 0-4387 {}} {774 0 0-4388 {}}} CYCLES {}}
set a(0-4380) {CHI {0-4381 0-4382 0-4383 0-4384 0-4385 0-4386 0-4387 0-4388} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 5 TOTAL_CYCLES 5 NAME core:rlp TYPE LOOP DELAY {40.00 ns} PAR {} XREFS 117979 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-4380-TOTALCYCLES) {5}
set a(0-4380-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-4416 0-4445 0-4525 0-4785 0-4803} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-4418 0-4433 0-4441 0-4584 0-4619} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-4431 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-4449 0-4546 0-4580 0-4811} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-4457 0-4460} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-4510 0-4514 0-4518 0-4522} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-4531 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-4541 0-4552 0-4559 0-4671 0-4690 0-4698 0-4717} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-4547 0-4581 0-4821} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) {0-4567 0-4752} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11) 0-4574 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-4614 0-4616 0-4649 0-4651} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-4657 0-4664 0-4683 0-4710 0-4726} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) 0-4725 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,0,7) 0-4737 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,1,7) {0-4743 0-4762 0-4768 0-4808} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,6,1,7) 0-4751 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2) {0-4776 0-4783} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-4784 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-4801 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,1,4) 0-4802 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,3,1,6) 0-4815 mgc_ioport.mgc_out_stdreg(4,4) 0-4822 mgc_ioport.mgc_out_stdreg(2,30) 0-4830}
set a(0-4380-PROC_NAME) {core}
set a(0-4380-HIER_NAME) {/markers/core}
set a(TOP) {0-4380}

