Classic Timing Analyzer report for AMaiorQueB
Tue Mar 29 11:13:02 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.528 ns   ; B[4] ; O[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 16.528 ns       ; B[4] ; O[3] ;
; N/A   ; None              ; 16.422 ns       ; B[0] ; O[3] ;
; N/A   ; None              ; 16.405 ns       ; A[1] ; O[3] ;
; N/A   ; None              ; 16.391 ns       ; A[0] ; O[3] ;
; N/A   ; None              ; 16.236 ns       ; A[4] ; O[3] ;
; N/A   ; None              ; 15.910 ns       ; B[4] ; O[1] ;
; N/A   ; None              ; 15.804 ns       ; B[0] ; O[1] ;
; N/A   ; None              ; 15.787 ns       ; A[1] ; O[1] ;
; N/A   ; None              ; 15.773 ns       ; A[0] ; O[1] ;
; N/A   ; None              ; 15.618 ns       ; A[4] ; O[1] ;
; N/A   ; None              ; 15.551 ns       ; B[4] ; O[2] ;
; N/A   ; None              ; 15.445 ns       ; B[0] ; O[2] ;
; N/A   ; None              ; 15.428 ns       ; A[1] ; O[2] ;
; N/A   ; None              ; 15.414 ns       ; A[0] ; O[2] ;
; N/A   ; None              ; 15.273 ns       ; A[2] ; O[3] ;
; N/A   ; None              ; 15.259 ns       ; A[4] ; O[2] ;
; N/A   ; None              ; 14.992 ns       ; B[4] ; O[4] ;
; N/A   ; None              ; 14.886 ns       ; B[0] ; O[4] ;
; N/A   ; None              ; 14.869 ns       ; A[1] ; O[4] ;
; N/A   ; None              ; 14.855 ns       ; A[0] ; O[4] ;
; N/A   ; None              ; 14.769 ns       ; A[3] ; O[3] ;
; N/A   ; None              ; 14.700 ns       ; A[4] ; O[4] ;
; N/A   ; None              ; 14.655 ns       ; A[2] ; O[1] ;
; N/A   ; None              ; 14.296 ns       ; A[2] ; O[2] ;
; N/A   ; None              ; 14.151 ns       ; A[3] ; O[1] ;
; N/A   ; None              ; 13.792 ns       ; A[3] ; O[2] ;
; N/A   ; None              ; 13.737 ns       ; A[2] ; O[4] ;
; N/A   ; None              ; 13.386 ns       ; B[4] ; O[5] ;
; N/A   ; None              ; 13.280 ns       ; B[0] ; O[5] ;
; N/A   ; None              ; 13.263 ns       ; A[1] ; O[5] ;
; N/A   ; None              ; 13.249 ns       ; A[0] ; O[5] ;
; N/A   ; None              ; 13.233 ns       ; A[3] ; O[4] ;
; N/A   ; None              ; 13.094 ns       ; A[4] ; O[5] ;
; N/A   ; None              ; 12.131 ns       ; A[2] ; O[5] ;
; N/A   ; None              ; 12.102 ns       ; B[1] ; O[3] ;
; N/A   ; None              ; 12.066 ns       ; B[2] ; O[3] ;
; N/A   ; None              ; 11.627 ns       ; A[3] ; O[5] ;
; N/A   ; None              ; 11.484 ns       ; B[1] ; O[1] ;
; N/A   ; None              ; 11.448 ns       ; B[2] ; O[1] ;
; N/A   ; None              ; 11.125 ns       ; B[1] ; O[2] ;
; N/A   ; None              ; 11.089 ns       ; B[2] ; O[2] ;
; N/A   ; None              ; 11.051 ns       ; A[0] ; O[0] ;
; N/A   ; None              ; 10.909 ns       ; B[0] ; O[0] ;
; N/A   ; None              ; 10.703 ns       ; B[3] ; O[3] ;
; N/A   ; None              ; 10.566 ns       ; B[1] ; O[4] ;
; N/A   ; None              ; 10.530 ns       ; B[2] ; O[4] ;
; N/A   ; None              ; 10.085 ns       ; B[3] ; O[1] ;
; N/A   ; None              ; 9.726 ns        ; B[3] ; O[2] ;
; N/A   ; None              ; 9.167 ns        ; B[3] ; O[4] ;
; N/A   ; None              ; 8.960 ns        ; B[1] ; O[5] ;
; N/A   ; None              ; 8.924 ns        ; B[2] ; O[5] ;
; N/A   ; None              ; 7.561 ns        ; B[3] ; O[5] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 29 11:13:02 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA -c AMaiorQueB --timing_analysis_only
Info: Longest tpd from source pin "B[4]" to destination pin "O[3]" is 16.528 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_59; Fanout = 9; PIN Node = 'B[4]'
    Info: 2: + IC(5.509 ns) + CELL(0.275 ns) = 6.604 ns; Loc. = LCCOMB_X22_Y4_N20; Fanout = 1; COMB Node = 'somador:inst5|fullAdder:inst1|inst~1'
    Info: 3: + IC(0.268 ns) + CELL(0.438 ns) = 7.310 ns; Loc. = LCCOMB_X22_Y4_N30; Fanout = 2; COMB Node = 'somador:inst5|fullAdder:inst1|inst~2'
    Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 7.710 ns; Loc. = LCCOMB_X22_Y4_N28; Fanout = 2; COMB Node = 'somador:inst5|fullAdder:inst2|inst~1'
    Info: 5: + IC(0.738 ns) + CELL(0.275 ns) = 8.723 ns; Loc. = LCCOMB_X22_Y5_N4; Fanout = 2; COMB Node = 'somador:inst5|fullAdder:inst3|inst~0'
    Info: 6: + IC(0.266 ns) + CELL(0.271 ns) = 9.260 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 5; COMB Node = 'somador:inst5|fullAdder:inst4|inst~0'
    Info: 7: + IC(0.299 ns) + CELL(0.438 ns) = 9.997 ns; Loc. = LCCOMB_X22_Y5_N26; Fanout = 3; COMB Node = 'C2_5:inst2|inst1~2'
    Info: 8: + IC(0.261 ns) + CELL(0.389 ns) = 10.647 ns; Loc. = LCCOMB_X22_Y5_N6; Fanout = 2; COMB Node = 'C2_5:inst2|inst11'
    Info: 9: + IC(0.937 ns) + CELL(0.150 ns) = 11.734 ns; Loc. = LCCOMB_X19_Y6_N16; Fanout = 1; COMB Node = 'C2_5:inst2|inst7'
    Info: 10: + IC(2.228 ns) + CELL(2.566 ns) = 16.528 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'O[3]'
    Info: Total cell delay = 5.772 ns ( 34.92 % )
    Info: Total interconnect delay = 10.756 ns ( 65.08 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Tue Mar 29 11:13:02 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


