// Seed: 1512543731
module module_0;
  logic id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input wire id_3,
    input wire id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    output tri id_9,
    input wand id_10,
    input uwire id_11,
    output logic id_12#(
        .id_15(1),
        .id_16(1)
    ),
    output supply0 id_13
);
  always begin : LABEL_0
    id_12 <= id_11;
  end
  module_0 modCall_1 ();
endmodule
