$date
	Sun Sep 14 19:09:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module binary_counter_tb $end
$var wire 3 ! COUNT [2:0] $end
$var reg 1 " CLK $end
$var reg 1 # RESET $end
$var reg 192 $ name [191:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 $
1#
0"
b111 !
$end
#5
1"
#10
0"
#15
b110 !
1"
0#
#20
0"
#25
b101 !
1"
#30
0"
#35
b100 !
1"
#40
0"
#45
b11 !
1"
#50
0"
#55
b10 !
1"
#60
0"
#65
b1 !
1"
#70
0"
#75
b0 !
1"
#80
0"
#85
b111 !
1"
