$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module system $end
$var wire 2 n0 _GEN_0 $end
$var wire 2 n1 _GEN_1 $end
$var wire 2 n2 _GEN_10 $end
$var wire 1 n3 _GEN_11 $end
$var wire 2 n4 _GEN_12 $end
$var wire 2 n5 _GEN_13 $end
$var wire 2 n6 _GEN_14 $end
$var wire 1 n7 _GEN_15 $end
$var wire 2 n8 _GEN_16 $end
$var wire 2 n9 _GEN_17 $end
$var wire 2 n10 _GEN_18 $end
$var wire 1 n11 _GEN_19 $end
$var wire 2 n12 _GEN_2 $end
$var wire 1 n13 _GEN_23 $end
$var wire 1 n14 _GEN_27 $end
$var wire 1 n15 _GEN_3 $end
$var wire 1 n16 _GEN_31 $end
$var wire 2 n17 _GEN_4 $end
$var wire 2 n18 _GEN_5 $end
$var wire 2 n19 _GEN_6 $end
$var wire 1 n20 _GEN_7 $end
$var wire 2 n21 _GEN_8 $end
$var wire 2 n22 _GEN_9 $end
$var wire 1 n23 _T $end
$var wire 1 n24 _T_10 $end
$var wire 1 n25 _T_12 $end
$var wire 1 n26 _T_14 $end
$var wire 1 n27 _T_2 $end
$var wire 1 n28 _T_4 $end
$var wire 1 n29 _T_6 $end
$var wire 1 n30 _T_8 $end
$var wire 1 n31 clock $end
$var wire 3 n32 io_en_a $end
$var wire 2 n33 io_n_out_0 $end
$var wire 2 n34 io_n_out_1 $end
$var wire 2 n35 io_n_out_2 $end
$var wire 1 n36 io_x_out $end
$var wire 2 n37 n_reg_0 $end
$var wire 2 n38 n_reg_1 $end
$var wire 2 n39 n_reg_2 $end
$var wire 1 n40 reset $end
$scope module rules_0 $end
$var wire 2 n41 _GEN_0 $end
$var wire 1 n42 io_en_r $end
$var wire 2 n43 io_n_in_0 $end
$var wire 2 n44 io_n_in_1 $end
$var wire 2 n45 io_n_in_2 $end
$var wire 2 n46 io_n_out_0 $end
$var wire 2 n47 io_n_out_1 $end
$var wire 2 n48 io_n_out_2 $end
$var wire 1 n49 io_x_in $end
$var wire 1 n50 io_x_out $end
$upscope $end
$var wire 1 n51 rules_0_io_en_r $end
$var wire 2 n52 rules_0_io_n_in_0 $end
$var wire 2 n53 rules_0_io_n_in_1 $end
$var wire 2 n54 rules_0_io_n_in_2 $end
$var wire 2 n55 rules_0_io_n_out_0 $end
$var wire 2 n56 rules_0_io_n_out_1 $end
$var wire 2 n57 rules_0_io_n_out_2 $end
$var wire 1 n58 rules_0_io_x_in $end
$var wire 1 n59 rules_0_io_x_out $end
$scope module rules_1 $end
$var wire 2 n60 _GEN_0 $end
$var wire 1 n61 io_en_r $end
$var wire 2 n62 io_n_in_0 $end
$var wire 2 n63 io_n_in_1 $end
$var wire 2 n64 io_n_in_2 $end
$var wire 2 n65 io_n_out_0 $end
$var wire 2 n66 io_n_out_1 $end
$var wire 2 n67 io_n_out_2 $end
$var wire 1 n68 io_x_in $end
$var wire 1 n69 io_x_out $end
$upscope $end
$var wire 1 n70 rules_1_io_en_r $end
$var wire 2 n71 rules_1_io_n_in_0 $end
$var wire 2 n72 rules_1_io_n_in_1 $end
$var wire 2 n73 rules_1_io_n_in_2 $end
$var wire 2 n74 rules_1_io_n_out_0 $end
$var wire 2 n75 rules_1_io_n_out_1 $end
$var wire 2 n76 rules_1_io_n_out_2 $end
$var wire 1 n77 rules_1_io_x_in $end
$var wire 1 n78 rules_1_io_x_out $end
$scope module rules_2 $end
$var wire 2 n79 _GEN_0 $end
$var wire 1 n80 _GEN_1 $end
$var wire 1 n81 io_en_r $end
$var wire 2 n82 io_n_in_0 $end
$var wire 2 n83 io_n_in_1 $end
$var wire 2 n84 io_n_in_2 $end
$var wire 2 n85 io_n_out_0 $end
$var wire 2 n86 io_n_out_1 $end
$var wire 2 n87 io_n_out_2 $end
$var wire 1 n88 io_x_in $end
$var wire 1 n89 io_x_out $end
$upscope $end
$var wire 1 n90 rules_2_io_en_r $end
$var wire 2 n91 rules_2_io_n_in_0 $end
$var wire 2 n92 rules_2_io_n_in_1 $end
$var wire 2 n93 rules_2_io_n_in_2 $end
$var wire 2 n94 rules_2_io_n_out_0 $end
$var wire 2 n95 rules_2_io_n_out_1 $end
$var wire 2 n96 rules_2_io_n_out_2 $end
$var wire 1 n97 rules_2_io_x_in $end
$var wire 1 n98 rules_2_io_x_out $end
$scope module rules_3 $end
$var wire 2 n99 _GEN_0 $end
$var wire 1 n100 _GEN_1 $end
$var wire 1 n101 io_en_r $end
$var wire 2 n102 io_n_in_0 $end
$var wire 2 n103 io_n_in_1 $end
$var wire 2 n104 io_n_in_2 $end
$var wire 2 n105 io_n_out_0 $end
$var wire 2 n106 io_n_out_1 $end
$var wire 2 n107 io_n_out_2 $end
$var wire 1 n108 io_x_in $end
$var wire 1 n109 io_x_out $end
$upscope $end
$var wire 1 n110 rules_3_io_en_r $end
$var wire 2 n111 rules_3_io_n_in_0 $end
$var wire 2 n112 rules_3_io_n_in_1 $end
$var wire 2 n113 rules_3_io_n_in_2 $end
$var wire 2 n114 rules_3_io_n_out_0 $end
$var wire 2 n115 rules_3_io_n_out_1 $end
$var wire 2 n116 rules_3_io_n_out_2 $end
$var wire 1 n117 rules_3_io_x_in $end
$var wire 1 n118 rules_3_io_x_out $end
$scope module rules_4 $end
$var wire 2 n119 _GEN_0 $end
$var wire 1 n120 io_en_r $end
$var wire 2 n121 io_n_in_0 $end
$var wire 2 n122 io_n_in_1 $end
$var wire 2 n123 io_n_in_2 $end
$var wire 2 n124 io_n_out_0 $end
$var wire 2 n125 io_n_out_1 $end
$var wire 2 n126 io_n_out_2 $end
$var wire 1 n127 io_x_in $end
$var wire 1 n128 io_x_out $end
$upscope $end
$var wire 1 n129 rules_4_io_en_r $end
$var wire 2 n130 rules_4_io_n_in_0 $end
$var wire 2 n131 rules_4_io_n_in_1 $end
$var wire 2 n132 rules_4_io_n_in_2 $end
$var wire 2 n133 rules_4_io_n_out_0 $end
$var wire 2 n134 rules_4_io_n_out_1 $end
$var wire 2 n135 rules_4_io_n_out_2 $end
$var wire 1 n136 rules_4_io_x_in $end
$var wire 1 n137 rules_4_io_x_out $end
$scope module rules_5 $end
$var wire 2 n138 _GEN_0 $end
$var wire 1 n139 io_en_r $end
$var wire 2 n140 io_n_in_0 $end
$var wire 2 n141 io_n_in_1 $end
$var wire 2 n142 io_n_in_2 $end
$var wire 2 n143 io_n_out_0 $end
$var wire 2 n144 io_n_out_1 $end
$var wire 2 n145 io_n_out_2 $end
$var wire 1 n146 io_x_in $end
$var wire 1 n147 io_x_out $end
$upscope $end
$var wire 1 n148 rules_5_io_en_r $end
$var wire 2 n149 rules_5_io_n_in_0 $end
$var wire 2 n150 rules_5_io_n_in_1 $end
$var wire 2 n151 rules_5_io_n_in_2 $end
$var wire 2 n152 rules_5_io_n_out_0 $end
$var wire 2 n153 rules_5_io_n_out_1 $end
$var wire 2 n154 rules_5_io_n_out_2 $end
$var wire 1 n155 rules_5_io_x_in $end
$var wire 1 n156 rules_5_io_x_out $end
$scope module rules_6 $end
$var wire 2 n157 _GEN_0 $end
$var wire 1 n158 _GEN_1 $end
$var wire 1 n159 io_en_r $end
$var wire 2 n160 io_n_in_0 $end
$var wire 2 n161 io_n_in_1 $end
$var wire 2 n162 io_n_in_2 $end
$var wire 2 n163 io_n_out_0 $end
$var wire 2 n164 io_n_out_1 $end
$var wire 2 n165 io_n_out_2 $end
$var wire 1 n166 io_x_in $end
$var wire 1 n167 io_x_out $end
$upscope $end
$var wire 1 n168 rules_6_io_en_r $end
$var wire 2 n169 rules_6_io_n_in_0 $end
$var wire 2 n170 rules_6_io_n_in_1 $end
$var wire 2 n171 rules_6_io_n_in_2 $end
$var wire 2 n172 rules_6_io_n_out_0 $end
$var wire 2 n173 rules_6_io_n_out_1 $end
$var wire 2 n174 rules_6_io_n_out_2 $end
$var wire 1 n175 rules_6_io_x_in $end
$var wire 1 n176 rules_6_io_x_out $end
$scope module rules_7 $end
$var wire 2 n177 _GEN_0 $end
$var wire 1 n178 _GEN_1 $end
$var wire 1 n179 io_en_r $end
$var wire 2 n180 io_n_in_0 $end
$var wire 2 n181 io_n_in_1 $end
$var wire 2 n182 io_n_in_2 $end
$var wire 2 n183 io_n_out_0 $end
$var wire 2 n184 io_n_out_1 $end
$var wire 2 n185 io_n_out_2 $end
$var wire 1 n186 io_x_in $end
$var wire 1 n187 io_x_out $end
$upscope $end
$var wire 1 n188 rules_7_io_en_r $end
$var wire 2 n189 rules_7_io_n_in_0 $end
$var wire 2 n190 rules_7_io_n_in_1 $end
$var wire 2 n191 rules_7_io_n_in_2 $end
$var wire 2 n192 rules_7_io_n_out_0 $end
$var wire 2 n193 rules_7_io_n_out_1 $end
$var wire 2 n194 rules_7_io_n_out_2 $end
$var wire 1 n195 rules_7_io_x_in $end
$var wire 1 n196 rules_7_io_x_out $end
$var wire 1 n197 x_reg $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n31
b00 n0
b01 n1
b00 n2
b0 n3
b00 n4
b01 n5
b00 n6
b0 n7
b00 n8
b01 n9
b00 n10
b0 n11
b00 n12
b0 n13
b0 n14
b0 n15
b0 n16
b00 n17
b01 n18
b00 n19
b0 n20
b00 n21
b01 n22
b1 n23
b0 n24
b0 n25
b0 n26
b0 n27
b0 n28
b0 n29
b0 n30
b000 n32
b00 n33
b00 n34
b00 n35
b0 n36
b00 n37
b00 n38
b00 n39
b1 n40
b01 n41
b1 n42
b00 n43
b00 n44
b00 n45
b00 n46
b01 n47
b00 n48
b0 n49
b0 n50
b1 n51
b00 n52
b00 n53
b00 n54
b00 n55
b01 n56
b00 n57
b0 n58
b0 n59
b01 n60
b0 n61
b00 n62
b00 n63
b00 n64
b00 n65
b00 n66
b00 n67
b0 n68
b0 n69
b0 n70
b00 n71
b00 n72
b00 n73
b00 n74
b00 n75
b00 n76
b0 n77
b0 n78
b00 n79
b0 n80
b0 n81
b00 n82
b00 n83
b00 n84
b00 n85
b00 n86
b00 n87
b0 n88
b0 n89
b0 n90
b00 n91
b00 n92
b00 n93
b00 n94
b00 n95
b00 n96
b0 n97
b0 n98
b00 n99
b0 n100
b0 n101
b00 n102
b00 n103
b00 n104
b00 n105
b00 n106
b00 n107
b0 n108
b0 n109
b0 n110
b00 n111
b00 n112
b00 n113
b00 n114
b00 n115
b00 n116
b0 n117
b0 n118
b00 n119
b0 n120
b00 n121
b00 n122
b00 n123
b00 n124
b00 n125
b00 n126
b0 n127
b0 n128
b0 n129
b00 n130
b00 n131
b00 n132
b00 n133
b00 n134
b00 n135
b0 n136
b0 n137
b00 n138
b0 n139
b00 n140
b00 n141
b00 n142
b00 n143
b00 n144
b00 n145
b0 n146
b0 n147
b0 n148
b00 n149
b00 n150
b00 n151
b00 n152
b00 n153
b00 n154
b0 n155
b0 n156
b00 n157
b0 n158
b0 n159
b00 n160
b00 n161
b00 n162
b00 n163
b00 n164
b00 n165
b0 n166
b0 n167
b0 n168
b00 n169
b00 n170
b00 n171
b00 n172
b00 n173
b00 n174
b0 n175
b0 n176
b00 n177
b0 n178
b0 n179
b00 n180
b00 n181
b00 n182
b00 n183
b00 n184
b00 n185
b0 n186
b0 n187
b0 n188
b00 n189
b00 n190
b00 n191
b00 n192
b00 n193
b00 n194
b0 n195
b0 n196
b0 n197
#5
b0 n31
#10
1!
b00000000000000000000000000000001 t
b1 n31
b00 n0
b00 n1
b01 n2
b1 n3
b00 n4
b00 n5
b01 n6
b1 n7
b00 n8
b00 n9
b01 n10
b1 n11
b00 n12
b1 n13
b1 n14
b1 n15
b1 n16
b00 n17
b00 n18
b01 n19
b1 n20
b00 n21
b00 n22
b0 n23
b0 n24
b0 n25
b0 n26
b1 n27
b0 n28
b0 n29
b0 n30
b001 n32
b00 n33
b00 n34
b00 n35
b1 n36
b00 n37
b00 n38
b00 n39
b0 n40
b01 n41
b0 n42
b00 n43
b00 n44
b00 n45
b00 n46
b00 n47
b00 n48
b1 n49
b1 n50
b0 n51
b00 n52
b00 n53
b00 n54
b00 n55
b00 n56
b00 n57
b1 n58
b1 n59
b01 n60
b1 n61
b00 n62
b00 n63
b00 n64
b00 n65
b00 n66
b01 n67
b1 n68
b1 n69
b1 n70
b00 n71
b00 n72
b00 n73
b00 n74
b00 n75
b01 n76
b1 n77
b1 n78
b00 n79
b1 n80
b0 n81
b00 n82
b00 n83
b00 n84
b00 n85
b00 n86
b00 n87
b1 n88
b1 n89
b0 n90
b00 n91
b00 n92
b00 n93
b00 n94
b00 n95
b00 n96
b1 n97
b1 n98
b00 n99
b1 n100
b0 n101
b00 n102
b00 n103
b00 n104
b00 n105
b00 n106
b00 n107
b1 n108
b1 n109
b0 n110
b00 n111
b00 n112
b00 n113
b00 n114
b00 n115
b00 n116
b1 n117
b1 n118
b00 n119
b0 n120
b00 n121
b00 n122
b00 n123
b00 n124
b00 n125
b00 n126
b1 n127
b1 n128
b0 n129
b00 n130
b00 n131
b00 n132
b00 n133
b00 n134
b00 n135
b1 n136
b1 n137
b00 n138
b0 n139
b00 n140
b00 n141
b00 n142
b00 n143
b00 n144
b00 n145
b1 n146
b1 n147
b0 n148
b00 n149
b00 n150
b00 n151
b00 n152
b00 n153
b00 n154
b1 n155
b1 n156
b00 n157
b1 n158
b0 n159
b00 n160
b00 n161
b00 n162
b00 n163
b00 n164
b00 n165
b1 n166
b1 n167
b0 n168
b00 n169
b00 n170
b00 n171
b00 n172
b00 n173
b00 n174
b1 n175
b1 n176
b00 n177
b1 n178
b0 n179
b00 n180
b00 n181
b00 n182
b00 n183
b00 n184
b00 n185
b1 n186
b1 n187
b0 n188
b00 n189
b00 n190
b00 n191
b00 n192
b00 n193
b00 n194
b1 n195
b1 n196
b1 n197
#15
b0 n31
#20
1!
b00000000000000000000000000000010 t
b1 n31
b00 n0
b01 n1
b01 n2
b1 n3
b00 n4
b01 n5
b01 n6
b1 n7
b00 n8
b01 n9
b01 n10
b1 n11
b01 n12
b1 n13
b1 n14
b1 n15
b1 n16
b00 n17
b01 n18
b01 n19
b1 n20
b00 n21
b01 n22
b1 n23
b0 n24
b0 n25
b0 n26
b0 n27
b0 n28
b0 n29
b0 n30
b000 n32
b00 n33
b00 n34
b01 n35
b1 n36
b00 n37
b00 n38
b01 n39
b0 n40
b01 n41
b1 n42
b00 n43
b00 n44
b01 n45
b00 n46
b01 n47
b01 n48
b1 n49
b1 n50
b1 n51
b00 n52
b00 n53
b01 n54
b00 n55
b01 n56
b01 n57
b1 n58
b1 n59
b01 n60
b0 n61
b00 n62
b00 n63
b01 n64
b00 n65
b00 n66
b01 n67
b1 n68
b1 n69
b0 n70
b00 n71
b00 n72
b01 n73
b00 n74
b00 n75
b01 n76
b1 n77
b1 n78
b00 n79
b1 n80
b0 n81
b00 n82
b00 n83
b01 n84
b00 n85
b00 n86
b01 n87
b1 n88
b1 n89
b0 n90
b00 n91
b00 n92
b01 n93
b00 n94
b00 n95
b01 n96
b1 n97
b1 n98
b10 n99
b0 n100
b0 n101
b00 n102
b00 n103
b01 n104
b00 n105
b00 n106
b01 n107
b1 n108
b1 n109
b0 n110
b00 n111
b00 n112
b01 n113
b00 n114
b00 n115
b01 n116
b1 n117
b1 n118
b00 n119
b0 n120
b00 n121
b00 n122
b01 n123
b00 n124
b00 n125
b01 n126
b1 n127
b1 n128
b0 n129
b00 n130
b00 n131
b01 n132
b00 n133
b00 n134
b01 n135
b1 n136
b1 n137
b01 n138
b0 n139
b00 n140
b00 n141
b01 n142
b00 n143
b00 n144
b01 n145
b1 n146
b1 n147
b0 n148
b00 n149
b00 n150
b01 n151
b00 n152
b00 n153
b01 n154
b1 n155
b1 n156
b00 n157
b1 n158
b0 n159
b00 n160
b00 n161
b01 n162
b00 n163
b00 n164
b01 n165
b1 n166
b1 n167
b0 n168
b00 n169
b00 n170
b01 n171
b00 n172
b00 n173
b01 n174
b1 n175
b1 n176
b01 n177
b1 n178
b0 n179
b00 n180
b00 n181
b01 n182
b00 n183
b00 n184
b01 n185
b1 n186
b1 n187
b0 n188
b00 n189
b00 n190
b01 n191
b00 n192
b00 n193
b01 n194
b1 n195
b1 n196
b1 n197
#25
b0 n31
#30
1!
b00000000000000000000000000000011 t
b1 n31
b00 n0
b01 n1
b01 n2
b1 n3
b00 n4
b01 n5
b01 n6
b1 n7
b00 n8
b01 n9
b01 n10
b1 n11
b01 n12
b1 n13
b1 n14
b1 n15
b1 n16
b00 n17
b01 n18
b01 n19
b1 n20
b00 n21
b01 n22
b1 n23
b0 n24
b0 n25
b0 n26
b0 n27
b0 n28
b0 n29
b0 n30
b000 n32
b00 n33
b01 n34
b01 n35
b1 n36
b00 n37
b01 n38
b01 n39
b0 n40
b01 n41
b1 n42
b00 n43
b01 n44
b01 n45
b00 n46
b01 n47
b01 n48
b1 n49
b1 n50
b1 n51
b00 n52
b01 n53
b01 n54
b00 n55
b01 n56
b01 n57
b1 n58
b1 n59
b01 n60
b0 n61
b00 n62
b01 n63
b01 n64
b00 n65
b01 n66
b01 n67
b1 n68
b1 n69
b0 n70
b00 n71
b01 n72
b01 n73
b00 n74
b01 n75
b01 n76
b1 n77
b1 n78
b10 n79
b0 n80
b0 n81
b00 n82
b01 n83
b01 n84
b00 n85
b01 n86
b01 n87
b1 n88
b1 n89
b0 n90
b00 n91
b01 n92
b01 n93
b00 n94
b01 n95
b01 n96
b1 n97
b1 n98
b10 n99
b0 n100
b0 n101
b00 n102
b01 n103
b01 n104
b00 n105
b01 n106
b01 n107
b1 n108
b1 n109
b0 n110
b00 n111
b01 n112
b01 n113
b00 n114
b01 n115
b01 n116
b1 n117
b1 n118
b01 n119
b0 n120
b00 n121
b01 n122
b01 n123
b00 n124
b01 n125
b01 n126
b1 n127
b1 n128
b0 n129
b00 n130
b01 n131
b01 n132
b00 n133
b01 n134
b01 n135
b1 n136
b1 n137
b01 n138
b0 n139
b00 n140
b01 n141
b01 n142
b00 n143
b01 n144
b01 n145
b1 n146
b1 n147
b0 n148
b00 n149
b01 n150
b01 n151
b00 n152
b01 n153
b01 n154
b1 n155
b1 n156
b01 n157
b1 n158
b0 n159
b00 n160
b01 n161
b01 n162
b00 n163
b01 n164
b01 n165
b1 n166
b1 n167
b0 n168
b00 n169
b01 n170
b01 n171
b00 n172
b01 n173
b01 n174
b1 n175
b1 n176
b01 n177
b1 n178
b0 n179
b00 n180
b01 n181
b01 n182
b00 n183
b01 n184
b01 n185
b1 n186
b1 n187
b0 n188
b00 n189
b01 n190
b01 n191
b00 n192
b01 n193
b01 n194
b1 n195
b1 n196
b1 n197
#35
b0 n31
#40
1!
b00000000000000000000000000000100 t
b1 n31
