---
layout: default
title: ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼è¨­è¨ˆã¨é…å»¶æœ€å°åŒ–
---

---

# ğŸŒ³ `clock_tree_design.md` â€“ ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼è¨­è¨ˆã¨é…å»¶æœ€å°åŒ–  
**Clock Tree Synthesis and Delay Optimization**

---

## ğŸ“˜ æ¦‚è¦ï½œ*Overview*

ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼è¨­è¨ˆï¼ˆClock Tree Synthesis, CTSï¼‰ã¯ã€ãƒãƒƒãƒ—å†…ã®å…¨ã¦ã®ã‚¯ãƒ­ãƒƒã‚¯ä¾›çµ¦å…ˆã«å¯¾ã—ã¦ã€  
**åŒã˜ã‚¿ã‚¤ãƒŸãƒ³ã‚°ã§ã‚¯ãƒ­ãƒƒã‚¯ãŒå±Šãã‚ˆã†ã«è¨­è¨ˆ**ã™ã‚‹å·¥ç¨‹ã§ã™ã€‚  
*CTS ensures that clock signals arrive simultaneously at all sinks within the chip.*

The goal of CTS is to **minimize skew and latency**,  
*ensuring proper setup/hold timing and improving overall reliability.*

---

## ğŸ› ï¸ ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼ã®åŸºæœ¬æ§‹æˆï½œ*Clock Tree Structure*

ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼ã¯ã€PLLã‹ã‚‰ã®ã‚¯ãƒ­ãƒƒã‚¯ã‚’å„ãƒ•ãƒªãƒƒãƒ—ãƒ•ãƒ­ãƒƒãƒ—ã¸å‡ä¸€ã«å±Šã‘ã‚‹ãŸã‚ã®é…ç·šæ§‹é€ ã§ã™ã€‚  
*The clock tree distributes PLL outputs uniformly to all flip-flops.*  

ä»£è¡¨çš„ãªæ‰‹æ³•ã¨ã—ã¦ `ãƒã‚¤ãƒŠãƒªãƒ„ãƒªãƒ¼å‹` ã‚„ `H-treeå‹` ãŒã‚ã‚Šã€EDAãƒ„ãƒ¼ãƒ«ã«ã‚ˆã‚‹è‡ªå‹•CTSãŒä¸€èˆ¬çš„ã§ã™ã€‚  
*Typical topologies include binary-tree and H-tree, with most EDA tools providing automatic CTS.*

---

### ğŸŒ± ã‚·ãƒ³ãƒ—ãƒ«æ§‹æˆï¼ˆå°å…¥ç”¨ï¼‰ï½œ*Simple Structure (Introductory)*

PLLå‡ºåŠ›ã‹ã‚‰ãƒãƒƒãƒ•ã‚¡ã‚’çµŒç”±ã—ã¦å„FFã¸åˆ†é…ã™ã‚‹ã€åŸºæœ¬çš„ãªãƒã‚¤ãƒŠãƒªãƒ„ãƒªãƒ¼æ§‹é€ ã‚’ç¤ºã—ã¾ã™ã€‚  
*This is the simplest binary-tree distribution from PLL output to flip-flops.*

```mermaid
flowchart TB
  ROOT([PLL Output<br/>ã‚¯ãƒ­ãƒƒã‚¯æº])
  B1A([BUF]):::buf
  B1B([BUF]):::buf
  FF1([FF1]):::ff
  FF2([FF2]):::ff
  FF3([FF3]):::ff
  FF4([FF4]):::ff

  ROOT --> B1A --> FF1
  B1A --> FF2
  ROOT --> B1B --> FF3
  B1B --> FF4

  classDef buf fill:#eef5ff,stroke:#6b6bff,rx:6,ry:6
  classDef ff fill:#ffffff,stroke:#999,rx:6,ry:6
```

---

### ğŸŒ³ H-treeæ§‹æˆï¼ˆé…å»¶æœ€å°åŒ–ï¼‰ï½œ*H-tree Structure (Delay Optimization)*

å®Ÿå‹™ã§ã‚ˆãç”¨ã„ã‚‰ã‚Œã‚‹ **H-treeå‹ãƒˆãƒãƒ­ã‚¸ãƒ¼** ã§ã™ã€‚  
å„çµŒè·¯ã«åŒã˜é…å»¶ï¼ˆt0, t1, t2ï¼‰ãŒå…¥ã‚‹ã‚ˆã†ã«è¨­è¨ˆã—ã€ã‚¹ã‚­ãƒ¥ãƒ¼ã‚’æŠ‘ãˆã¾ã™ã€‚  
*An H-tree topology equalizes path delays (t0, t1, t2) to minimize skew.*

```mermaid
flowchart TB
  R([PLL / Root]):::root
  H1([BUF]):::buf
  H2([BUF]):::buf
  L1([BUF]):::buf
  L2([BUF]):::buf
  F1([FF1]):::ff
  F2([FF2]):::ff
  F3([FF3]):::ff
  F4([FF4]):::ff

  R -->|t0| H1 -->|t1| L1 -->|t2| F1
  H1 -->|t1| L2 -->|t2| F2
  R -->|t0| H2 -->|t1| L1a[BUF]:::buf -->|t2| F3
  H2 -->|t1| L2a[BUF]:::buf -->|t2| F4

  classDef root fill:#fff7ff,stroke:#6b4ccf,rx:6,ry:6
  classDef buf fill:#eef5ff,stroke:#6b6bff,rx:6,ry:6
  classDef ff fill:#ffffff,stroke:#999,rx:6,ry:6
```

---

ğŸ“Œ **ã¾ã¨ã‚ï½œ*Summary***  
- ã‚·ãƒ³ãƒ—ãƒ«æ§‹æˆ â†’ **æ¦‚å¿µã®å°å…¥ã«æœ€é©**  
  *Simple structure is best for introducing the concept.*  
- H-treeæ§‹æˆ â†’ **é…å»¶å‡ä¸€åŒ–ã¨ã‚¹ã‚­ãƒ¥ãƒ¼æŠ‘åˆ¶ã®å®Ÿå‹™ä¾‹**  
  *H-tree is a practical design for equalized delay and minimized skew.*

---

## ğŸ§® æœ€é©åŒ–ã®è¦³ç‚¹ï½œ*Optimization Targets*

| è¦³ç‚¹ï½œAspect | èª¬æ˜ï½œ*Description* |
|---------------|----------------------|
| **ã‚¹ã‚­ãƒ¥ãƒ¼ï¼ˆSkewï¼‰** | ãƒ•ãƒ­ãƒƒãƒ—é–“ã®ã‚¯ãƒ­ãƒƒã‚¯åˆ°é”æ™‚é–“å·®ã€‚é€šå¸¸ `< 100ps` ãŒæœ›ã¾ã—ã„ <br>*Clock arrival time difference between flip-flops. Typically <100ps.* |
| **ãƒãƒƒãƒ•ã‚¡æ•°** | ç·šé•·èª¿æ•´ãƒ»è² è·åˆ†æ•£ã®ãŸã‚ã«ãƒãƒƒãƒ•ã‚¡ã‚’è¿½åŠ  <br>*Buffers are inserted to balance load and adjust wire length.* |
| **ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ï¼ˆLatencyï¼‰** | PLLã‹ã‚‰ãƒ•ãƒ­ãƒƒãƒ—ã¾ã§ã®ã‚¯ãƒ­ãƒƒã‚¯é…å»¶ã€‚å‡ä¸€æ€§ãŒé‡è¦ <br>*Latency from PLL to flip-flops; uniformity is crucial.* |

---

## âš ï¸ å®Ÿè£…æ™‚ã®æ³¨æ„ç‚¹ï½œ*Implementation Notes*

- ã‚¯ãƒ­ãƒƒã‚¯ãƒãƒƒãƒˆã¯ **é«˜å±¤é‡‘å±å±¤**ï¼ˆMetal 5ã€œ6ãªã©ï¼‰ã‚’ä½¿ç”¨ã—ã¦IRã¨EMå¯¾ç­–ã€‚  
  *Use upper metal layers (M5â€“M6) to mitigate IR drop and electromigration.*  
- é•·è·é›¢ãƒ»é«˜è² è·çµŒè·¯ã§ã¯ **EMï¼ˆã‚¨ãƒ¬ã‚¯ãƒˆãƒ­ãƒã‚¤ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ï¼‰å¯¾ç­–** ã‚’è€ƒæ…®ã€‚  
  *Consider EM effects in long, high-load paths.*  
- CTSå¾Œã«ã¯ **ãƒã‚¹ãƒˆCTS STA**ï¼ˆStatic Timing Analysisï¼‰ã‚’å®Ÿæ–½ã—ã¦æ¤œè¨¼ã€‚  
  *Perform post-CTS STA to validate timing.*

---

## ğŸ“š é–¢é€£ç« ï½œ*Related Chapters*

- [ç¬¬5ç«  SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ï½œ*Chapter 5: SoC Design Flow*](../chapter5_soc_design_flow/README.md)  
- [`jitter_and_skew.md`](./jitter_and_skew.md)ï¼šã‚¹ã‚­ãƒ¥ãƒ¼ã¨ã‚¸ãƒƒã‚¿å¯¾ç­–ã®è©³ç´°  
  *Details of skew and jitter handling*

---

### â° å¿œç”¨ç·¨ ç¬¬9ç« ï¼šPLLã¨ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆï½œ*Applied Chapter 9: PLL and Clock Design*  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œ*Go to Chapter*](./README.md)

