Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:25:34 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_double_div5_timing_summary_routed.rpt -pb operator_double_div5_timing_summary_routed.pb -rpx operator_double_div5_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_double_div5
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.089       -0.218                      5                 1195        0.102        0.000                      0                 1195        0.470        0.000                       0                   911  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.089       -0.218                      5                 1195        0.102        0.000                      0                 1195        0.470        0.000                       0                   911  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            5  Failing Endpoints,  Worst Slack       -0.089ns,  Total Violation       -0.218ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_148/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.520ns (20.355%)  route 2.035ns (79.645%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.672     0.672    ap_clk
    SLICE_X2Y97          FDRE                                         r  ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[15]/Q
                         net (fo=11, routed)          0.530     1.510    grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[49][0]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.053     1.563 f  grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_36/O
                         net (fo=1, routed)           0.411     1.973    grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_36_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.053     2.026 r  grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_16/O
                         net (fo=1, routed)           0.395     2.421    grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_16_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.053     2.474 r  grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.700     3.174    grp_lut_div5_chunk_fu_148/r2_U/lut_div5_chunk_r2_rom_U/sel[2]
    SLICE_X4Y96          LUT6 (Prop_lut6_I2_O)        0.053     3.227 r  grp_lut_div5_chunk_fu_148/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.227    grp_lut_div5_chunk_fu_148/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X4Y96          FDRE                                         r  grp_lut_div5_chunk_fu_148/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=910, unset)          0.638     3.138    grp_lut_div5_chunk_fu_148/r2_U/lut_div5_chunk_r2_rom_U/ap_clk
    SLICE_X4Y96          FDRE                                         r  grp_lut_div5_chunk_fu_148/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_148/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 d_chunk_V_6_reg_838_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.563ns (22.429%)  route 1.947ns (77.571%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.672     0.672    ap_clk
    SLICE_X1Y96          FDRE                                         r  d_chunk_V_6_reg_838_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.246     0.918 r  d_chunk_V_6_reg_838_reg[1]/Q
                         net (fo=1, routed)           0.544     1.462    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/d_chunk_V_6_reg_838_reg[1][0]
    SLICE_X3Y96          LUT6 (Prop_lut6_I1_O)        0.158     1.620 f  grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_28/O
                         net (fo=1, routed)           0.420     2.040    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_28_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.053     2.093 f  grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_11/O
                         net (fo=1, routed)           0.407     2.501    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_11_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.053     2.554 r  grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=5, routed)           0.576     3.129    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]_0[0]
    SLICE_X5Y94          LUT5 (Prop_lut5_I0_O)        0.053     3.182 r  grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.182    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3_n_0
    SLICE_X5Y94          FDRE                                         r  grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=910, unset)          0.638     3.138    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/ap_clk
    SLICE_X5Y94          FDRE                                         r  grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[43]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_148/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.481ns (19.224%)  route 2.021ns (80.776%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.672     0.672    ap_clk
    SLICE_X4Y92          FDRE                                         r  ap_CS_fsm_reg[43]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[43]_replica/Q
                         net (fo=3, routed)           0.425     1.366    grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_state44_repN_alias
    SLICE_X4Y93          LUT3 (Prop_lut3_I0_O)        0.053     1.419 r  grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm[1]_i_14/O
                         net (fo=7, routed)           0.438     1.857    grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[1]
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.053     1.910 r  grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_18/O
                         net (fo=4, routed)           0.393     2.303    grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_18_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.053     2.356 r  grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_6/O
                         net (fo=6, routed)           0.765     3.121    grp_lut_div5_chunk_fu_148/r1_U/lut_div5_chunk_r1_rom_U/r_in_V[2]
    SLICE_X4Y96          LUT6 (Prop_lut6_I5_O)        0.053     3.174 r  grp_lut_div5_chunk_fu_148/r1_U/lut_div5_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     3.174    grp_lut_div5_chunk_fu_148/r1_U/lut_div5_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X4Y96          FDRE                                         r  grp_lut_div5_chunk_fu_148/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=910, unset)          0.638     3.138    grp_lut_div5_chunk_fu_148/r1_U/lut_div5_chunk_r1_rom_U/ap_clk
    SLICE_X4Y96          FDRE                                         r  grp_lut_div5_chunk_fu_148/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div5_chunk_fu_148/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 d_chunk_V_6_reg_838_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_148/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.563ns (22.278%)  route 1.964ns (77.722%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.672     0.672    ap_clk
    SLICE_X1Y96          FDRE                                         r  d_chunk_V_6_reg_838_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.246     0.918 r  d_chunk_V_6_reg_838_reg[1]/Q
                         net (fo=1, routed)           0.544     1.462    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/d_chunk_V_6_reg_838_reg[1][0]
    SLICE_X3Y96          LUT6 (Prop_lut6_I1_O)        0.158     1.620 f  grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_28/O
                         net (fo=1, routed)           0.420     2.040    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_28_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.053     2.093 f  grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_11/O
                         net (fo=1, routed)           0.407     2.501    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_11_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.053     2.554 r  grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=5, routed)           0.593     3.146    grp_lut_div5_chunk_fu_148/r0_U/lut_div5_chunk_r0_rom_U/sel[1]
    SLICE_X6Y95          LUT6 (Prop_lut6_I1_O)        0.053     3.199 r  grp_lut_div5_chunk_fu_148/r0_U/lut_div5_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.199    grp_lut_div5_chunk_fu_148/r0_U/lut_div5_chunk_r0_rom_U/p_0_out
    SLICE_X6Y95          FDRE                                         r  grp_lut_div5_chunk_fu_148/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=910, unset)          0.638     3.138    grp_lut_div5_chunk_fu_148/r0_U/lut_div5_chunk_r0_rom_U/ap_clk
    SLICE_X6Y95          FDRE                                         r  grp_lut_div5_chunk_fu_148/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div5_chunk_fu_148/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 d_chunk_V_6_reg_838_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_148/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.563ns (22.287%)  route 1.963ns (77.713%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.672     0.672    ap_clk
    SLICE_X1Y96          FDRE                                         r  d_chunk_V_6_reg_838_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.246     0.918 r  d_chunk_V_6_reg_838_reg[1]/Q
                         net (fo=1, routed)           0.544     1.462    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/d_chunk_V_6_reg_838_reg[1][0]
    SLICE_X3Y96          LUT6 (Prop_lut6_I1_O)        0.158     1.620 f  grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_28/O
                         net (fo=1, routed)           0.420     2.040    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_28_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.053     2.093 f  grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_11/O
                         net (fo=1, routed)           0.407     2.501    grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_11_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.053     2.554 r  grp_lut_div5_chunk_fu_148/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=5, routed)           0.592     3.145    grp_lut_div5_chunk_fu_148/q0_U/lut_div5_chunk_q0_rom_U/d_chunk_V_18_reg_898_reg[2][0]
    SLICE_X6Y95          LUT6 (Prop_lut6_I1_O)        0.053     3.198 r  grp_lut_div5_chunk_fu_148/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     3.198    grp_lut_div5_chunk_fu_148/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2_n_0
    SLICE_X6Y95          FDRE                                         r  grp_lut_div5_chunk_fu_148/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=910, unset)          0.638     3.138    grp_lut_div5_chunk_fu_148/q0_U/lut_div5_chunk_q0_rom_U/ap_clk
    SLICE_X6Y95          FDRE                                         r  grp_lut_div5_chunk_fu_148/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.072     3.175    grp_lut_div5_chunk_fu_148/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.428ns (17.863%)  route 1.968ns (82.137%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.672     0.672    ap_clk
    SLICE_X3Y97          FDRE                                         r  ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[25]/Q
                         net (fo=11, routed)          0.625     1.566    grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[49][5]
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.053     1.619 r  grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_21/O
                         net (fo=6, routed)           0.692     2.311    grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_2
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.053     2.364 r  grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_5/O
                         net (fo=6, routed)           0.651     3.015    grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/r_in_V[1]
    SLICE_X5Y94          LUT4 (Prop_lut4_I2_O)        0.053     3.068 r  grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     3.068    grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/g0_b0__4_n_0
    SLICE_X5Y94          FDRE                                         r  grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=910, unset)          0.638     3.138    grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/ap_clk
    SLICE_X5Y94          FDRE                                         r  grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_148/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 xf_V_7_reg_802_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            d_chunk_V_6_reg_838_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 1.246ns (55.921%)  route 0.982ns (44.079%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.672     0.672    ap_clk
    SLICE_X12Y91         FDRE                                         r  xf_V_7_reg_802_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  xf_V_7_reg_802_reg[9]/Q
                         net (fo=1, routed)           0.578     1.558    xf_V_7_reg_802_reg_n_0_[9]
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     1.935 r  d_chunk_V_16_reg_888_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    d_chunk_V_16_reg_888_reg[2]_i_1_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.993 r  d_chunk_V_14_reg_878_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    d_chunk_V_14_reg_878_reg[2]_i_1_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.051 r  d_chunk_V_13_reg_873_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.051    d_chunk_V_13_reg_873_reg[2]_i_1_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.109 r  d_chunk_V_12_reg_868_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.109    d_chunk_V_12_reg_868_reg[2]_i_1_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.167 r  d_chunk_V_10_reg_858_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.167    d_chunk_V_10_reg_858_reg[2]_i_1_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.225 r  d_chunk_V_9_reg_853_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.225    d_chunk_V_9_reg_853_reg[2]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.283 r  d_chunk_V_8_reg_848_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.283    d_chunk_V_8_reg_848_reg[2]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     2.496 r  d_chunk_V_6_reg_838_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.404     2.900    d_chunk_V_6_reg_838_reg[2]_i_1_n_6
    SLICE_X1Y96          FDRE                                         r  d_chunk_V_6_reg_838_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=910, unset)          0.638     3.138    ap_clk
    SLICE_X1Y96          FDRE                                         r  d_chunk_V_6_reg_838_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)       -0.119     2.984    d_chunk_V_6_reg_838_reg[1]
  -------------------------------------------------------------------
                         required time                          2.984    
                         arrival time                          -2.900    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            r_V_20_reg_792_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.322ns (13.635%)  route 2.040ns (86.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.672     0.672    operator_double_dbkb_U9/ap_clk
    SLICE_X17Y101        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y101        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][0]/Q
                         net (fo=108, routed)         2.040     2.981    operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][0]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.053     3.034 r  operator_double_dbkb_U9/r_V_20_reg_792[4]_i_1/O
                         net (fo=1, routed)           0.000     3.034    grp_fu_350_p2[4]
    SLICE_X12Y92         FDRE                                         r  r_V_20_reg_792_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=910, unset)          0.638     3.138    ap_clk
    SLICE_X12Y92         FDRE                                         r  r_V_20_reg_792_reg[4]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.072     3.175    r_V_20_reg_792_reg[4]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 xf_V_7_reg_802_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            d_chunk_V_9_reg_853_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 1.130ns (52.050%)  route 1.041ns (47.950%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.672     0.672    ap_clk
    SLICE_X12Y91         FDRE                                         r  xf_V_7_reg_802_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  xf_V_7_reg_802_reg[9]/Q
                         net (fo=1, routed)           0.578     1.558    xf_V_7_reg_802_reg_n_0_[9]
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     1.935 r  d_chunk_V_16_reg_888_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    d_chunk_V_16_reg_888_reg[2]_i_1_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.993 r  d_chunk_V_14_reg_878_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    d_chunk_V_14_reg_878_reg[2]_i_1_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.051 r  d_chunk_V_13_reg_873_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.051    d_chunk_V_13_reg_873_reg[2]_i_1_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.109 r  d_chunk_V_12_reg_868_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.109    d_chunk_V_12_reg_868_reg[2]_i_1_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.167 r  d_chunk_V_10_reg_858_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.167    d_chunk_V_10_reg_858_reg[2]_i_1_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     2.380 r  d_chunk_V_9_reg_853_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.463     2.843    d_chunk_V_9_reg_853_reg[2]_i_1_n_6
    SLICE_X7Y93          FDRE                                         r  d_chunk_V_9_reg_853_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=910, unset)          0.638     3.138    ap_clk
    SLICE_X7Y93          FDRE                                         r  d_chunk_V_9_reg_853_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X7Y93          FDRE (Setup_fdre_C_D)       -0.116     2.987    d_chunk_V_9_reg_853_reg[2]
  -------------------------------------------------------------------
                         required time                          2.987    
                         arrival time                          -2.843    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 xf_V_7_reg_802_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            d_chunk_V_5_reg_833_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.230ns (57.057%)  route 0.926ns (42.943%))
  Logic Levels:           9  (CARRY4=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.672     0.672    ap_clk
    SLICE_X12Y91         FDRE                                         r  xf_V_7_reg_802_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  xf_V_7_reg_802_reg[9]/Q
                         net (fo=1, routed)           0.578     1.558    xf_V_7_reg_802_reg_n_0_[9]
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     1.935 r  d_chunk_V_16_reg_888_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    d_chunk_V_16_reg_888_reg[2]_i_1_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.993 r  d_chunk_V_14_reg_878_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    d_chunk_V_14_reg_878_reg[2]_i_1_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.051 r  d_chunk_V_13_reg_873_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.051    d_chunk_V_13_reg_873_reg[2]_i_1_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.109 r  d_chunk_V_12_reg_868_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.109    d_chunk_V_12_reg_868_reg[2]_i_1_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.167 r  d_chunk_V_10_reg_858_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.167    d_chunk_V_10_reg_858_reg[2]_i_1_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.225 r  d_chunk_V_9_reg_853_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.225    d_chunk_V_9_reg_853_reg[2]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.283 r  d_chunk_V_8_reg_848_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.283    d_chunk_V_8_reg_848_reg[2]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.341 r  d_chunk_V_6_reg_838_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.341    d_chunk_V_6_reg_838_reg[2]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.480 r  d_chunk_V_5_reg_833_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.348     2.828    d_chunk_V_5_reg_833_reg[2]_i_1_n_7
    SLICE_X7Y97          FDRE                                         r  d_chunk_V_5_reg_833_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=910, unset)          0.638     3.138    ap_clk
    SLICE_X7Y97          FDRE                                         r  d_chunk_V_5_reg_833_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)       -0.120     2.983    d_chunk_V_5_reg_833_reg[1]
  -------------------------------------------------------------------
                         required time                          2.983    
                         arrival time                          -2.828    
  -------------------------------------------------------------------
                         slack                                  0.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.840%)  route 0.076ns (37.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X19Y96         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y96         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][28]/Q
                         net (fo=4, routed)           0.076     0.459    operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][28]
    SLICE_X18Y96         LUT6 (Prop_lut6_I3_O)        0.028     0.487 r  operator_double_dbkb_U9/dout_array_loop[5].dout_array[5][20]_i_1/O
                         net (fo=1, routed)           0.000     0.487    operator_double_dbkb_U9/dout_array_loop[5].dout_array[5][20]_i_1_n_0
    SLICE_X18Y96         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X18Y96         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][20]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y96         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][20]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 operator_double_dcud_U10/dout_array_loop[4].dout_array_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.727%)  route 0.076ns (37.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.283     0.283    operator_double_dcud_U10/ap_clk
    SLICE_X21Y93         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[4].dout_array_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dcud_U10/dout_array_loop[4].dout_array_reg[4][8]/Q
                         net (fo=4, routed)           0.076     0.459    operator_double_dcud_U10/dout_array_loop[4].dout_array_reg_n_0_[4][8]
    SLICE_X20Y93         LUT6 (Prop_lut6_I0_O)        0.028     0.487 r  operator_double_dcud_U10/dout_array_loop[5].dout_array[5][20]_i_1/O
                         net (fo=1, routed)           0.000     0.487    operator_double_dcud_U10/dout_array_loop[5].dout_array[5][20]_i_1_n_0
    SLICE_X20Y93         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.298     0.298    operator_double_dcud_U10/ap_clk
    SLICE_X20Y93         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][20]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y93         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][20]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.533%)  route 0.077ns (37.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X19Y96         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y96         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][28]/Q
                         net (fo=4, routed)           0.077     0.460    operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][28]
    SLICE_X18Y96         LUT6 (Prop_lut6_I0_O)        0.028     0.488 r  operator_double_dbkb_U9/dout_array_loop[5].dout_array[5][16]_i_1/O
                         net (fo=1, routed)           0.000     0.488    operator_double_dbkb_U9/dout_array_loop[5].dout_array[5][16]_i_1_n_0
    SLICE_X18Y96         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X18Y96         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][16]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y96         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][16]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 operator_double_dcud_U10/dout_array_loop[4].dout_array_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.421%)  route 0.077ns (37.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.283     0.283    operator_double_dcud_U10/ap_clk
    SLICE_X21Y93         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[4].dout_array_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dcud_U10/dout_array_loop[4].dout_array_reg[4][8]/Q
                         net (fo=4, routed)           0.077     0.460    operator_double_dcud_U10/dout_array_loop[4].dout_array_reg_n_0_[4][8]
    SLICE_X20Y93         LUT6 (Prop_lut6_I3_O)        0.028     0.488 r  operator_double_dcud_U10/dout_array_loop[5].dout_array[5][16]_i_1/O
                         net (fo=1, routed)           0.000     0.488    operator_double_dcud_U10/dout_array_loop[5].dout_array[5][16]_i_1_n_0
    SLICE_X20Y93         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.298     0.298    operator_double_dcud_U10/ap_clk
    SLICE_X20Y93         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][16]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y93         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][16]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 shift_V_4_reg_761_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.664%)  route 0.106ns (47.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.283     0.283    ap_clk
    SLICE_X16Y104        FDRE                                         r  shift_V_4_reg_761_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  shift_V_4_reg_761_reg[0]/Q
                         net (fo=1, routed)           0.106     0.507    operator_double_dbkb_U9/shift_V_4_reg_761[0]
    SLICE_X16Y103        SRL16E                                       r  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X16Y103        SRL16E                                       r  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X16Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.400    operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 operator_double_dcud_U10/dout_array_loop[4].dout_array_reg[4][36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.382%)  route 0.088ns (40.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.283     0.283    operator_double_dcud_U10/ap_clk
    SLICE_X21Y95         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[4].dout_array_reg[4][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y95         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dcud_U10/dout_array_loop[4].dout_array_reg[4][36]/Q
                         net (fo=4, routed)           0.088     0.471    operator_double_dcud_U10/dout_array_loop[4].dout_array_reg_n_0_[4][36]
    SLICE_X20Y95         LUT6 (Prop_lut6_I0_O)        0.028     0.499 r  operator_double_dcud_U10/dout_array_loop[5].dout_array[5][48]_i_1/O
                         net (fo=1, routed)           0.000     0.499    operator_double_dcud_U10/dout_array_loop[5].dout_array[5][48]_i_1_n_0
    SLICE_X20Y95         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.298     0.298    operator_double_dcud_U10/ap_clk
    SLICE_X20Y95         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][48]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y95         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][48]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 operator_double_dcud_U10/dout_array_loop[4].dout_array_reg[4][36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (59.108%)  route 0.089ns (40.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.283     0.283    operator_double_dcud_U10/ap_clk
    SLICE_X21Y95         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[4].dout_array_reg[4][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y95         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dcud_U10/dout_array_loop[4].dout_array_reg[4][36]/Q
                         net (fo=4, routed)           0.089     0.472    operator_double_dcud_U10/dout_array_loop[4].dout_array_reg_n_0_[4][36]
    SLICE_X20Y95         LUT6 (Prop_lut6_I3_O)        0.028     0.500 r  operator_double_dcud_U10/dout_array_loop[5].dout_array[5][44]_i_1/O
                         net (fo=1, routed)           0.000     0.500    operator_double_dcud_U10/dout_array_loop[5].dout_array[5][44]_i_1_n_0
    SLICE_X20Y95         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.298     0.298    operator_double_dcud_U10/ap_clk
    SLICE_X20Y95         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][44]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y95         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][44]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 shift_V_4_reg_761_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.250%)  route 0.108ns (47.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.283     0.283    ap_clk
    SLICE_X14Y104        FDRE                                         r  shift_V_4_reg_761_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  shift_V_4_reg_761_reg[3]/Q
                         net (fo=1, routed)           0.108     0.509    operator_double_dbkb_U9/shift_V_4_reg_761[3]
    SLICE_X16Y103        SRL16E                                       r  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X16Y103        SRL16E                                       r  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X16Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.392    operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            r_V_21_reg_797_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.977%)  route 0.093ns (42.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.283     0.283    operator_double_dcud_U10/ap_clk
    SLICE_X15Y91         FDRE                                         r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][3]/Q
                         net (fo=4, routed)           0.093     0.476    operator_double_dcud_U10/dout_array_loop[5].dout_array_reg_n_0_[5][3]
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.028     0.504 r  operator_double_dcud_U10/r_V_21_reg_797[6]_i_1/O
                         net (fo=1, routed)           0.000     0.504    grp_fu_355_p2[6]
    SLICE_X14Y91         FDRE                                         r  r_V_21_reg_797_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.298     0.298    ap_clk
    SLICE_X14Y91         FDRE                                         r  r_V_21_reg_797_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y91         FDRE (Hold_fdre_C_D)         0.087     0.385    r_V_21_reg_797_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 shift_V_4_reg_761_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.597%)  route 0.104ns (53.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.283     0.283    ap_clk
    SLICE_X15Y103        FDRE                                         r  shift_V_4_reg_761_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  shift_V_4_reg_761_reg[2]/Q
                         net (fo=1, routed)           0.104     0.479    operator_double_dbkb_U9/shift_V_4_reg_761[2]
    SLICE_X16Y103        SRL16E                                       r  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=910, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X16Y103        SRL16E                                       r  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X16Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     0.359    operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X5Y99    ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X6Y101   ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][0]_operator_double_dbkb_U9_dout_array_loop_r_2/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X18Y102  operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][1]_operator_double_dbkb_U9_dout_array_loop_r_2/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X6Y90    operator_double_dbkb_U9/dout_array_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X1Y91    operator_double_dbkb_U9/dout_array_reg[0][10]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X9Y92    operator_double_dbkb_U9/dout_array_reg[0][11]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X6Y102   p_Repl2_2_reg_696_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X3Y98    ap_CS_fsm_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X2Y97    ap_CS_fsm_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y102  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y101  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y101  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y102  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y102  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y101  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y101  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y102  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y103  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK



