library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity test is
end entity test;

architecture testbench of test is
    signal clk1 : STD_LOGIC := '0';
    signal clk_out : STD_LOGIC;
begin
    clk1 <= not clk1 after 20 ns;
    conec: entity work.digital_clock_top(rtl) port map (clk1, clk_out);
end architecture testbench;