// Seed: 1261567122
module module_0;
  wire id_1;
  ;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input wand id_8,
    input tri1 id_9,
    output wire id_10,
    input wor id_11,
    output logic id_12,
    output logic id_13
);
  always #1 begin : LABEL_0
    if (1) id_12 <= 1;
    else #1 id_13 = !1;
  end
  module_0 modCall_1 ();
  initial id_13 = -1'b0;
endmodule
