# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Chronopixel_IO.srcs/sources_1/ip/chrono_fifo/sim/chrono_fifo.v" \
"../../../../Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v" \
"../../../../Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okPipeOut.v" \
"../../../../Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okWireIn.v" \
"../../../../Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okWireOut.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
