ble_pack RST_N_ibuf_RNIBJGC_LC_1_4_7 { RST_N_ibuf_RNIBJGC }
clb_pack LT_1_4 { RST_N_ibuf_RNIBJGC_LC_1_4_7 }
set_location LT_1_4 1 4
ble_pack config_register_latched_dec_inst1.STATSR_87_LC_1_11_3 { config_register_latched_dec_inst1.STATSR_87_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[87] }
clb_pack LT_1_11 { config_register_latched_dec_inst1.STATSR_87_LC_1_11_3 }
set_location LT_1_11 1 11
ble_pack fsm_ctrl_inst1.bit_sequence_din_1_LC_1_12_0 { fsm_ctrl_inst1.bit_sequence_din_RNO[1], fsm_ctrl_inst1.bit_sequence_din[1] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_2_LC_1_12_1 { fsm_ctrl_inst1.bit_sequence_din_RNO[2], fsm_ctrl_inst1.bit_sequence_din[2] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_3_LC_1_12_2 { fsm_ctrl_inst1.bit_sequence_din_RNO[3], fsm_ctrl_inst1.bit_sequence_din[3] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_4_LC_1_12_3 { fsm_ctrl_inst1.bit_sequence_din_RNO[4], fsm_ctrl_inst1.bit_sequence_din[4] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_5_LC_1_12_4 { fsm_ctrl_inst1.bit_sequence_din_RNO[5], fsm_ctrl_inst1.bit_sequence_din[5] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_6_LC_1_12_5 { fsm_ctrl_inst1.bit_sequence_din_RNO[6], fsm_ctrl_inst1.bit_sequence_din[6] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_7_LC_1_12_6 { fsm_ctrl_inst1.bit_sequence_din_RNO[7], fsm_ctrl_inst1.bit_sequence_din[7] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_8_LC_1_12_7 { fsm_ctrl_inst1.bit_sequence_din_RNO[8], fsm_ctrl_inst1.bit_sequence_din[8] }
clb_pack LT_1_12 { fsm_ctrl_inst1.bit_sequence_din_1_LC_1_12_0, fsm_ctrl_inst1.bit_sequence_din_2_LC_1_12_1, fsm_ctrl_inst1.bit_sequence_din_3_LC_1_12_2, fsm_ctrl_inst1.bit_sequence_din_4_LC_1_12_3, fsm_ctrl_inst1.bit_sequence_din_5_LC_1_12_4, fsm_ctrl_inst1.bit_sequence_din_6_LC_1_12_5, fsm_ctrl_inst1.bit_sequence_din_7_LC_1_12_6, fsm_ctrl_inst1.bit_sequence_din_8_LC_1_12_7 }
set_location LT_1_12 1 12
ble_pack fsm_ctrl_inst1.current_state_RNO_0_0_LC_1_13_0 { fsm_ctrl_inst1.current_state_RNO_0[0] }
ble_pack fsm_ctrl_inst1.current_state_RNO_1_0_LC_1_13_1 { fsm_ctrl_inst1.current_state_RNO_1[0] }
ble_pack config_register_latched_dec_inst1.DYNSR_RNIQ2U9_15_LC_1_13_2 { config_register_latched_dec_inst1.DYNSR_RNIQ2U9[15] }
ble_pack config_register_latched_dec_inst1.DYNSR_15_LC_1_13_3 { config_register_latched_dec_inst1.DYNSR_15_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[15] }
ble_pack config_register_latched_dec_inst1.DYNSR_14_LC_1_13_4 { config_register_latched_dec_inst1.DYNSR_14_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[14] }
ble_pack config_register_latched_dec_inst1.DYNSR_13_LC_1_13_5 { config_register_latched_dec_inst1.DYNSR_13_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[13] }
ble_pack config_register_latched_dec_inst1.DYNSR_12_LC_1_13_6 { config_register_latched_dec_inst1.DYNSR_12_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[12] }
ble_pack config_register_latched_dec_inst1.DYNSR_11_LC_1_13_7 { config_register_latched_dec_inst1.DYNSR_11_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[11] }
clb_pack LT_1_13 { fsm_ctrl_inst1.current_state_RNO_0_0_LC_1_13_0, fsm_ctrl_inst1.current_state_RNO_1_0_LC_1_13_1, config_register_latched_dec_inst1.DYNSR_RNIQ2U9_15_LC_1_13_2, config_register_latched_dec_inst1.DYNSR_15_LC_1_13_3, config_register_latched_dec_inst1.DYNSR_14_LC_1_13_4, config_register_latched_dec_inst1.DYNSR_13_LC_1_13_5, config_register_latched_dec_inst1.DYNSR_12_LC_1_13_6, config_register_latched_dec_inst1.DYNSR_11_LC_1_13_7 }
set_location LT_1_13 1 13
ble_pack config_register_latched_dec_inst1.DYNSR_cnv_0_LC_1_14_0 { config_register_latched_dec_inst1.DYNSR_cnv[0] }
ble_pack fsm_ctrl_inst1.SEL_LC_1_14_1 { fsm_ctrl_inst1.SEL_RNO, fsm_ctrl_inst1.SEL }
ble_pack config_register_latched_dec_inst1.STATSR_cnv_0_LC_1_14_2 { config_register_latched_dec_inst1.STATSR_cnv[0] }
ble_pack fsm_ctrl_inst1.SCLK_LC_1_14_3 { fsm_ctrl_inst1.SCLK_RNO, fsm_ctrl_inst1.SCLK }
ble_pack fsm_ctrl_inst1.current_state_0_LC_1_14_4 { fsm_ctrl_inst1.current_state_RNO[0], fsm_ctrl_inst1.current_state[0] }
ble_pack fsm_ctrl_inst1.counter_idle_RNI22KF1_3_LC_1_14_5 { fsm_ctrl_inst1.counter_idle_RNI22KF1[3] }
ble_pack fsm_ctrl_inst1.counter_idle_RNI8N6S2_3_LC_1_14_6 { fsm_ctrl_inst1.counter_idle_RNI8N6S2[3] }
ble_pack fsm_ctrl_inst1.counter_idle_RNI6LIC1_9_LC_1_14_7 { fsm_ctrl_inst1.counter_idle_RNI6LIC1[9] }
clb_pack LT_1_14 { config_register_latched_dec_inst1.DYNSR_cnv_0_LC_1_14_0, fsm_ctrl_inst1.SEL_LC_1_14_1, config_register_latched_dec_inst1.STATSR_cnv_0_LC_1_14_2, fsm_ctrl_inst1.SCLK_LC_1_14_3, fsm_ctrl_inst1.current_state_0_LC_1_14_4, fsm_ctrl_inst1.counter_idle_RNI22KF1_3_LC_1_14_5, fsm_ctrl_inst1.counter_idle_RNI8N6S2_3_LC_1_14_6, fsm_ctrl_inst1.counter_idle_RNI6LIC1_9_LC_1_14_7 }
set_location LT_1_14 1 14
ble_pack config_register_latched_dec_inst1.DYNSR_10_LC_1_15_0 { config_register_latched_dec_inst1.DYNSR_10_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[10] }
ble_pack config_register_latched_dec_inst1.DYNSR_9_LC_1_15_1 { config_register_latched_dec_inst1.DYNSR_9_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[9] }
ble_pack config_register_latched_dec_inst1.DYNSR_8_LC_1_15_2 { config_register_latched_dec_inst1.DYNSR_8_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[8] }
ble_pack config_register_latched_dec_inst1.DYNSR_7_LC_1_15_3 { config_register_latched_dec_inst1.DYNSR_7_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[7] }
ble_pack config_register_latched_dec_inst1.DYNSR_6_LC_1_15_4 { config_register_latched_dec_inst1.DYNSR_6_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[6] }
ble_pack CONSTANT_ONE_LUT4_LC_1_15_5 { CONSTANT_ONE_LUT4 }
clb_pack LT_1_15 { config_register_latched_dec_inst1.DYNSR_10_LC_1_15_0, config_register_latched_dec_inst1.DYNSR_9_LC_1_15_1, config_register_latched_dec_inst1.DYNSR_8_LC_1_15_2, config_register_latched_dec_inst1.DYNSR_7_LC_1_15_3, config_register_latched_dec_inst1.DYNSR_6_LC_1_15_4, CONSTANT_ONE_LUT4_LC_1_15_5 }
set_location LT_1_15 1 15
ble_pack fsm_ctrl_inst1.MOSI_LC_1_16_0 { fsm_ctrl_inst1.MOSI_RNO, fsm_ctrl_inst1.MOSI }
ble_pack fsm_ctrl_inst1.bit_sequence_din_15_LC_1_16_1 { fsm_ctrl_inst1.bit_sequence_din_RNO[15], fsm_ctrl_inst1.bit_sequence_din[15] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_14_LC_1_16_2 { fsm_ctrl_inst1.bit_sequence_din_RNO[14], fsm_ctrl_inst1.bit_sequence_din[14] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_13_LC_1_16_3 { fsm_ctrl_inst1.bit_sequence_din_RNO[13], fsm_ctrl_inst1.bit_sequence_din[13] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_12_LC_1_16_4 { fsm_ctrl_inst1.bit_sequence_din_RNO[12], fsm_ctrl_inst1.bit_sequence_din[12] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_11_LC_1_16_5 { fsm_ctrl_inst1.bit_sequence_din_RNO[11], fsm_ctrl_inst1.bit_sequence_din[11] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_10_LC_1_16_6 { fsm_ctrl_inst1.bit_sequence_din_RNO[10], fsm_ctrl_inst1.bit_sequence_din[10] }
ble_pack fsm_ctrl_inst1.bit_sequence_din_9_LC_1_16_7 { fsm_ctrl_inst1.bit_sequence_din_RNO[9], fsm_ctrl_inst1.bit_sequence_din[9] }
clb_pack LT_1_16 { fsm_ctrl_inst1.MOSI_LC_1_16_0, fsm_ctrl_inst1.bit_sequence_din_15_LC_1_16_1, fsm_ctrl_inst1.bit_sequence_din_14_LC_1_16_2, fsm_ctrl_inst1.bit_sequence_din_13_LC_1_16_3, fsm_ctrl_inst1.bit_sequence_din_12_LC_1_16_4, fsm_ctrl_inst1.bit_sequence_din_11_LC_1_16_5, fsm_ctrl_inst1.bit_sequence_din_10_LC_1_16_6, fsm_ctrl_inst1.bit_sequence_din_9_LC_1_16_7 }
set_location LT_1_16 1 16
ble_pack config_register_latched_dec_inst1.STATSR_0_LC_1_17_0 { config_register_latched_dec_inst1.STATSR_0_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[0] }
ble_pack config_register_latched_dec_inst1.STATSR_5_LC_1_17_2 { config_register_latched_dec_inst1.STATSR_5_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[5] }
ble_pack config_register_latched_dec_inst1.STATSR_4_LC_1_17_3 { config_register_latched_dec_inst1.STATSR_4_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[4] }
ble_pack config_register_latched_dec_inst1.STATSR_1_LC_1_17_4 { config_register_latched_dec_inst1.STATSR_1_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[1] }
ble_pack config_register_latched_dec_inst1.STATSR_2_LC_1_17_5 { config_register_latched_dec_inst1.STATSR_2_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[2] }
ble_pack config_register_latched_dec_inst1.STATSR_3_LC_1_17_6 { config_register_latched_dec_inst1.STATSR_3_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[3] }
clb_pack LT_1_17 { config_register_latched_dec_inst1.STATSR_0_LC_1_17_0, config_register_latched_dec_inst1.STATSR_5_LC_1_17_2, config_register_latched_dec_inst1.STATSR_4_LC_1_17_3, config_register_latched_dec_inst1.STATSR_1_LC_1_17_4, config_register_latched_dec_inst1.STATSR_2_LC_1_17_5, config_register_latched_dec_inst1.STATSR_3_LC_1_17_6 }
set_location LT_1_17 1 17
ble_pack config_register_latched_dec_inst1.STATSR_26_LC_2_11_0 { config_register_latched_dec_inst1.STATSR_26_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[26] }
ble_pack config_register_latched_dec_inst1.STATSR_27_LC_2_11_2 { config_register_latched_dec_inst1.STATSR_27_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[27] }
ble_pack config_register_latched_dec_inst1.STATSR_24_LC_2_11_3 { config_register_latched_dec_inst1.STATSR_24_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[24] }
ble_pack config_register_latched_dec_inst1.STATSR_25_LC_2_11_4 { config_register_latched_dec_inst1.STATSR_25_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[25] }
ble_pack config_register_latched_dec_inst1.STATSR_86_LC_2_11_6 { config_register_latched_dec_inst1.STATSR_86_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[86] }
clb_pack LT_2_11 { config_register_latched_dec_inst1.STATSR_26_LC_2_11_0, config_register_latched_dec_inst1.STATSR_27_LC_2_11_2, config_register_latched_dec_inst1.STATSR_24_LC_2_11_3, config_register_latched_dec_inst1.STATSR_25_LC_2_11_4, config_register_latched_dec_inst1.STATSR_86_LC_2_11_6 }
set_location LT_2_11 2 11
ble_pack config_register_latched_dec_inst1.STATSR_20_LC_2_12_1 { config_register_latched_dec_inst1.STATSR_20_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[20] }
ble_pack config_register_latched_dec_inst1.STATSR_21_LC_2_12_2 { config_register_latched_dec_inst1.STATSR_21_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[21] }
ble_pack config_register_latched_dec_inst1.STATSR_22_LC_2_12_3 { config_register_latched_dec_inst1.STATSR_22_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[22] }
ble_pack config_register_latched_dec_inst1.STATSR_19_LC_2_12_4 { config_register_latched_dec_inst1.STATSR_19_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[19] }
ble_pack config_register_latched_dec_inst1.STATSR_17_LC_2_12_5 { config_register_latched_dec_inst1.STATSR_17_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[17] }
ble_pack config_register_latched_dec_inst1.STATSR_23_LC_2_12_6 { config_register_latched_dec_inst1.STATSR_23_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[23] }
ble_pack config_register_latched_dec_inst1.STATSR_18_LC_2_12_7 { config_register_latched_dec_inst1.STATSR_18_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[18] }
clb_pack LT_2_12 { config_register_latched_dec_inst1.STATSR_20_LC_2_12_1, config_register_latched_dec_inst1.STATSR_21_LC_2_12_2, config_register_latched_dec_inst1.STATSR_22_LC_2_12_3, config_register_latched_dec_inst1.STATSR_19_LC_2_12_4, config_register_latched_dec_inst1.STATSR_17_LC_2_12_5, config_register_latched_dec_inst1.STATSR_23_LC_2_12_6, config_register_latched_dec_inst1.STATSR_18_LC_2_12_7 }
set_location LT_2_12 2 12
ble_pack fsm_ctrl_inst1.counter_idle_0_LC_2_13_0 { fsm_ctrl_inst1.counter_idle_RNO[0], fsm_ctrl_inst1.counter_idle[0], fsm_ctrl_inst1.counter_idle_cry_c[0] }
ble_pack fsm_ctrl_inst1.counter_idle_1_LC_2_13_1 { fsm_ctrl_inst1.counter_idle_RNO[1], fsm_ctrl_inst1.counter_idle[1], fsm_ctrl_inst1.counter_idle_cry_c[1] }
ble_pack fsm_ctrl_inst1.counter_idle_2_LC_2_13_2 { fsm_ctrl_inst1.counter_idle_RNO[2], fsm_ctrl_inst1.counter_idle[2], fsm_ctrl_inst1.counter_idle_cry_c[2] }
ble_pack fsm_ctrl_inst1.counter_idle_3_LC_2_13_3 { fsm_ctrl_inst1.counter_idle_RNO[3], fsm_ctrl_inst1.counter_idle[3], fsm_ctrl_inst1.counter_idle_cry_c[3] }
ble_pack fsm_ctrl_inst1.counter_idle_4_LC_2_13_4 { fsm_ctrl_inst1.counter_idle_RNO[4], fsm_ctrl_inst1.counter_idle[4], fsm_ctrl_inst1.counter_idle_cry_c[4] }
ble_pack fsm_ctrl_inst1.counter_idle_5_LC_2_13_5 { fsm_ctrl_inst1.counter_idle_RNO[5], fsm_ctrl_inst1.counter_idle[5], fsm_ctrl_inst1.counter_idle_cry_c[5] }
ble_pack fsm_ctrl_inst1.counter_idle_6_LC_2_13_6 { fsm_ctrl_inst1.counter_idle_RNO[6], fsm_ctrl_inst1.counter_idle[6], fsm_ctrl_inst1.counter_idle_cry_c[6] }
ble_pack fsm_ctrl_inst1.counter_idle_7_LC_2_13_7 { fsm_ctrl_inst1.counter_idle_RNO[7], fsm_ctrl_inst1.counter_idle[7], fsm_ctrl_inst1.counter_idle_cry_c[7] }
clb_pack LT_2_13 { fsm_ctrl_inst1.counter_idle_0_LC_2_13_0, fsm_ctrl_inst1.counter_idle_1_LC_2_13_1, fsm_ctrl_inst1.counter_idle_2_LC_2_13_2, fsm_ctrl_inst1.counter_idle_3_LC_2_13_3, fsm_ctrl_inst1.counter_idle_4_LC_2_13_4, fsm_ctrl_inst1.counter_idle_5_LC_2_13_5, fsm_ctrl_inst1.counter_idle_6_LC_2_13_6, fsm_ctrl_inst1.counter_idle_7_LC_2_13_7 }
set_location LT_2_13 2 13
ble_pack fsm_ctrl_inst1.counter_idle_8_LC_2_14_0 { fsm_ctrl_inst1.counter_idle_RNO[8], fsm_ctrl_inst1.counter_idle[8], fsm_ctrl_inst1.counter_idle_cry_c[8] }
ble_pack fsm_ctrl_inst1.counter_idle_9_LC_2_14_1 { fsm_ctrl_inst1.counter_idle_RNO[9], fsm_ctrl_inst1.counter_idle[9] }
clb_pack LT_2_14 { fsm_ctrl_inst1.counter_idle_8_LC_2_14_0, fsm_ctrl_inst1.counter_idle_9_LC_2_14_1 }
set_location LT_2_14 2 14
ble_pack fsm_ctrl_inst1.current_state_RNO_2_0_LC_2_15_0 { fsm_ctrl_inst1.current_state_RNO_2[0] }
ble_pack config_register_latched_dec_inst1.DYNSR_0_LC_2_15_2 { config_register_latched_dec_inst1.DYNSR_0_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[0] }
ble_pack config_register_latched_dec_inst1.DYNSR_1_LC_2_15_3 { config_register_latched_dec_inst1.DYNSR_1_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[1] }
ble_pack config_register_latched_dec_inst1.DYNSR_2_LC_2_15_4 { config_register_latched_dec_inst1.DYNSR_2_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[2] }
ble_pack config_register_latched_dec_inst1.DYNSR_3_LC_2_15_5 { config_register_latched_dec_inst1.DYNSR_3_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[3] }
ble_pack config_register_latched_dec_inst1.DYNSR_4_LC_2_15_6 { config_register_latched_dec_inst1.DYNSR_4_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[4] }
ble_pack config_register_latched_dec_inst1.DYNSR_5_LC_2_15_7 { config_register_latched_dec_inst1.DYNSR_5_THRU_LUT4_0, config_register_latched_dec_inst1.DYNSR[5] }
clb_pack LT_2_15 { fsm_ctrl_inst1.current_state_RNO_2_0_LC_2_15_0, config_register_latched_dec_inst1.DYNSR_0_LC_2_15_2, config_register_latched_dec_inst1.DYNSR_1_LC_2_15_3, config_register_latched_dec_inst1.DYNSR_2_LC_2_15_4, config_register_latched_dec_inst1.DYNSR_3_LC_2_15_5, config_register_latched_dec_inst1.DYNSR_4_LC_2_15_6, config_register_latched_dec_inst1.DYNSR_5_LC_2_15_7 }
set_location LT_2_15 2 15
ble_pack config_register_latched_dec_inst1.STATSR_14_LC_2_16_0 { config_register_latched_dec_inst1.STATSR_14_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[14] }
ble_pack config_register_latched_dec_inst1.STATSR_16_LC_2_16_1 { config_register_latched_dec_inst1.STATSR_16_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[16] }
ble_pack config_register_latched_dec_inst1.STATSR_11_LC_2_16_3 { config_register_latched_dec_inst1.STATSR_11_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[11] }
ble_pack config_register_latched_dec_inst1.STATSR_15_LC_2_16_4 { config_register_latched_dec_inst1.STATSR_15_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[15] }
ble_pack config_register_latched_dec_inst1.STATSR_12_LC_2_16_5 { config_register_latched_dec_inst1.STATSR_12_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[12] }
ble_pack config_register_latched_dec_inst1.STATSR_13_LC_2_16_7 { config_register_latched_dec_inst1.STATSR_13_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[13] }
clb_pack LT_2_16 { config_register_latched_dec_inst1.STATSR_14_LC_2_16_0, config_register_latched_dec_inst1.STATSR_16_LC_2_16_1, config_register_latched_dec_inst1.STATSR_11_LC_2_16_3, config_register_latched_dec_inst1.STATSR_15_LC_2_16_4, config_register_latched_dec_inst1.STATSR_12_LC_2_16_5, config_register_latched_dec_inst1.STATSR_13_LC_2_16_7 }
set_location LT_2_16 2 16
ble_pack config_register_latched_dec_inst1.STATSR_7_LC_2_17_1 { config_register_latched_dec_inst1.STATSR_7_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[7] }
ble_pack config_register_latched_dec_inst1.STATSR_8_LC_2_17_2 { config_register_latched_dec_inst1.STATSR_8_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[8] }
ble_pack config_register_latched_dec_inst1.STATSR_10_LC_2_17_4 { config_register_latched_dec_inst1.STATSR_10_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[10] }
ble_pack config_register_latched_dec_inst1.STATSR_9_LC_2_17_5 { config_register_latched_dec_inst1.STATSR_9_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[9] }
ble_pack config_register_latched_dec_inst1.STATSR_6_LC_2_17_7 { config_register_latched_dec_inst1.STATSR_6_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[6] }
clb_pack LT_2_17 { config_register_latched_dec_inst1.STATSR_7_LC_2_17_1, config_register_latched_dec_inst1.STATSR_8_LC_2_17_2, config_register_latched_dec_inst1.STATSR_10_LC_2_17_4, config_register_latched_dec_inst1.STATSR_9_LC_2_17_5, config_register_latched_dec_inst1.STATSR_6_LC_2_17_7 }
set_location LT_2_17 2 17
ble_pack config_register_latched_dec_inst1.STATSR_61_LC_3_11_1 { config_register_latched_dec_inst1.STATSR_61_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[61] }
ble_pack config_register_latched_dec_inst1.STATSR_65_LC_3_11_2 { config_register_latched_dec_inst1.STATSR_65_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[65] }
ble_pack config_register_latched_dec_inst1.STATSR_64_LC_3_11_4 { config_register_latched_dec_inst1.STATSR_64_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[64] }
ble_pack config_register_latched_dec_inst1.STATSR_63_LC_3_11_5 { config_register_latched_dec_inst1.STATSR_63_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[63] }
ble_pack config_register_latched_dec_inst1.STATSR_85_LC_3_11_6 { config_register_latched_dec_inst1.STATSR_85_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[85] }
ble_pack config_register_latched_dec_inst1.STATSR_62_LC_3_11_7 { config_register_latched_dec_inst1.STATSR_62_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[62] }
clb_pack LT_3_11 { config_register_latched_dec_inst1.STATSR_61_LC_3_11_1, config_register_latched_dec_inst1.STATSR_65_LC_3_11_2, config_register_latched_dec_inst1.STATSR_64_LC_3_11_4, config_register_latched_dec_inst1.STATSR_63_LC_3_11_5, config_register_latched_dec_inst1.STATSR_85_LC_3_11_6, config_register_latched_dec_inst1.STATSR_62_LC_3_11_7 }
set_location LT_3_11 3 11
ble_pack config_register_latched_dec_inst1.STATSR_28_LC_3_12_1 { config_register_latched_dec_inst1.STATSR_28_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[28] }
ble_pack config_register_latched_dec_inst1.STATSR_59_LC_3_12_3 { config_register_latched_dec_inst1.STATSR_59_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[59] }
ble_pack config_register_latched_dec_inst1.STATSR_29_LC_3_12_5 { config_register_latched_dec_inst1.STATSR_29_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[29] }
ble_pack config_register_latched_dec_inst1.STATSR_30_LC_3_12_6 { config_register_latched_dec_inst1.STATSR_30_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[30] }
ble_pack config_register_latched_dec_inst1.STATSR_60_LC_3_12_7 { config_register_latched_dec_inst1.STATSR_60_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[60] }
clb_pack LT_3_12 { config_register_latched_dec_inst1.STATSR_28_LC_3_12_1, config_register_latched_dec_inst1.STATSR_59_LC_3_12_3, config_register_latched_dec_inst1.STATSR_29_LC_3_12_5, config_register_latched_dec_inst1.STATSR_30_LC_3_12_6, config_register_latched_dec_inst1.STATSR_60_LC_3_12_7 }
set_location LT_3_12 3 12
ble_pack config_register_latched_dec_inst1.STATSR_35_LC_3_13_0 { config_register_latched_dec_inst1.STATSR_35_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[35] }
ble_pack config_register_latched_dec_inst1.STATSR_58_LC_3_13_1 { config_register_latched_dec_inst1.STATSR_58_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[58] }
ble_pack config_register_latched_dec_inst1.STATSR_36_LC_3_13_2 { config_register_latched_dec_inst1.STATSR_36_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[36] }
ble_pack config_register_latched_dec_inst1.STATSR_32_LC_3_13_3 { config_register_latched_dec_inst1.STATSR_32_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[32] }
ble_pack config_register_latched_dec_inst1.STATSR_33_LC_3_13_4 { config_register_latched_dec_inst1.STATSR_33_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[33] }
ble_pack config_register_latched_dec_inst1.STATSR_34_LC_3_13_5 { config_register_latched_dec_inst1.STATSR_34_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[34] }
ble_pack config_register_latched_dec_inst1.STATSR_57_LC_3_13_6 { config_register_latched_dec_inst1.STATSR_57_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[57] }
ble_pack config_register_latched_dec_inst1.STATSR_31_LC_3_13_7 { config_register_latched_dec_inst1.STATSR_31_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[31] }
clb_pack LT_3_13 { config_register_latched_dec_inst1.STATSR_35_LC_3_13_0, config_register_latched_dec_inst1.STATSR_58_LC_3_13_1, config_register_latched_dec_inst1.STATSR_36_LC_3_13_2, config_register_latched_dec_inst1.STATSR_32_LC_3_13_3, config_register_latched_dec_inst1.STATSR_33_LC_3_13_4, config_register_latched_dec_inst1.STATSR_34_LC_3_13_5, config_register_latched_dec_inst1.STATSR_57_LC_3_13_6, config_register_latched_dec_inst1.STATSR_31_LC_3_13_7 }
set_location LT_3_13 3 13
ble_pack config_register_latched_dec_inst1.STATSR_56_LC_3_14_1 { config_register_latched_dec_inst1.STATSR_56_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[56] }
ble_pack config_register_latched_dec_inst1.STATSR_55_LC_3_14_6 { config_register_latched_dec_inst1.STATSR_55_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[55] }
clb_pack LT_3_14 { config_register_latched_dec_inst1.STATSR_56_LC_3_14_1, config_register_latched_dec_inst1.STATSR_55_LC_3_14_6 }
set_location LT_3_14 3 14
ble_pack config_register_latched_dec_inst1.STATSR_50_LC_3_15_3 { config_register_latched_dec_inst1.STATSR_50_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[50] }
ble_pack config_register_latched_dec_inst1.STATSR_51_LC_3_15_4 { config_register_latched_dec_inst1.STATSR_51_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[51] }
ble_pack config_register_latched_dec_inst1.STATSR_54_LC_3_15_5 { config_register_latched_dec_inst1.STATSR_54_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[54] }
ble_pack config_register_latched_dec_inst1.STATSR_53_LC_3_15_6 { config_register_latched_dec_inst1.STATSR_53_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[53] }
ble_pack config_register_latched_dec_inst1.STATSR_52_LC_3_15_7 { config_register_latched_dec_inst1.STATSR_52_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[52] }
clb_pack LT_3_15 { config_register_latched_dec_inst1.STATSR_50_LC_3_15_3, config_register_latched_dec_inst1.STATSR_51_LC_3_15_4, config_register_latched_dec_inst1.STATSR_54_LC_3_15_5, config_register_latched_dec_inst1.STATSR_53_LC_3_15_6, config_register_latched_dec_inst1.STATSR_52_LC_3_15_7 }
set_location LT_3_15 3 15
ble_pack config_register_latched_dec_inst1.STATSR_84_LC_4_11_3 { config_register_latched_dec_inst1.STATSR_84_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[84] }
ble_pack config_register_latched_dec_inst1.STATSR_83_LC_4_11_6 { config_register_latched_dec_inst1.STATSR_83_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[83] }
clb_pack LT_4_11 { config_register_latched_dec_inst1.STATSR_84_LC_4_11_3, config_register_latched_dec_inst1.STATSR_83_LC_4_11_6 }
set_location LT_4_11 4 11
ble_pack config_register_latched_dec_inst1.STATSR_72_LC_4_12_0 { config_register_latched_dec_inst1.STATSR_72_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[72] }
ble_pack config_register_latched_dec_inst1.STATSR_66_LC_4_12_1 { config_register_latched_dec_inst1.STATSR_66_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[66] }
ble_pack config_register_latched_dec_inst1.STATSR_70_LC_4_12_2 { config_register_latched_dec_inst1.STATSR_70_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[70] }
ble_pack config_register_latched_dec_inst1.STATSR_67_LC_4_12_3 { config_register_latched_dec_inst1.STATSR_67_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[67] }
ble_pack config_register_latched_dec_inst1.STATSR_68_LC_4_12_4 { config_register_latched_dec_inst1.STATSR_68_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[68] }
ble_pack config_register_latched_dec_inst1.STATSR_69_LC_4_12_5 { config_register_latched_dec_inst1.STATSR_69_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[69] }
ble_pack config_register_latched_dec_inst1.STATSR_82_LC_4_12_6 { config_register_latched_dec_inst1.STATSR_82_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[82] }
ble_pack config_register_latched_dec_inst1.STATSR_71_LC_4_12_7 { config_register_latched_dec_inst1.STATSR_71_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[71] }
clb_pack LT_4_12 { config_register_latched_dec_inst1.STATSR_72_LC_4_12_0, config_register_latched_dec_inst1.STATSR_66_LC_4_12_1, config_register_latched_dec_inst1.STATSR_70_LC_4_12_2, config_register_latched_dec_inst1.STATSR_67_LC_4_12_3, config_register_latched_dec_inst1.STATSR_68_LC_4_12_4, config_register_latched_dec_inst1.STATSR_69_LC_4_12_5, config_register_latched_dec_inst1.STATSR_82_LC_4_12_6, config_register_latched_dec_inst1.STATSR_71_LC_4_12_7 }
set_location LT_4_12 4 12
ble_pack config_register_latched_dec_inst1.STATSR_81_LC_4_13_0 { config_register_latched_dec_inst1.STATSR_81_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[81] }
ble_pack config_register_latched_dec_inst1.STATSR_38_LC_4_13_1 { config_register_latched_dec_inst1.STATSR_38_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[38] }
ble_pack config_register_latched_dec_inst1.STATSR_40_LC_4_13_2 { config_register_latched_dec_inst1.STATSR_40_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[40] }
ble_pack config_register_latched_dec_inst1.STATSR_80_LC_4_13_3 { config_register_latched_dec_inst1.STATSR_80_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[80] }
ble_pack config_register_latched_dec_inst1.STATSR_39_LC_4_13_4 { config_register_latched_dec_inst1.STATSR_39_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[39] }
ble_pack config_register_latched_dec_inst1.STATSR_37_LC_4_13_5 { config_register_latched_dec_inst1.STATSR_37_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[37] }
ble_pack config_register_latched_dec_inst1.STATSR_41_LC_4_13_6 { config_register_latched_dec_inst1.STATSR_41_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[41] }
ble_pack config_register_latched_dec_inst1.STATSR_73_LC_4_13_7 { config_register_latched_dec_inst1.STATSR_73_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[73] }
clb_pack LT_4_13 { config_register_latched_dec_inst1.STATSR_81_LC_4_13_0, config_register_latched_dec_inst1.STATSR_38_LC_4_13_1, config_register_latched_dec_inst1.STATSR_40_LC_4_13_2, config_register_latched_dec_inst1.STATSR_80_LC_4_13_3, config_register_latched_dec_inst1.STATSR_39_LC_4_13_4, config_register_latched_dec_inst1.STATSR_37_LC_4_13_5, config_register_latched_dec_inst1.STATSR_41_LC_4_13_6, config_register_latched_dec_inst1.STATSR_73_LC_4_13_7 }
set_location LT_4_13 4 13
ble_pack config_register_latched_dec_inst1.STATSR_74_LC_4_14_0 { config_register_latched_dec_inst1.STATSR_74_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[74] }
ble_pack config_register_latched_dec_inst1.STATSR_78_LC_4_14_1 { config_register_latched_dec_inst1.STATSR_78_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[78] }
ble_pack config_register_latched_dec_inst1.STATSR_76_LC_4_14_2 { config_register_latched_dec_inst1.STATSR_76_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[76] }
ble_pack config_register_latched_dec_inst1.STATSR_75_LC_4_14_3 { config_register_latched_dec_inst1.STATSR_75_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[75] }
ble_pack config_register_latched_dec_inst1.STATSR_79_LC_4_14_4 { config_register_latched_dec_inst1.STATSR_79_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[79] }
ble_pack config_register_latched_dec_inst1.STATSR_77_LC_4_14_5 { config_register_latched_dec_inst1.STATSR_77_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[77] }
ble_pack config_register_latched_dec_inst1.STATSR_43_LC_4_14_6 { config_register_latched_dec_inst1.STATSR_43_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[43] }
ble_pack config_register_latched_dec_inst1.STATSR_42_LC_4_14_7 { config_register_latched_dec_inst1.STATSR_42_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[42] }
clb_pack LT_4_14 { config_register_latched_dec_inst1.STATSR_74_LC_4_14_0, config_register_latched_dec_inst1.STATSR_78_LC_4_14_1, config_register_latched_dec_inst1.STATSR_76_LC_4_14_2, config_register_latched_dec_inst1.STATSR_75_LC_4_14_3, config_register_latched_dec_inst1.STATSR_79_LC_4_14_4, config_register_latched_dec_inst1.STATSR_77_LC_4_14_5, config_register_latched_dec_inst1.STATSR_43_LC_4_14_6, config_register_latched_dec_inst1.STATSR_42_LC_4_14_7 }
set_location LT_4_14 4 14
ble_pack config_register_latched_dec_inst1.STATSR_48_LC_4_15_1 { config_register_latched_dec_inst1.STATSR_48_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[48] }
ble_pack config_register_latched_dec_inst1.STATSR_46_LC_4_15_3 { config_register_latched_dec_inst1.STATSR_46_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[46] }
ble_pack config_register_latched_dec_inst1.STATSR_44_LC_4_15_4 { config_register_latched_dec_inst1.STATSR_44_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[44] }
ble_pack config_register_latched_dec_inst1.STATSR_49_LC_4_15_5 { config_register_latched_dec_inst1.STATSR_49_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[49] }
ble_pack config_register_latched_dec_inst1.STATSR_47_LC_4_15_6 { config_register_latched_dec_inst1.STATSR_47_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[47] }
ble_pack config_register_latched_dec_inst1.STATSR_45_LC_4_15_7 { config_register_latched_dec_inst1.STATSR_45_THRU_LUT4_0, config_register_latched_dec_inst1.STATSR[45] }
clb_pack LT_4_15 { config_register_latched_dec_inst1.STATSR_48_LC_4_15_1, config_register_latched_dec_inst1.STATSR_46_LC_4_15_3, config_register_latched_dec_inst1.STATSR_44_LC_4_15_4, config_register_latched_dec_inst1.STATSR_49_LC_4_15_5, config_register_latched_dec_inst1.STATSR_47_LC_4_15_6, config_register_latched_dec_inst1.STATSR_45_LC_4_15_7 }
set_location LT_4_15 4 15
set_location RST_N_ibuf_RNIBJGC_0 0 16
set_location N_215_g_gb 0 17
set_io SDO_signal_out E4
set_io RST_N H2
set_io CLK_uC E1
set_io CLK D3
