
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_fdopen1_2e9e5c19_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
   4:	2001fffe 	strdcs	pc, [r1], -lr
   8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	4a444943 	bmi	0x1112514
   4:	4479b570 	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
   8:	f8df4b43 			; <UNDEFINED> instruction: 0xf8df4b43
   c:	b09ce110 	addslt	lr, ip, r0, lsl r1
  10:	588a447b 	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
  14:	44fe466c 	ldrbtmi	r4, [lr], #1644	; 0x66c
  18:	921b6812 	andsls	r6, fp, #1179648	; 0x120000
  1c:	0200f04f 	andeq	pc, r0, #79	; 0x4f
  20:	e893ae03 	ldm	r3, {r0, r1, r9, sl, fp, sp, pc}
  24:	e8840007 	stm	r4, {r0, r1, r2}
  28:	46b40007 	ldrtmi	r0, [r4], r7
  2c:	000fe8be 			; <UNDEFINED> instruction: 0x000fe8be
  30:	e8ac2500 	stmia	ip!, {r8, sl, sp}
  34:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
  38:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
  3c:	e89e000f 	ldm	lr, {r0, r1, r2, r3}
  40:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
  44:	222b0007 	eorcs	r0, fp, #7
  48:	3b02f82c 	blcc	0xbe100
  4c:	a8104629 	ldmdage	r0, {r0, r3, r5, r9, sl, lr}
  50:	0c1b950f 	cfldr32eq	mvfx9, [fp], {15}
  54:	3000f88c 	andcc	pc, r0, ip, lsl #17
  58:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  5c:	72e0f44f 	rscvc	pc, r0, #1325400064	; 0x4f000000
  60:	f2404620 	vmax.s8	d20, d0, d16
  64:	f7ff2141 			; <UNDEFINED> instruction: 0xf7ff2141
  68:	42a8fffe 	adcmi	pc, r8, #1016	; 0x3f8
  6c:	492cdd11 	stmdbmi	ip!, {r0, r4, r8, sl, fp, ip, lr, pc}
  70:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  74:	4605fffe 			; <UNDEFINED> instruction: 0x4605fffe
  78:	4603b138 			; <UNDEFINED> instruction: 0x4603b138
  7c:	2101222e 	tstcs	r1, lr, lsr #4
  80:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
  84:	282efffe 	stmdacs	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  88:	4826d007 	stmdami	r6!, {r0, r1, r2, ip, lr, pc}
  8c:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  90:	4825fffe 	stmdami	r5!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  94:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  98:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
  9c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a0:	4822b118 	stmdami	r2!, {r3, r4, r8, ip, sp, pc}
  a4:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  a8:	4601fffe 			; <UNDEFINED> instruction: 0x4601fffe
  ac:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  b0:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  b4:	491edd15 	ldmdbmi	lr, {r0, r2, r4, r8, sl, fp, ip, lr, pc}
  b8:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  bc:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
  c0:	ad0fb140 	stfged	f3, [pc, #-256]	; 0xffffffc8
  c4:	222f4603 	eorcs	r4, pc, #3145728	; 0x300000
  c8:	46282101 	strtmi	r2, [r8], -r1, lsl #2
  cc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  d0:	d00a282e 	andle	r2, sl, lr, lsr #16
  d4:	44784817 	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
  d8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  dc:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
  e0:	4815fffe 	ldmdami	r5, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  e4:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  e8:	4631fffe 	shsub8mi	pc, r1, lr	; <UNPREDICTABLE>
  ec:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  f0:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  f4:	4620d1ee 	strtmi	sp, [r0], -lr, ror #3
  f8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  fc:	28004604 	stmdacs	r0, {r2, r9, sl, lr}
 100:	480ed1e8 	stmdami	lr, {r3, r5, r6, r7, r8, ip, lr, pc}
 104:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 108:	4620fffe 	qsub8mi	pc, r0, lr	; <UNPREDICTABLE>
 10c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 110:	00000106 	andeq	r0, r0, r6, lsl #2
 114:	00000000 	andeq	r0, r0, r0
 118:	00000104 	andeq	r0, r0, r4, lsl #2
 11c:	00000102 	andeq	r0, r0, r2, lsl #2
 120:	000000ac 	andeq	r0, r0, ip, lsr #1
 124:	00000094 	muleq	r0, r4, r0
 128:	00000090 	muleq	r0, r0, r0
 12c:	00000084 	andeq	r0, r0, r4, lsl #1
 130:	00000074 	andeq	r0, r0, r4, ror r0
 134:	0000005a 	andeq	r0, r0, sl, asr r0
 138:	00000050 	andeq	r0, r0, r0, asr r0
 13c:	00000034 	andeq	r0, r0, r4, lsr r0
