/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [20:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_18z;
  reg [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [26:0] celloutsig_1_4z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_18z[0] & celloutsig_1_16z);
  assign celloutsig_0_23z = ~(celloutsig_0_22z | celloutsig_0_12z[0]);
  assign celloutsig_0_3z = ~celloutsig_0_0z[12];
  assign celloutsig_0_22z = ~((celloutsig_0_14z | celloutsig_0_1z) & celloutsig_0_20z[4]);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[3] | celloutsig_0_1z) & (celloutsig_0_3z | celloutsig_0_1z));
  assign celloutsig_0_9z = ~((in_data[16] | celloutsig_0_8z[1]) & (celloutsig_0_6z[0] | celloutsig_0_8z[7]));
  assign celloutsig_0_5z = celloutsig_0_0z[17] | ~(celloutsig_0_4z);
  assign celloutsig_0_16z = celloutsig_0_15z | ~(celloutsig_0_0z[3]);
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z } & { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_12z[6], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_13z } / { 1'h1, celloutsig_0_12z[5:3], celloutsig_0_15z, in_data[0] };
  assign celloutsig_0_33z = { celloutsig_0_7z, celloutsig_0_19z } / { 1'h1, in_data[75:73], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_18z[2:0], celloutsig_0_13z, celloutsig_0_16z } / { 1'h1, in_data[29:28], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[55:47] > celloutsig_0_0z[9:1];
  assign celloutsig_1_16z = celloutsig_1_11z[2] & ~(celloutsig_1_2z[7]);
  assign celloutsig_1_2z = in_data[190] ? { in_data[133:128], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } : { in_data[144:137], celloutsig_1_1z };
  assign celloutsig_0_12z = - { celloutsig_0_10z[2], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_3z = & in_data[162:136];
  assign celloutsig_0_13z = & { celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_14z = & { celloutsig_0_5z, in_data[65:42] };
  assign celloutsig_0_2z = & in_data[39:30];
  assign celloutsig_1_1z = in_data[174:172] >> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_7z[3:0], celloutsig_0_9z } >> { celloutsig_0_6z[5:2], celloutsig_0_5z };
  assign celloutsig_0_7z = celloutsig_0_6z[9:5] << celloutsig_0_0z[13:9];
  assign celloutsig_0_11z = celloutsig_0_10z[4:2] << { celloutsig_0_8z[1], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_1z } >> celloutsig_1_4z[11:8];
  assign celloutsig_1_4z = { in_data[143:128], celloutsig_1_2z } >>> in_data[141:115];
  assign celloutsig_0_6z = { celloutsig_0_0z[10:2], celloutsig_0_5z } - { celloutsig_0_0z[10], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_0z = ~((in_data[99] & in_data[163]) | in_data[100]);
  assign celloutsig_0_15z = ~((celloutsig_0_0z[13] & celloutsig_0_11z[0]) | celloutsig_0_4z);
  assign celloutsig_0_32z = ~((celloutsig_0_12z[6] & in_data[8]) | celloutsig_0_23z);
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 21'h000000;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[56:36];
  always_latch
    if (!clkin_data[0]) celloutsig_0_19z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_19z = { celloutsig_0_12z[4], celloutsig_0_16z, celloutsig_0_16z };
  assign { celloutsig_1_11z[10:5], celloutsig_1_11z[11], celloutsig_1_11z[3:0] } = ~ celloutsig_1_2z;
  assign celloutsig_1_11z[4] = celloutsig_1_11z[11];
  assign { out_data[131:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
