# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_aes_time_synth.v" \
"../../../../../../aes-master/aes-master/src/tb/tb_aes.v" \

# Do not sort compile order
nosort
