// Seed: 1012600766
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input wand id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wire id_5,
    input supply1 id_6,
    input tri0 id_7
);
  genvar id_9;
  logic [7:0] id_10;
  assign id_9 = 1'b0;
  wor id_11;
  assign id_1 = id_7;
  assign id_10[1-:1] = 1'b0;
  assign id_11 = id_7;
  assign id_1 = id_11;
  assign id_1 = id_3;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1
);
  module_0(
      id_1, id_0, id_1, id_1, id_1, id_1, id_1, id_1
  );
  wire id_3;
endmodule
