# MIPS 32-bit 5-Stage Pipelined Processor

This project is a 32-bit MIPS-based processor built using Verilog. It implements a 5-stage pipeline: **IF, ID, EX, MEM, WB**. It also includes support for **forwarding**, **branch**, and **jump** instructions.

---

## ğŸš€ Features

- 5-stage pipelined datapath
- Supports ALU operations, memory access, branching, and jumping
- Implements **data hazard resolution** via a forwarding unit
- Testbench with multiple instruction sequences
- Waveform verification using GTKWave/ModelSim

---

## ğŸ§© Files

- `top.v` â€“ Main integration module
- `ALU_Unit.v`, `alu_control.v`, `control_unit.v` â€“ Core logic
- `EXMEM_reg.v`, `IDEX.v`, `IFID_reg.v`, `MEMWB.v` â€“ Pipeline registers
- `data_mem.v`, `ins_mem.v`, `registers.v` â€“ Memories and register file
- `forwarding_unit.v` â€“ Data hazard detection and forwarding
- `testbench.v` â€“ Sample program for testing processor behavior

---

## ğŸ–¼ï¸ Images

### ğŸ”§ Pipelined Datapath
![Datapath](assets/datapath_pipeline.png)

### â¿ Forwarding Unit
![Forwarding](assets/forwarding_unit.png)

### ğŸ“Š Sample Waveform 1
![Waveform 1](assets/waveform1.png)

### ğŸ“Š Sample Waveform 2
![Waveform 2](assets/waveform2.png)

### ğŸ“Š Sample Waveform 3
![Waveform 3](assets/waveform3.png)

---

## ğŸ§ª Testing

The processor has been tested with arithmetic, memory, and control instructions. Simulation waveforms verify forwarding and hazard handling.

---

## ğŸ“‚ Folder Structure

