

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride_1'
================================================================
* Date:           Fri Dec 21 19:48:37 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  99265|  99265|  99265|  99265|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  99264|  99264|      1034|          -|          -|    96|    no    |
        | + Loop 1.1              |   1032|   1032|       258|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    256|    256|        64|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     60|     60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |     18|     18|         6|          -|          -|     3|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     791|    536|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    146|
|Register         |        -|      -|     270|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1211|    727|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_CeG_x_U597  |ShuffleNetV2_mux_CeG  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_5_fu_1038_p2              |     *    |      0|   0|  62|           8|           8|
    |co_1_fu_655_p2                   |     +    |      0|  26|  12|           7|           1|
    |h_1_fu_802_p2                    |     +    |      0|  14|   9|           3|           1|
    |m_1_fu_835_p2                    |     +    |      0|  11|   8|           1|           2|
    |n_1_fu_921_p2                    |     +    |      0|  11|   8|           2|           1|
    |next_mul_fu_578_p2               |     +    |      0|  50|  20|          15|           8|
    |next_urem_fu_754_p2              |     +    |      0|  26|  12|           7|           1|
    |p_Val2_2_fu_1268_p2              |     +    |      0|  32|  14|           9|           9|
    |p_Val2_6_fu_1064_p2              |     +    |      0|  53|  21|          16|          16|
    |p_Val2_8_fu_1098_p2              |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_1282_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp_21_fu_699_p2                 |     +    |      0|  38|  16|          11|          11|
    |tmp_22_fu_709_p2                 |     +    |      0|  41|  17|          12|          12|
    |tmp_26_fu_778_p2                 |     +    |      0|  44|  18|          13|          13|
    |tmp_27_fu_812_p2                 |     +    |      0|  38|  16|          11|          11|
    |tmp_30_fu_860_p2                 |     +    |      0|  38|  16|          11|          11|
    |tmp_31_fu_889_p2                 |     +    |      0|  35|  15|          10|          10|
    |tmp_32_fu_905_p2                 |     +    |      0|  38|  16|          11|          11|
    |tmp_34_fu_946_p2                 |     +    |      0|  35|  15|          10|          10|
    |tmp_6_fu_937_p2                  |     +    |      0|  17|   9|           4|           4|
    |tmp_s_fu_851_p2                  |     +    |      0|  17|   9|           4|           4|
    |w_1_fu_895_p2                    |     +    |      0|  14|   9|           3|           1|
    |tmp_14_fu_605_p2                 |     -    |      0|  35|  15|          10|          10|
    |tmp_17_fu_639_p2                 |     -    |      0|  38|  16|          11|          11|
    |tmp_24_fu_734_p2                 |     -    |      0|  44|  18|          13|          13|
    |tmp_29_fu_823_p2                 |     -    |      0|  38|  16|          11|          11|
    |brmerge40_demorgan_i_fu_1203_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_1118_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_1197_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_1176_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_1164_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_1_fu_1301_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_1220_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_1141_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_1146_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond1_fu_649_p2              |   icmp   |      0|   0|   4|           7|           7|
    |exitcond2_fu_740_p2              |   icmp   |      0|   0|   1|           3|           3|
    |exitcond3_fu_788_p2              |   icmp   |      0|   0|   1|           3|           3|
    |exitcond4_fu_829_p2              |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_915_p2               |   icmp   |      0|   0|   1|           2|           2|
    |tmp_25_fu_760_p2                 |   icmp   |      0|   0|   4|           7|           5|
    |brmerge9_fu_1315_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i1_fu_1187_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_1225_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_1208_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_1231_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_1235_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_1169_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_1151_p3         |  select  |      0|   0|   2|           1|           1|
    |idx_urem_fu_766_p3               |  select  |      0|   0|   7|           1|           7|
    |output_V_d0                      |  select  |      0|   0|   8|           1|           8|
    |p_Val2_8_35_fu_1246_p3           |  select  |      0|   0|   9|           1|           9|
    |p_Val2_8_mux_fu_1240_p3          |  select  |      0|   0|   8|           1|           7|
    |p_result_V_fu_1327_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_1320_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_1252_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_1306_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_1310_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_1181_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_841_p2                   |    xor   |      0|   0|   3|           2|           3|
    |tmp3_fu_927_p2                   |    xor   |      0|   0|   3|           2|           3|
    |tmp4_fu_1214_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_10_fu_1112_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_11_fu_1158_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_13_fu_1192_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_5_fu_1296_p2                 |    xor   |      0|   0|   2|           1|           2|
    +---------------------------------+----------+-------+----+----+------------+------------+
    |Total                            |          |      0| 791| 536|         291|         322|
    +---------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         14|    1|         14|
    |co_reg_474        |   9|          2|    7|         14|
    |h_reg_508         |   9|          2|    3|          6|
    |m_reg_544         |   9|          2|    2|          4|
    |n_reg_567         |   9|          2|    2|          4|
    |p_Val2_4_reg_555  |   9|          2|    8|         16|
    |p_Val2_s_reg_532  |   9|          2|    8|         16|
    |phi_mul_reg_485   |   9|          2|   15|         30|
    |phi_urem_reg_496  |   9|          2|    7|         14|
    |w_reg_520         |   9|          2|    3|          6|
    +------------------+----+-----------+-----+-----------+
    |Total             | 146|         32|   56|        124|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |arrayNo_cast_reg_1366          |   7|   0|   32|         25|
    |bias_V_addr_reg_1376           |   7|   0|    7|          0|
    |brmerge40_demorgan_i_reg_1640  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1650         |   1|   0|    1|          0|
    |carry_reg_1617                 |   1|   0|    1|          0|
    |co_1_reg_1361                  |   7|   0|    7|          0|
    |co_reg_474                     |   7|   0|    7|          0|
    |h_reg_508                      |   3|   0|    3|          0|
    |isneg_reg_1660                 |   1|   0|    1|          0|
    |m_1_reg_1425                   |   2|   0|    2|          0|
    |m_reg_544                      |   2|   0|    2|          0|
    |n_1_reg_1448                   |   2|   0|    2|          0|
    |n_reg_567                      |   2|   0|    2|          0|
    |newsignbit_1_reg_1673          |   1|   0|    1|          0|
    |newsignbit_reg_1611            |   1|   0|    1|          0|
    |next_mul_reg_1343              |  15|   0|   15|          0|
    |output_V_addr_reg_1399         |  12|   0|   12|          0|
    |p_38_i_i_reg_1630              |   1|   0|    1|          0|
    |p_Val2_4_reg_555               |   8|   0|    8|          0|
    |p_Val2_5_reg_1583              |  16|   0|   16|          0|
    |p_Val2_6_reg_1593              |  16|   0|   16|          0|
    |p_Val2_8_reg_1605              |   8|   0|    8|          0|
    |p_Val2_s_reg_532               |   8|   0|    8|          0|
    |phi_mul_reg_485                |  15|   0|   15|          0|
    |phi_urem_reg_496               |   7|   0|    7|          0|
    |result_V_reg_1667              |   8|   0|    8|          0|
    |signbit_reg_1598               |   1|   0|    1|          0|
    |tmp_12_reg_1624                |   2|   0|    2|          0|
    |tmp_13_reg_1635                |   1|   0|    1|          0|
    |tmp_14_cast_reg_1348           |  11|   0|   11|          0|
    |tmp_17_cast_reg_1353           |  11|   0|   12|          1|
    |tmp_1_reg_1578                 |   8|   0|    8|          0|
    |tmp_21_reg_1371                |  10|   0|   11|          1|
    |tmp_24_reg_1381                |  12|   0|   13|          1|
    |tmp_29_reg_1417                |  11|   0|   11|          0|
    |tmp_2_reg_1407                 |   3|   0|    4|          1|
    |tmp_31_reg_1430                |   9|   0|   10|          1|
    |tmp_39_reg_1588                |   1|   0|    1|          0|
    |tmp_reg_1389                   |   3|   0|    4|          1|
    |underflow_reg_1645             |   1|   0|    1|          0|
    |w_1_reg_1435                   |   3|   0|    3|          0|
    |w_reg_520                      |   3|   0|    3|          0|
    |weight_V_load_reg_1573         |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 270|   0|  301|         31|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|weight_V_address0                 | out |   10|  ap_memory |         weight_V        |     array    |
|weight_V_ce0                      | out |    1|  ap_memory |         weight_V        |     array    |
|weight_V_q0                       |  in |    8|  ap_memory |         weight_V        |     array    |
|bias_V_address0                   | out |    7|  ap_memory |          bias_V         |     array    |
|bias_V_ce0                        | out |    1|  ap_memory |          bias_V         |     array    |
|bias_V_q0                         |  in |    8|  ap_memory |          bias_V         |     array    |
|output_V_address0                 | out |   12|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|ShuffleConvs_2_Downs_23_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_23 |     array    |
|ShuffleConvs_2_Downs_23_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_23 |     array    |
|ShuffleConvs_2_Downs_23_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_23 |     array    |
|ShuffleConvs_2_Downs_22_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_22 |     array    |
|ShuffleConvs_2_Downs_22_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_22 |     array    |
|ShuffleConvs_2_Downs_22_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_22 |     array    |
|ShuffleConvs_2_Downs_11_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_11 |     array    |
|ShuffleConvs_2_Downs_11_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_11 |     array    |
|ShuffleConvs_2_Downs_11_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_11 |     array    |
|ShuffleConvs_2_Downs_6_address0   | out |    9|  ap_memory |  ShuffleConvs_2_Downs_6 |     array    |
|ShuffleConvs_2_Downs_6_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_6 |     array    |
|ShuffleConvs_2_Downs_6_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_6 |     array    |
|ShuffleConvs_2_Downs_5_address0   | out |    9|  ap_memory |  ShuffleConvs_2_Downs_5 |     array    |
|ShuffleConvs_2_Downs_5_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_5 |     array    |
|ShuffleConvs_2_Downs_5_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_5 |     array    |
|ShuffleConvs_2_Downs_4_address0   | out |    9|  ap_memory |  ShuffleConvs_2_Downs_4 |     array    |
|ShuffleConvs_2_Downs_4_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_4 |     array    |
|ShuffleConvs_2_Downs_4_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_4 |     array    |
|ShuffleConvs_2_Downs_3_address0   | out |    9|  ap_memory |  ShuffleConvs_2_Downs_3 |     array    |
|ShuffleConvs_2_Downs_3_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_3 |     array    |
|ShuffleConvs_2_Downs_3_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_3 |     array    |
|ShuffleConvs_2_Downs_2_address0   | out |    9|  ap_memory |  ShuffleConvs_2_Downs_2 |     array    |
|ShuffleConvs_2_Downs_2_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_2 |     array    |
|ShuffleConvs_2_Downs_2_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_2 |     array    |
|ShuffleConvs_2_Downs_1_address0   | out |    9|  ap_memory |  ShuffleConvs_2_Downs_1 |     array    |
|ShuffleConvs_2_Downs_1_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_1 |     array    |
|ShuffleConvs_2_Downs_1_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_1 |     array    |
|ShuffleConvs_2_Downs_address0     | out |    9|  ap_memory |   ShuffleConvs_2_Downs  |     array    |
|ShuffleConvs_2_Downs_ce0          | out |    1|  ap_memory |   ShuffleConvs_2_Downs  |     array    |
|ShuffleConvs_2_Downs_q0           |  in |    8|  ap_memory |   ShuffleConvs_2_Downs  |     array    |
|ShuffleConvs_2_Downs_21_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_21 |     array    |
|ShuffleConvs_2_Downs_21_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_21 |     array    |
|ShuffleConvs_2_Downs_21_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_21 |     array    |
|ShuffleConvs_2_Downs_20_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_20 |     array    |
|ShuffleConvs_2_Downs_20_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_20 |     array    |
|ShuffleConvs_2_Downs_20_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_20 |     array    |
|ShuffleConvs_2_Downs_19_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_19 |     array    |
|ShuffleConvs_2_Downs_19_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_19 |     array    |
|ShuffleConvs_2_Downs_19_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_19 |     array    |
|ShuffleConvs_2_Downs_18_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_18 |     array    |
|ShuffleConvs_2_Downs_18_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_18 |     array    |
|ShuffleConvs_2_Downs_18_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_18 |     array    |
|ShuffleConvs_2_Downs_17_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_17 |     array    |
|ShuffleConvs_2_Downs_17_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_17 |     array    |
|ShuffleConvs_2_Downs_17_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_17 |     array    |
|ShuffleConvs_2_Downs_16_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_16 |     array    |
|ShuffleConvs_2_Downs_16_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_16 |     array    |
|ShuffleConvs_2_Downs_16_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_16 |     array    |
|ShuffleConvs_2_Downs_15_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_15 |     array    |
|ShuffleConvs_2_Downs_15_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_15 |     array    |
|ShuffleConvs_2_Downs_15_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_15 |     array    |
|ShuffleConvs_2_Downs_14_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_14 |     array    |
|ShuffleConvs_2_Downs_14_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_14 |     array    |
|ShuffleConvs_2_Downs_14_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_14 |     array    |
|ShuffleConvs_2_Downs_13_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_13 |     array    |
|ShuffleConvs_2_Downs_13_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_13 |     array    |
|ShuffleConvs_2_Downs_13_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_13 |     array    |
|ShuffleConvs_2_Downs_12_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_12 |     array    |
|ShuffleConvs_2_Downs_12_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_12 |     array    |
|ShuffleConvs_2_Downs_12_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_12 |     array    |
|ShuffleConvs_2_Downs_10_address0  | out |    9|  ap_memory | ShuffleConvs_2_Downs_10 |     array    |
|ShuffleConvs_2_Downs_10_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_10 |     array    |
|ShuffleConvs_2_Downs_10_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_10 |     array    |
|ShuffleConvs_2_Downs_9_address0   | out |    9|  ap_memory |  ShuffleConvs_2_Downs_9 |     array    |
|ShuffleConvs_2_Downs_9_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_9 |     array    |
|ShuffleConvs_2_Downs_9_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_9 |     array    |
|ShuffleConvs_2_Downs_8_address0   | out |    9|  ap_memory |  ShuffleConvs_2_Downs_8 |     array    |
|ShuffleConvs_2_Downs_8_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_8 |     array    |
|ShuffleConvs_2_Downs_8_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_8 |     array    |
|ShuffleConvs_2_Downs_7_address0   | out |    9|  ap_memory |  ShuffleConvs_2_Downs_7 |     array    |
|ShuffleConvs_2_Downs_7_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_7 |     array    |
|ShuffleConvs_2_Downs_7_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_7 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	12  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_14 (28)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1158
:0  br label %1


 <State 2>: 2.91ns
ST_2: co (30)  [1/1] 0.00ns
:0  %co = phi i7 [ 0, %0 ], [ %co_1, %3 ]

ST_2: phi_mul (31)  [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %0 ], [ %next_mul, %3 ]

ST_2: phi_urem (32)  [1/1] 0.00ns
:2  %phi_urem = phi i7 [ 0, %0 ], [ %idx_urem, %3 ]

ST_2: next_mul (33)  [1/1] 2.35ns
:3  %next_mul = add i15 %phi_mul, 171

ST_2: co_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1158
:4  %co_cast = zext i7 %co to i32

ST_2: co_cast_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1158
:5  %co_cast_cast = zext i7 %co to i10

ST_2: tmp_8 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1158
:6  %tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl2_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
:7  %p_shl2_cast = zext i9 %tmp_8 to i10

ST_2: tmp_14 (38)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1164
:8  %tmp_14 = sub i10 %p_shl2_cast, %co_cast_cast

ST_2: tmp_14_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
:9  %tmp_14_cast = sext i10 %tmp_14 to i11

ST_2: tmp_15 (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1158
:10  %tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1158
:11  %p_shl_cast = zext i10 %tmp_15 to i11

ST_2: tmp_16 (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1158
:12  %tmp_16 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl1_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1168
:13  %p_shl1_cast = zext i8 %tmp_16 to i11

ST_2: tmp_17 (44)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1168
:14  %tmp_17 = sub i11 %p_shl_cast, %p_shl1_cast

ST_2: tmp_17_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1168
:15  %tmp_17_cast = sext i11 %tmp_17 to i12

ST_2: exitcond1 (46)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:1158
:16  %exitcond1 = icmp eq i7 %co, -32

ST_2: empty (47)  [1/1] 0.00ns
:17  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_1 (48)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1158
:18  %co_1 = add i7 %co, 1

ST_2: StgValue_34 (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1158
:19  br i1 %exitcond1, label %4, label %.preheader47.preheader

ST_2: arrayNo_cast (51)  [1/1] 0.00ns
.preheader47.preheader:0  %arrayNo_cast = zext i7 %phi_urem to i32

ST_2: tmp_18 (52)  [1/1] 0.00ns
.preheader47.preheader:1  %tmp_18 = call i3 @_ssdm_op_PartSelect.i3.i15.i32.i32(i15 %phi_mul, i32 12, i32 14)

ST_2: tmp_19 (53)  [1/1] 0.00ns
.preheader47.preheader:2  %tmp_19 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_18, i3 0)

ST_2: p_shl3_cast (54)  [1/1] 0.00ns
.preheader47.preheader:3  %p_shl3_cast = zext i6 %tmp_19 to i11

ST_2: tmp_20 (55)  [1/1] 0.00ns
.preheader47.preheader:4  %tmp_20 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_18, i1 false)

ST_2: p_shl4_cast (56)  [1/1] 0.00ns
.preheader47.preheader:5  %p_shl4_cast = zext i4 %tmp_20 to i11

ST_2: tmp_21 (57)  [1/1] 2.31ns
.preheader47.preheader:6  %tmp_21 = add i11 %p_shl3_cast, %p_shl4_cast

ST_2: bias_V_addr (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1167
.preheader47.preheader:7  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast

ST_2: StgValue_43 (59)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1159
.preheader47.preheader:8  br label %.preheader47

ST_2: StgValue_44 (246)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1198
:0  ret void


 <State 3>: 7.30ns
ST_3: h (61)  [1/1] 0.00ns
.preheader47:0  %h = phi i3 [ %h_1, %2 ], [ 1, %.preheader47.preheader ]

ST_3: h_cast9_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1168
.preheader47:1  %h_cast9_cast = zext i3 %h to i12

ST_3: tmp_22 (63)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1168
.preheader47:2  %tmp_22 = add i12 %h_cast9_cast, %tmp_17_cast

ST_3: tmp_23 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1168
.preheader47:3  %tmp_23 = trunc i12 %tmp_22 to i10

ST_3: p_shl5_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1168
.preheader47:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_23, i3 0)

ST_3: p_shl6_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1168
.preheader47:5  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_22, i1 false)

ST_3: tmp_24 (67)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1168
.preheader47:6  %tmp_24 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond2 (68)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1159
.preheader47:7  %exitcond2 = icmp eq i3 %h, -3

ST_3: empty_31 (69)  [1/1] 0.00ns
.preheader47:8  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_54 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1159
.preheader47:9  br i1 %exitcond2, label %3, label %.preheader46.preheader

ST_3: tmp (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
.preheader46.preheader:0  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)

ST_3: StgValue_56 (73)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1160
.preheader46.preheader:1  br label %.preheader46

ST_3: next_urem (241)  [1/1] 2.32ns
:0  %next_urem = add i7 %phi_urem, 1

ST_3: tmp_25 (242)  [1/1] 2.91ns
:1  %tmp_25 = icmp ult i7 %next_urem, 24

ST_3: idx_urem (243)  [1/1] 2.07ns
:2  %idx_urem = select i1 %tmp_25, i7 %next_urem, i7 0

ST_3: StgValue_60 (244)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1158
:3  br label %1


 <State 4>: 2.34ns
ST_4: w (75)  [1/1] 0.00ns
.preheader46:0  %w = phi i3 [ %w_1, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: w_cast8_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1168
.preheader46:1  %w_cast8_cast = zext i3 %w to i13

ST_4: tmp_26 (77)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1168
.preheader46:2  %tmp_26 = add i13 %tmp_24, %w_cast8_cast

ST_4: tmp_27_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1168
.preheader46:3  %tmp_27_cast = zext i13 %tmp_26 to i32

ST_4: output_V_addr (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1168
.preheader46:4  %output_V_addr = getelementptr [3456 x i8]* %output_V, i32 0, i32 %tmp_27_cast

ST_4: exitcond3 (80)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1160
.preheader46:5  %exitcond3 = icmp eq i3 %w, -3

ST_4: empty_32 (81)  [1/1] 0.00ns
.preheader46:6  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_68 (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1160
.preheader46:7  br i1 %exitcond3, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: tmp_2 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)

ST_4: StgValue_70 (85)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1162
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

ST_4: h_1 (238)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1159
:0  %h_1 = add i3 %h, 1

ST_4: StgValue_72 (239)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1159
:1  br label %.preheader47


 <State 5>: 6.99ns
ST_5: p_Val2_s (87)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_4, %.loopexit.loopexit ]

ST_5: m (88)  [1/1] 0.00ns
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_1, %.loopexit.loopexit ]

ST_5: m_cast7_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
.loopexit:2  %m_cast7_cast = zext i2 %m to i11

ST_5: tmp_27 (90)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1164
.loopexit:3  %tmp_27 = add i11 %m_cast7_cast, %tmp_14_cast

ST_5: tmp_28 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node tmp_29)
.loopexit:4  %tmp_28 = shl i11 %tmp_27, 2

ST_5: tmp_29 (92)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1164 (out node of the LUT)
.loopexit:5  %tmp_29 = sub i11 %tmp_28, %tmp_27

ST_5: exitcond4 (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1162
.loopexit:6  %exitcond4 = icmp eq i2 %m, -1

ST_5: empty_33 (94)  [1/1] 0.00ns
.loopexit:7  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_1 (95)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:1162
.loopexit:8  %m_1 = add i2 1, %m

ST_5: StgValue_82 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1162
.loopexit:9  br i1 %exitcond4, label %_ifconv1, label %.preheader.preheader

ST_5: tmp2 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node tmp_s)
.preheader.preheader:0  %tmp2 = xor i2 %m, -2

ST_5: tmp2_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node tmp_s)
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i4

ST_5: tmp_s (100)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:1164 (out node of the LUT)
.preheader.preheader:2  %tmp_s = add i4 %tmp2_cast, %tmp

ST_5: tmp_cast_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
.preheader.preheader:3  %tmp_cast_cast = zext i4 %tmp_s to i11

ST_5: tmp_30 (102)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1164
.preheader.preheader:4  %tmp_30 = add i11 %tmp_cast_cast, %tmp_21

ST_5: tmp_33 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
.preheader.preheader:5  %tmp_33 = trunc i11 %tmp_30 to i7

ST_5: p_shl8_cast (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
.preheader.preheader:6  %p_shl8_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_33, i3 0)

ST_5: tmp_37 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
.preheader.preheader:7  %tmp_37 = trunc i11 %tmp_30 to i9

ST_5: p_shl9_cast (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
.preheader.preheader:8  %p_shl9_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_37, i1 false)

ST_5: tmp_31 (107)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1164
.preheader.preheader:9  %tmp_31 = add i10 %p_shl8_cast, %p_shl9_cast

ST_5: StgValue_93 (108)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1163
.preheader.preheader:10  br label %.preheader

ST_5: p_Val2_1 (220)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:1167
_ifconv1:1  %p_Val2_1 = load i8* %bias_V_addr, align 1

ST_5: w_1 (235)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1160
_ifconv1:16  %w_1 = add i3 %w, 1


 <State 6>: 7.93ns
ST_6: p_Val2_4 (110)  [1/1] 0.00ns
.preheader:0  %p_Val2_4 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (111)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_1, %_ifconv ]

ST_6: n_cast6_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
.preheader:2  %n_cast6_cast = zext i2 %n to i11

ST_6: tmp_32 (113)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1164
.preheader:3  %tmp_32 = add i11 %tmp_29, %n_cast6_cast

ST_6: tmp_35_cast (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
.preheader:4  %tmp_35_cast = zext i11 %tmp_32 to i32

ST_6: weight_V_addr (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
.preheader:5  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i32 0, i32 %tmp_35_cast

ST_6: exitcond (116)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1163
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_34 (117)  [1/1] 0.00ns
.preheader:7  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_1 (118)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:1163
.preheader:8  %n_1 = add i2 %n, 1

ST_6: StgValue_105 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1163
.preheader:9  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_6: tmp3 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node tmp_6)
_ifconv:0  %tmp3 = xor i2 %n, -2

ST_6: tmp3_cast (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node tmp_6)
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i4

ST_6: tmp_6 (123)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:1164 (out node of the LUT)
_ifconv:2  %tmp_6 = add i4 %tmp3_cast, %tmp_2

ST_6: tmp_6_cast_cast (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:3  %tmp_6_cast_cast = zext i4 %tmp_6 to i10

ST_6: tmp_34 (125)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:4  %tmp_34 = add i10 %tmp_6_cast_cast, %tmp_31

ST_6: tmp_36_cast (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:5  %tmp_36_cast = zext i10 %tmp_34 to i32

ST_6: ShuffleConvs_2_Downs (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:6  %ShuffleConvs_2_Downs = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_25 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:7  %ShuffleConvs_2_Downs_25 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_26 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:8  %ShuffleConvs_2_Downs_26 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_27 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:9  %ShuffleConvs_2_Downs_27 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_28 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:10  %ShuffleConvs_2_Downs_28 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_29 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:11  %ShuffleConvs_2_Downs_29 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_30 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:12  %ShuffleConvs_2_Downs_30 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_31 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:13  %ShuffleConvs_2_Downs_31 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_32 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:14  %ShuffleConvs_2_Downs_32 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_33 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:15  %ShuffleConvs_2_Downs_33 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_34 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:16  %ShuffleConvs_2_Downs_34 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_35 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:17  %ShuffleConvs_2_Downs_35 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_36 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:18  %ShuffleConvs_2_Downs_36 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_37 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:19  %ShuffleConvs_2_Downs_37 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_38 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:20  %ShuffleConvs_2_Downs_38 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_39 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:21  %ShuffleConvs_2_Downs_39 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_40 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:22  %ShuffleConvs_2_Downs_40 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_41 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:23  %ShuffleConvs_2_Downs_41 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_42 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:24  %ShuffleConvs_2_Downs_42 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_43 (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:25  %ShuffleConvs_2_Downs_43 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_44 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:26  %ShuffleConvs_2_Downs_44 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_45 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:27  %ShuffleConvs_2_Downs_45 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_46 (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:28  %ShuffleConvs_2_Downs_46 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_47 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:29  %ShuffleConvs_2_Downs_47 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_36_cast

ST_6: weight_V_load (151)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: ShuffleConvs_2_Downs_48 (153)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:32  %ShuffleConvs_2_Downs_48 = load i8* %ShuffleConvs_2_Downs_37, align 1

ST_6: ShuffleConvs_2_Downs_49 (154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:33  %ShuffleConvs_2_Downs_49 = load i8* %ShuffleConvs_2_Downs_45, align 1

ST_6: ShuffleConvs_2_Downs_50 (155)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:34  %ShuffleConvs_2_Downs_50 = load i8* %ShuffleConvs_2_Downs_32, align 1

ST_6: ShuffleConvs_2_Downs_51 (156)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:35  %ShuffleConvs_2_Downs_51 = load i8* %ShuffleConvs_2_Downs_43, align 1

ST_6: ShuffleConvs_2_Downs_52 (157)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:36  %ShuffleConvs_2_Downs_52 = load i8* %ShuffleConvs_2_Downs_38, align 1

ST_6: ShuffleConvs_2_Downs_53 (158)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:37  %ShuffleConvs_2_Downs_53 = load i8* %ShuffleConvs_2_Downs_31, align 1

ST_6: ShuffleConvs_2_Downs_54 (159)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:38  %ShuffleConvs_2_Downs_54 = load i8* %ShuffleConvs_2_Downs_34, align 1

ST_6: ShuffleConvs_2_Downs_55 (160)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:39  %ShuffleConvs_2_Downs_55 = load i8* %ShuffleConvs_2_Downs_47, align 1

ST_6: ShuffleConvs_2_Downs_56 (161)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:40  %ShuffleConvs_2_Downs_56 = load i8* %ShuffleConvs_2_Downs_44, align 1

ST_6: ShuffleConvs_2_Downs_57 (162)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:41  %ShuffleConvs_2_Downs_57 = load i8* %ShuffleConvs_2_Downs_26, align 1

ST_6: ShuffleConvs_2_Downs_58 (163)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:42  %ShuffleConvs_2_Downs_58 = load i8* %ShuffleConvs_2_Downs, align 1

ST_6: ShuffleConvs_2_Downs_59 (164)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:43  %ShuffleConvs_2_Downs_59 = load i8* %ShuffleConvs_2_Downs_29, align 1

ST_6: ShuffleConvs_2_Downs_60 (165)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:44  %ShuffleConvs_2_Downs_60 = load i8* %ShuffleConvs_2_Downs_25, align 1

ST_6: ShuffleConvs_2_Downs_61 (166)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:45  %ShuffleConvs_2_Downs_61 = load i8* %ShuffleConvs_2_Downs_40, align 1

ST_6: ShuffleConvs_2_Downs_62 (167)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:46  %ShuffleConvs_2_Downs_62 = load i8* %ShuffleConvs_2_Downs_46, align 1

ST_6: ShuffleConvs_2_Downs_63 (168)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:47  %ShuffleConvs_2_Downs_63 = load i8* %ShuffleConvs_2_Downs_33, align 1

ST_6: ShuffleConvs_2_Downs_64 (169)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:48  %ShuffleConvs_2_Downs_64 = load i8* %ShuffleConvs_2_Downs_42, align 1

ST_6: ShuffleConvs_2_Downs_65 (170)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:49  %ShuffleConvs_2_Downs_65 = load i8* %ShuffleConvs_2_Downs_39, align 1

ST_6: ShuffleConvs_2_Downs_66 (171)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:50  %ShuffleConvs_2_Downs_66 = load i8* %ShuffleConvs_2_Downs_28, align 1

ST_6: ShuffleConvs_2_Downs_67 (172)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:51  %ShuffleConvs_2_Downs_67 = load i8* %ShuffleConvs_2_Downs_35, align 1

ST_6: ShuffleConvs_2_Downs_68 (173)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:52  %ShuffleConvs_2_Downs_68 = load i8* %ShuffleConvs_2_Downs_30, align 1

ST_6: ShuffleConvs_2_Downs_69 (174)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:53  %ShuffleConvs_2_Downs_69 = load i8* %ShuffleConvs_2_Downs_36, align 1

ST_6: ShuffleConvs_2_Downs_70 (175)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:54  %ShuffleConvs_2_Downs_70 = load i8* %ShuffleConvs_2_Downs_27, align 1

ST_6: ShuffleConvs_2_Downs_71 (176)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:55  %ShuffleConvs_2_Downs_71 = load i8* %ShuffleConvs_2_Downs_41, align 1

ST_6: StgValue_161 (217)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 6.46ns
ST_7: weight_V_load (151)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: ShuffleConvs_2_Downs_48 (153)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:32  %ShuffleConvs_2_Downs_48 = load i8* %ShuffleConvs_2_Downs_37, align 1

ST_7: ShuffleConvs_2_Downs_49 (154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:33  %ShuffleConvs_2_Downs_49 = load i8* %ShuffleConvs_2_Downs_45, align 1

ST_7: ShuffleConvs_2_Downs_50 (155)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:34  %ShuffleConvs_2_Downs_50 = load i8* %ShuffleConvs_2_Downs_32, align 1

ST_7: ShuffleConvs_2_Downs_51 (156)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:35  %ShuffleConvs_2_Downs_51 = load i8* %ShuffleConvs_2_Downs_43, align 1

ST_7: ShuffleConvs_2_Downs_52 (157)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:36  %ShuffleConvs_2_Downs_52 = load i8* %ShuffleConvs_2_Downs_38, align 1

ST_7: ShuffleConvs_2_Downs_53 (158)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:37  %ShuffleConvs_2_Downs_53 = load i8* %ShuffleConvs_2_Downs_31, align 1

ST_7: ShuffleConvs_2_Downs_54 (159)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:38  %ShuffleConvs_2_Downs_54 = load i8* %ShuffleConvs_2_Downs_34, align 1

ST_7: ShuffleConvs_2_Downs_55 (160)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:39  %ShuffleConvs_2_Downs_55 = load i8* %ShuffleConvs_2_Downs_47, align 1

ST_7: ShuffleConvs_2_Downs_56 (161)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:40  %ShuffleConvs_2_Downs_56 = load i8* %ShuffleConvs_2_Downs_44, align 1

ST_7: ShuffleConvs_2_Downs_57 (162)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:41  %ShuffleConvs_2_Downs_57 = load i8* %ShuffleConvs_2_Downs_26, align 1

ST_7: ShuffleConvs_2_Downs_58 (163)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:42  %ShuffleConvs_2_Downs_58 = load i8* %ShuffleConvs_2_Downs, align 1

ST_7: ShuffleConvs_2_Downs_59 (164)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:43  %ShuffleConvs_2_Downs_59 = load i8* %ShuffleConvs_2_Downs_29, align 1

ST_7: ShuffleConvs_2_Downs_60 (165)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:44  %ShuffleConvs_2_Downs_60 = load i8* %ShuffleConvs_2_Downs_25, align 1

ST_7: ShuffleConvs_2_Downs_61 (166)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:45  %ShuffleConvs_2_Downs_61 = load i8* %ShuffleConvs_2_Downs_40, align 1

ST_7: ShuffleConvs_2_Downs_62 (167)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:46  %ShuffleConvs_2_Downs_62 = load i8* %ShuffleConvs_2_Downs_46, align 1

ST_7: ShuffleConvs_2_Downs_63 (168)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:47  %ShuffleConvs_2_Downs_63 = load i8* %ShuffleConvs_2_Downs_33, align 1

ST_7: ShuffleConvs_2_Downs_64 (169)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:48  %ShuffleConvs_2_Downs_64 = load i8* %ShuffleConvs_2_Downs_42, align 1

ST_7: ShuffleConvs_2_Downs_65 (170)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:49  %ShuffleConvs_2_Downs_65 = load i8* %ShuffleConvs_2_Downs_39, align 1

ST_7: ShuffleConvs_2_Downs_66 (171)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:50  %ShuffleConvs_2_Downs_66 = load i8* %ShuffleConvs_2_Downs_28, align 1

ST_7: ShuffleConvs_2_Downs_67 (172)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:51  %ShuffleConvs_2_Downs_67 = load i8* %ShuffleConvs_2_Downs_35, align 1

ST_7: ShuffleConvs_2_Downs_68 (173)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:52  %ShuffleConvs_2_Downs_68 = load i8* %ShuffleConvs_2_Downs_30, align 1

ST_7: ShuffleConvs_2_Downs_69 (174)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:53  %ShuffleConvs_2_Downs_69 = load i8* %ShuffleConvs_2_Downs_36, align 1

ST_7: ShuffleConvs_2_Downs_70 (175)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:54  %ShuffleConvs_2_Downs_70 = load i8* %ShuffleConvs_2_Downs_27, align 1

ST_7: ShuffleConvs_2_Downs_71 (176)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:55  %ShuffleConvs_2_Downs_71 = load i8* %ShuffleConvs_2_Downs_41, align 1

ST_7: tmp_1 (177)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:56  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %ShuffleConvs_2_Downs_48, i8 %ShuffleConvs_2_Downs_49, i8 %ShuffleConvs_2_Downs_50, i8 %ShuffleConvs_2_Downs_51, i8 %ShuffleConvs_2_Downs_52, i8 %ShuffleConvs_2_Downs_53, i8 %ShuffleConvs_2_Downs_54, i8 %ShuffleConvs_2_Downs_55, i8 %ShuffleConvs_2_Downs_56, i8 %ShuffleConvs_2_Downs_57, i8 %ShuffleConvs_2_Downs_58, i8 %ShuffleConvs_2_Downs_59, i8 %ShuffleConvs_2_Downs_60, i8 %ShuffleConvs_2_Downs_61, i8 %ShuffleConvs_2_Downs_62, i8 %ShuffleConvs_2_Downs_63, i8 %ShuffleConvs_2_Downs_64, i8 %ShuffleConvs_2_Downs_65, i8 %ShuffleConvs_2_Downs_66, i8 %ShuffleConvs_2_Downs_67, i8 %ShuffleConvs_2_Downs_68, i8 %ShuffleConvs_2_Downs_69, i8 %ShuffleConvs_2_Downs_70, i8 %ShuffleConvs_2_Downs_71, i32 %arrayNo_cast)


 <State 8>: 6.43ns
ST_8: OP1_V (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:31  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (178)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:57  %OP2_V = sext i8 %tmp_1 to i16

ST_8: p_Val2_5 (179)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:58  %p_Val2_5 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_39 (185)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:64  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_7 (180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:59  %tmp_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_4, i6 0)

ST_9: tmp_11_cast (181)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:60  %tmp_11_cast = sext i14 %tmp_7 to i16

ST_9: p_Val2_6 (182)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:61  %p_Val2_6 = add i16 %tmp_11_cast, %p_Val2_5

ST_9: signbit (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:62  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)

ST_9: p_Val2_7 (184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:63  %p_Val2_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_6, i32 6, i32 13)

ST_9: tmp_9 (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:65  %tmp_9 = zext i1 %tmp_39 to i8

ST_9: tmp_40 (187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node carry)
_ifconv:66  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 13)

ST_9: p_Val2_8 (188)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:67  %p_Val2_8 = add i8 %p_Val2_7, %tmp_9

ST_9: newsignbit (189)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:68  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_8, i32 7)

ST_9: tmp_10 (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node carry)
_ifconv:69  %tmp_10 = xor i1 %newsignbit, true

ST_9: carry (191)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1164 (out node of the LUT)
_ifconv:70  %carry = and i1 %tmp_40, %tmp_10

ST_9: tmp_12 (193)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:72  %tmp_12 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_6, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_42 (192)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:71  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 14)

ST_10: Range1_all_ones (194)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:73  %Range1_all_ones = icmp eq i2 %tmp_12, -1

ST_10: Range1_all_zeros (195)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:74  %Range1_all_zeros = icmp eq i2 %tmp_12, 0

ST_10: deleted_zeros (196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:75  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_11 (197)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:76  %tmp_11 = xor i1 %tmp_42, true

ST_10: p_41_i_i (198)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:77  %p_41_i_i = and i1 %signbit, %tmp_11

ST_10: deleted_ones (199)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:78  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (200)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:79  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (201)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:80  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i1 (202)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:81  %brmerge_i_i1 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_13 (203)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1164
_ifconv:82  %tmp_13 = xor i1 %signbit, true

ST_10: overflow (204)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:83  %overflow = and i1 %brmerge_i_i1, %tmp_13

ST_10: brmerge40_demorgan_i (205)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1164 (out node of the LUT)
_ifconv:84  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp4_demorgan (206)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node underflow)
_ifconv:85  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp4 (207)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node underflow)
_ifconv:86  %tmp4 = xor i1 %tmp4_demorgan, true

ST_10: underflow (208)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1164 (out node of the LUT)
_ifconv:87  %underflow = and i1 %signbit, %tmp4

ST_10: brmerge_i_i_i (209)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1164 (out node of the LUT)
_ifconv:88  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp5 (210)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node sum_V)
_ifconv:89  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_13

ST_11: underflow_not (211)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node sum_V)
_ifconv:90  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_11: p_Val2_8_mux (212)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1164 (out node of the LUT)
_ifconv:91  %p_Val2_8_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_8

ST_11: p_Val2_8_35 (213)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1164 (grouped into LUT with out node sum_V)
_ifconv:92  %p_Val2_8_35 = select i1 %underflow, i8 -128, i8 %p_Val2_8

ST_11: sum_V (214)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1164 (out node of the LUT)
_ifconv:93  %sum_V = select i1 %underflow_not, i8 %p_Val2_8_mux, i8 %p_Val2_8_35

ST_11: StgValue_226 (215)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1163
_ifconv:94  br label %.preheader


 <State 12>: 4.62ns
ST_12: tmp_3 (219)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1167
_ifconv1:0  %tmp_3 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_1 (220)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:1167
_ifconv1:1  %p_Val2_1 = load i8* %bias_V_addr, align 1

ST_12: tmp_4 (221)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1167
_ifconv1:2  %tmp_4 = sext i8 %p_Val2_1 to i9

ST_12: p_Val2_2 (222)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1167
_ifconv1:3  %p_Val2_2 = add i9 %tmp_4, %tmp_3

ST_12: isneg (223)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1167
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_2, i32 8)

ST_12: result_V (224)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1167
_ifconv1:5  %result_V = add i8 %p_Val2_1, %p_Val2_s

ST_12: newsignbit_1 (225)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1167
_ifconv1:6  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.39ns
ST_13: tmp_5 (226)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1167 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_5 = xor i1 %newsignbit_1, true

ST_13: underflow_1 (227)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1167 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_1 = and i1 %isneg, %tmp_5

ST_13: brmerge_i_i (228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1167 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_1

ST_13: isneg_not (229)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1167 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (230)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1167 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_1, %isneg_not

ST_13: result_V_mux (231)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1167 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (232)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1167 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_1, i8 -128, i8 %result_V

ST_13: result_1 (233)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1167 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: StgValue_242 (234)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1168
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

ST_13: StgValue_243 (236)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1160
_ifconv1:17  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14             (br               ) [ 01111111111111]
co                      (phi              ) [ 00100000000000]
phi_mul                 (phi              ) [ 00100000000000]
phi_urem                (phi              ) [ 00111111111111]
next_mul                (add              ) [ 01111111111111]
co_cast                 (zext             ) [ 00000000000000]
co_cast_cast            (zext             ) [ 00000000000000]
tmp_8                   (bitconcatenate   ) [ 00000000000000]
p_shl2_cast             (zext             ) [ 00000000000000]
tmp_14                  (sub              ) [ 00000000000000]
tmp_14_cast             (sext             ) [ 00011111111111]
tmp_15                  (bitconcatenate   ) [ 00000000000000]
p_shl_cast              (zext             ) [ 00000000000000]
tmp_16                  (bitconcatenate   ) [ 00000000000000]
p_shl1_cast             (zext             ) [ 00000000000000]
tmp_17                  (sub              ) [ 00000000000000]
tmp_17_cast             (sext             ) [ 00011111111111]
exitcond1               (icmp             ) [ 00111111111111]
empty                   (speclooptripcount) [ 00000000000000]
co_1                    (add              ) [ 01111111111111]
StgValue_34             (br               ) [ 00000000000000]
arrayNo_cast            (zext             ) [ 00011111111111]
tmp_18                  (partselect       ) [ 00000000000000]
tmp_19                  (bitconcatenate   ) [ 00000000000000]
p_shl3_cast             (zext             ) [ 00000000000000]
tmp_20                  (bitconcatenate   ) [ 00000000000000]
p_shl4_cast             (zext             ) [ 00000000000000]
tmp_21                  (add              ) [ 00011111111111]
bias_V_addr             (getelementptr    ) [ 00011111111111]
StgValue_43             (br               ) [ 00111111111111]
StgValue_44             (ret              ) [ 00000000000000]
h                       (phi              ) [ 00011111111111]
h_cast9_cast            (zext             ) [ 00000000000000]
tmp_22                  (add              ) [ 00000000000000]
tmp_23                  (trunc            ) [ 00000000000000]
p_shl5_cast             (bitconcatenate   ) [ 00000000000000]
p_shl6_cast             (bitconcatenate   ) [ 00000000000000]
tmp_24                  (sub              ) [ 00001111111111]
exitcond2               (icmp             ) [ 00111111111111]
empty_31                (speclooptripcount) [ 00000000000000]
StgValue_54             (br               ) [ 00000000000000]
tmp                     (bitconcatenate   ) [ 00001111111111]
StgValue_56             (br               ) [ 00111111111111]
next_urem               (add              ) [ 00000000000000]
tmp_25                  (icmp             ) [ 00000000000000]
idx_urem                (select           ) [ 01111111111111]
StgValue_60             (br               ) [ 01111111111111]
w                       (phi              ) [ 00001111111100]
w_cast8_cast            (zext             ) [ 00000000000000]
tmp_26                  (add              ) [ 00000000000000]
tmp_27_cast             (zext             ) [ 00000000000000]
output_V_addr           (getelementptr    ) [ 00000111111111]
exitcond3               (icmp             ) [ 00111111111111]
empty_32                (speclooptripcount) [ 00000000000000]
StgValue_68             (br               ) [ 00000000000000]
tmp_2                   (bitconcatenate   ) [ 00000111111100]
StgValue_70             (br               ) [ 00111111111111]
h_1                     (add              ) [ 00111111111111]
StgValue_72             (br               ) [ 00111111111111]
p_Val2_s                (phi              ) [ 00000111111110]
m                       (phi              ) [ 00000100000000]
m_cast7_cast            (zext             ) [ 00000000000000]
tmp_27                  (add              ) [ 00000000000000]
tmp_28                  (shl              ) [ 00000000000000]
tmp_29                  (sub              ) [ 00000011111100]
exitcond4               (icmp             ) [ 00111111111111]
empty_33                (speclooptripcount) [ 00000000000000]
m_1                     (add              ) [ 00111111111111]
StgValue_82             (br               ) [ 00000000000000]
tmp2                    (xor              ) [ 00000000000000]
tmp2_cast               (sext             ) [ 00000000000000]
tmp_s                   (add              ) [ 00000000000000]
tmp_cast_cast           (zext             ) [ 00000000000000]
tmp_30                  (add              ) [ 00000000000000]
tmp_33                  (trunc            ) [ 00000000000000]
p_shl8_cast             (bitconcatenate   ) [ 00000000000000]
tmp_37                  (trunc            ) [ 00000000000000]
p_shl9_cast             (bitconcatenate   ) [ 00000000000000]
tmp_31                  (add              ) [ 00000011111100]
StgValue_93             (br               ) [ 00111111111111]
w_1                     (add              ) [ 00111000000011]
p_Val2_4                (phi              ) [ 00111111110011]
n                       (phi              ) [ 00000010000000]
n_cast6_cast            (zext             ) [ 00000000000000]
tmp_32                  (add              ) [ 00000000000000]
tmp_35_cast             (zext             ) [ 00000000000000]
weight_V_addr           (getelementptr    ) [ 00000001000000]
exitcond                (icmp             ) [ 00111111111111]
empty_34                (speclooptripcount) [ 00000000000000]
n_1                     (add              ) [ 00111111111111]
StgValue_105            (br               ) [ 00000000000000]
tmp3                    (xor              ) [ 00000000000000]
tmp3_cast               (sext             ) [ 00000000000000]
tmp_6                   (add              ) [ 00000000000000]
tmp_6_cast_cast         (zext             ) [ 00000000000000]
tmp_34                  (add              ) [ 00000000000000]
tmp_36_cast             (zext             ) [ 00000000000000]
ShuffleConvs_2_Downs    (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_25 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_26 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_27 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_28 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_29 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_30 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_31 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_32 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_33 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_34 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_35 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_36 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_37 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_38 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_39 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_40 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_41 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_42 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_43 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_44 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_45 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_46 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_47 (getelementptr    ) [ 00000001000000]
StgValue_161            (br               ) [ 00111111111111]
weight_V_load           (load             ) [ 00000000100000]
ShuffleConvs_2_Downs_48 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_49 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_50 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_51 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_52 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_53 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_54 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_55 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_56 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_57 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_58 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_59 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_60 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_61 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_62 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_63 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_64 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_65 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_66 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_67 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_68 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_69 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_70 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_71 (load             ) [ 00000000000000]
tmp_1                   (mux              ) [ 00000000100000]
OP1_V                   (sext             ) [ 00000000000000]
OP2_V                   (sext             ) [ 00000000000000]
p_Val2_5                (mul              ) [ 00000000010000]
tmp_39                  (bitselect        ) [ 00000000010000]
tmp_7                   (bitconcatenate   ) [ 00000000000000]
tmp_11_cast             (sext             ) [ 00000000000000]
p_Val2_6                (add              ) [ 00000000001000]
signbit                 (bitselect        ) [ 00000000001000]
p_Val2_7                (partselect       ) [ 00000000000000]
tmp_9                   (zext             ) [ 00000000000000]
tmp_40                  (bitselect        ) [ 00000000000000]
p_Val2_8                (add              ) [ 00000000001100]
newsignbit              (bitselect        ) [ 00000000001000]
tmp_10                  (xor              ) [ 00000000000000]
carry                   (and              ) [ 00000000001000]
tmp_12                  (partselect       ) [ 00000000001000]
tmp_42                  (bitselect        ) [ 00000000000000]
Range1_all_ones         (icmp             ) [ 00000000000000]
Range1_all_zeros        (icmp             ) [ 00000000000000]
deleted_zeros           (select           ) [ 00000000000000]
tmp_11                  (xor              ) [ 00000000000000]
p_41_i_i                (and              ) [ 00000000000000]
deleted_ones            (select           ) [ 00000000000000]
p_38_i_i                (and              ) [ 00000000000100]
p_not_i_i               (xor              ) [ 00000000000000]
brmerge_i_i1            (or               ) [ 00000000000000]
tmp_13                  (xor              ) [ 00000000000100]
overflow                (and              ) [ 00000000000000]
brmerge40_demorgan_i    (and              ) [ 00000000000100]
tmp4_demorgan           (or               ) [ 00000000000000]
tmp4                    (xor              ) [ 00000000000000]
underflow               (and              ) [ 00000000000100]
brmerge_i_i_i           (or               ) [ 00000000000100]
tmp5                    (or               ) [ 00000000000000]
underflow_not           (or               ) [ 00000000000000]
p_Val2_8_mux            (select           ) [ 00000000000000]
p_Val2_8_35             (select           ) [ 00000000000000]
sum_V                   (select           ) [ 00111111111111]
StgValue_226            (br               ) [ 00111111111111]
tmp_3                   (sext             ) [ 00000000000000]
p_Val2_1                (load             ) [ 00000000000000]
tmp_4                   (sext             ) [ 00000000000000]
p_Val2_2                (add              ) [ 00000000000000]
isneg                   (bitselect        ) [ 00000000000001]
result_V                (add              ) [ 00000000000001]
newsignbit_1            (bitselect        ) [ 00000000000001]
tmp_5                   (xor              ) [ 00000000000000]
underflow_1             (and              ) [ 00000000000000]
brmerge_i_i             (xor              ) [ 00000000000000]
isneg_not               (xor              ) [ 00000000000000]
brmerge9                (or               ) [ 00000000000000]
result_V_mux            (select           ) [ 00000000000000]
p_result_V              (select           ) [ 00000000000000]
result_1                (select           ) [ 00000000000000]
StgValue_242            (store            ) [ 00000000000000]
StgValue_243            (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ShuffleConvs_2_Downs_23">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ShuffleConvs_2_Downs_22">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ShuffleConvs_2_Downs_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ShuffleConvs_2_Downs_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ShuffleConvs_2_Downs_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ShuffleConvs_2_Downs_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ShuffleConvs_2_Downs_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ShuffleConvs_2_Downs_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ShuffleConvs_2_Downs_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ShuffleConvs_2_Downs">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ShuffleConvs_2_Downs_21">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ShuffleConvs_2_Downs_20">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ShuffleConvs_2_Downs_19">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ShuffleConvs_2_Downs_18">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ShuffleConvs_2_Downs_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ShuffleConvs_2_Downs_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ShuffleConvs_2_Downs_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ShuffleConvs_2_Downs_14">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ShuffleConvs_2_Downs_13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="ShuffleConvs_2_Downs_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="ShuffleConvs_2_Downs_10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ShuffleConvs_2_Downs_9">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ShuffleConvs_2_Downs_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="ShuffleConvs_2_Downs_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.24i8.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="bias_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="output_V_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="13" slack="0"/>
<pin id="163" dir="1" index="3" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="3"/>
<pin id="168" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="weight_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="ShuffleConvs_2_Downs_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="ShuffleConvs_2_Downs_25_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="10" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_25/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="ShuffleConvs_2_Downs_26_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_26/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="ShuffleConvs_2_Downs_27_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="10" slack="0"/>
<pin id="202" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_27/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="ShuffleConvs_2_Downs_28_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="10" slack="0"/>
<pin id="209" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_28/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="ShuffleConvs_2_Downs_29_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_29/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="ShuffleConvs_2_Downs_30_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_30/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="ShuffleConvs_2_Downs_31_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_31/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="ShuffleConvs_2_Downs_32_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_32/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="ShuffleConvs_2_Downs_33_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="10" slack="0"/>
<pin id="244" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_33/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="ShuffleConvs_2_Downs_34_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_34/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="ShuffleConvs_2_Downs_35_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="10" slack="0"/>
<pin id="258" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_35/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="ShuffleConvs_2_Downs_36_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="10" slack="0"/>
<pin id="265" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_36/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ShuffleConvs_2_Downs_37_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_37/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="ShuffleConvs_2_Downs_38_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="10" slack="0"/>
<pin id="279" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_38/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="ShuffleConvs_2_Downs_39_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="10" slack="0"/>
<pin id="286" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_39/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="ShuffleConvs_2_Downs_40_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="10" slack="0"/>
<pin id="293" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_40/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="ShuffleConvs_2_Downs_41_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="10" slack="0"/>
<pin id="300" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_41/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="ShuffleConvs_2_Downs_42_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="10" slack="0"/>
<pin id="307" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_42/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="ShuffleConvs_2_Downs_43_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="10" slack="0"/>
<pin id="314" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_43/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="ShuffleConvs_2_Downs_44_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="10" slack="0"/>
<pin id="321" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_44/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="ShuffleConvs_2_Downs_45_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="10" slack="0"/>
<pin id="328" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_45/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="ShuffleConvs_2_Downs_46_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="10" slack="0"/>
<pin id="335" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_46/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="ShuffleConvs_2_Downs_47_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="10" slack="0"/>
<pin id="342" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_47/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="348" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_48/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_49/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="363" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_50/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="368" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_51/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_52/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_53/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="383" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_54/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_55/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="393" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_56/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="398" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_57/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="403" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_58/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_59/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="413" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_60/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_61/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="423" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_62/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="428" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_63/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="433" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_64/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_access_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="438" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_65/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="443" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_66/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_access_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="448" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_67/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="453" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_68/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="458" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_69/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="463" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_70/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_access_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="468" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_71/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="StgValue_242_access_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="3"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_242/13 "/>
</bind>
</comp>

<comp id="474" class="1005" name="co_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="1"/>
<pin id="476" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="co_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="7" slack="0"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="485" class="1005" name="phi_mul_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="15" slack="1"/>
<pin id="487" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="phi_mul_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="15" slack="0"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="phi_urem_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="1"/>
<pin id="498" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="phi_urem_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="7" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="508" class="1005" name="h_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="1"/>
<pin id="510" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="h_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="1" slack="1"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="w_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="1"/>
<pin id="522" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="524" class="1004" name="w_phi_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="1"/>
<pin id="526" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="1" slack="1"/>
<pin id="528" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_Val2_s_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="1"/>
<pin id="534" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_Val2_s_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="8" slack="1"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="544" class="1005" name="m_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="1"/>
<pin id="546" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="m_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="2" slack="0"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_Val2_4_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="1"/>
<pin id="557" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_Val2_4_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="1"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="8" slack="1"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/6 "/>
</bind>
</comp>

<comp id="567" class="1005" name="n_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="1"/>
<pin id="569" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="571" class="1004" name="n_phi_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="2" slack="0"/>
<pin id="575" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="next_mul_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="15" slack="0"/>
<pin id="580" dir="0" index="1" bw="9" slack="0"/>
<pin id="581" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="co_cast_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="7" slack="0"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="co_cast_cast_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast_cast/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_8_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="0" index="1" bw="7" slack="0"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_shl2_cast_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="9" slack="0"/>
<pin id="603" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_14_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="9" slack="0"/>
<pin id="607" dir="0" index="1" bw="7" slack="0"/>
<pin id="608" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_14_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="0"/>
<pin id="613" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_15_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="10" slack="0"/>
<pin id="617" dir="0" index="1" bw="7" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_shl_cast_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="0"/>
<pin id="625" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_16_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="7" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_shl1_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_17_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="0" index="1" bw="8" slack="0"/>
<pin id="642" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_17_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="11" slack="0"/>
<pin id="647" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="exitcond1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="7" slack="0"/>
<pin id="651" dir="0" index="1" bw="7" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="co_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="7" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_1/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="arrayNo_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="0"/>
<pin id="663" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_18_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="0"/>
<pin id="667" dir="0" index="1" bw="15" slack="0"/>
<pin id="668" dir="0" index="2" bw="5" slack="0"/>
<pin id="669" dir="0" index="3" bw="5" slack="0"/>
<pin id="670" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_19_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="0" index="1" bw="3" slack="0"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="p_shl3_cast_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="0"/>
<pin id="685" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_20_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="0"/>
<pin id="689" dir="0" index="1" bw="3" slack="0"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_shl4_cast_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="4" slack="0"/>
<pin id="697" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_21_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="0"/>
<pin id="701" dir="0" index="1" bw="4" slack="0"/>
<pin id="702" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="h_cast9_cast_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="0"/>
<pin id="707" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast9_cast/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_22_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="0"/>
<pin id="711" dir="0" index="1" bw="11" slack="1"/>
<pin id="712" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_23_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="12" slack="0"/>
<pin id="716" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_shl5_cast_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="13" slack="0"/>
<pin id="720" dir="0" index="1" bw="10" slack="0"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_shl6_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="13" slack="0"/>
<pin id="728" dir="0" index="1" bw="12" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_24_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="13" slack="0"/>
<pin id="736" dir="0" index="1" bw="13" slack="0"/>
<pin id="737" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="exitcond2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="3" slack="0"/>
<pin id="742" dir="0" index="1" bw="3" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="0"/>
<pin id="748" dir="0" index="1" bw="3" slack="0"/>
<pin id="749" dir="0" index="2" bw="1" slack="0"/>
<pin id="750" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="next_urem_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="7" slack="1"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_25_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="7" slack="0"/>
<pin id="762" dir="0" index="1" bw="7" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="idx_urem_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="7" slack="0"/>
<pin id="769" dir="0" index="2" bw="7" slack="0"/>
<pin id="770" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="w_cast8_cast_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="3" slack="0"/>
<pin id="776" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast8_cast/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_26_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="13" slack="1"/>
<pin id="780" dir="0" index="1" bw="3" slack="0"/>
<pin id="781" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_27_cast_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="13" slack="0"/>
<pin id="785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="exitcond3_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="3" slack="0"/>
<pin id="790" dir="0" index="1" bw="3" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="4" slack="0"/>
<pin id="796" dir="0" index="1" bw="3" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="h_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="1"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="m_cast7_cast_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="0"/>
<pin id="810" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_27_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="0"/>
<pin id="814" dir="0" index="1" bw="10" slack="3"/>
<pin id="815" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_28_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="11" slack="0"/>
<pin id="819" dir="0" index="1" bw="3" slack="0"/>
<pin id="820" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_29_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="11" slack="0"/>
<pin id="825" dir="0" index="1" bw="11" slack="0"/>
<pin id="826" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="exitcond4_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="2" slack="0"/>
<pin id="831" dir="0" index="1" bw="2" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="m_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="2" slack="0"/>
<pin id="838" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp2_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="2" slack="0"/>
<pin id="843" dir="0" index="1" bw="2" slack="0"/>
<pin id="844" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp2_cast_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="0"/>
<pin id="849" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_s_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="2" slack="0"/>
<pin id="853" dir="0" index="1" bw="4" slack="2"/>
<pin id="854" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_cast_cast_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="0"/>
<pin id="858" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_30_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="4" slack="0"/>
<pin id="862" dir="0" index="1" bw="7" slack="3"/>
<pin id="863" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_33_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="p_shl8_cast_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="0"/>
<pin id="871" dir="0" index="1" bw="7" slack="0"/>
<pin id="872" dir="0" index="2" bw="1" slack="0"/>
<pin id="873" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_37_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="0"/>
<pin id="879" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="p_shl9_cast_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="10" slack="0"/>
<pin id="883" dir="0" index="1" bw="9" slack="0"/>
<pin id="884" dir="0" index="2" bw="1" slack="0"/>
<pin id="885" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_31_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="10" slack="0"/>
<pin id="891" dir="0" index="1" bw="10" slack="0"/>
<pin id="892" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="w_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="3" slack="1"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_1/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="n_cast6_cast_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="2" slack="0"/>
<pin id="903" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast6_cast/6 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_32_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="11" slack="1"/>
<pin id="907" dir="0" index="1" bw="2" slack="0"/>
<pin id="908" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_35_cast_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="11" slack="0"/>
<pin id="912" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/6 "/>
</bind>
</comp>

<comp id="915" class="1004" name="exitcond_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="2" slack="0"/>
<pin id="917" dir="0" index="1" bw="2" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="n_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="2" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/6 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="2" slack="0"/>
<pin id="929" dir="0" index="1" bw="2" slack="0"/>
<pin id="930" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp3_cast_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="2" slack="0"/>
<pin id="935" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_6_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="0"/>
<pin id="939" dir="0" index="1" bw="4" slack="2"/>
<pin id="940" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_6_cast_cast_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="4" slack="0"/>
<pin id="944" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast_cast/6 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_34_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="4" slack="0"/>
<pin id="948" dir="0" index="1" bw="10" slack="1"/>
<pin id="949" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_36_cast_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="10" slack="0"/>
<pin id="953" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_cast/6 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="0"/>
<pin id="981" dir="0" index="1" bw="8" slack="0"/>
<pin id="982" dir="0" index="2" bw="8" slack="0"/>
<pin id="983" dir="0" index="3" bw="8" slack="0"/>
<pin id="984" dir="0" index="4" bw="8" slack="0"/>
<pin id="985" dir="0" index="5" bw="8" slack="0"/>
<pin id="986" dir="0" index="6" bw="8" slack="0"/>
<pin id="987" dir="0" index="7" bw="8" slack="0"/>
<pin id="988" dir="0" index="8" bw="8" slack="0"/>
<pin id="989" dir="0" index="9" bw="8" slack="0"/>
<pin id="990" dir="0" index="10" bw="8" slack="0"/>
<pin id="991" dir="0" index="11" bw="8" slack="0"/>
<pin id="992" dir="0" index="12" bw="8" slack="0"/>
<pin id="993" dir="0" index="13" bw="8" slack="0"/>
<pin id="994" dir="0" index="14" bw="8" slack="0"/>
<pin id="995" dir="0" index="15" bw="8" slack="0"/>
<pin id="996" dir="0" index="16" bw="8" slack="0"/>
<pin id="997" dir="0" index="17" bw="8" slack="0"/>
<pin id="998" dir="0" index="18" bw="8" slack="0"/>
<pin id="999" dir="0" index="19" bw="8" slack="0"/>
<pin id="1000" dir="0" index="20" bw="8" slack="0"/>
<pin id="1001" dir="0" index="21" bw="8" slack="0"/>
<pin id="1002" dir="0" index="22" bw="8" slack="0"/>
<pin id="1003" dir="0" index="23" bw="8" slack="0"/>
<pin id="1004" dir="0" index="24" bw="8" slack="0"/>
<pin id="1005" dir="0" index="25" bw="7" slack="5"/>
<pin id="1006" dir="1" index="26" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="OP1_V_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="1"/>
<pin id="1034" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/8 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="OP2_V_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="1"/>
<pin id="1037" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/8 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="p_Val2_5_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="0"/>
<pin id="1040" dir="0" index="1" bw="8" slack="0"/>
<pin id="1041" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/8 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_39_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="0"/>
<pin id="1046" dir="0" index="1" bw="16" slack="0"/>
<pin id="1047" dir="0" index="2" bw="4" slack="0"/>
<pin id="1048" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/8 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_7_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="14" slack="0"/>
<pin id="1054" dir="0" index="1" bw="8" slack="3"/>
<pin id="1055" dir="0" index="2" bw="1" slack="0"/>
<pin id="1056" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_11_cast_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="14" slack="0"/>
<pin id="1062" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/9 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="p_Val2_6_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="14" slack="0"/>
<pin id="1066" dir="0" index="1" bw="16" slack="1"/>
<pin id="1067" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/9 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="signbit_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="16" slack="0"/>
<pin id="1072" dir="0" index="2" bw="5" slack="0"/>
<pin id="1073" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="p_Val2_7_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="0"/>
<pin id="1079" dir="0" index="1" bw="16" slack="0"/>
<pin id="1080" dir="0" index="2" bw="4" slack="0"/>
<pin id="1081" dir="0" index="3" bw="5" slack="0"/>
<pin id="1082" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/9 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_9_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_40_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="16" slack="0"/>
<pin id="1093" dir="0" index="2" bw="5" slack="0"/>
<pin id="1094" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/9 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="p_Val2_8_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/9 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="newsignbit_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="8" slack="0"/>
<pin id="1107" dir="0" index="2" bw="4" slack="0"/>
<pin id="1108" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/9 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="tmp_10_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="carry_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_12_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="2" slack="0"/>
<pin id="1126" dir="0" index="1" bw="16" slack="0"/>
<pin id="1127" dir="0" index="2" bw="5" slack="0"/>
<pin id="1128" dir="0" index="3" bw="5" slack="0"/>
<pin id="1129" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_42_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="16" slack="1"/>
<pin id="1137" dir="0" index="2" bw="5" slack="0"/>
<pin id="1138" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/10 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="Range1_all_ones_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="2" slack="1"/>
<pin id="1143" dir="0" index="1" bw="2" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="Range1_all_zeros_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="2" slack="1"/>
<pin id="1148" dir="0" index="1" bw="2" slack="0"/>
<pin id="1149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="deleted_zeros_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="1"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="0" index="2" bw="1" slack="0"/>
<pin id="1155" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/10 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp_11_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="0"/>
<pin id="1161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="p_41_i_i_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="1"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="deleted_ones_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="0" index="2" bw="1" slack="0"/>
<pin id="1173" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="p_38_i_i_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="1"/>
<pin id="1178" dir="0" index="1" bw="1" slack="0"/>
<pin id="1179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="p_not_i_i_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="1" slack="0"/>
<pin id="1184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/10 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="brmerge_i_i1_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i1/10 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tmp_13_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="1"/>
<pin id="1194" dir="0" index="1" bw="1" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="overflow_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/10 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="brmerge40_demorgan_i_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="1"/>
<pin id="1205" dir="0" index="1" bw="1" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/10 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="tmp4_demorgan_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="0"/>
<pin id="1210" dir="0" index="1" bw="1" slack="0"/>
<pin id="1211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/10 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp4_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="0"/>
<pin id="1216" dir="0" index="1" bw="1" slack="0"/>
<pin id="1217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/10 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="underflow_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="1"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="brmerge_i_i_i_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/10 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp5_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="1"/>
<pin id="1233" dir="0" index="1" bw="1" slack="1"/>
<pin id="1234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/11 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="underflow_not_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="1" slack="1"/>
<pin id="1238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/11 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="p_Val2_8_mux_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="1"/>
<pin id="1242" dir="0" index="1" bw="8" slack="0"/>
<pin id="1243" dir="0" index="2" bw="8" slack="2"/>
<pin id="1244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8_mux/11 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="p_Val2_8_35_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="1"/>
<pin id="1248" dir="0" index="1" bw="8" slack="0"/>
<pin id="1249" dir="0" index="2" bw="8" slack="2"/>
<pin id="1250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8_35/11 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="sum_V_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="8" slack="0"/>
<pin id="1255" dir="0" index="2" bw="8" slack="0"/>
<pin id="1256" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/11 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="tmp_3_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="1"/>
<pin id="1262" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="tmp_4_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="8" slack="0"/>
<pin id="1266" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="p_Val2_2_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="0"/>
<pin id="1270" dir="0" index="1" bw="8" slack="0"/>
<pin id="1271" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/12 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="isneg_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="0"/>
<pin id="1276" dir="0" index="1" bw="9" slack="0"/>
<pin id="1277" dir="0" index="2" bw="5" slack="0"/>
<pin id="1278" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/12 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="result_V_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="0"/>
<pin id="1284" dir="0" index="1" bw="8" slack="1"/>
<pin id="1285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="newsignbit_1_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="0"/>
<pin id="1290" dir="0" index="1" bw="8" slack="0"/>
<pin id="1291" dir="0" index="2" bw="4" slack="0"/>
<pin id="1292" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_1/12 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="tmp_5_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="0" index="1" bw="1" slack="0"/>
<pin id="1299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="underflow_1_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="1"/>
<pin id="1303" dir="0" index="1" bw="1" slack="0"/>
<pin id="1304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/13 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="brmerge_i_i_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="1"/>
<pin id="1308" dir="0" index="1" bw="1" slack="1"/>
<pin id="1309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/13 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="isneg_not_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="1"/>
<pin id="1312" dir="0" index="1" bw="1" slack="0"/>
<pin id="1313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/13 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="brmerge9_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="1"/>
<pin id="1317" dir="0" index="1" bw="1" slack="0"/>
<pin id="1318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/13 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="result_V_mux_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="0"/>
<pin id="1322" dir="0" index="1" bw="8" slack="0"/>
<pin id="1323" dir="0" index="2" bw="8" slack="1"/>
<pin id="1324" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/13 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="p_result_V_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="0"/>
<pin id="1329" dir="0" index="1" bw="8" slack="0"/>
<pin id="1330" dir="0" index="2" bw="8" slack="1"/>
<pin id="1331" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/13 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="result_1_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="0"/>
<pin id="1336" dir="0" index="1" bw="8" slack="0"/>
<pin id="1337" dir="0" index="2" bw="8" slack="0"/>
<pin id="1338" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="next_mul_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="15" slack="0"/>
<pin id="1345" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_14_cast_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="11" slack="3"/>
<pin id="1350" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_14_cast "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp_17_cast_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="12" slack="1"/>
<pin id="1355" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="1361" class="1005" name="co_1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="7" slack="0"/>
<pin id="1363" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_1 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="arrayNo_cast_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="5"/>
<pin id="1368" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="1371" class="1005" name="tmp_21_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="11" slack="3"/>
<pin id="1373" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="bias_V_addr_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="7" slack="3"/>
<pin id="1378" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1381" class="1005" name="tmp_24_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="13" slack="1"/>
<pin id="1383" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="tmp_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="4" slack="2"/>
<pin id="1391" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1394" class="1005" name="idx_urem_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="7" slack="1"/>
<pin id="1396" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="1399" class="1005" name="output_V_addr_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="12" slack="3"/>
<pin id="1401" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="1407" class="1005" name="tmp_2_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="4" slack="2"/>
<pin id="1409" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="h_1_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="3" slack="1"/>
<pin id="1414" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="tmp_29_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="11" slack="1"/>
<pin id="1419" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="m_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="2" slack="0"/>
<pin id="1427" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="tmp_31_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="10" slack="1"/>
<pin id="1432" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="w_1_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="3" slack="1"/>
<pin id="1437" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="weight_V_addr_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="10" slack="1"/>
<pin id="1442" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1448" class="1005" name="n_1_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="2" slack="0"/>
<pin id="1450" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="ShuffleConvs_2_Downs_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="9" slack="1"/>
<pin id="1455" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs "/>
</bind>
</comp>

<comp id="1458" class="1005" name="ShuffleConvs_2_Downs_25_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="9" slack="1"/>
<pin id="1460" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_25 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="ShuffleConvs_2_Downs_26_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="9" slack="1"/>
<pin id="1465" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_26 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="ShuffleConvs_2_Downs_27_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="9" slack="1"/>
<pin id="1470" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_27 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="ShuffleConvs_2_Downs_28_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="9" slack="1"/>
<pin id="1475" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_28 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="ShuffleConvs_2_Downs_29_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="9" slack="1"/>
<pin id="1480" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_29 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="ShuffleConvs_2_Downs_30_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="9" slack="1"/>
<pin id="1485" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_30 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="ShuffleConvs_2_Downs_31_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="9" slack="1"/>
<pin id="1490" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_31 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="ShuffleConvs_2_Downs_32_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="9" slack="1"/>
<pin id="1495" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_32 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="ShuffleConvs_2_Downs_33_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="9" slack="1"/>
<pin id="1500" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_33 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="ShuffleConvs_2_Downs_34_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="9" slack="1"/>
<pin id="1505" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_34 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="ShuffleConvs_2_Downs_35_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="9" slack="1"/>
<pin id="1510" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_35 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="ShuffleConvs_2_Downs_36_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="9" slack="1"/>
<pin id="1515" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_36 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="ShuffleConvs_2_Downs_37_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="9" slack="1"/>
<pin id="1520" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_37 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="ShuffleConvs_2_Downs_38_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="9" slack="1"/>
<pin id="1525" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_38 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="ShuffleConvs_2_Downs_39_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="9" slack="1"/>
<pin id="1530" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_39 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="ShuffleConvs_2_Downs_40_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="9" slack="1"/>
<pin id="1535" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_40 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="ShuffleConvs_2_Downs_41_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="9" slack="1"/>
<pin id="1540" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_41 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="ShuffleConvs_2_Downs_42_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="9" slack="1"/>
<pin id="1545" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_42 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="ShuffleConvs_2_Downs_43_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="9" slack="1"/>
<pin id="1550" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_43 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="ShuffleConvs_2_Downs_44_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="9" slack="1"/>
<pin id="1555" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_44 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="ShuffleConvs_2_Downs_45_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="9" slack="1"/>
<pin id="1560" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_45 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="ShuffleConvs_2_Downs_46_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="9" slack="1"/>
<pin id="1565" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_46 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="ShuffleConvs_2_Downs_47_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="9" slack="1"/>
<pin id="1570" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_47 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="weight_V_load_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="8" slack="1"/>
<pin id="1575" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1578" class="1005" name="tmp_1_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="8" slack="1"/>
<pin id="1580" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="p_Val2_5_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="16" slack="1"/>
<pin id="1585" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="tmp_39_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="1" slack="1"/>
<pin id="1590" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="p_Val2_6_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="16" slack="1"/>
<pin id="1595" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="signbit_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="1" slack="1"/>
<pin id="1600" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1605" class="1005" name="p_Val2_8_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="8" slack="2"/>
<pin id="1607" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="newsignbit_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="1" slack="1"/>
<pin id="1613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1617" class="1005" name="carry_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="1" slack="1"/>
<pin id="1619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1624" class="1005" name="tmp_12_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="2" slack="1"/>
<pin id="1626" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="p_38_i_i_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="1" slack="1"/>
<pin id="1632" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1635" class="1005" name="tmp_13_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="1"/>
<pin id="1637" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="brmerge40_demorgan_i_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="1" slack="1"/>
<pin id="1642" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1645" class="1005" name="underflow_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="1" slack="1"/>
<pin id="1647" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1650" class="1005" name="brmerge_i_i_i_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="1" slack="1"/>
<pin id="1652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1655" class="1005" name="sum_V_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="8" slack="1"/>
<pin id="1657" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1660" class="1005" name="isneg_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="1" slack="1"/>
<pin id="1662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1667" class="1005" name="result_V_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="8" slack="1"/>
<pin id="1669" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1673" class="1005" name="newsignbit_1_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="1"/>
<pin id="1675" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="90" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="90" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="90" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="90" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="90" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="90" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="90" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="90" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="90" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="90" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="90" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="90" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="90" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="90" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="90" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="90" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="6" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="90" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="90" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="90" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="90" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="90" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="90" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="12" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="90" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="22" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="90" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="8" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="90" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="90" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="90" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="170" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="268" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="324" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="233" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="310" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="275" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="226" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="247" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="338" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="317" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="191" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="177" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="212" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="184" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="289" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="331" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="240" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="303" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="282" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="205" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="254" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="219" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="261" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="198" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="296" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="56" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="54" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="500" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="511"><net_src comp="92" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="519"><net_src comp="512" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="523"><net_src comp="92" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="531"><net_src comp="524" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="535"><net_src comp="104" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="536" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="547"><net_src comp="62" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="555" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="565"><net_src comp="532" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="559" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="570"><net_src comp="62" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="577"><net_src comp="567" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="582"><net_src comp="489" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="58" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="478" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="592"><net_src comp="478" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="60" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="478" pin="4"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="62" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="589" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="64" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="478" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="66" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="68" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="478" pin="4"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="70" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="638"><net_src comp="627" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="623" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="635" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="478" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="72" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="478" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="78" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="500" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="671"><net_src comp="80" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="489" pin="4"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="82" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="84" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="680"><net_src comp="86" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="665" pin="4"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="66" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="686"><net_src comp="675" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="88" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="665" pin="4"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="70" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="687" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="683" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="512" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="709" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="94" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="66" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="731"><net_src comp="96" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="709" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="70" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="718" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="726" pin="3"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="512" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="98" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="88" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="512" pin="4"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="70" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="758"><net_src comp="496" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="78" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="102" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="754" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="54" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="777"><net_src comp="524" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="786"><net_src comp="778" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="792"><net_src comp="524" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="98" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="799"><net_src comp="88" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="524" pin="4"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="70" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="806"><net_src comp="508" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="92" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="548" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="812" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="106" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="812" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="548" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="108" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="112" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="548" pin="4"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="548" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="114" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="841" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="847" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="859"><net_src comp="851" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="860" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="874"><net_src comp="64" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="865" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="66" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="880"><net_src comp="860" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="886"><net_src comp="116" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="877" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="70" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="893"><net_src comp="869" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="881" pin="3"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="520" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="92" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="571" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="905" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="919"><net_src comp="571" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="108" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="571" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="112" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="571" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="114" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="936"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="937" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="942" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="946" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="957"><net_src comp="951" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="958"><net_src comp="951" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="959"><net_src comp="951" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="960"><net_src comp="951" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="961"><net_src comp="951" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="962"><net_src comp="951" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="963"><net_src comp="951" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="964"><net_src comp="951" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="965"><net_src comp="951" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="966"><net_src comp="951" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="967"><net_src comp="951" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="968"><net_src comp="951" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="969"><net_src comp="951" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="970"><net_src comp="951" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="971"><net_src comp="951" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="972"><net_src comp="951" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="973"><net_src comp="951" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="974"><net_src comp="951" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="975"><net_src comp="951" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="976"><net_src comp="951" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="977"><net_src comp="951" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="978"><net_src comp="951" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1007"><net_src comp="118" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="1008"><net_src comp="350" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="1009"><net_src comp="355" pin="2"/><net_sink comp="979" pin=2"/></net>

<net id="1010"><net_src comp="360" pin="2"/><net_sink comp="979" pin=3"/></net>

<net id="1011"><net_src comp="365" pin="2"/><net_sink comp="979" pin=4"/></net>

<net id="1012"><net_src comp="370" pin="2"/><net_sink comp="979" pin=5"/></net>

<net id="1013"><net_src comp="375" pin="2"/><net_sink comp="979" pin=6"/></net>

<net id="1014"><net_src comp="380" pin="2"/><net_sink comp="979" pin=7"/></net>

<net id="1015"><net_src comp="385" pin="2"/><net_sink comp="979" pin=8"/></net>

<net id="1016"><net_src comp="390" pin="2"/><net_sink comp="979" pin=9"/></net>

<net id="1017"><net_src comp="395" pin="2"/><net_sink comp="979" pin=10"/></net>

<net id="1018"><net_src comp="400" pin="2"/><net_sink comp="979" pin=11"/></net>

<net id="1019"><net_src comp="405" pin="2"/><net_sink comp="979" pin=12"/></net>

<net id="1020"><net_src comp="410" pin="2"/><net_sink comp="979" pin=13"/></net>

<net id="1021"><net_src comp="415" pin="2"/><net_sink comp="979" pin=14"/></net>

<net id="1022"><net_src comp="420" pin="2"/><net_sink comp="979" pin=15"/></net>

<net id="1023"><net_src comp="425" pin="2"/><net_sink comp="979" pin=16"/></net>

<net id="1024"><net_src comp="430" pin="2"/><net_sink comp="979" pin=17"/></net>

<net id="1025"><net_src comp="435" pin="2"/><net_sink comp="979" pin=18"/></net>

<net id="1026"><net_src comp="440" pin="2"/><net_sink comp="979" pin=19"/></net>

<net id="1027"><net_src comp="445" pin="2"/><net_sink comp="979" pin=20"/></net>

<net id="1028"><net_src comp="450" pin="2"/><net_sink comp="979" pin=21"/></net>

<net id="1029"><net_src comp="455" pin="2"/><net_sink comp="979" pin=22"/></net>

<net id="1030"><net_src comp="460" pin="2"/><net_sink comp="979" pin=23"/></net>

<net id="1031"><net_src comp="465" pin="2"/><net_sink comp="979" pin=24"/></net>

<net id="1042"><net_src comp="1032" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="1035" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1049"><net_src comp="120" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="1038" pin="2"/><net_sink comp="1044" pin=1"/></net>

<net id="1051"><net_src comp="122" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1057"><net_src comp="124" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="555" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1059"><net_src comp="126" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1063"><net_src comp="1052" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="1060" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1074"><net_src comp="120" pin="0"/><net_sink comp="1069" pin=0"/></net>

<net id="1075"><net_src comp="1064" pin="2"/><net_sink comp="1069" pin=1"/></net>

<net id="1076"><net_src comp="128" pin="0"/><net_sink comp="1069" pin=2"/></net>

<net id="1083"><net_src comp="130" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1084"><net_src comp="1064" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1085"><net_src comp="132" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1086"><net_src comp="134" pin="0"/><net_sink comp="1077" pin=3"/></net>

<net id="1095"><net_src comp="120" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="1064" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="134" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1102"><net_src comp="1077" pin="4"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1087" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1109"><net_src comp="136" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="1098" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1111"><net_src comp="138" pin="0"/><net_sink comp="1104" pin=2"/></net>

<net id="1116"><net_src comp="1104" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="140" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="1090" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1112" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1130"><net_src comp="142" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="1064" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1132"><net_src comp="84" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1133"><net_src comp="128" pin="0"/><net_sink comp="1124" pin=3"/></net>

<net id="1139"><net_src comp="120" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="84" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1145"><net_src comp="108" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1150"><net_src comp="62" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1156"><net_src comp="1141" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1157"><net_src comp="1146" pin="2"/><net_sink comp="1151" pin=2"/></net>

<net id="1162"><net_src comp="1134" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="140" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1168"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1174"><net_src comp="1164" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1175"><net_src comp="1141" pin="2"/><net_sink comp="1169" pin=2"/></net>

<net id="1180"><net_src comp="1141" pin="2"/><net_sink comp="1176" pin=1"/></net>

<net id="1185"><net_src comp="1151" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="140" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1191"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1196"><net_src comp="140" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1201"><net_src comp="1187" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="1192" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1169" pin="3"/><net_sink comp="1203" pin=1"/></net>

<net id="1212"><net_src comp="1176" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="1203" pin="2"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="1208" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="140" pin="0"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="1214" pin="2"/><net_sink comp="1220" pin=1"/></net>

<net id="1229"><net_src comp="1220" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1197" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1239"><net_src comp="1231" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1245"><net_src comp="144" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1251"><net_src comp="146" pin="0"/><net_sink comp="1246" pin=1"/></net>

<net id="1257"><net_src comp="1235" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="1240" pin="3"/><net_sink comp="1252" pin=1"/></net>

<net id="1259"><net_src comp="1246" pin="3"/><net_sink comp="1252" pin=2"/></net>

<net id="1263"><net_src comp="532" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="166" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1272"><net_src comp="1264" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="1260" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1279"><net_src comp="148" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1280"><net_src comp="1268" pin="2"/><net_sink comp="1274" pin=1"/></net>

<net id="1281"><net_src comp="150" pin="0"/><net_sink comp="1274" pin=2"/></net>

<net id="1286"><net_src comp="166" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="532" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1293"><net_src comp="136" pin="0"/><net_sink comp="1288" pin=0"/></net>

<net id="1294"><net_src comp="1282" pin="2"/><net_sink comp="1288" pin=1"/></net>

<net id="1295"><net_src comp="138" pin="0"/><net_sink comp="1288" pin=2"/></net>

<net id="1300"><net_src comp="140" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1305"><net_src comp="1296" pin="2"/><net_sink comp="1301" pin=1"/></net>

<net id="1314"><net_src comp="140" pin="0"/><net_sink comp="1310" pin=1"/></net>

<net id="1319"><net_src comp="1310" pin="2"/><net_sink comp="1315" pin=1"/></net>

<net id="1325"><net_src comp="1306" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1326"><net_src comp="144" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1332"><net_src comp="1301" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1333"><net_src comp="146" pin="0"/><net_sink comp="1327" pin=1"/></net>

<net id="1339"><net_src comp="1315" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1340"><net_src comp="1320" pin="3"/><net_sink comp="1334" pin=1"/></net>

<net id="1341"><net_src comp="1327" pin="3"/><net_sink comp="1334" pin=2"/></net>

<net id="1342"><net_src comp="1334" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="1346"><net_src comp="578" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1351"><net_src comp="611" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1356"><net_src comp="645" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1364"><net_src comp="655" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1369"><net_src comp="661" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="979" pin=25"/></net>

<net id="1374"><net_src comp="699" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1379"><net_src comp="152" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1384"><net_src comp="734" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1392"><net_src comp="746" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1397"><net_src comp="766" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1402"><net_src comp="159" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1410"><net_src comp="794" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1415"><net_src comp="802" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1420"><net_src comp="823" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1428"><net_src comp="835" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1433"><net_src comp="889" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1438"><net_src comp="895" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1443"><net_src comp="170" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1451"><net_src comp="921" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="1456"><net_src comp="177" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1461"><net_src comp="184" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1466"><net_src comp="191" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1471"><net_src comp="198" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1476"><net_src comp="205" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1481"><net_src comp="212" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1486"><net_src comp="219" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1491"><net_src comp="226" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1496"><net_src comp="233" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1501"><net_src comp="240" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1506"><net_src comp="247" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1511"><net_src comp="254" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1516"><net_src comp="261" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1521"><net_src comp="268" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1526"><net_src comp="275" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1531"><net_src comp="282" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1536"><net_src comp="289" pin="3"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1541"><net_src comp="296" pin="3"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1546"><net_src comp="303" pin="3"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1551"><net_src comp="310" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1556"><net_src comp="317" pin="3"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1561"><net_src comp="324" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1566"><net_src comp="331" pin="3"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1571"><net_src comp="338" pin="3"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1576"><net_src comp="345" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1581"><net_src comp="979" pin="26"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1586"><net_src comp="1038" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1591"><net_src comp="1044" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1596"><net_src comp="1064" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1601"><net_src comp="1069" pin="3"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1603"><net_src comp="1598" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1604"><net_src comp="1598" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1608"><net_src comp="1098" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1240" pin=2"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="1246" pin=2"/></net>

<net id="1614"><net_src comp="1104" pin="3"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1616"><net_src comp="1611" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1620"><net_src comp="1118" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1623"><net_src comp="1617" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1627"><net_src comp="1124" pin="4"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1629"><net_src comp="1624" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1633"><net_src comp="1176" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1638"><net_src comp="1192" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1643"><net_src comp="1203" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1648"><net_src comp="1220" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1653"><net_src comp="1225" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1658"><net_src comp="1252" pin="3"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1663"><net_src comp="1274" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1665"><net_src comp="1660" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1666"><net_src comp="1660" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1670"><net_src comp="1282" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="1320" pin=2"/></net>

<net id="1672"><net_src comp="1667" pin="1"/><net_sink comp="1327" pin=2"/></net>

<net id="1676"><net_src comp="1288" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1678"><net_src comp="1673" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="1679"><net_src comp="1673" pin="1"/><net_sink comp="1315" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {13 }
	Port: ShuffleConvs_2_Downs_23 | {}
	Port: ShuffleConvs_2_Downs_22 | {}
	Port: ShuffleConvs_2_Downs_11 | {}
	Port: ShuffleConvs_2_Downs_6 | {}
	Port: ShuffleConvs_2_Downs_5 | {}
	Port: ShuffleConvs_2_Downs_4 | {}
	Port: ShuffleConvs_2_Downs_3 | {}
	Port: ShuffleConvs_2_Downs_2 | {}
	Port: ShuffleConvs_2_Downs_1 | {}
	Port: ShuffleConvs_2_Downs | {}
	Port: ShuffleConvs_2_Downs_21 | {}
	Port: ShuffleConvs_2_Downs_20 | {}
	Port: ShuffleConvs_2_Downs_19 | {}
	Port: ShuffleConvs_2_Downs_18 | {}
	Port: ShuffleConvs_2_Downs_17 | {}
	Port: ShuffleConvs_2_Downs_16 | {}
	Port: ShuffleConvs_2_Downs_15 | {}
	Port: ShuffleConvs_2_Downs_14 | {}
	Port: ShuffleConvs_2_Downs_13 | {}
	Port: ShuffleConvs_2_Downs_12 | {}
	Port: ShuffleConvs_2_Downs_10 | {}
	Port: ShuffleConvs_2_Downs_9 | {}
	Port: ShuffleConvs_2_Downs_8 | {}
	Port: ShuffleConvs_2_Downs_7 | {}
 - Input state : 
	Port: subconv_3x3_8_stride.1 : weight_V | {6 7 }
	Port: subconv_3x3_8_stride.1 : bias_V | {5 12 }
	Port: subconv_3x3_8_stride.1 : output_V | {}
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_23 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_22 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_11 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_6 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_5 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_4 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_3 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_2 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_1 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_21 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_20 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_19 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_18 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_17 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_16 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_15 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_14 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_13 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_12 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_10 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_9 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_8 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_7 | {6 7 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		co_cast : 1
		co_cast_cast : 1
		tmp_8 : 1
		p_shl2_cast : 2
		tmp_14 : 3
		tmp_14_cast : 4
		tmp_15 : 1
		p_shl_cast : 2
		tmp_16 : 1
		p_shl1_cast : 2
		tmp_17 : 3
		tmp_17_cast : 4
		exitcond1 : 1
		co_1 : 1
		StgValue_34 : 2
		arrayNo_cast : 1
		tmp_18 : 1
		tmp_19 : 2
		p_shl3_cast : 3
		tmp_20 : 2
		p_shl4_cast : 3
		tmp_21 : 4
		bias_V_addr : 2
	State 3
		h_cast9_cast : 1
		tmp_22 : 2
		tmp_23 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		tmp_24 : 5
		exitcond2 : 1
		StgValue_54 : 2
		tmp : 1
		tmp_25 : 1
		idx_urem : 2
	State 4
		w_cast8_cast : 1
		tmp_26 : 2
		tmp_27_cast : 3
		output_V_addr : 4
		exitcond3 : 1
		StgValue_68 : 2
		tmp_2 : 1
	State 5
		m_cast7_cast : 1
		tmp_27 : 2
		tmp_28 : 3
		tmp_29 : 3
		exitcond4 : 1
		m_1 : 1
		StgValue_82 : 2
		tmp2 : 1
		tmp2_cast : 1
		tmp_s : 2
		tmp_cast_cast : 3
		tmp_30 : 4
		tmp_33 : 5
		p_shl8_cast : 6
		tmp_37 : 5
		p_shl9_cast : 6
		tmp_31 : 7
	State 6
		n_cast6_cast : 1
		tmp_32 : 2
		tmp_35_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_1 : 1
		StgValue_105 : 2
		tmp3 : 1
		tmp3_cast : 1
		tmp_6 : 2
		tmp_6_cast_cast : 3
		tmp_34 : 4
		tmp_36_cast : 5
		ShuffleConvs_2_Downs : 6
		ShuffleConvs_2_Downs_25 : 6
		ShuffleConvs_2_Downs_26 : 6
		ShuffleConvs_2_Downs_27 : 6
		ShuffleConvs_2_Downs_28 : 6
		ShuffleConvs_2_Downs_29 : 6
		ShuffleConvs_2_Downs_30 : 6
		ShuffleConvs_2_Downs_31 : 6
		ShuffleConvs_2_Downs_32 : 6
		ShuffleConvs_2_Downs_33 : 6
		ShuffleConvs_2_Downs_34 : 6
		ShuffleConvs_2_Downs_35 : 6
		ShuffleConvs_2_Downs_36 : 6
		ShuffleConvs_2_Downs_37 : 6
		ShuffleConvs_2_Downs_38 : 6
		ShuffleConvs_2_Downs_39 : 6
		ShuffleConvs_2_Downs_40 : 6
		ShuffleConvs_2_Downs_41 : 6
		ShuffleConvs_2_Downs_42 : 6
		ShuffleConvs_2_Downs_43 : 6
		ShuffleConvs_2_Downs_44 : 6
		ShuffleConvs_2_Downs_45 : 6
		ShuffleConvs_2_Downs_46 : 6
		ShuffleConvs_2_Downs_47 : 6
		weight_V_load : 5
		ShuffleConvs_2_Downs_48 : 7
		ShuffleConvs_2_Downs_49 : 7
		ShuffleConvs_2_Downs_50 : 7
		ShuffleConvs_2_Downs_51 : 7
		ShuffleConvs_2_Downs_52 : 7
		ShuffleConvs_2_Downs_53 : 7
		ShuffleConvs_2_Downs_54 : 7
		ShuffleConvs_2_Downs_55 : 7
		ShuffleConvs_2_Downs_56 : 7
		ShuffleConvs_2_Downs_57 : 7
		ShuffleConvs_2_Downs_58 : 7
		ShuffleConvs_2_Downs_59 : 7
		ShuffleConvs_2_Downs_60 : 7
		ShuffleConvs_2_Downs_61 : 7
		ShuffleConvs_2_Downs_62 : 7
		ShuffleConvs_2_Downs_63 : 7
		ShuffleConvs_2_Downs_64 : 7
		ShuffleConvs_2_Downs_65 : 7
		ShuffleConvs_2_Downs_66 : 7
		ShuffleConvs_2_Downs_67 : 7
		ShuffleConvs_2_Downs_68 : 7
		ShuffleConvs_2_Downs_69 : 7
		ShuffleConvs_2_Downs_70 : 7
		ShuffleConvs_2_Downs_71 : 7
	State 7
		tmp_1 : 1
	State 8
		p_Val2_5 : 1
		tmp_39 : 2
	State 9
		tmp_11_cast : 1
		p_Val2_6 : 2
		signbit : 3
		p_Val2_7 : 3
		tmp_40 : 3
		p_Val2_8 : 4
		newsignbit : 5
		tmp_10 : 6
		carry : 6
		tmp_12 : 3
	State 10
		deleted_zeros : 1
		tmp_11 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i1 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 11
	State 12
		tmp_4 : 1
		p_Val2_2 : 2
		isneg : 3
		result_V : 1
		newsignbit_1 : 2
	State 13
		result_1 : 1
		StgValue_242 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        next_mul_fu_578       |    0    |    50   |    20   |
|          |          co_1_fu_655         |    0    |    26   |    12   |
|          |         tmp_21_fu_699        |    0    |    23   |    11   |
|          |         tmp_22_fu_709        |    0    |    38   |    16   |
|          |       next_urem_fu_754       |    0    |    26   |    12   |
|          |         tmp_26_fu_778        |    0    |    44   |    18   |
|          |          h_1_fu_802          |    0    |    14   |    9    |
|          |         tmp_27_fu_812        |    0    |    35   |    15   |
|          |          m_1_fu_835          |    0    |    11   |    8    |
|          |         tmp_s_fu_851         |    0    |    17   |    9    |
|    add   |         tmp_30_fu_860        |    0    |    26   |    12   |
|          |         tmp_31_fu_889        |    0    |    35   |    15   |
|          |          w_1_fu_895          |    0    |    14   |    9    |
|          |         tmp_32_fu_905        |    0    |    38   |    16   |
|          |          n_1_fu_921          |    0    |    11   |    8    |
|          |         tmp_6_fu_937         |    0    |    17   |    9    |
|          |         tmp_34_fu_946        |    0    |    35   |    15   |
|          |       p_Val2_6_fu_1064       |    0    |    53   |    21   |
|          |       p_Val2_8_fu_1098       |    0    |    29   |    13   |
|          |       p_Val2_2_fu_1268       |    0    |    29   |    13   |
|          |       result_V_fu_1282       |    0    |    29   |    13   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_14_fu_605        |    0    |    32   |    14   |
|    sub   |         tmp_17_fu_639        |    0    |    35   |    15   |
|          |         tmp_24_fu_734        |    0    |    44   |    18   |
|          |         tmp_29_fu_823        |    0    |    38   |    16   |
|----------|------------------------------|---------|---------|---------|
|    mux   |         tmp_1_fu_979         |    0    |   150   |    45   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       p_Val2_5_fu_1038       |    0    |    0    |    62   |
|----------|------------------------------|---------|---------|---------|
|          |        idx_urem_fu_766       |    0    |    0    |    7    |
|          |     deleted_zeros_fu_1151    |    0    |    0    |    2    |
|          |     deleted_ones_fu_1169     |    0    |    0    |    2    |
|          |     p_Val2_8_mux_fu_1240     |    0    |    0    |    8    |
|  select  |      p_Val2_8_35_fu_1246     |    0    |    0    |    8    |
|          |         sum_V_fu_1252        |    0    |    0    |    8    |
|          |     result_V_mux_fu_1320     |    0    |    0    |    8    |
|          |      p_result_V_fu_1327      |    0    |    0    |    8    |
|          |       result_1_fu_1334       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp2_fu_841         |    0    |    0    |    2    |
|          |          tmp3_fu_927         |    0    |    0    |    2    |
|          |        tmp_10_fu_1112        |    0    |    0    |    2    |
|          |        tmp_11_fu_1158        |    0    |    0    |    2    |
|    xor   |       p_not_i_i_fu_1181      |    0    |    0    |    2    |
|          |        tmp_13_fu_1192        |    0    |    0    |    2    |
|          |         tmp4_fu_1214         |    0    |    0    |    2    |
|          |         tmp_5_fu_1296        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_1306     |    0    |    0    |    2    |
|          |       isneg_not_fu_1310      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_649       |    0    |    0    |    4    |
|          |       exitcond2_fu_740       |    0    |    0    |    1    |
|          |         tmp_25_fu_760        |    0    |    0    |    4    |
|   icmp   |       exitcond3_fu_788       |    0    |    0    |    1    |
|          |       exitcond4_fu_829       |    0    |    0    |    1    |
|          |        exitcond_fu_915       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_1141   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_1146   |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |         carry_fu_1118        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_1164       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_1176       |    0    |    0    |    2    |
|    and   |       overflow_fu_1197       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_1203 |    0    |    0    |    2    |
|          |       underflow_fu_1220      |    0    |    0    |    2    |
|          |      underflow_1_fu_1301     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |     brmerge_i_i1_fu_1187     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_1208    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_1225    |    0    |    0    |    2    |
|          |         tmp5_fu_1231         |    0    |    0    |    2    |
|          |     underflow_not_fu_1235    |    0    |    0    |    2    |
|          |       brmerge9_fu_1315       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        co_cast_fu_584        |    0    |    0    |    0    |
|          |      co_cast_cast_fu_589     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_601      |    0    |    0    |    0    |
|          |       p_shl_cast_fu_623      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_635      |    0    |    0    |    0    |
|          |      arrayNo_cast_fu_661     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_683      |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_695      |    0    |    0    |    0    |
|   zext   |      h_cast9_cast_fu_705     |    0    |    0    |    0    |
|          |      w_cast8_cast_fu_774     |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_783      |    0    |    0    |    0    |
|          |      m_cast7_cast_fu_808     |    0    |    0    |    0    |
|          |     tmp_cast_cast_fu_856     |    0    |    0    |    0    |
|          |      n_cast6_cast_fu_901     |    0    |    0    |    0    |
|          |      tmp_35_cast_fu_910      |    0    |    0    |    0    |
|          |    tmp_6_cast_cast_fu_942    |    0    |    0    |    0    |
|          |      tmp_36_cast_fu_951      |    0    |    0    |    0    |
|          |         tmp_9_fu_1087        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_593         |    0    |    0    |    0    |
|          |         tmp_15_fu_615        |    0    |    0    |    0    |
|          |         tmp_16_fu_627        |    0    |    0    |    0    |
|          |         tmp_19_fu_675        |    0    |    0    |    0    |
|          |         tmp_20_fu_687        |    0    |    0    |    0    |
|bitconcatenate|      p_shl5_cast_fu_718      |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_726      |    0    |    0    |    0    |
|          |          tmp_fu_746          |    0    |    0    |    0    |
|          |         tmp_2_fu_794         |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_869      |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_881      |    0    |    0    |    0    |
|          |         tmp_7_fu_1052        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_14_cast_fu_611      |    0    |    0    |    0    |
|          |      tmp_17_cast_fu_645      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_847       |    0    |    0    |    0    |
|          |       tmp3_cast_fu_933       |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_1032        |    0    |    0    |    0    |
|          |         OP2_V_fu_1035        |    0    |    0    |    0    |
|          |      tmp_11_cast_fu_1060     |    0    |    0    |    0    |
|          |         tmp_3_fu_1260        |    0    |    0    |    0    |
|          |         tmp_4_fu_1264        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_18_fu_665        |    0    |    0    |    0    |
|partselect|       p_Val2_7_fu_1077       |    0    |    0    |    0    |
|          |        tmp_12_fu_1124        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_23_fu_714        |    0    |    0    |    0    |
|   trunc  |         tmp_33_fu_865        |    0    |    0    |    0    |
|          |         tmp_37_fu_877        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_28_fu_817        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_39_fu_1044        |    0    |    0    |    0    |
|          |        signbit_fu_1069       |    0    |    0    |    0    |
|          |        tmp_40_fu_1090        |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_1104      |    0    |    0    |    0    |
|          |        tmp_42_fu_1134        |    0    |    0    |    0    |
|          |         isneg_fu_1274        |    0    |    0    |    0    |
|          |     newsignbit_1_fu_1288     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |   899   |   563   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|ShuffleConvs_2_Downs_25_reg_1458|    9   |
|ShuffleConvs_2_Downs_26_reg_1463|    9   |
|ShuffleConvs_2_Downs_27_reg_1468|    9   |
|ShuffleConvs_2_Downs_28_reg_1473|    9   |
|ShuffleConvs_2_Downs_29_reg_1478|    9   |
|ShuffleConvs_2_Downs_30_reg_1483|    9   |
|ShuffleConvs_2_Downs_31_reg_1488|    9   |
|ShuffleConvs_2_Downs_32_reg_1493|    9   |
|ShuffleConvs_2_Downs_33_reg_1498|    9   |
|ShuffleConvs_2_Downs_34_reg_1503|    9   |
|ShuffleConvs_2_Downs_35_reg_1508|    9   |
|ShuffleConvs_2_Downs_36_reg_1513|    9   |
|ShuffleConvs_2_Downs_37_reg_1518|    9   |
|ShuffleConvs_2_Downs_38_reg_1523|    9   |
|ShuffleConvs_2_Downs_39_reg_1528|    9   |
|ShuffleConvs_2_Downs_40_reg_1533|    9   |
|ShuffleConvs_2_Downs_41_reg_1538|    9   |
|ShuffleConvs_2_Downs_42_reg_1543|    9   |
|ShuffleConvs_2_Downs_43_reg_1548|    9   |
|ShuffleConvs_2_Downs_44_reg_1553|    9   |
|ShuffleConvs_2_Downs_45_reg_1558|    9   |
|ShuffleConvs_2_Downs_46_reg_1563|    9   |
|ShuffleConvs_2_Downs_47_reg_1568|    9   |
|  ShuffleConvs_2_Downs_reg_1453 |    9   |
|      arrayNo_cast_reg_1366     |   32   |
|      bias_V_addr_reg_1376      |    7   |
|  brmerge40_demorgan_i_reg_1640 |    1   |
|     brmerge_i_i_i_reg_1650     |    1   |
|         carry_reg_1617         |    1   |
|          co_1_reg_1361         |    7   |
|           co_reg_474           |    7   |
|          h_1_reg_1412          |    3   |
|            h_reg_508           |    3   |
|        idx_urem_reg_1394       |    7   |
|         isneg_reg_1660         |    1   |
|          m_1_reg_1425          |    2   |
|            m_reg_544           |    2   |
|          n_1_reg_1448          |    2   |
|            n_reg_567           |    2   |
|      newsignbit_1_reg_1673     |    1   |
|       newsignbit_reg_1611      |    1   |
|        next_mul_reg_1343       |   15   |
|     output_V_addr_reg_1399     |   12   |
|        p_38_i_i_reg_1630       |    1   |
|        p_Val2_4_reg_555        |    8   |
|        p_Val2_5_reg_1583       |   16   |
|        p_Val2_6_reg_1593       |   16   |
|        p_Val2_8_reg_1605       |    8   |
|        p_Val2_s_reg_532        |    8   |
|         phi_mul_reg_485        |   15   |
|        phi_urem_reg_496        |    7   |
|        result_V_reg_1667       |    8   |
|        signbit_reg_1598        |    1   |
|         sum_V_reg_1655         |    8   |
|         tmp_12_reg_1624        |    2   |
|         tmp_13_reg_1635        |    1   |
|      tmp_14_cast_reg_1348      |   11   |
|      tmp_17_cast_reg_1353      |   12   |
|         tmp_1_reg_1578         |    8   |
|         tmp_21_reg_1371        |   11   |
|         tmp_24_reg_1381        |   13   |
|         tmp_29_reg_1417        |   11   |
|         tmp_2_reg_1407         |    4   |
|         tmp_31_reg_1430        |   10   |
|         tmp_39_reg_1588        |    1   |
|          tmp_reg_1389          |    4   |
|       underflow_reg_1645       |    1   |
|          w_1_reg_1435          |    3   |
|            w_reg_520           |    3   |
|     weight_V_addr_reg_1440     |   10   |
|     weight_V_load_reg_1573     |    8   |
+--------------------------------+--------+
|              Total             |   532  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_345 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_350 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_355 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_360 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_365 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_370 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_375 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_380 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_385 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_390 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_395 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_400 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_405 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_410 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_415 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_420 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_425 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_430 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_435 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_440 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_445 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_450 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_455 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_460 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_465 |  p0  |   2  |   9  |   18   ||    9    |
|  phi_urem_reg_496 |  p0  |   2  |   7  |   14   ||    9    |
|     h_reg_508     |  p0  |   2  |   3  |    6   ||    9    |
|     w_reg_520     |  p0  |   2  |   3  |    6   ||    9    |
|  p_Val2_s_reg_532 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   494  ||  46.052 ||   261   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   899  |   563  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   46   |    -   |   261  |
|  Register |    -   |    -   |   532  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   46   |  1431  |   824  |
+-----------+--------+--------+--------+--------+
