

================================================================
== Vitis HLS Report for 'Module0Func_Pipeline_module_0_epoch'
================================================================
* Date:           Tue May  9 20:42:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       Module0Func (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.942 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- module_0_epoch  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       73|    -|
|Register             |        -|     -|       68|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       68|       87|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |and_ln31_fu_121_p2                               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001                        |       and|   0|  0|   2|           1|           1|
    |ap_condition_103                                 |       and|   0|  0|   2|           1|           1|
    |dram_t1_bank_0_fifo_peek_read_nbread_fu_56_p2_0  |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_48_p3                           |       and|   0|  0|   2|           1|           0|
    |ap_block_state2_pp0_stage0_iter1                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                                    |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                            |          |   0|  0|  14|           7|           6|
    +-------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_phi_mux_elem_eot_2_phi_fu_85_p4  |   9|          2|    1|          2|
    |ap_phi_mux_is_success_phi_fu_95_p4  |  14|          3|    1|          3|
    |fifo_st_0_blk_n                     |   9|          2|    1|          2|
    |fifo_st_1_blk_n                     |   9|          2|    1|          2|
    |is_success_reg_92                   |  14|          3|    1|          3|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  73|         16|    7|         16|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |is_success_reg_92        |   1|   0|    1|          0|
    |trunc_ln164_reg_168      |  32|   0|   32|          0|
    |trunc_ln_reg_173         |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  68|   0|   68|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  Module0Func_Pipeline_module_0_epoch|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  Module0Func_Pipeline_module_0_epoch|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  Module0Func_Pipeline_module_0_epoch|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  Module0Func_Pipeline_module_0_epoch|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  Module0Func_Pipeline_module_0_epoch|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  Module0Func_Pipeline_module_0_epoch|  return value|
|fifo_st_0_din                     |  out|   33|     ap_fifo|                            fifo_st_0|       pointer|
|fifo_st_0_full_n                  |   in|    1|     ap_fifo|                            fifo_st_0|       pointer|
|fifo_st_0_write                   |  out|    1|     ap_fifo|                            fifo_st_0|       pointer|
|fifo_st_1_din                     |  out|   33|     ap_fifo|                            fifo_st_1|       pointer|
|fifo_st_1_full_n                  |   in|    1|     ap_fifo|                            fifo_st_1|       pointer|
|fifo_st_1_write                   |  out|    1|     ap_fifo|                            fifo_st_1|       pointer|
|dram_t1_bank_0_fifo_s_dout        |   in|   65|     ap_fifo|                dram_t1_bank_0_fifo_s|       pointer|
|dram_t1_bank_0_fifo_s_empty_n     |   in|    1|     ap_fifo|                dram_t1_bank_0_fifo_s|       pointer|
|dram_t1_bank_0_fifo_s_read        |  out|    1|     ap_fifo|                dram_t1_bank_0_fifo_s|       pointer|
|dram_t1_bank_0_fifo_peek_dout     |   in|   65|     ap_fifo|             dram_t1_bank_0_fifo_peek|       pointer|
|dram_t1_bank_0_fifo_peek_empty_n  |   in|    1|     ap_fifo|             dram_t1_bank_0_fifo_peek|       pointer|
|dram_t1_bank_0_fifo_peek_read     |  out|    1|     ap_fifo|             dram_t1_bank_0_fifo_peek|       pointer|
+----------------------------------+-----+-----+------------+-------------------------------------+--------------+

