#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Mar 02 08:37:16 2017
# Process ID: 10184
# Current directory: C:/g/hdmi_out/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10884 C:\g\hdmi_out\proj\hdmi_out.xpr
# Log file: C:/g/hdmi_out/proj/vivado.log
# Journal file: C:/g/hdmi_out/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/g/hdmi_out/proj/hdmi_out.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/g/hdmi_out/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 829.645 ; gain = 249.961
open_bd_design {C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_btn
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_hdmi
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <hdmi_out> from BD file <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 980.914 ; gain = 151.270
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'hdmi_out.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_btn_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_btn_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_btn_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_btn_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_btn_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_btn .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_led_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_led_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_led_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_led_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_led_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_sw_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_sw_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_sw_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_sw_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_sw_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_sw .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
[Thu Mar 02 08:44:34 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Thu Mar 02 08:44:34 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1171.559 ; gain = 146.027
set_property location {6 1813 1105} [get_bd_cells axi_gpio_led]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_gpio_led_GPIO] [get_bd_cells axi_gpio_led]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_btn]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_gpio_0_GPIO1] [get_bd_cells axi_gpio_sw]
delete_bd_objs [get_bd_intf_ports sws_4bits]
delete_bd_objs [get_bd_intf_ports btns_4bits]
delete_bd_objs [get_bd_intf_ports leds_4bits]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI] [get_bd_intf_pins v_tc_0/ctrl]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI] [get_bd_intf_pins axi_dynclk_0/s00_axi]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M05_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI] [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M06_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M03_AXI] [get_bd_intf_pins axi_gpio_hdmi/S_AXI]
reset_run synth_1
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
remove_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
CRITICAL WARNING: [BD 41-1356] Address block </axi_dynclk_0/s00_axi/reg0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </v_tc_0/ctrl/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_hdmi/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_mmu_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1252.348 ; gain = 41.680
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
assign_bd_address
</axi_dynclk_0/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
</axi_gpio_hdmi/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
</axi_vdma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x43000000 [ 64K ]>
</v_tc_0/ctrl/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.695 ; gain = 21.266
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
add_files -norecurse C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 02 08:56:49 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Thu Mar 02 08:56:49 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
file mkdir C:/g/hdmi_out/proj/hdmi_out.sdk
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS]
set_property  ip_repo_paths  {c:/g/hdmi_out/repo C:/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/g/hdmi_out/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverse_color_v1_0:1.0 inverse_color_v1_0_0
endgroup
set_property location {4 1058 208} [get_bd_cells inverse_color_v1_0_0]
startgroup
set_property -dict [list CONFIG.C_S00_AXIS_TDATA_WIDTH {24} CONFIG.C_M00_AXIS_TDATA_WIDTH {24}] [get_bd_cells inverse_color_v1_0_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins inverse_color_v1_0_0/s00_axis]
connect_bd_intf_net [get_bd_intf_pins inverse_color_v1_0_0/m00_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aclken] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aresetn] [get_bd_pins xlconstant_1/dout]
save_bd_design
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_inverse_color_v1_0_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_inverse_color_v1_0_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_inverse_color_v1_0_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverse_color_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1358.504 ; gain = 20.316
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 02 09:29:24 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Thu Mar 02 09:29:24 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/g/hdmi_out/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets inverse_color_v1_0_0_m00_axis] [get_bd_intf_nets axis_subset_converter_0_M_AXIS] [get_bd_cells inverse_color_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverse_color_v1_0:1.0 inverse_color_v1_0_0
endgroup
report_ip_status -name ip_status 
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins inverse_color_v1_0_0/s00_axis]
startgroup
set_property -dict [list CONFIG.C_S00_AXIS_TDATA_WIDTH {24} CONFIG.C_M00_AXIS_TDATA_WIDTH {24}] [get_bd_cells inverse_color_v1_0_0]
endgroup
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aclken] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aresetn] [get_bd_pins xlconstant_1/dout]
connect_bd_intf_net [get_bd_intf_pins inverse_color_v1_0_0/m00_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
save_bd_design
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverse_color_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1409.527 ; gain = 25.547
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 02 10:08:09 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Thu Mar 02 10:08:09 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
delete_bd_objs [get_bd_intf_nets inverse_color_v1_0_0_m00_axis] [get_bd_intf_nets axis_subset_converter_0_M_AXIS] [get_bd_cells inverse_color_v1_0_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/g/hdmi_out/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverse_color_v1_0:1.0 inverse_color_v1_0_0
endgroup
set_property location {4 1113 102} [get_bd_cells inverse_color_v1_0_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins inverse_color_v1_0_0/s00_axis]
startgroup
set_property -dict [list CONFIG.C_S00_AXIS_TDATA_WIDTH {24} CONFIG.C_M00_AXIS_TDATA_WIDTH {24}] [get_bd_cells inverse_color_v1_0_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins inverse_color_v1_0_0/m00_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aclken] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aresetn] [get_bd_pins xlconstant_1/dout]
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_inverse_color_v1_0_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_inverse_color_v1_0_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_inverse_color_v1_0_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverse_color_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1431.340 ; gain = 21.813
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 02 10:52:29 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Thu Mar 02 10:52:29 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/g/hdmi_out/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS] [get_bd_intf_nets inverse_color_v1_0_0_m00_axis] [get_bd_cells inverse_color_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverse_color_v1_0:1.0 inverse_color_v1_0_0
endgroup
report_ip_status -name ip_status 
set_property location {4 1130 126} [get_bd_cells inverse_color_v1_0_0]
connect_bd_intf_net [get_bd_intf_pins inverse_color_v1_0_0/m00_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins inverse_color_v1_0_0/s00_axis] [get_bd_intf_pins axis_subset_converter_0/M_AXIS]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aclken] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aresetn] [get_bd_pins xlconstant_1/dout]
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /inverse_color_v1_0_0/s00_axis(4) and /axis_subset_converter_0/M_AXIS(3)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /inverse_color_v1_0_0/m00_axis(4)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'inverse_color_v1_0_0_m00_axis_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/inverse_color_v1_0_0/s00_axis_tdata'(32) to net 'axis_subset_converter_0_M_AXIS_TDATA'(24) - Only lower order bits will be connected.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverse_color_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1466.840 ; gain = 29.762
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
startgroup
set_property -dict [list CONFIG.C_S00_AXIS_TDATA_WIDTH {24} CONFIG.C_M00_AXIS_TDATA_WIDTH {24}] [get_bd_cells inverse_color_v1_0_0]
endgroup
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axis_subset_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverse_color_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_s00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1494.797 ; gain = 27.957
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 02 12:03:48 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Thu Mar 02 12:03:48 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/g/hdmi_out/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1539.695 ; gain = 0.000
report_ip_status -name ip_status
open_bd_design {C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
startgroup
set_property -dict [list CONFIG.VIDEO_MODE {480p} CONFIG.GEN_F0_VSYNC_VSTART {488} CONFIG.GEN_F1_VSYNC_VSTART {488} CONFIG.GEN_HACTIVE_SIZE {720} CONFIG.GEN_HSYNC_END {798} CONFIG.GEN_HFRAME_SIZE {858} CONFIG.GEN_F0_VSYNC_HSTART {720} CONFIG.GEN_F1_VSYNC_HSTART {720} CONFIG.GEN_F0_VSYNC_HEND {720} CONFIG.GEN_F1_VSYNC_HEND {720} CONFIG.GEN_F0_VFRAME_SIZE {525} CONFIG.GEN_F1_VFRAME_SIZE {525} CONFIG.GEN_F0_VSYNC_VEND {494} CONFIG.GEN_F1_VSYNC_VEND {494} CONFIG.GEN_F0_VBLANK_HEND {720} CONFIG.GEN_F1_VBLANK_HEND {720} CONFIG.GEN_HSYNC_START {736} CONFIG.GEN_VACTIVE_SIZE {480} CONFIG.GEN_F0_VBLANK_HSTART {720} CONFIG.GEN_F1_VBLANK_HSTART {720}] [get_bd_cells v_tc_0]
endgroup
delete_bd_objs [get_bd_intf_nets inverse_color_v1_0_0_m00_axis] [get_bd_intf_nets axis_subset_converter_0_M_AXIS] [get_bd_cells inverse_color_v1_0_0]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] [get_bd_nets xlconstant_1_dout] [get_bd_cells axis_subset_converter_0]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S] [get_bd_nets axi_vdma_0_mm2s_introut] [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_cells axi_vdma_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_nets rst_processing_system7_0_150M_interconnect_aresetn] [get_bd_nets rst_processing_system7_0_150M_peripheral_aresetn] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_cells proc_sys_reset_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip_test:1.0 myip_test_0
endgroup
delete_bd_objs [get_bd_cells myip_test_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip_test1_v1_0:1.0 myip_test1_v1_0_0
endgroup
set_property location {4 1163 331} [get_bd_cells myip_test1_v1_0_0]
connect_bd_intf_net [get_bd_intf_pins myip_test1_v1_0_0/m00_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_pins myip_test1_v1_0_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
set_property location {3 789 370} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins myip_test1_v1_0_0/aclken]
connect_bd_net [get_bd_pins myip_test1_v1_0_0/aresetn] [get_bd_pins xlconstant_1/dout]
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /myip_test1_v1_0_0/m00_axis(4)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xlconcat_0/In1

delete_bd_objs [get_bd_nets v_tc_0_irq] [get_bd_nets xlconcat_0_dout] [get_bd_nets axi_gpio_0_ip2intc_irpt] [get_bd_cells xlconcat_0]
startgroup
set_property -dict [list CONFIG.C_M00_AXIS_TDATA_WIDTH {24}] [get_bd_cells myip_test1_v1_0_0]
endgroup
validate_bd_design
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [BD 41-1662] The design 'hdmi_out.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_myip_test1_v1_0_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_myip_test1_v1_0_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_myip_test1_v1_0_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_test1_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 1548.988 ; gain = 9.293
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 02 14:21:07 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Thu Mar 02 14:21:07 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1548.988 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279574643A
set_property PROGRAM.FILE {C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.bit} [lindex [get_hw_devices] 1]'
undo
INFO: [Common 17-17] undo 'set_property PROBES.FILE {} [lindex [get_hw_devices] 1]'
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.bit} [lindex [get_hw_devices] 1]'
regenerate_bd_layout
save_bd_design
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/g/hdmi_out/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:4.0 v_vid_in_axi4s_0
endgroup
delete_bd_objs [get_bd_cells v_vid_in_axi4s_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/g/hdmi_out/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets myip_test1_v1_0_0_m00_axis] [get_bd_nets xlconstant_1_dout] [get_bd_cells myip_test1_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip_test1_v1_0:1.0 myip_test1_v1_0_0
endgroup
set_property location {3 838 732} [get_bd_cells myip_test1_v1_0_0]
connect_bd_intf_net [get_bd_intf_pins myip_test1_v1_0_0/m00_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins myip_test1_v1_0_0/aclk]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins myip_test1_v1_0_0/aresetn]
connect_bd_net [get_bd_pins myip_test1_v1_0_0/aclken] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins myip_test1_v1_0_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /myip_test1_v1_0_0/m00_axis(4)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_axi4s_vid_out_0/video_in(142857132) and /myip_test1_v1_0_0/m00_axis(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /v_axi4s_vid_out_0/video_in(hdmi_out_processing_system7_0_0_FCLK_CLK1) and /myip_test1_v1_0_0/m00_axis(hdmi_out_processing_system7_0_0_FCLK_CLK0)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets myip_test1_v1_0_0_m00_axis] [get_bd_nets xlconstant_1_dout] [get_bd_cells myip_test1_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip_test1_v1_0:1.0 myip_test1_v1_0_0
endgroup
set_property location {3 795 739} [get_bd_cells myip_test1_v1_0_0]
connect_bd_intf_net [get_bd_intf_pins myip_test1_v1_0_0/m00_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_pins myip_test1_v1_0_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins myip_test1_v1_0_0/aclken]
connect_bd_net [get_bd_pins myip_test1_v1_0_0/aresetn] [get_bd_pins xlconstant_1/dout]
save_bd_design
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
startgroup
set_property -dict [list CONFIG.C_M00_AXIS_TDATA_WIDTH {24}] [get_bd_cells myip_test1_v1_0_0]
endgroup
save_bd_design
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_test1_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1662.344 ; gain = 5.762
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 02 15:07:10 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Thu Mar 02 15:07:10 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
regenerate_bd_layout
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
save_bd_design
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [BD 41-1662] The design 'hdmi_out.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_test1_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1692.469 ; gain = 28.906
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 02 15:28:17 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Thu Mar 02 15:28:17 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
open_bd_design {C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
delete_bd_objs [get_bd_intf_nets myip_test1_v1_0_0_m00_axis]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_ycrcb2rgb:7.1 v_ycrcb2rgb_0
endgroup
set_property location {5 1249 751} [get_bd_cells v_ycrcb2rgb_0]
connect_bd_intf_net [get_bd_intf_pins myip_test1_v1_0_0/m00_axis] [get_bd_intf_pins v_ycrcb2rgb_0/video_in]
set_property location {4 1273 742} [get_bd_cells v_ycrcb2rgb_0]
set_property location {4 1257 733} [get_bd_cells v_ycrcb2rgb_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_rgb2ycrcb:7.1 v_rgb2ycrcb_0
endgroup
set_property location {5 1490 532} [get_bd_cells v_rgb2ycrcb_0]
connect_bd_intf_net [get_bd_intf_pins v_ycrcb2rgb_0/video_out] [get_bd_intf_pins v_rgb2ycrcb_0/video_in]
connect_bd_net [get_bd_pins v_rgb2ycrcb_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins v_ycrcb2rgb_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins v_ycrcb2rgb_0/aclken] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins v_ycrcb2rgb_0/aresetn] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins v_rgb2ycrcb_0/aclken] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins v_rgb2ycrcb_0/aresetn] [get_bd_pins xlconstant_1/dout]
connect_bd_intf_net [get_bd_intf_pins v_rgb2ycrcb_0/video_out] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
save_bd_design
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-913] /v_axi4s_vid_out_0 C_S_AXIS_VIDEO_FORMAT has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-913] /v_axi4s_vid_out_0 C_S_AXIS_VIDEO_DATA_WIDTH has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_G(8:0): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_Y(8:0): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_B(16:8): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_U(16:8): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_R(24:16): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_V(24:16): int8.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_test1_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_ycrcb2rgb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1717.949 ; gain = 25.480
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 02 15:52:11 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Thu Mar 02 15:52:11 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
reset_run synth_1
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 02 15:54:33 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Thu Mar 02 15:54:33 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279574643A
startgroup
set_property -dict [list CONFIG.ACTIVE_COLS {640} CONFIG.ACTIVE_ROWS {480}] [get_bd_cells v_rgb2ycrcb_0]
endgroup
startgroup
set_property -dict [list CONFIG.ACTIVE_COLS {640} CONFIG.ACTIVE_ROWS {480} CONFIG.Standard_Sel {YUV} CONFIG.Output_Range {0_to_255_for_Computer_Graphics} CONFIG.ccoef {0.877283} CONFIG.dcoef {0.492111} CONFIG.rgbmax {255} CONFIG.rgbmin {0}] [get_bd_cells v_ycrcb2rgb_0]
endgroup
startgroup
set_property -dict [list CONFIG.Standard_Sel {YUV} CONFIG.Output_Range {0_to_255_for_Computer_Graphics} CONFIG.ccoef {0.877283} CONFIG.dcoef {0.492111} CONFIG.ymax {255} CONFIG.cbmax {255} CONFIG.crmax {255} CONFIG.ymin {0} CONFIG.cbmin {0} CONFIG.crmin {0}] [get_bd_cells v_rgb2ycrcb_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-913] /v_axi4s_vid_out_0 C_S_AXIS_VIDEO_FORMAT has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-913] /v_axi4s_vid_out_0 C_S_AXIS_VIDEO_DATA_WIDTH has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_G(8:0): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_Y(8:0): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_B(16:8): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_U(16:8): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_R(24:16): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_V(24:16): int8.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_test1_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_ycrcb2rgb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 1750.398 ; gain = 25.887
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 02 16:09:53 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Thu Mar 02 16:09:53 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
regenerate_bd_layout
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
regenerate_bd_layout
open_bd_design {C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
delete_bd_objs [get_bd_intf_nets v_ycrcb2rgb_0_video_out]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets v_ycrcb2rgb_0_video_out]'
delete_bd_objs [get_bd_intf_nets v_ycrcb2rgb_0_video_out]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverse_color_v1_0:1.0 inverse_color_v1_0_0
endgroup
set_property location {3.5 920 837} [get_bd_cells inverse_color_v1_0_0]
connect_bd_intf_net [get_bd_intf_pins v_ycrcb2rgb_0/video_out] [get_bd_intf_pins inverse_color_v1_0_0/s00_axis]
connect_bd_intf_net [get_bd_intf_pins inverse_color_v1_0_0/m00_axis] [get_bd_intf_pins v_rgb2ycrcb_0/video_in]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aclken] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aresetn] [get_bd_pins xlconstant_1/dout]
regenerate_bd_layout
save_bd_design
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-913] /v_axi4s_vid_out_0 C_S_AXIS_VIDEO_FORMAT has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-913] /v_axi4s_vid_out_0 C_S_AXIS_VIDEO_DATA_WIDTH has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_G(8:0): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_Y(8:0): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_B(16:8): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_U(16:8): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_R(24:16): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_V(24:16): int8.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /inverse_color_v1_0_0/s00_axis(4) and /v_ycrcb2rgb_0/video_out(3)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_rgb2ycrcb_0/video_in(3) and /inverse_color_v1_0_0/m00_axis(4)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/inverse_color_v1_0_0/s00_axis_tdata'(32) to net 'v_ycrcb2rgb_0_video_out_TDATA'(24) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_rgb2ycrcb_0/s_axis_video_tdata'(24) to net 'inverse_color_v1_0_0_m00_axis_TDATA'(32) - Only lower order bits will be connected.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd
INFO: [Common 17-681] Processing pending cancel.
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
startgroup
set_property -dict [list CONFIG.C_S00_AXIS_TDATA_WIDTH {24} CONFIG.C_M00_AXIS_TDATA_WIDTH {24}] [get_bd_cells inverse_color_v1_0_0]
endgroup
delete_bd_objs [get_bd_intf_nets inverse_color_v1_0_0_m00_axis] [get_bd_intf_nets v_ycrcb2rgb_0_video_out] [get_bd_cells inverse_color_v1_0_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/g/hdmi_out/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverse_color_v1_0:1.0 inverse_color_v1_0_0
endgroup
set_property location {5 996 552} [get_bd_cells inverse_color_v1_0_0]
connect_bd_intf_net [get_bd_intf_pins inverse_color_v1_0_0/m00_axis] [get_bd_intf_pins v_rgb2ycrcb_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_ycrcb2rgb_0/video_out] [get_bd_intf_pins inverse_color_v1_0_0/s00_axis]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aclken] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins inverse_color_v1_0_0/aresetn] [get_bd_pins xlconstant_1/dout]
save_bd_design
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-913] /v_axi4s_vid_out_0 C_S_AXIS_VIDEO_FORMAT has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-913] /v_axi4s_vid_out_0 C_S_AXIS_VIDEO_DATA_WIDTH has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_G(8:0): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_Y(8:0): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_B(16:8): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_U(16:8): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_R(24:16): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_V(24:16): int8.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /inverse_color_v1_0_0/s00_axis(4) and /v_ycrcb2rgb_0/video_out(3)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_rgb2ycrcb_0/video_in(3) and /inverse_color_v1_0_0/m00_axis(4)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_rgb2ycrcb_0/s_axis_video_tdata'(24) to net 'inverse_color_v1_0_0_m00_axis_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/inverse_color_v1_0_0/s00_axis_tdata'(32) to net 'v_ycrcb2rgb_0_video_out_TDATA'(24) - Only lower order bits will be connected.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd
INFO: [Common 17-681] Processing pending cancel.
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
startgroup
set_property -dict [list CONFIG.C_S00_AXIS_TDATA_WIDTH {24} CONFIG.C_M00_AXIS_TDATA_WIDTH {24}] [get_bd_cells inverse_color_v1_0_0]
endgroup
save_bd_design
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-913] /v_axi4s_vid_out_0 C_S_AXIS_VIDEO_FORMAT has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-913] /v_axi4s_vid_out_0 C_S_AXIS_VIDEO_DATA_WIDTH has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_G(8:0): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_Y(8:0): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_B(16:8): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_U(16:8): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_R(24:16): int8 against /v_rgb2ycrcb_0 video_out-TDATA: rows_0_cols_0_V(24:16): int8.
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_test1_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_ycrcb2rgb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_ycrcb2rgb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_rgb2ycrcb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverse_color_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 1967.762 ; gain = 22.625
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Mar 03 00:10:03 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Fri Mar 03 00:10:03 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
open_bd_design {C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
delete_bd_objs [get_bd_intf_nets v_ycrcb2rgb_0_video_out] [get_bd_intf_nets myip_test1_v1_0_0_m00_axis] [get_bd_cells v_ycrcb2rgb_0]
connect_bd_intf_net [get_bd_intf_pins myip_test1_v1_0_0/m00_axis] [get_bd_intf_pins inverse_color_v1_0_0/s00_axis]
delete_bd_objs [get_bd_intf_nets v_rgb2ycrcb_0_video_out] [get_bd_intf_nets inverse_color_v1_0_0_m00_axis] [get_bd_cells v_rgb2ycrcb_0]
connect_bd_intf_net [get_bd_intf_pins inverse_color_v1_0_0/m00_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
save_bd_design
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_test1_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_inverse_color_v1_0_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverse_color_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:46 ; elapsed = 00:01:01 . Memory (MB): peak = 1997.344 ; gain = 29.582
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Mar 03 01:21:47 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Fri Mar 03 01:21:47 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
delete_bd_objs [get_bd_intf_nets inverse_color_v1_0_0_m00_axis] [get_bd_intf_nets myip_test1_v1_0_0_m00_axis] [get_bd_cells inverse_color_v1_0_0]
set_property location {3 638 477} [get_bd_cells myip_test1_v1_0_0]
connect_bd_intf_net [get_bd_intf_pins myip_test1_v1_0_0/m00_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
reset_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_myip_test1_v1_0_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_test1_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2025.180 ; gain = 27.836
export_ip_user_files -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/g/hdmi_out/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/g/hdmi_out/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Mar 03 01:36:26 2017] Launched synth_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/synth_1/runme.log
[Fri Mar 03 01:36:26 2017] Launched impl_1...
Run output will be captured here: C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/runme.log
file copy -force C:/g/hdmi_out/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/g/hdmi_out/proj/hdmi_out.sdk -hwspec C:/g/hdmi_out/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 03 01:46:04 2017...
