---
title: MIPS CPU
layout: post
post-image: "https://ichef.bbci.co.uk/news/976/cpsprodpb/E17D/production/_123352775_ukraine_rebel_held_areas_map_update_22feb2x640-nc.png"
description: Review MIPS CPU Architecture
tags:
- Digital IC Design
---

# MIPS CPU Architecture

------
## Instruction filed

|  OP   |  RS   |  RT   |  RD   | Shamt | Funct |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6bits | 5bits | 5bits | 5bits | 5bits | 6bits |

OP: Operation of the instruction

RS: First register source operand 

RT: Second register source operand

RD:Register destination operand

Shamt: Shift amount

Funct: Function filed(select specific variant of opcode)

## Operand and Address mode

### Two operands: 32 registers and 2^30 memory
### Address mode
Register direct mode: RS the first register source operand is the address of operand register

Immediate mode: {RD, Shamt, Funct} is the address of the operand memory

Displacement mode: {RD, Shamt, Funct} + value stored in the RS register is the address of the operand memory

PC-relative mode: {RD, Shamt, Funct} + value stored in the PC register is the address of the operand memory

## Instruction Type

### R-type

|  OP   |  RS   |  RT   |  RD   | Shamt | Funct |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6bits | 5bits | 5bits | 5bits | 5bits | 6bits |

Use three registers as operand to do logic operation 

For example 

`$t0 <- $s1 + $s2`

`add $t0, $s1, $s2`

|   OP   |  RS   |  RT   |  RD   | Shamt | Funct  |
| :----: | :---: | :---: | :---: | :---: | :----: |
| 000000 | 10001 | 10010 | 01000 | 00000 | 100000 |

### I-type

|  OP   |  RS   |  RT   | Immed address |
| :---: | :---: | :---: | :-----------: |
| 6bits | 5bits | 5bits |    16bits     |

Use two registers and an immediate address to do data transfer

For example

`Load Memory[$s2+40] to $t0`

`lw $t0, 40($s2)`

|   OP   |  RS   |  RT   |  Immed address   |
| :----: | :---: | :---: | :--------------: |
| 100011 | 10010 | 01000 | 0000000000101000 |

### J-type

|  OP   | address |
| :---: | :-----: |
| 6bits | 26bits  |

Use for instruction jumping

The address of the instruction jump into is the sum of  4 MSB of PC and shifted 2 bits address

`Next instruction address = PC[31:28]+ address>>2`
