{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699262339143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699262339144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 16:18:59 2023 " "Processing started: Mon Nov 06 16:18:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699262339144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262339144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mini_project_Ball -c Mini_project_Ball " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_project_Ball -c Mini_project_Ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262339144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699262339555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699262339555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7_segment-data_process " "Found design unit 1: BCD_to_7_segment-data_process" {  } { { "BCD_to_7_segment.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/BCD_to_7_segment.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351257 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7_segment " "Found entity 1: BCD_to_7_segment" {  } { { "BCD_to_7_segment.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/BCD_to_7_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_2digitdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_2digitdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_2digitDec-Behavioral " "Found design unit 1: BCD_to_2digitDec-Behavioral" {  } { { "BCD_to_2digitDec.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/BCD_to_2digitDec.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351259 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_2digitDec " "Found entity 1: BCD_to_2digitDec" {  } { { "BCD_to_2digitDec.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/BCD_to_2digitDec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vgapll_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351262 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmod_accelerometer_adxl345.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pmod_accelerometer_adxl345.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmod_accelerometer_adxl345-behavior " "Found design unit 1: pmod_accelerometer_adxl345-behavior" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351264 ""} { "Info" "ISGN_ENTITY_NAME" "1 pmod_accelerometer_adxl345 " "Found entity 1: pmod_accelerometer_adxl345" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_project_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_project_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mini_project_Ball-MAX_10 " "Found design unit 1: Mini_project_Ball-MAX_10" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351266 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mini_project_Ball " "Found entity 1: Mini_project_Ball" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgapll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgapll-SYN " "Found design unit 1: vgapll-SYN" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351268 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL " "Found entity 1: VGAPLL" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_divide_ip.vhd 0 0 " "Found 0 design units, including 0 entities, in source file test_divide_ip.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_digit_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divide_digit_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_digit_1-SYN " "Found design unit 1: divide_digit_1-SYN" {  } { { "divide_digit_1.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351271 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_digit_1 " "Found entity 1: divide_digit_1" {  } { { "divide_digit_1.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_digit_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divide_digit_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_digit_2-SYN " "Found design unit 1: divide_digit_2-SYN" {  } { { "divide_digit_2.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351273 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_digit_2 " "Found entity 1: divide_digit_2" {  } { { "divide_digit_2.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_digit_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divide_digit_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_digit_3-SYN " "Found design unit 1: divide_digit_3-SYN" {  } { { "divide_digit_3.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_3.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351275 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_digit_3 " "Found entity 1: divide_digit_3" {  } { { "divide_digit_3.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_3.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mini_project_Ball " "Elaborating entity \"Mini_project_Ball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699262351332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zzz Mini_project_Ball.vhd(49) " "Verilog HDL or VHDL warning at Mini_project_Ball.vhd(49): object \"zzz\" assigned a value but never read" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699262351345 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "R Mini_project_Ball.vhd(237) " "VHDL Variable Declaration warning at Mini_project_Ball.vhd(237): used initial value expression for variable \"R\" because variable was never assigned a value" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 237 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699262351345 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slope_x Mini_project_Ball.vhd(382) " "VHDL Process Statement warning at Mini_project_Ball.vhd(382): signal \"slope_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699262351345 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slope_y Mini_project_Ball.vhd(382) " "VHDL Process Statement warning at Mini_project_Ball.vhd(382): signal \"slope_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Win_1 Mini_project_Ball.vhd(234) " "VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable \"Win_1\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Win_2 Mini_project_Ball.vhd(234) " "VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable \"Win_2\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Win_3 Mini_project_Ball.vhd(234) " "VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable \"Win_3\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "checkst Mini_project_Ball.vhd(234) " "VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable \"checkst\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt Mini_project_Ball.vhd(234) " "VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable \"cnt\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Win_3 Mini_project_Ball.vhd(263) " "Inferred latch for \"Win_3\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Win_2 Mini_project_Ball.vhd(263) " "Inferred latch for \"Win_2\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Win_1 Mini_project_Ball.vhd(263) " "Inferred latch for \"Win_1\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[0\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[1\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[2\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[3\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[4\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[4\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[5\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[5\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[6\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[6\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[7\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[7\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[8\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[8\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[9\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[9\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[10\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[10\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[11\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[11\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351346 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[12\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[12\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[13\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[13\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[14\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[14\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[15\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[15\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[16\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[16\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[17\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[17\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[18\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[18\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[19\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[19\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[20\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[20\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[21\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[21\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[22\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[22\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[23\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[23\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[24\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[24\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[25\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[25\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[26\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[26\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[27\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[27\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[28\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[28\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[29\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[29\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[30\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[30\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[31\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[31\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "checkst Mini_project_Ball.vhd(263) " "Inferred latch for \"checkst\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351347 "|Mini_project_Ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pmod_accelerometer_adxl345 pmod_accelerometer_adxl345:Pmod " "Elaborating entity \"pmod_accelerometer_adxl345\" for hierarchy \"pmod_accelerometer_adxl345:Pmod\"" {  } { { "Mini_project_Ball.vhd" "Pmod" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262351349 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n pmod_accelerometer_adxl345.vhd(96) " "VHDL Process Statement warning at pmod_accelerometer_adxl345.vhd(96): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699262351353 "|Mini_project_Ball|pmod_accelerometer_adxl345:Pmod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master pmod_accelerometer_adxl345:Pmod\|spi_master:spi_master_0 " "Elaborating entity \"spi_master\" for hierarchy \"pmod_accelerometer_adxl345:Pmod\|spi_master:spi_master_0\"" {  } { { "pmod_accelerometer_adxl345.vhd" "spi_master_0" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262351353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAPLL VGAPLL:pll " "Elaborating entity \"VGAPLL\" for hierarchy \"VGAPLL:pll\"" {  } { { "Mini_project_Ball.vhd" "pll" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262351364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGAPLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGAPLL:pll\|altpll:altpll_component\"" {  } { { "VGAPLL.vhd" "altpll_component" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262351407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAPLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGAPLL:pll\|altpll:altpll_component\"" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262351408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAPLL:pll\|altpll:altpll_component " "Instantiated megafunction \"VGAPLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGAPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGAPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262351409 ""}  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699262351409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vgapll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vgapll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL_altpll " "Found entity 1: VGAPLL_altpll" {  } { { "db/vgapll_altpll.v" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/vgapll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262351477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262351477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAPLL_altpll VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated " "Elaborating entity \"VGAPLL_altpll\" for hierarchy \"VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262351478 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Mini_project_Ball.vhd" "Mult0" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699262352990 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "Mini_project_Ball.vhd" "Mult1" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699262352990 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699262352990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262353031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262353032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262353032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262353032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262353032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262353032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262353032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262353032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262353032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262353032 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699262353032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_egs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_egs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_egs " "Found entity 1: mult_egs" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262353090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262353090 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_egs:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult1\|mult_egs:auto_generated\|mac_mult7\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699262353138 "|Mini_project_Ball|lpm_mult:Mult1|mult_egs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_egs:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult1\|mult_egs:auto_generated\|mac_out8\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699262353138 "|Mini_project_Ball|lpm_mult:Mult1|mult_egs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_egs:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_egs:auto_generated\|mac_mult7\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699262353138 "|Mini_project_Ball|lpm_mult:Mult0|mult_egs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_egs:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_egs:auto_generated\|mac_out8\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699262353138 "|Mini_project_Ball|lpm_mult:Mult0|mult_egs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1699262353138 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1699262353138 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1699262353390 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1699262353390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Win_3 " "Latch Win_3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA YY\[8\] " "Ports D and ENA on the latch are fed by the same signal YY\[8\]" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353395 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Win_1 " "Latch Win_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Win_1 " "Ports D and ENA on the latch are fed by the same signal Win_1" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 239 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353395 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Win_2 " "Latch Win_2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XX\[7\] " "Ports D and ENA on the latch are fed by the same signal XX\[7\]" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353395 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "checkst " "Latch checkst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal cnt\[0\]" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353395 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[0\] " "Latch cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353395 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[12\] " "Latch cnt\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353395 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[13\] " "Latch cnt\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353396 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[15\] " "Latch cnt\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353396 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[18\] " "Latch cnt\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353396 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[8\] " "Latch cnt\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353396 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[7\] " "Latch cnt\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353396 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[6\] " "Latch cnt\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353396 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[5\] " "Latch cnt\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353396 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[4\] " "Latch cnt\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353396 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[3\] " "Latch cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353396 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[2\] " "Latch cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353396 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[1\] " "Latch cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353397 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[31\] " "Latch cnt\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353397 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[30\] " "Latch cnt\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353397 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[29\] " "Latch cnt\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353397 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[28\] " "Latch cnt\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353397 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[27\] " "Latch cnt\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353397 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[26\] " "Latch cnt\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353397 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[25\] " "Latch cnt\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353397 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[24\] " "Latch cnt\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353397 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[23\] " "Latch cnt\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353398 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[22\] " "Latch cnt\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353398 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[21\] " "Latch cnt\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353398 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[20\] " "Latch cnt\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353398 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[19\] " "Latch cnt\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353398 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[17\] " "Latch cnt\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353398 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[16\] " "Latch cnt\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353399 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[14\] " "Latch cnt\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353399 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[11\] " "Latch cnt\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353399 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[10\] " "Latch cnt\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353399 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[9\] " "Latch cnt\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262353399 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262353399 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 12 -1 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 15 -1 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 14 -1 0 } } { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/spi_master.vhd" 68 -1 0 } } { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/spi_master.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699262353404 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699262353404 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699262354030 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pmod_accelerometer_adxl345:Pmod\|acceleration_y\[4\] Low " "Register pmod_accelerometer_adxl345:Pmod\|acceleration_y\[4\] will power up to Low" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699262354168 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pmod_accelerometer_adxl345:Pmod\|acceleration_x\[12\] Low " "Register pmod_accelerometer_adxl345:Pmod\|acceleration_x\[12\] will power up to Low" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699262354168 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pmod_accelerometer_adxl345:Pmod\|acceleration_x\[4\] Low " "Register pmod_accelerometer_adxl345:Pmod\|acceleration_x\[4\] will power up to Low" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699262354168 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pmod_accelerometer_adxl345:Pmod\|acceleration_x\[8\] Low " "Register pmod_accelerometer_adxl345:Pmod\|acceleration_x\[8\] will power up to Low" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699262354168 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pmod_accelerometer_adxl345:Pmod\|acceleration_x\[0\] Low " "Register pmod_accelerometer_adxl345:Pmod\|acceleration_x\[0\] will power up to Low" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699262354168 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1699262354168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699262355363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262355363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1130 " "Implemented 1130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699262355513 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699262355513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1090 " "Implemented 1090 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699262355513 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699262355513 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699262355513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699262355513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699262355545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 16:19:15 2023 " "Processing ended: Mon Nov 06 16:19:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699262355545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699262355545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699262355545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262355545 ""}
