$date
	Sat Oct 22 21:40:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#219117
b100 !
1"
#219118
b100 &
b100 %
1$
#219119
0"
#219122
b10 &
b10 %
#219126
b1 &
1#
b1 %
#219130
b0 &
b0 %
0#
0$
#1249831
b11010 !
1"
#1249834
b11010 &
b11010 %
1$
#1249835
0"
#1249838
b1101 &
b1101 %
#1249842
b101000 &
b101000 %
#1249846
b10100 &
b10100 %
#1249850
b1010 &
b1010 %
#1249854
b101 &
b101 %
#1249858
b10000 &
b10000 %
#1249862
b1000 &
b1000 %
#1249866
b100 &
b100 %
#1249870
b10 &
b10 %
#1249874
b1 &
b1 %
1#
#1249878
b0 &
0#
b0 %
0$
#2266887
b10010 !
1"
#2266890
b10010 &
b10010 %
1$
#2266891
0"
#2266894
b1001 &
b1001 %
#2266898
b11100 &
b11100 %
#2266902
b1110 &
b1110 %
#2266906
b111 &
b111 %
#2266910
b10110 &
b10110 %
#2266914
b1011 &
b1011 %
#2266918
b100010 &
b100010 %
#2266922
b10001 &
b10001 %
#2266926
b110100 &
b110100 %
#2266930
b11010 &
b11010 %
#2266934
b1101 &
b1101 %
#2266938
b101000 &
b101000 %
#2266942
b10100 &
b10100 %
#2266946
b1010 &
b1010 %
#2266950
b101 &
b101 %
#2266954
b10000 &
b10000 %
#2266958
b1000 &
b1000 %
#2266962
b100 &
b100 %
#2266966
b10 &
b10 %
#2266970
b1 &
b1 %
1#
#2266974
b0 &
0#
b0 %
0$
#4500012
