// Seed: 4920864
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    output logic id_6,
    output id_7,
    output id_8,
    output logic id_9,
    input logic id_10,
    input id_11,
    output logic id_12
);
  initial id_12 = 1;
endmodule
module module_1 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output logic id_3
);
  type_18(
      1, id_10 + id_1
  );
  logic id_13;
  always @(posedge 1) begin : id_14
    id_12 = id_10;
  end
endmodule
