,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_64_32_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/Y_ADDRESS_IN<4:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/WRITE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/READ_L_1,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/DVLP_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/PRE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/SA_EN_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<48>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<56>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_64_32_8:1,WRITE_1_7,< -2.31,-2.493,"< (-0.7 * VAR(""VDDW""))",,near,-2.776,-2.083,< -2.31,-2.514,< -2.31,-2.393,< -2.31,-2.083,< -2.31,-2.776
THESIS:TB_TOP_64_32_8:1,WRITE_1_6,> 2.31,2.531,"> (0.7 * VAR(""VDDW""))",,pass,2.442,2.562,> 2.31,2.543,> 2.31,2.509,> 2.31,2.442,> 2.31,2.562
THESIS:TB_TOP_64_32_8:1,WRITE_1_5,< -2.31,-2.457,"< (-0.7 * VAR(""VDDW""))",,fail,-2.748,-1.998,< -2.31,-2.471,< -2.31,-2.344,< -2.31,-1.998,< -2.31,-2.748
THESIS:TB_TOP_64_32_8:1,WRITE_1_4,> 2.31,2.528,"> (0.7 * VAR(""VDDW""))",,pass,2.44,2.565,> 2.31,2.542,> 2.31,2.505,> 2.31,2.44,> 2.31,2.565
THESIS:TB_TOP_64_32_8:1,WRITE_1_3,< -2.31,-2.46,"< (-0.7 * VAR(""VDDW""))",,fail,-2.751,-2.003,< -2.31,-2.475,< -2.31,-2.347,< -2.31,-2.003,< -2.31,-2.751
THESIS:TB_TOP_64_32_8:1,WRITE_1_2,> 2.31,2.531,"> (0.7 * VAR(""VDDW""))",,pass,2.438,2.565,> 2.31,2.545,> 2.31,2.506,> 2.31,2.438,> 2.31,2.565
THESIS:TB_TOP_64_32_8:1,WRITE_1_1,< -2.31,-2.466,"< (-0.7 * VAR(""VDDW""))",,fail,-2.755,-2.025,< -2.31,-2.48,< -2.31,-2.36,< -2.31,-2.025,< -2.31,-2.755
THESIS:TB_TOP_64_32_8:1,WRITE_1_0,> 2.31,2.56,"> (0.7 * VAR(""VDDW""))",,pass,2.512,2.604,> 2.31,2.58,> 2.31,2.54,> 2.31,2.512,> 2.31,2.604
THESIS:TB_TOP_64_32_8:1,WRITE_2_7,> 2.31,2.562,"> (0.7 * VAR(""VDDW""))",,pass,2.527,2.603,> 2.31,2.588,> 2.31,2.539,> 2.31,2.527,> 2.31,2.603
THESIS:TB_TOP_64_32_8:1,WRITE_2_6,< -2.31,-2.481,"< (-0.7 * VAR(""VDDW""))",,fail,-2.74,-2.025,< -2.31,-2.498,< -2.31,-2.374,< -2.31,-2.025,< -2.31,-2.74
THESIS:TB_TOP_64_32_8:1,WRITE_2_5,> 2.31,2.526,"> (0.7 * VAR(""VDDW""))",,pass,2.445,2.573,> 2.31,2.554,> 2.31,2.502,> 2.31,2.445,> 2.31,2.573
THESIS:TB_TOP_64_32_8:1,WRITE_2_4,< -2.31,-2.485,"< (-0.7 * VAR(""VDDW""))",,fail,-2.744,-2.007,< -2.31,-2.502,< -2.31,-2.371,< -2.31,-2.007,< -2.31,-2.744
THESIS:TB_TOP_64_32_8:1,WRITE_2_3,> 2.31,2.526,"> (0.7 * VAR(""VDDW""))",,pass,2.448,2.574,> 2.31,2.554,> 2.31,2.501,> 2.31,2.448,> 2.31,2.574
THESIS:TB_TOP_64_32_8:1,WRITE_2_2,< -2.31,-2.489,"< (-0.7 * VAR(""VDDW""))",,fail,-2.748,-2.011,< -2.31,-2.509,< -2.31,-2.376,< -2.31,-2.011,< -2.31,-2.748
THESIS:TB_TOP_64_32_8:1,WRITE_2_1,> 2.31,2.526,"> (0.7 * VAR(""VDDW""))",,pass,2.457,2.575,> 2.31,2.555,> 2.31,2.502,> 2.31,2.457,> 2.31,2.575
THESIS:TB_TOP_64_32_8:1,WRITE_2_0,< -2.31,-2.523,"< (-0.7 * VAR(""VDDW""))",,near,-2.775,-2.115,< -2.31,-2.555,< -2.31,-2.416,< -2.31,-2.115,< -2.31,-2.775
THESIS:TB_TOP_64_32_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_1,,1.799,< 0.3,,fail,-80.52e-6,1.799,,1.799,,-80.52e-6,,-61.93e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_3,,1.799,< 0.3,,fail,-31.6e-6,1.799,,-10.33e-6,,-1.46e-6,,-31.6e-6,,3.112e-6
THESIS:TB_TOP_64_32_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_5,,1.799,< 0.3,,fail,-37.02e-6,1.799,,-31.28e-6,,-37.02e-6,,-17.72e-6,,6.936e-6
THESIS:TB_TOP_64_32_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_7,,1.799,< 0.3,,fail,-17.25e-6,1.799,,2.243e-6,,-1.989e-6,,-2.88e-6,,-17.25e-6
THESIS:TB_TOP_64_32_8:1,READ_2_0,,30.73e-6,< 0.3,,pass,-12.75e-6,30.73e-6,,4.893e-6,,279.8e-9,,-12.75e-6,,3.084e-6
THESIS:TB_TOP_64_32_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_2,,17.97e-6,< 0.3,,fail,2.515e-6,1.799,,30.04e-6,,2.515e-6,,76.06e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_4,,19.69e-6,< 0.3,,fail,14.59e-6,1.799,,14.59e-6,,72.8e-6,,32.48e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_6,,-202.1e-9,< 0.3,,fail,-29.58e-6,1.799,,1.799,,-10.38e-6,,-29.58e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1,,15,,,,5,15,,7,,5,,5,,7
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/SA_EN_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/PRE_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/DVLP_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/READ_L_1"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/WRITE_L"")",,,,,,,,,,,,,,,

