// Copyright (c) 2016 Timo Savola. All rights reserved.
// Use of this source code is governed by a BSD-style
// license that can be found in the LICENSE file.

package x86

import (
	"github.com/tsavola/wag/internal/gen"
	"github.com/tsavola/wag/internal/links"
	"github.com/tsavola/wag/internal/opers"
	"github.com/tsavola/wag/internal/regs"
	"github.com/tsavola/wag/internal/values"
	"github.com/tsavola/wag/types"
)

func (mach X86) ConversionOp(code gen.RegCoder, oper uint16, resultType types.T, source values.Operand) (result values.Operand) {
	switch oper {
	case opers.Wrap:
		return mach.opWrap(code, resultType, source)

	default:
		return mach.commonConversionOp(code, oper, resultType, source)
	}
}

func (mach X86) opWrap(code gen.RegCoder, resultType types.T, source values.Operand) values.Operand {
	source.Type = types.I32 // short mov; useful zeroExt flag
	reg, zeroExt := mach.opMaybeResultReg(code, source, false)
	return values.TempRegOperand(resultType, reg, zeroExt)
}

func (mach X86) commonConversionOp(code gen.RegCoder, oper uint16, resultType types.T, source values.Operand) values.Operand {
	reg, zeroExt := mach.opMaybeResultReg(code, source, false)
	// TODO: for int<->float ops: borrow source reg, allocate target reg

	switch oper {
	case opers.ExtendS:
		movsxd.opFromReg(code, 0, reg, reg)
		return values.TempRegOperand(resultType, reg, false)

	case opers.ExtendU:
		if !zeroExt {
			mov.opFromReg(code, types.I32, reg, reg)
		}
		return values.TempRegOperand(resultType, reg, false)

	case opers.Mote:
		cvts2sSSE.opFromReg(code, source.Type, reg, reg)
		return values.TempRegOperand(resultType, reg, false)

	case opers.TruncS:
		// TODO: handle more cases
		cvttsSSE2si.opReg(code, source.Type, resultType, RegResult, reg)
		code.FreeReg(source.Type, reg)
		return values.TempRegOperand(resultType, RegResult, true)

	case opers.TruncU:
		// TODO: handle more cases
		cvttsSSE2si.opReg(code, source.Type, types.I64, RegResult, reg)
		code.FreeReg(source.Type, reg)
		return values.TempRegOperand(resultType, RegResult, false)

	case opers.ConvertS:
		cvtsi2sSSE.opReg(code, resultType, source.Type, RegResult, reg)
		code.FreeReg(source.Type, reg)
		return values.TempRegOperand(resultType, RegResult, false)

	case opers.ConvertU:
		if source.Type == types.I32 {
			if !zeroExt {
				mov.opFromReg(code, types.I32, reg, reg)
			}
			cvtsi2sSSE.opReg(code, resultType, types.I64, RegResult, reg)
		} else {
			mach.opConvertUnsignedI64ToFloat(code, resultType, reg)
		}
		code.FreeReg(source.Type, reg)
		return values.TempRegOperand(resultType, RegResult, false)

	case opers.Reinterpret:
		if source.Type.Category() == types.Int {
			movSSE.opFromReg(code, source.Type, RegResult, reg)
		} else {
			movSSE.opToReg(code, source.Type, RegResult, reg)
		}
		code.FreeReg(source.Type, reg)
		return values.TempRegOperand(resultType, RegResult, true)
	}

	panic("unknown conversion op")
}

func (mach X86) opConvertUnsignedI64ToFloat(code gen.Coder, resultType types.T, inputReg regs.R) {
	// this algorithm is copied from code generated by gcc and clang:

	var done links.L
	var huge links.L

	// TODO: allocate target reg

	test.opFromReg(code, types.I64, inputReg, inputReg)
	js.rel8.opStub(code)
	huge.AddSite(code.Len())

	// max. 63-bit value
	cvtsi2sSSE.opReg(code, resultType, types.I64, RegResult, inputReg)

	jmpRel.rel8.opStub(code)
	done.AddSite(code.Len())

	huge.Addr = code.Len()
	mach.updateBranches8(code, &huge)

	// 64-bit value
	mov.opFromReg(code, types.I64, RegScratch, inputReg)
	and.opImm(code, types.I64, RegScratch, 1)
	shrImm.op(code, types.I64, inputReg, 1)
	or.opFromReg(code, types.I64, inputReg, RegScratch)
	cvtsi2sSSE.opReg(code, resultType, types.I64, RegResult, inputReg)
	addsSSE.opFromReg(code, resultType, RegResult, RegResult)

	done.Addr = code.Len()
	mach.updateBranches8(code, &done)
}
