<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:15:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="for.body.i.i.load.11," ID="scevgepseq" BundleName="concat_data" VarName="inputs" LoopLoc="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:15:19" LoopName="VITIS_LOOP_15_1" ParentFunc="void read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;(ap_uint&lt;256&gt;*, unsigned int, unsigned int, unsigned int, unsigned int, hls::stream&lt;WideType&lt;ap_int&lt;8&gt;, (sizeof (ap_uint&lt;256&gt;)) / (sizeof (ap_int&lt;8&gt;)), (sizeof (ap_int&lt;8&gt;)) * (8), void&gt;, 0&gt;&amp;)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:20:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="for.body.i.i34.load.11," ID="scevgep1seq" BundleName="concat_data" VarName="inputs" LoopLoc="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:20:19" LoopName="VITIS_LOOP_20_2" ParentFunc="void read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;(ap_uint&lt;256&gt;*, unsigned int, unsigned int, unsigned int, unsigned int, hls::stream&lt;WideType&lt;ap_int&lt;8&gt;, (sizeof (ap_uint&lt;256&gt;)) / (sizeof (ap_int&lt;8&gt;)), (sizeof (ap_int&lt;8&gt;)) * (8), void&gt;, 0&gt;&amp;)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:103:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="arrayctor.loop.i.i.store.174," ID="scevgepseq" BundleName="concat_data" VarName="outputs" LoopLoc="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:103:20" LoopName="VITIS_LOOP_103_1" ParentFunc="void store&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;(unsigned int, unsigned int, unsigned int, hls::stream&lt;WideType&lt;ap_int&lt;8&gt;, (sizeof (ap_uint&lt;256&gt;)) / (sizeof (ap_int&lt;8&gt;)), (sizeof (ap_int&lt;8&gt;)) * (8), void&gt;, 0&gt;&amp;, ap_uint&lt;256&gt;*, bool&amp;)" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:20:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep1seq" BundleName="concat_data" VarName="inputs" LoopLoc="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:20:19" LoopName="VITIS_LOOP_20_2" ParentFunc="void read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;(ap_uint&lt;256&gt;*, unsigned int, unsigned int, unsigned int, unsigned int, hls::stream&lt;WideType&lt;ap_int&lt;8&gt;, (sizeof (ap_uint&lt;256&gt;)) / (sizeof (ap_int&lt;8&gt;)), (sizeof (ap_int&lt;8&gt;)) * (8), void&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:15:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="concat_data" VarName="inputs" LoopLoc="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:15:19" LoopName="VITIS_LOOP_15_1" ParentFunc="void read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;(ap_uint&lt;256&gt;*, unsigned int, unsigned int, unsigned int, unsigned int, hls::stream&lt;WideType&lt;ap_int&lt;8&gt;, (sizeof (ap_uint&lt;256&gt;)) / (sizeof (ap_int&lt;8&gt;)), (sizeof (ap_int&lt;8&gt;)) * (8), void&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:103:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="concat_data" VarName="outputs" LoopLoc="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:103:20" LoopName="VITIS_LOOP_103_1" ParentFunc="void store&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;(unsigned int, unsigned int, unsigned int, hls::stream&lt;WideType&lt;ap_int&lt;8&gt;, (sizeof (ap_uint&lt;256&gt;)) / (sizeof (ap_int&lt;8&gt;)), (sizeof (ap_int&lt;8&gt;)) * (8), void&gt;, 0&gt;&amp;, ap_uint&lt;256&gt;*, bool&amp;)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:15:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 256 in loop 'VITIS_LOOP_15_1' has been inferred on bundle 'concat_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="concat_data" LoopLoc="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:15:19" LoopName="VITIS_LOOP_15_1" Length="variable" Width="256" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:20:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 256 in loop 'VITIS_LOOP_20_2' has been inferred on bundle 'concat_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="concat_data" LoopLoc="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:20:19" LoopName="VITIS_LOOP_20_2" Length="variable" Width="256" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:103:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 256 in loop 'VITIS_LOOP_103_1' has been inferred on bundle 'concat_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="concat_data" LoopLoc="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:103:20" LoopName="VITIS_LOOP_103_1" Length="variable" Width="256" Direction="write"/>
</VitisHLS:BurstInfo>

