# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../cpu/headers" \
"seg_wishbone_tb_func_impl.v" \
"../../../../../../../seg/seg_wishbone.v" \
"../../../../../../../seg/seg_wishbone_tb.v" \

# Do not sort compile order
nosort
