w 0xfffffff8,0x00000000 #Ignore if suspend mode
#acpu PLL setting
w 9800010c,0x9697600
m 98000110,fffffff8,3
w 0xfffffffc,0x00000000#Ignore if suspend mode end

#reset DCPHY
m 98000000,fc3fffff,03c00000
m 98000000,fc3fffff,00000000

#release DC_PHY reset
#m 98000000,feffffff,01000000

#rstn_dcu
m 98000014,fffffff3,0000000c

#Should be after PLL set as real chip
#w 98000050,8001 #release dpi/disp crt rstn
w 98000008,c0000000 #release disp crt rstn	
#w 98000050,9#release PLLDDR LDO rstn
#w 98000050,19#release dpi ssc rstn
#w 98000050,1f#release dpi ptr rstn and alert rx rstn

#turn on clock
m 9800005c,ffffff3f,000000c0 #enable dc_phy clock

w 9800e08c,9
w 9800e08c,b
w 9800e08c,3
w 9800e08c,f

#DCPHY0
w 9800e008,b0080000#PLLDDR clock output disable
w 9800e018,5d5076c5
#DDR_TYPE_DDR4
w 9800e010,8 #DDRPLL phase select
w 9800e014,00080000
w 9800e098,00080808

w 9800e064,8 #DDRPLL phase select
w 9800e068,00080000
w 9800e06c,0008080

w 9800e024,04000400#frequency
w 9800e080,22222222#0.5T adj
w 9800e028,04002e2d#frequency
w 9800e004,1fff1fff#DDRPLL OE

w 9800e030,33052807#DCC
w 9800e034,33052807
w 9800e038,33052807
w 9800e03c,33052807
w 9800e040,33052807
w 9800e044,33052807
w 9800e048,33052807
w 9800e04c,33052807
w 9800e050,33052807
w 9800e054,33052807
w 9800e058,33052807

#DCPHY0
w 9800e028,00002e2d#oc_en toggle
w 9800e01c,8#oc init
w 9800e000,0300c231#DDR pin mux setting
w 98000128,7#enable DISP SD A PLL power on & release RSTB
w 98000560,d#CLK_PLLDDSA  trun on OC_EN & release RSTB
n 10000

w 9800e008,b00fa000#PLLDDR OE
w 9800e008,800fa000#PLLDDR OE
w 9800e114,3fffffff
w 9800e118,003fff07

w 98000128,3#enable DISP SD A PLL OEB

#adjust dqs_en DDR_TYPE_DDR4
w 9800f2f8,4
w 9800f2fc,4
w 9800f5f8,4
w 9800f5fc,4
w 9800e174,00010004#rd_fifo en adjust

w 9800f0f0,08080808
w 9800f0f4,08080808
w 9800f3f0,08080808
w 9800f3f4,08080808

w 9800f0f8,08080808
w 9800f0fc,08080808
w 9800f3f8,08080808
w 9800f3fc,08080808

w 9800f100,08080808
w 9800f104,08080808
w 9800f400,08080808
w 9800f404,08080808

w 9800f108,08080808
w 9800f10c,08080808
w 9800f408,08080808
w 9800f40c,08080808

w 9800f110,08080808
w 9800f114,08080808
w 9800f410,08080808
w 9800f414,08080808

w 9800f118,08080808
w 9800f11c,08080808
w 9800f418,08080808
w 9800f41c,08080808
#for rw blk 01, high speed
w 9800f020,05050505
w 9800f024,05050505

w 9800f028,05050505
w 9800f02c,05050505

w 9800f038,05050505
w 9800f03c,05050505

w 9800f040,05050505
w 9800f044,05050505

w 9800f0f0,05050505
w 9800f0f4,05050505

w 9800f0f8,05050505
w 9800f0fc,05050505

w 9800f108,05050505
w 9800f10c,05050505

w 9800f110,05050505
w 9800f114,05050505
#for low speed
w 9800f160,05050505
w 9800f164,05050505

w 9800f168,05050505
w 9800f16c,05050505

w 9800f178,05050505
w 9800f17c,05050505

w 9800f180,05050505
w 9800f184,05050505
#for rw blk 23, high speed
w 9800f320,05050505
w 9800f324,05050505

w 9800f328,05050505
w 9800f32c,05050505

w 9800f338,05050505
w 9800f33c,05050505

w 9800f340,05050505
w 9800f344,05050505

w 9800f3f0,05050505
w 9800f3f4,05050505

w 9800f3f8,05050505
w 9800f3fc,05050505

w 9800f408,05050505
w 9800f40c,05050505

w 9800f410,05050505
w 9800f414,05050505
#for low speed
w 9800f460,05050505
w 9800f464,05050505

w 9800f468,05050505
w 9800f46c,05050505

w 9800f478,05050505
w 9800f47c,05050505

w 9800f480,05050505
w 9800f484,05050505

w 9800e07c,80

w 9800e20c,c#update set

w 0xfffffff8,0x00000000 #Ignore if suspend mode
w 98007f08,f#DDR_IO_CTRL
w 0xfffffffc,0x00000000#Ignore if suspend mode end

#DCPHY0
w 9800e000,00000202
w 9800ea24,80000064
w 9800e804,00000214
w 9800e808,00405210#MC <-> DPI latency
w 9800e83c,00000020#MR2
w 9800e838,00000001#MR1
w 9800e834,00000030#MR0
w 9800e208,000e2033
w 9800e830,00038107#rxi310 set

w 0xfffffff8,0x00000000 #Ignore if suspend mode
w 9800e810,010e00e0#refresh normal
w 0xfffffffc,0x00000000#Ignore if suspend mode end

w 0xfffffff0,0x00000000 #Ignore if normal mode
w 9800e810,010e0001#refresh resume
w 0xfffffff4,0x00000000 #Ignore if normal mode end

w 9800e814,0c2c9f27#tRP tRAS tWR tRTP
w 9800e818,7048dc34#tFAW tRTW tWTR tCCD tRCD tRC tRRD
w 9800e81c,01040182#tMRD
w 9800e820,00068000
w 9800e80c,00000700#BIST+MEM set idle



w 0xfffffff0,0x00000000 #Ignore if normal mode


m 98000000,ffffffff,10000000 #rstn_ae
m 98000004,ffffffff,00000001 #rstn_acpu
m 98000010,ffffffff,00000010 #clk_en_acpu

#w 98000328,00000008
#w 98000320,0000dde1
#w 98000328,0000000c

#p 98000324,ffffffff,0000ace2
#w 98000328,00000008
#w 98000320,0000dde2
#w 98000328,0000000c
#p 98000324,ffffffff,0000dde2

#DCU clean clock enable 
m 98000054,fffffffc,00000003
m 98000054,fffffffc,00000002
m 98000000,3fffffff,c0000000
m 98000054,fffffffc,00000003

w 9800e800,80000000#skip initial
n 1000
w 98007f08,f#DDR_IO_CTRL

w 9800e808,00000010 #dynamic CKE

w 9800e80c,00000600 #set normal access mode

w 98008004,03420010#DC_SYS_MISC

#set scpu_boot_info=0xace7
w 98000328,00000008
w 98000320,0000ace7
w 98000328,0000000c
w 0xfffffff4,0x00000000 #Ignore if normal mode end

w 0xfffffff8,0x00000000 #Ignore if suspend mode
w 9800e800,1#initial
p 9800e800,00000001,00000001 #polling bit0=1
w 9800e80c,00000600#MEM set active

#DCU clean clock enable 
m 98000054,fffffffc,00000003
m 98000054,fffffffc,00000002
m 98000000,3fffffff,c0000000
m 98000054,fffffffc,00000003

#init DCU
w 98008004,03420010#DC_SYS_MISC
w 98008740,00000000#DC_SECURE_MISC

#adjust nf speed
w 9801f23c,00000000
w 9801f238,00000003
w 9801f234,00000000
w 0xfffffffc,0x00000000 #Ignore if suspend mode end
