// Seed: 2969118207
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_3.id_1 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  wire id_6;
  always begin : LABEL_0
    id_3 <= 1 == 1;
  end
endmodule
module module_3 (
    input  tri1  id_0,
    output wand  id_1,
    input  uwire id_2,
    input  tri0  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
