# Simple 8 bit Pipelined RISC Processor – Verilog HDL

This repository contains the design and implementation of a custom
8-bit RISC processor using Verilog HDL.

## Architecture
- RISC-based processor
- Pipelined datapath
- Centralized control unit
- Von Neumann memory architecture

## Project Structure
- `src/top/`    : Top-level module (RISC.v)
- `src/memory/` : Unified memory module
- `src/core/`   : Processor core (ALU, registers, control, muxes)
- `docs/`       : Project report and ISA documentation

## Author
Mohamed Mustafa Shiple  
Faculty of Engineering – Cairo University
