Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ripple_carry_adder_tb_behav xil_defaultlib.ripple_carry_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ripple_carry_adder(N=4)
Compiling module xil_defaultlib.ripple_carry_adder_tb
WARNING: [XSIM 43-3373] "E:/Codes/verilog-vivado/rca_files/rca_files.srcs/sim_1/new/rca_tb.v" Line 43. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Codes/verilog-vivado/rca_files/rca_files.srcs/sim_1/new/rca_tb.v" Line 44. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Codes/verilog-vivado/rca_files/rca_files.srcs/sim_1/new/rca_tb.v" Line 45. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot ripple_carry_adder_tb_behav
