/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Feb  7 17:25:22 2011
 *                 MD5 Checksum         9ea0993e1ac972e15873cf04ea4c226d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_DS_2_H__
#define BCHP_DS_2_H__

/***************************************************************************
 *DS_2 - Downstream Receiver 2 Registers
 ***************************************************************************/
#define BCHP_DS_2_GBL                            0x000a8000 /* Global Core Control Register */
#define BCHP_DS_2_PD                             0x000a8010 /* Global Power Down Register */
#define BCHP_DS_2_IRQSTS1                        0x000a8040 /* Interrupt Status Register 1 */
#define BCHP_DS_2_IRQSET1                        0x000a8044 /* Set Interrupt Status Register 1 */
#define BCHP_DS_2_IRQCLR1                        0x000a8048 /* Clear Interrupt Status Register 1 */
#define BCHP_DS_2_IRQMSK1                        0x000a804c /* Interrupt Mask Register 1 */
#define BCHP_DS_2_IRQMSET1                       0x000a8050 /* Set Interrupt Mask Register 1 */
#define BCHP_DS_2_IRQMCLR1                       0x000a8054 /* Clear Interrupt Mask Register 1 */
#define BCHP_DS_2_IRQSTS2                        0x000a8058 /* Interrupt Status Register 2 */
#define BCHP_DS_2_IRQSET2                        0x000a805c /* Set Interrupt Status Register 2 */
#define BCHP_DS_2_IRQCLR2                        0x000a8060 /* Clear Interrupt Status Register 2 */
#define BCHP_DS_2_IRQMSK2                        0x000a8064 /* Interrupt Mask Register 2 */
#define BCHP_DS_2_IRQMSET2                       0x000a8068 /* Set Interrupt Mask Register 2 */
#define BCHP_DS_2_IRQMCLR2                       0x000a806c /* Clear Interrupt Mask Register 2 */
#define BCHP_DS_2_STAT                           0x000a80fc /* Receiver Status Register */
#define BCHP_DS_2_RST                            0x000a8100 /* Global Reset Register */
#define BCHP_DS_2_FRZ                            0x000a8104 /* Global Freeze Register */
#define BCHP_DS_2_BURST_FRZ                      0x000a810c /* Global Burst noise detector Freeze  Register */
#define BCHP_DS_2_CLK                            0x000a8184 /* Clock Generation Control Register */
#define BCHP_DS_2_NCOU                           0x000a8190 /* NCO Instantaneous Value (Upper) */
#define BCHP_DS_2_NCOL                           0x000a8194 /* NCO Instantaneous Value (Lower) */
#define BCHP_DS_2_FECIN_NCON                     0x000a8198 /* FEC Clock Counter Numerator Value */
#define BCHP_DS_2_FECIN_NCODL                    0x000a819c /* FEC Clock Counter Delta Value */
#define BCHP_DS_2_FECOUT_NCON                    0x000a81a0 /* OI PLL Clock Rate Numerator */
#define BCHP_DS_2_FECOUT_NCODL                   0x000a81a4 /* OI PLL Clock Rate Delta */
#define BCHP_DS_2_US_FCW_DWELL                   0x000a81a8 /* Upstream Frequency Control Word Dwell-count register */
#define BCHP_DS_2_SGCG                           0x000a81ac /* Clockgen Signature Analyzer */
#define BCHP_DS_2_ICB_CTL                        0x000a8200 /* Internal Configuration Bus Control and Status */
#define BCHP_DS_2_MBOX_CSR_P                     0x000a8204 /* Mail Box Command and Status for processor */
#define BCHP_DS_2_MBOX_DATA_P                    0x000a8208 /* Mail Box Data for processor */
#define BCHP_DS_2_HI_TST                         0x000a8214 /* Test configuration for down steam core's bus interface */
#define BCHP_DS_2_MBOX_CSR_S                     0x000a8218 /* Mail Box Command and Status for serial test interface. */
#define BCHP_DS_2_MBOX_DATA_S                    0x000a821c /* Mail Box Data for serial test interface */
#define BCHP_DS_2_BR                             0x000a8300 /* Baud Receiver Control Register */
#define BCHP_DS_2_AGCB                           0x000a834c /* Digital AGCB Control Register */
#define BCHP_DS_2_AGCBI                          0x000a8350 /* Digital AGCB Integrator Value */
#define BCHP_DS_2_AGCBLI                         0x000a8354 /* Digital AGCB Leaky Integrator Value */
#define BCHP_DS_2_SGBR                           0x000a8358 /* Baud Receiver Signature Analyzer */
#define BCHP_DS_2_QMLPS                          0x000a8400 /* QAM Loop Control */
#define BCHP_DS_2_CFL                            0x000a8410 /* Carrier Frequency Loop Control Register */
#define BCHP_DS_2_CFLC                           0x000a8414 /* Carrier Frequency Loop Coefficient Control Register */
#define BCHP_DS_2_CFLI                           0x000a8418 /* Carrier Frequency Loop Integrator Value */
#define BCHP_DS_2_CFLSP                          0x000a841c /* Carrier Frequency Loop Sweep Control Register */
#define BCHP_DS_2_CFLFOS                         0x000a8480 /* Carrier Frequency Loop Frequency Offset Control Register */
#define BCHP_DS_2_CFLFO                          0x000a8488 /* Carrier Frequency Loop Filter Output Value */
#define BCHP_DS_2_TL                             0x000a8494 /* Timing Loop Control Register */
#define BCHP_DS_2_TLC                            0x000a8498 /* Timing Loop Coefficient Control Register */
#define BCHP_DS_2_TLI                            0x000a849c /* Timing Loop Integrator Value */
#define BCHP_DS_2_TLSWP                          0x000a84a0 /* Timing Loop Sweep Control Value */
#define BCHP_DS_2_TLTHRS                         0x000a84a4 /* Timing Loop Integrator Threshold Register */
#define BCHP_DS_2_TLFOS                          0x000a84a8 /* Timing Loop Phase Offset Control Register */
#define BCHP_DS_2_TLFO                           0x000a84ac /* Timing Loop Filter Output Value */
#define BCHP_DS_2_TLAGC                          0x000a8504 /* Timing Loop AGC Control Register */
#define BCHP_DS_2_TLAGCI                         0x000a8508 /* Timing Loop AGC Integrator Value */
#define BCHP_DS_2_TLAGCL                         0x000a850c /* Timing Loop AGC Leaky Integrator Value */
#define BCHP_DS_2_PERF                           0x000a8510 /* Performance Monitoring Control/Status Register */
#define BCHP_DS_2_TLDHT                          0x000a8514 /* Timing Lock Detector High Threshold Control Register */
#define BCHP_DS_2_TLDLT                          0x000a8518 /* Timing Lock Detector Low Threshold Control Register */
#define BCHP_DS_2_TLDA                           0x000a851c /* Timing Lock Detector Accumulator Value */
#define BCHP_DS_2_TLDC                           0x000a8520 /* Timing Lock Detector Maximum Count Control Register */
#define BCHP_DS_2_TLDCI                          0x000a8524 /* Timing Lock Detector Counter Value */
#define BCHP_DS_2_US_IFC                         0x000a8530 /* Upstream/Downstream interface control register */
#define BCHP_DS_2_US_FCW_HI                      0x000a8534 /* Upper-part of the Upstream Frequency Control Word register */
#define BCHP_DS_2_US_FCW_LO                      0x000a8538 /* Lower-part of the Upstream Frequency Control Word register */
#define BCHP_DS_2_US_TL_OFFSET                   0x000a853c /* Upstream Timing Offset register */
#define BCHP_DS_2_US_DSBCLK                      0x000a8540 /* Upstream baud clock register */
#define BCHP_DS_2_FEC                            0x000a8600 /* FEC Control / Status Register */
#define BCHP_DS_2_FECU                           0x000a8610 /* FEC Initialization Register (Upper) */
#define BCHP_DS_2_FECM                           0x000a8614 /* FEC Initialization Register (Middle) */
#define BCHP_DS_2_FECL                           0x000a8618 /* FEC Initialization Register (Lower) */
#define BCHP_DS_2_SGFEC                          0x000a8620 /* FEC Signature Analyzer */
#define BCHP_DS_2_OI_VCO                         0x000a8640 /* OI VCO Control */
#define BCHP_DS_2_OI_CTL                         0x000a8680 /* OI Control */
#define BCHP_DS_2_OI_OUT                         0x000a8684 /* OI PS Output Control */
#define BCHP_DS_2_OI_ERR                         0x000a869c /* OI Frame Error Count */
#define BCHP_DS_2_OI_SG                          0x000a86a0 /* Output Interface Signature Analyzer (Test) */
#define BCHP_DS_2_OI_BER_CTL                     0x000a86a4 /* OI BER Estimation Control Register */
#define BCHP_DS_2_OI_BER                         0x000a86a8 /* OI BER Estimation Error Counter Value */
#define BCHP_DS_2_BER                            0x000a8700 /* Pre-FEC BER Estimation Control Register */
#define BCHP_DS_2_BERI                           0x000a8704 /* Pre-FEC BER Estimation Error Counter Value */
#define BCHP_DS_2_CERC1                          0x000a8710 /* FEC RS Corrected Bit Counter */
#define BCHP_DS_2_UERC1                          0x000a8714 /* FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_2_NBERC1                         0x000a8718 /* FEC Clean RS-Block Counter */
#define BCHP_DS_2_CBERC1                         0x000a871c /* FEC Corrected RS-Block Counter */
#define BCHP_DS_2_BMPG1                          0x000a8720 /* FEC Bad MPEG-Packet Counter */
#define BCHP_DS_2_CERC2                          0x000a8724 /* FEC RS Corrected Bit Counter */
#define BCHP_DS_2_UERC2                          0x000a8728 /* FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_2_NBERC2                         0x000a872c /* FEC Clean RS-Block Counter */
#define BCHP_DS_2_CBERC2                         0x000a8730 /* FEC Corrected RS-Block Counter */
#define BCHP_DS_2_BMPG2                          0x000a8734 /* FEC Bad MPEG-Packet Counter */
#define BCHP_DS_2_TPFEC                          0x000a8738 /* Testport Control Register for FEC */
#define BCHP_DS_2_EUSEDC1                        0x000a873c /* FEC Erasure used RS-Block Counter */
#define BCHP_DS_2_EDISCARDC1                     0x000a8740 /* FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_2_EUSEDC2                        0x000a8744 /* FEC Erasure used RS-Block Counter */
#define BCHP_DS_2_EDISCARDC2                     0x000a8748 /* FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_2_FBCNT1                         0x000a87c0 /* Baud Rate Counter 1 */
#define BCHP_DS_2_FBCNT2                         0x000a87c4 /* Baud Rate Counter 2 */
#define BCHP_DS_2_SPARE                          0x000a87fc /* Reserved for Future Expansion */
#define BCHP_DS_2_BND                            0x000a8b00 /* BND Control Register */
#define BCHP_DS_2_BND_THR                        0x000a8b04 /* BND threshold value Register */
#define BCHP_DS_2_BND_FRZ                        0x000a8b08 /* BND Freeze Control Register */
#define BCHP_DS_2_BND_THRFRZ                     0x000a8b0c /* BND threshold value Register */
#define BCHP_DS_2_EQ_CTL                         0x000a8c00 /* Equalizer Control Register */
#define BCHP_DS_2_EQ_CWC                         0x000a8c04 /* CWC Control Register */
#define BCHP_DS_2_EQ_CWC_FSBAUD                  0x000a8c08 /* CWC BAUD SAMPLE RATE */
#define BCHP_DS_2_EQ_CWC_FSCARR                  0x000a8c0c /* CWC CARRIER SAMPLE RATE */
#define BCHP_DS_2_EQ_FFE                         0x000a8c10 /* FFE Control Register */
#define BCHP_DS_2_EQ_DFE                         0x000a8c14 /* DFE Control Register */
#define BCHP_DS_2_EQ_CMA                         0x000a8c18 /* Equalizer CMA Modulus Control Register */
#define BCHP_DS_2_EQ_RCA                         0x000a8c1c /* Equalizer RCA Gain Control Register */
#define BCHP_DS_2_EQ_FMTHR                       0x000a8c20 /* Equalizer Main Tap Threshold Control Register */
#define BCHP_DS_2_EQ_LEAK                        0x000a8c24 /* Equalizer Leakage Control Register */
#define BCHP_DS_2_EQ_SOFT                        0x000a8c28 /* Equalizer Soft Decision Value */
#define BCHP_DS_2_EQ_SGEQ                        0x000a8c2c /* Equalizer Signature Analyzer */
#define BCHP_DS_2_EQ_CPL                         0x000a8c30 /* Carrier Phase Loop Control */
#define BCHP_DS_2_EQ_CPLC                        0x000a8c34 /* Carrier Phase Loop Coefficients */
#define BCHP_DS_2_EQ_CPLSWP                      0x000a8c38 /* Carrier Phase Loop Sweep */
#define BCHP_DS_2_EQ_CPLI                        0x000a8c3c /* Carrier Phase Loop Integrator */
#define BCHP_DS_2_EQ_CPLPA                       0x000a8c40 /* Carrier Phase Loop Phase Accumulator */
#define BCHP_DS_2_EQ_CPLFO                       0x000a8c44 /* Carrier Phase Loop Filter Output */
#define BCHP_DS_2_EQ_SNR                         0x000a8c48 /* Slicer SNR */
#define BCHP_DS_2_EQ_SNRHT                       0x000a8c4c /* Slicer SNR High Threshold */
#define BCHP_DS_2_EQ_SNRLT                       0x000a8c50 /* Slicer SNR Low Threshold */
#define BCHP_DS_2_EQ_CLD                         0x000a8c54 /* Carrier Lock Detector */
#define BCHP_DS_2_EQ_CLDHT                       0x000a8c58 /* Carrier Lock Detector High Threshold */
#define BCHP_DS_2_EQ_CLDLT                       0x000a8c5c /* Carrier Lock Detector Low Threshold */
#define BCHP_DS_2_EQ_CLDA                        0x000a8c60 /* Carrier Lock Detector Accumulator */
#define BCHP_DS_2_EQ_CLDC                        0x000a8c64 /* Carrier Lock Detector Maximum Count Control */
#define BCHP_DS_2_EQ_CLDCI                       0x000a8c68 /* Carrier Lock Detector Counter */
#define BCHP_DS_2_EQ_CWC_LEAK                    0x000a8c6c /* CWC LEAK Control Register */
#define BCHP_DS_2_EQ_CWC_FIN1                    0x000a8c70 /* CWC 1st tap non-baud-related frequency in MHz */
#define BCHP_DS_2_EQ_CWC_FIN2                    0x000a8c74 /* CWC 2nd tap non-baud-related frequency in MHz */
#define BCHP_DS_2_EQ_CWC_FIN3                    0x000a8c78 /* CWC 3rd tap non-baud-related frequency in MHz */
#define BCHP_DS_2_EQ_CWC_FIN4                    0x000a8c7c /* CWC 4th tap non-baud-related frequency in MHz */
#define BCHP_DS_2_EQ_CWC_FOFS1                   0x000a8c80 /* CWC 1st tap baud-related frequency offset control word */
#define BCHP_DS_2_EQ_CWC_FOFS2                   0x000a8c84 /* CWC 2nd tap baud-related frequency offset control word */
#define BCHP_DS_2_EQ_CWC_FOFS3                   0x000a8c88 /* CWC 3rd tap non-baud-related frequency offset */
#define BCHP_DS_2_EQ_CWC_FOFS4                   0x000a8c8c /* CWC 4th tap non-baud-related frequency offset */
#define BCHP_DS_2_EQ_CWC_LFC1                    0x000a8c90 /* CWC 1st tap phase/freq loop filter control */
#define BCHP_DS_2_EQ_CWC_LFC2                    0x000a8c94 /* CWC 2nd tap phase/freq loop filter control */
#define BCHP_DS_2_EQ_CWC_LFC3                    0x000a8c98 /* CWC 3rd tap phase/freq loop filter control */
#define BCHP_DS_2_EQ_CWC_LFC4                    0x000a8c9c /* CWC 4th tap phase/freq loop filter control */
#define BCHP_DS_2_EQ_AGC                         0x000a8ca4 /* Equalizer HUM-AGC Loop Control */
#define BCHP_DS_2_EQ_AGCC                        0x000a8ca8 /* Equalizer HUM-AGC Loop Coefficients */
#define BCHP_DS_2_EQ_AGCI                        0x000a8cac /* Equalizer HUM-AGC Loop Integrator */
#define BCHP_DS_2_EQ_AGCPA                       0x000a8cb0 /* Equalizer HUM-AGC Loop Gain Accumulator */
#define BCHP_DS_2_EQ_AGCFO                       0x000a8cb4 /* Equalizer HUM-AGC Loop Filter Output */
#define BCHP_DS_2_EQ_FN                          0x000a8cb8 /* Equalizer HUM-AGC FN Modulus Control Register */
#define BCHP_DS_2_EQ_POWER                       0x000a8cbc /* Equalizer Input Power Estimator Register */
#define BCHP_DS_2_EQ_FFEU0                       0x000a8d00 /* FFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL0                       0x000a8d04 /* FFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU1                       0x000a8d08 /* FFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL1                       0x000a8d0c /* FFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU2                       0x000a8d10 /* FFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL2                       0x000a8d14 /* FFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU3                       0x000a8d18 /* FFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL3                       0x000a8d1c /* FFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU4                       0x000a8d20 /* FFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL4                       0x000a8d24 /* FFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU5                       0x000a8d28 /* FFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL5                       0x000a8d2c /* FFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU6                       0x000a8d30 /* FFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL6                       0x000a8d34 /* FFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU7                       0x000a8d38 /* FFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL7                       0x000a8d3c /* FFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU8                       0x000a8d40 /* FFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL8                       0x000a8d44 /* FFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU9                       0x000a8d48 /* FFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL9                       0x000a8d4c /* FFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU10                      0x000a8d50 /* FFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL10                      0x000a8d54 /* FFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU11                      0x000a8d58 /* FFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL11                      0x000a8d5c /* FFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU12                      0x000a8d60 /* FFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL12                      0x000a8d64 /* FFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU13                      0x000a8d68 /* FFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL13                      0x000a8d6c /* FFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU14                      0x000a8d70 /* FFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL14                      0x000a8d74 /* FFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU15                      0x000a8d78 /* FFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL15                      0x000a8d7c /* FFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU16                      0x000a8d80 /* FFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL16                      0x000a8d84 /* FFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU17                      0x000a8d88 /* FFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL17                      0x000a8d8c /* FFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU18                      0x000a8d90 /* FFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL18                      0x000a8d94 /* FFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU19                      0x000a8d98 /* FFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL19                      0x000a8d9c /* FFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU20                      0x000a8da0 /* FFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL20                      0x000a8da4 /* FFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU21                      0x000a8da8 /* FFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL21                      0x000a8dac /* FFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU22                      0x000a8db0 /* FFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL22                      0x000a8db4 /* FFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU23                      0x000a8db8 /* FFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL23                      0x000a8dbc /* FFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU24                      0x000a8dc0 /* FFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL24                      0x000a8dc4 /* FFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU25                      0x000a8dc8 /* FFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL25                      0x000a8dcc /* FFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU26                      0x000a8dd0 /* FFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL26                      0x000a8dd4 /* FFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU27                      0x000a8dd8 /* FFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL27                      0x000a8ddc /* FFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU28                      0x000a8de0 /* FFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL28                      0x000a8de4 /* FFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU29                      0x000a8de8 /* FFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL29                      0x000a8dec /* FFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU30                      0x000a8df0 /* FFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL30                      0x000a8df4 /* FFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU31                      0x000a8df8 /* FFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL31                      0x000a8dfc /* FFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU32                      0x000a8e00 /* FFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL32                      0x000a8e04 /* FFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU33                      0x000a8e08 /* FFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL33                      0x000a8e0c /* FFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU34                      0x000a8e10 /* FFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL34                      0x000a8e14 /* FFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_FFEU35                      0x000a8e18 /* FFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_FFEL35                      0x000a8e1c /* FFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU0                       0x000a8e20 /* DFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL0                       0x000a8e24 /* DFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU1                       0x000a8e28 /* DFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL1                       0x000a8e2c /* DFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU2                       0x000a8e30 /* DFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL2                       0x000a8e34 /* DFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU3                       0x000a8e38 /* DFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL3                       0x000a8e3c /* DFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU4                       0x000a8e40 /* DFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL4                       0x000a8e44 /* DFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU5                       0x000a8e48 /* DFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL5                       0x000a8e4c /* DFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU6                       0x000a8e50 /* DFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL6                       0x000a8e54 /* DFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU7                       0x000a8e58 /* DFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL7                       0x000a8e5c /* DFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU8                       0x000a8e60 /* DFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL8                       0x000a8e64 /* DFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU9                       0x000a8e68 /* DFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL9                       0x000a8e6c /* DFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU10                      0x000a8e70 /* DFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL10                      0x000a8e74 /* DFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU11                      0x000a8e78 /* DFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL11                      0x000a8e7c /* DFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU12                      0x000a8e80 /* DFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL12                      0x000a8e84 /* DFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU13                      0x000a8e88 /* DFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL13                      0x000a8e8c /* DFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU14                      0x000a8e90 /* DFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL14                      0x000a8e94 /* DFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU15                      0x000a8e98 /* DFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL15                      0x000a8e9c /* DFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU16                      0x000a8ea0 /* DFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL16                      0x000a8ea4 /* DFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU17                      0x000a8ea8 /* DFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL17                      0x000a8eac /* DFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU18                      0x000a8eb0 /* DFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL18                      0x000a8eb4 /* DFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU19                      0x000a8eb8 /* DFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL19                      0x000a8ebc /* DFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU20                      0x000a8ec0 /* DFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL20                      0x000a8ec4 /* DFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU21                      0x000a8ec8 /* DFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL21                      0x000a8ecc /* DFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU22                      0x000a8ed0 /* DFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL22                      0x000a8ed4 /* DFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU23                      0x000a8ed8 /* DFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL23                      0x000a8edc /* DFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU24                      0x000a8ee0 /* DFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL24                      0x000a8ee4 /* DFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU25                      0x000a8ee8 /* DFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL25                      0x000a8eec /* DFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU26                      0x000a8ef0 /* DFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL26                      0x000a8ef4 /* DFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU27                      0x000a8ef8 /* DFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL27                      0x000a8efc /* DFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU28                      0x000a8f00 /* DFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL28                      0x000a8f04 /* DFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU29                      0x000a8f08 /* DFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL29                      0x000a8f0c /* DFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU30                      0x000a8f10 /* DFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL30                      0x000a8f14 /* DFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU31                      0x000a8f18 /* DFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL31                      0x000a8f1c /* DFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU32                      0x000a8f20 /* DFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL32                      0x000a8f24 /* DFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU33                      0x000a8f28 /* DFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL33                      0x000a8f2c /* DFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU34                      0x000a8f30 /* DFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL34                      0x000a8f34 /* DFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_DFEU35                      0x000a8f38 /* DFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_2_EQ_DFEL35                      0x000a8f3c /* DFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_2_EQ_CWC_INT1                    0x000a9060 /* CWC Tap 1 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_2_EQ_CWC_INT2                    0x000a9064 /* CWC Tap 2 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_2_EQ_CWC_INT3                    0x000a9068 /* CWC Tap 3 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_2_EQ_CWC_INT4                    0x000a906c /* CWC Tap 4 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_2_EQ_FCA_CTL                     0x000a9070 /* Fast Carrier Acquisition Control Register */
#define BCHP_DS_2_EQ_CHSCN_CTL                   0x000a9074 /* CHSCN Control Register */
#define BCHP_DS_2_EQ_FFT_VAL                     0x000a9078 /* FCA Frequency Offset for Derotator Integrator Register */

#endif /* #ifndef BCHP_DS_2_H__ */

/* End of File */
