<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:35:00.513+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-1020] Increasing the depth of FIFO block_V1_out_tmp_channel (from assign_swap_endianness_U0 to ctr_xor_block_U0) to 3 to improve performance and/or avoid deadlocks." projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:58.063+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes' (loop 'loop_aes_sub_bytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('crypto_aes_sbox_V_load') on array 'crypto_aes_sbox_V' and 'lshr' operation ('lshr_ln668').&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:57.520+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes' (loop 'loop_aes_sub_bytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('crypto_aes_sbox_V_load') on array 'crypto_aes_sbox_V' and 'lshr' operation ('lshr_ln668').&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:57.513+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load_14') on array 'crypto_aes_sbox_V' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:57.170+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load_18') on array 'crypto_aes_sbox_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:57.046+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load_8') on array 'crypto_aes_sbox_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:56.843+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load') on array 'crypto_aes_sbox_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:56.667+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load_8') on array 'crypto_aes_sbox_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:56.583+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('state_promoted_i_write_ln47', hw-impl/src/pynqrypt.cpp:47) of variable 'xor_ln859_1' on local variable 'state_promoted_i' and 'load' operation ('state_promoted_i_load') on local variable 'state_promoted_i'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:56.543+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'pynqrypt_encrypt_Pipeline_VITIS_LOOP_152_1' (loop 'VITIS_LOOP_152_1'): Unable to schedule 'load' operation ('p_round_key_V_load_4') on array 'p_round_key_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'p_round_key_V'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:56.126+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load_1', hw-impl/src/pynqrypt.cpp:169) on array 'crypto_aes_sbox_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:55.938+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load_1', hw-impl/src/pynqrypt.cpp:169) on array 'crypto_aes_sbox_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:55.914+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('p_round_key_V_addr_7_write_ln149', hw-impl/src/pynqrypt.cpp:149) of variable 'ret.V' on array 'p_round_key_V' and 'load' operation ('lhs.V', hw-impl/src/pynqrypt.cpp:140) on array 'p_round_key_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:55.896+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('p_round_key_V_addr_7_write_ln149', hw-impl/src/pynqrypt.cpp:149) of variable 'ret.V' on array 'p_round_key_V' and 'load' operation ('lhs.V', hw-impl/src/pynqrypt.cpp:140) on array 'p_round_key_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:55.890+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('p_round_key_V_addr_7_write_ln149', hw-impl/src/pynqrypt.cpp:149) of variable 'ret.V' on array 'p_round_key_V' and 'load' operation ('lhs.V', hw-impl/src/pynqrypt.cpp:140) on array 'p_round_key_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:55.884+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'assign_swap_endianness.1' to 'assign_swap_endianness_1'." projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:55.837+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process dataflow_in_loop_loop_ctr_encrypt has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:55.767+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process aes_encrypt_block has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:55.762+0100" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:668: variable-indexed range selection may cause suboptimal QoR." projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:55.136+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'crypto::Pynqrypt::assign_swap_endianness(ap_uint&lt;128>, ap_uint&lt;128>&amp;)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (hw-impl/src/pynqrypt.cpp:22:9)" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:34:54.892+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-10T12:36:11.419+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
