$date
	Mon Apr 17 15:54:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module DFFtb $end
$var wire 1 ! p $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module myd $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
0"
x!
$end
#200
1!
1"
#400
0#
0"
#600
0!
1"
#800
