part=xcu50-fsvh2104-2-e

[hls]
flow_target=vitis
package.output.format=ip_catalog
package.output.syn=false
clock=300MHz
clock_uncertainty=0.4ns
csim.code_analyzer=1
syn.file=C:\Users\liuut\Desktop\Project\modules\matadd.cpp
syn.file=C:\Users\liuut\Desktop\Project\modules\attention.cpp
syn.file=C:\Users\liuut\Desktop\Project\modules\matmul.cpp
syn.file=C:\Users\liuut\Desktop\Project\modules\maxval_1D.cpp
syn.file=C:\Users\liuut\Desktop\Project\modules\softmax.cpp
syn.file=C:\Users\liuut\Desktop\Project\modules\transpose.cpp
tb.file=C:\Users\liuut\Desktop\Project\testbenches\top_tb.cpp
syn.top=attention