// Seed: 2016687757
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wand id_9
);
  wire id_11;
  wire id_12;
  supply0 id_13, id_14 = 1;
  assign id_14 = id_14;
endmodule
module module_1 (
    inout  tri1  id_0,
    inout  wor   id_1,
    output uwire id_2,
    input  wand  id_3,
    output uwire id_4
);
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_1, id_0, id_0, id_3, id_0
  );
endmodule
