Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri May  5 15:08:31 2023
| Host         : nb running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_methodology -file soc_lite_top_methodology_drc_routed.rpt -pb soc_lite_top_methodology_drc_routed.pb -rpx soc_lite_top_methodology_drc_routed.rpx
| Design       : soc_lite_top
| Device       : xc7a35tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 62
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 3          |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 1          |
| TIMING-16 | Warning          | Large setup violation         | 57         |
| TIMING-18 | Warning          | Missing input or output delay | 1          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin LD/led_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin LD/led_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin LD/led_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell vga_colorbat_item/vga_driver_item/cnt_x[11]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) vga_colorbat_item/vga_driver_item/cnt_x_reg[0]/CLR, vga_colorbat_item/vga_driver_item/cnt_x_reg[10]/CLR, vga_colorbat_item/vga_driver_item/cnt_x_reg[11]/CLR, vga_colorbat_item/vga_driver_item/cnt_x_reg[1]/CLR, vga_colorbat_item/vga_driver_item/cnt_x_reg[2]/CLR, vga_colorbat_item/vga_driver_item/cnt_x_reg[3]/CLR, vga_colorbat_item/vga_driver_item/cnt_x_reg[4]/CLR, vga_colorbat_item/vga_driver_item/cnt_x_reg[5]/CLR, vga_colorbat_item/vga_driver_item/cnt_x_reg[6]/CLR, vga_colorbat_item/vga_driver_item/cnt_x_reg[7]/CLR, vga_colorbat_item/vga_driver_item/cnt_x_reg[8]/CLR, vga_colorbat_item/vga_driver_item/cnt_x_reg[9]/CLR, vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/CLR, vga_colorbat_item/vga_driver_item/cnt_y_reg[10]/CLR, vga_colorbat_item/vga_driver_item/cnt_y_reg[11]/CLR (the first 15 of 24 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[4]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc1_o_reg[30]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc1_o_reg[8]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[9]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc1_o_reg[6]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc1_o_reg[10]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc1_o_reg[27]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.101 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc1_o_reg[3]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc1_o_reg[29]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc1_o_reg[31]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.119 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[5]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[7]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[11]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[10]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc1_o_reg[4]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc1_o_reg[9]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[8]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[12]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[6]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc1_o_reg[26]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.328 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[13]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[15]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.424 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[16]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.432 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[14]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.445 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[17]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.465 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[19]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.541 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[20]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.549 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[18]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[21]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.583 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[23]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.641 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.650 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.655 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[13] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.656 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[13] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.659 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[24]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.667 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[22]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[25]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.688 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.694 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.695 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.698 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.699 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.700 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[27]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.714 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.714 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.740 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.776 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[28]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.784 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[26]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.797 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[29]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.809 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.817 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[31]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.829 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.901 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and cpu/IfStageI/Preif_IFI/pc2_o_reg[30]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.905 ns between cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C (clocked by cpu_clk_clk_pll) and inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on resetn relative to clock(s) clk
Related violations: <none>


