{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732809188054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732809188061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 21:23:07 2024 " "Processing started: Thu Nov 28 21:23:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732809188061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732809188061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Array_Multiplier -c Array_Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Array_Multiplier -c Array_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732809188061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732809188662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732809188662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-struct " "Found design unit 1: Full_Adder-struct" {  } { { "Full_Adder.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Full_Adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732809198009 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732809198009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732809198009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier_node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier_node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Array_Multiplier_Node-struct1 " "Found design unit 1: Array_Multiplier_Node-struct1" {  } { { "Array_Multiplier_Node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier_Node.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732809198010 ""} { "Info" "ISGN_ENTITY_NAME" "1 Array_Multiplier_Node " "Found entity 1: Array_Multiplier_Node" {  } { { "Array_Multiplier_Node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier_Node.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732809198010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732809198010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Array_Multiplier-Struct2 " "Found design unit 1: Array_Multiplier-Struct2" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732809198012 ""} { "Info" "ISGN_ENTITY_NAME" "1 Array_Multiplier " "Found entity 1: Array_Multiplier" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732809198012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732809198012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Array_Multiplier_Testbench-bhv " "Found design unit 1: Array_Multiplier_Testbench-bhv" {  } { { "Array_Multiplier_Testbench.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier_Testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732809198015 ""} { "Info" "ISGN_ENTITY_NAME" "1 Array_Multiplier_Testbench " "Found entity 1: Array_Multiplier_Testbench" {  } { { "Array_Multiplier_Testbench.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier_Testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732809198015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732809198015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Array_Multiplier " "Elaborating entity \"Array_Multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732809198054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Array_Multiplier_Node Array_Multiplier_Node:Node1_1 " "Elaborating entity \"Array_Multiplier_Node\" for hierarchy \"Array_Multiplier_Node:Node1_1\"" {  } { { "Array_Multiplier.vhd" "Node1_1" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732809198054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Array_Multiplier_Node:Node1_1\|Full_Adder:instFA " "Elaborating entity \"Full_Adder\" for hierarchy \"Array_Multiplier_Node:Node1_1\|Full_Adder:instFA\"" {  } { { "Array_Multiplier_Node.vhd" "instFA" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier_Node.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732809198054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732809198554 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732809198959 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732809198959 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[4\] " "No output dependent on input pin \"x\[4\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|x[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "No output dependent on input pin \"x\[5\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "No output dependent on input pin \"x\[6\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "No output dependent on input pin \"x\[7\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[8\] " "No output dependent on input pin \"x\[8\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|x[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[9\] " "No output dependent on input pin \"x\[9\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|x[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[10\] " "No output dependent on input pin \"x\[10\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|x[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[11\] " "No output dependent on input pin \"x\[11\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|x[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[12\] " "No output dependent on input pin \"x\[12\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|x[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[13\] " "No output dependent on input pin \"x\[13\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|x[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[14\] " "No output dependent on input pin \"x\[14\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|x[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[15\] " "No output dependent on input pin \"x\[15\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|x[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[4\] " "No output dependent on input pin \"y\[4\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|y[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[5\] " "No output dependent on input pin \"y\[5\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|y[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[6\] " "No output dependent on input pin \"y\[6\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|y[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[7\] " "No output dependent on input pin \"y\[7\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|y[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[8\] " "No output dependent on input pin \"y\[8\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|y[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[9\] " "No output dependent on input pin \"y\[9\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|y[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[10\] " "No output dependent on input pin \"y\[10\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|y[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[11\] " "No output dependent on input pin \"y\[11\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|y[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[12\] " "No output dependent on input pin \"y\[12\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|y[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[13\] " "No output dependent on input pin \"y\[13\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|y[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[14\] " "No output dependent on input pin \"y\[14\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|y[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[15\] " "No output dependent on input pin \"y\[15\]\"" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/Array_Multiplier/Array_Multiplier.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732809198987 "|Array_Multiplier|y[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732809198987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732809198987 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732809198987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732809198987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732809198987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732809199007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 21:23:19 2024 " "Processing ended: Thu Nov 28 21:23:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732809199007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732809199007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732809199007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732809199007 ""}
