{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:3.1-30.10"
      },
      "ports": {
        "porcentajeEncendido": {
          "direction": "input",
          "bits": [ 3877852, 3877850, 3877848, 3877846 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 3877462 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877461 ]
        }
      },
      "cells": {
        "contador_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C46_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877608 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877609 ]
          }
        },
        "contador_DFF_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C45_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877611 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877612 ]
          }
        },
        "contador_DFF_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C44_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877558 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877559 ]
          }
        },
        "contador_DFF_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C44_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877568 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877569 ]
          }
        },
        "contador_DFF_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C44_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877573 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877574 ]
          }
        },
        "contador_DFF_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C43_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877576 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877577 ]
          }
        },
        "contador_DFF_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877497 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "contador_DFF_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877504 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877505 ]
          }
        },
        "contador_DFF_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C43_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877563 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877564 ]
          }
        },
        "contador_DFF_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877584 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877585 ]
          }
        },
        "contador_DFF_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877589 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877590 ]
          }
        },
        "contador_DFF_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877594 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877595 ]
          }
        },
        "contador_DFF_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C45_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877511 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877512 ]
          }
        },
        "contador_DFF_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877599 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877600 ]
          }
        },
        "contador_DFF_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877602 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877603 ]
          }
        },
        "contador_DFF_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877523 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877524 ]
          }
        },
        "contador_DFF_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877579 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877580 ]
          }
        },
        "contador_DFF_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C45_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877516 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877517 ]
          }
        },
        "contador_DFF_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C45_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877528 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877529 ]
          }
        },
        "contador_DFF_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C45_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877533 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877534 ]
          }
        },
        "contador_DFF_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C45_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877538 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877539 ]
          }
        },
        "contador_DFF_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C44_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877543 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877544 ]
          }
        },
        "contador_DFF_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C44_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877548 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877549 ]
          }
        },
        "contador_DFF_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C44_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:18.5-28.8|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877553 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877554 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C43_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877740 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877739 ],
            "A": [ 3877611 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C43_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877666 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877665 ],
            "A": [ 3877511 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C42_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877671 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877670 ],
            "A": [ 3877516 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C42_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877676 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877675 ],
            "A": [ 3877528 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C42_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877681 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877680 ],
            "A": [ 3877533 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C42_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877686 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877685 ],
            "A": [ 3877538 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C42_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877691 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877690 ],
            "A": [ 3877543 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C42_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877696 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877695 ],
            "A": [ 3877548 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C41_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877699 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877698 ],
            "A": [ 3877553 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C41_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877654 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877653 ],
            "A": [ 3877558 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C41_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877659 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877658 ],
            "A": [ 3877568 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C41_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877709 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877708 ],
            "A": [ 3877573 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C41_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877714 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877713 ],
            "A": [ 3877576 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C41_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877719 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877718 ],
            "A": [ 3877497 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C40_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877724 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877723 ],
            "A": [ 3877504 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C40_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877729 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877728 ],
            "A": [ 3877563 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C40_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877734 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877733 ],
            "A": [ 3877584 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C40_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877737 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877736 ],
            "A": [ 3877589 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C40_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877704 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877703 ],
            "A": [ 3877594 ]
          }
        },
        "contador_ALU_I1_23_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877882 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "contador_ALU_I1_8_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C46_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "contador_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C46_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877609 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877608 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C45_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877612 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877611 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C45_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877512 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877511 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C45_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877517 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877516 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C45_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877529 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877528 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C45_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877534 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877533 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C45_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877539 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877538 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C44_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877544 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877543 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C44_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877549 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877548 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C44_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877554 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877553 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C44_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877559 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877558 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C44_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877569 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877568 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C44_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877574 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877573 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877577 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877576 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877499 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877497 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877505 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877504 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877564 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877563 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877585 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877584 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877590 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877589 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877595 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877594 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877600 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877599 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877603 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877602 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877524 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877523 ],
            "A": [ 3877880 ]
          }
        },
        "contador_ALU_I1_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877580 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877579 ],
            "A": [ 3877882 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C43_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877647 ],
            "CLK": [  ],
            "D": [ 3877880 ],
            "C": [ 3877882 ],
            "B": [ 3877646 ],
            "A": [ 3877608 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C43_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877642 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM_ALU_SUM_18_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C40_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877882 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "limite_pwm_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C40_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877703 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877880 ],
            "A": [ 3877809 ]
          }
        },
        "limite_pwm_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C40_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877736 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877880 ],
            "A": [ 3877837 ]
          }
        },
        "limite_pwm_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C40_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877733 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877880 ],
            "A": [ 3877835 ]
          }
        },
        "limite_pwm_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C40_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877728 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877880 ],
            "A": [ 3877830 ]
          }
        },
        "limite_pwm_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C40_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877723 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877880 ],
            "A": [ 3877880 ]
          }
        },
        "limite_pwm_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C41_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877718 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877880 ],
            "A": [ 3877809 ]
          }
        },
        "porcentajeEncendido_IBUF_I_O_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C43_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877749 ],
            "CLK": [  ],
            "D": [ 3877830 ],
            "C": [ 3877809 ],
            "B": [ 3877837 ],
            "A": [ 3877835 ]
          }
        },
        "porcentajeEncendido_IBUF_I_O_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C43_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877803 ],
            "CLK": [  ],
            "D": [ 3877809 ],
            "C": [ 3877830 ],
            "B": [ 3877835 ],
            "A": [ 3877837 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877638 ],
            "F": [  ],
            "CLK": [ 3877466 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877642 ]
          }
        },
        "porcentajeEncendido_IBUF_I_O_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100101110110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C42_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877787 ],
            "CLK": [  ],
            "D": [ 3877830 ],
            "C": [ 3877837 ],
            "B": [ 3877809 ],
            "A": [ 3877835 ]
          }
        },
        "porcentajeEncendido_IBUF_I_O_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000110001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C43_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877747 ],
            "CLK": [  ],
            "D": [ 3877830 ],
            "C": [ 3877809 ],
            "B": [ 3877837 ],
            "A": [ 3877835 ]
          }
        },
        "porcentajeEncendido_IBUF_I_O_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C41_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877767 ],
            "CLK": [  ],
            "D": [ 3877837 ],
            "C": [ 3877835 ],
            "B": [ 3877830 ],
            "A": [ 3877809 ]
          }
        },
        "porcentajeEncendido_IBUF_I_3_O_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C41_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877818 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877809 ],
            "A": [ 3877837 ]
          }
        },
        "porcentajeEncendido_IBUF_I_3_O_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C44_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877792 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877809 ],
            "A": [ 3877835 ]
          }
        },
        "limite_pwm_ALU_SUM_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C40_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877758 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877809 ],
            "B": [ 3877837 ],
            "A": [ 3877835 ]
          }
        },
        "porcentajeEncendido_IBUF_I_O_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100101110110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C43_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877766 ],
            "CLK": [  ],
            "D": [ 3877830 ],
            "C": [ 3877809 ],
            "B": [ 3877835 ],
            "A": [ 3877837 ]
          }
        },
        "porcentajeEncendido_IBUF_I_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C43_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877801 ],
            "CLK": [  ],
            "D": [ 3877830 ],
            "C": [ 3877837 ],
            "B": [ 3877809 ],
            "A": [ 3877835 ]
          }
        },
        "porcentajeEncendido_IBUF_I_O_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000101111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C41_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877755 ],
            "CLK": [  ],
            "D": [ 3877830 ],
            "C": [ 3877809 ],
            "B": [ 3877837 ],
            "A": [ 3877835 ]
          }
        },
        "porcentajeEncendido_IBUF_I_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C42_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877781 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877835 ],
            "B": [ 3877809 ],
            "A": [ 3877837 ]
          }
        },
        "porcentajeEncendido_IBUF_I_O_LUT4_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011001011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C42_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877783 ],
            "CLK": [  ],
            "D": [ 3877809 ],
            "C": [ 3877830 ],
            "B": [ 3877837 ],
            "A": [ 3877835 ]
          }
        },
        "porcentajeEncendido_IBUF_I_O_LUT4_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C42_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877796 ],
            "CLK": [  ],
            "D": [ 3877835 ],
            "C": [ 3877809 ],
            "B": [ 3877830 ],
            "A": [ 3877837 ]
          }
        },
        "limite_pwm_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C41_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877713 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877880 ],
            "A": [ 3877818 ]
          }
        },
        "limite_pwm_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C41_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877708 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877880 ],
            "A": [ 3877781 ]
          }
        },
        "limite_pwm_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C41_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877658 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877758 ],
            "A": [ 3877755 ]
          }
        },
        "clk_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:4.11-4.14",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877466 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "limite_pwm_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C41_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877698 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877767 ],
            "A": [ 3877766 ]
          }
        },
        "limite_pwm_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C42_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877695 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877803 ],
            "A": [ 3877801 ]
          }
        },
        "limite_pwm_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C42_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877690 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877796 ],
            "A": [ 3877792 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3877880 ]
          }
        },
        "limite_pwm_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C42_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877685 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877880 ],
            "A": [ 3877787 ]
          }
        },
        "limite_pwm_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C42_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877680 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877783 ],
            "A": [ 3877781 ]
          }
        },
        "limite_pwm_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C42_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877675 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877758 ],
            "A": [ 3877755 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3877882 ]
          }
        },
        "limite_pwm_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C42_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877670 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877749 ],
            "A": [ 3877755 ]
          }
        },
        "limite_pwm_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C43_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877665 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877749 ],
            "A": [ 3877747 ]
          }
        },
        "limite_pwm_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C43_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877739 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877767 ],
            "A": [ 3877766 ]
          }
        },
        "porcentajeEncendido_IBUF_I_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R14C47_IOBA",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:5.17-5.36",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877809 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "porcentajeEncendido_IBUF_I_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R13C47_IOBA",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:5.17-5.36",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877837 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "porcentajeEncendido_IBUF_I_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C42_IOBB",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:5.17-5.36",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877835 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "porcentajeEncendido_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C42_IOBA",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:5.17-5.36",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877830 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "limite_pwm_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C41_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877653 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877749 ],
            "A": [ 3877747 ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:6.17-6.20",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877638 ],
            "PAD": [  ]
          }
        },
        "limite_pwm_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C43_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877646 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3877882 ],
            "B": [ 3877803 ],
            "A": [ 3877801 ]
          }
        },
        "limite_pwm_ALU_SUM_9_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C43_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "limite_pwm_ALU_SUM_19_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C40_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877882 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3877882 ]
          }
        }
      },
      "netnames": {
        "limite_pwm_ALU_SUM_9_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877833 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "porcentajeEncendido_IBUF_I_O[3]": {
          "hide_name": 0,
          "bits": [ 3877830 ] ,
          "attributes": {
            "ROUTING": "R12C42_W22;R12C42_S221_W220;1;R12C41_D7;R12C41_W221_D7;1;R11C42_X05;R11C42_S222_X05;1;R11C42_B6;R11C42_X05_B6;1;R12C42_X07;R12C42_S221_X07;1;R12C42_D6;R12C42_X07_D6;1;R11C43_D7;R11C43_E221_D7;1;R11C41_X05;R11C41_W221_X05;1;R11C41_B6;R11C41_X05_B6;1;R11C43_X05;R11C43_E221_X05;1;R11C43_C4;R11C43_X05_C4;1;R11C42_S22;R11C42_S222_S220;1;R12C42_E22;R12C42_S221_E220;1;R12C43_D7;R12C43_E221_D7;1;R11C43_D5;R11C43_E221_D5;1;R11C42_W22;R11C42_S222_W220;1;R11C40_X05;R11C40_W222_X05;1;R11C40_A4;R11C40_X05_A4;1;R11C42_C7;R11C42_S222_C7;1;R1C42_F6;;1;R1C42_S26;R1C42_F6_S260;1;R3C42_S27;R3C42_S262_S270;1;R5C42_S22;R5C42_S272_S220;1;R7C42_S22;R7C42_S222_S220;1;R9C42_S22;R9C42_S222_S220;1;R11C42_E22;R11C42_S222_E220;1;R11C43_D6;R11C43_E221_D6;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877829 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877826 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877823 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "porcentajeEncendido_IBUF_I_3_O[13]": {
          "hide_name": 0,
          "bits": [ 3877818 ] ,
          "attributes": {
            "ROUTING": "R11C41_F7;;1;R11C41_A1;R11C41_F7_A1;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877817 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "porcentajeEncendido_IBUF_I_3_O[0]": {
          "hide_name": 0,
          "bits": [ 3877809 ] ,
          "attributes": {
            "ROUTING": "R11C42_C6;R11C42_W262_C6;1;R11C42_D7;R11C42_N261_D7;1;R11C44_W26;R11C44_N261_W260;1;R11C43_C5;R11C43_W261_C5;1;R12C43_N27;R12C43_W272_N270;1;R11C43_B7;R11C43_N271_B7;1;R12C41_W22;R12C41_W272_W220;1;R12C40_N22;R12C40_W221_N220;1;R11C40_C6;R11C40_N221_C6;1;R11C43_D4;R11C43_N261_D4;1;R12C45_W27;R12C45_W262_W270;1;R12C42_N26;R12C42_W261_N260;1;R12C42_B6;R12C42_X08_B6;1;R12C42_B7;R12C42_X08_B7;1;R12C43_N26;R12C43_W262_N260;1;R11C40_X01;R11C40_N221_X01;1;R11C41_B7;R11C41_N271_B7;1;R12C44_N26;R12C44_W261_N260;1;R11C44_X03;R11C44_N261_X03;1;R11C44_B3;R11C44_X03_B3;1;R12C41_C7;R12C41_W262_C7;1;R11C41_A0;R11C41_N271_A0;1;R11C40_A1;R11C40_X01_A1;1;R12C43_W27;R12C43_W262_W270;1;R12C41_N27;R12C41_W272_N270;1;R11C41_X06;R11C41_N271_X06;1;R11C41_A6;R11C41_X06_A6;1;R12C43_W26;R12C43_W262_W260;1;R11C43_C6;R11C43_W261_C6;1;R12C42_X08;R12C42_W271_X08;1;R14C47_F6;;1;R14C47_N26;R14C47_F6_N260;1;R12C47_W26;R12C47_N262_W260;1;R12C45_W26;R12C45_W262_W260;1;R12C43_C7;R12C43_W262_C7;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3877807 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_I1[10]": {
          "hide_name": 0,
          "bits": [ 3877803 ] ,
          "attributes": {
            "ROUTING": "R11C43_W10;R11C43_F4_W100;1;R11C42_S24;R11C42_W101_S240;1;R11C42_B0;R11C42_S240_B0;1;R11C43_F4;;1;R11C43_S13;R11C43_F4_S130;1;R11C43_B2;R11C43_S130_B2;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "porcentajeEncendido_IBUF_I_O[11]": {
          "hide_name": 0,
          "bits": [ 3877801 ] ,
          "attributes": {
            "ROUTING": "R11C43_W13;R11C43_F7_W130;1;R11C42_A0;R11C42_W131_A0;1;R11C43_F7;;1;R11C43_A2;R11C43_F7_A2;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877799 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_I1[11]": {
          "hide_name": 0,
          "bits": [ 3877796 ] ,
          "attributes": {
            "ROUTING": "R11C42_F6;;1;R11C42_X07;R11C42_F6_X07;1;R11C42_B1;R11C42_X07_B1;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "porcentajeEncendido_IBUF_I_3_O[10]": {
          "hide_name": 0,
          "bits": [ 3877792 ] ,
          "attributes": {
            "ROUTING": "R11C44_F3;;1;R11C44_W23;R11C44_F3_W230;1;R11C42_X02;R11C42_W232_X02;1;R11C42_A1;R11C42_X02_A1;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877790 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "porcentajeEncendido_IBUF_I_O[13]": {
          "hide_name": 0,
          "bits": [ 3877787 ] ,
          "attributes": {
            "ROUTING": "R12C42_F6;;1;R12C42_SN10;R12C42_F6_SN10;1;R11C42_A2;R11C42_N111_A2;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877786 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_I1[13]": {
          "hide_name": 0,
          "bits": [ 3877783 ] ,
          "attributes": {
            "ROUTING": "R11C42_F7;;1;R11C42_S13;R11C42_F7_S130;1;R11C42_B3;R11C42_S130_B3;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "porcentajeEncendido_IBUF_I_O[14]": {
          "hide_name": 0,
          "bits": [ 3877781 ] ,
          "attributes": {
            "ROUTING": "R12C42_N10;R12C42_F7_N100;1;R11C42_E20;R11C42_N101_E200;1;R11C42_A3;R11C42_E200_A3;1;R12C42_F7;;1;R12C42_EW10;R12C42_F7_EW10;1;R12C41_N25;R12C41_W111_N250;1;R11C41_A2;R11C41_N251_A2;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877780 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877777 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3877774 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3877771 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_I1[17]": {
          "hide_name": 0,
          "bits": [ 3877767 ] ,
          "attributes": {
            "ROUTING": "R11C41_EW10;R11C41_F6_EW10;1;R11C42_E21;R11C42_E111_E210;1;R11C43_B1;R11C43_E211_B1;1;R11C41_F6;;1;R11C41_X03;R11C41_F6_X03;1;R11C41_B5;R11C41_X03_B5;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "porcentajeEncendido_IBUF_I_O[10]": {
          "hide_name": 0,
          "bits": [ 3877766 ] ,
          "attributes": {
            "ROUTING": "R12C43_N10;R12C43_F7_N100;1;R11C43_N20;R11C43_N101_N200;1;R11C43_A1;R11C43_N200_A1;1;R12C43_F7;;1;R12C43_N13;R12C43_F7_N130;1;R11C43_W27;R11C43_N131_W270;1;R11C41_A5;R11C41_W272_A5;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3877764 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3877762 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_I1[14]": {
          "hide_name": 0,
          "bits": [ 3877758 ] ,
          "attributes": {
            "ROUTING": "R11C41_E23;R11C41_E131_E230;1;R11C42_B4;R11C42_E231_B4;1;R11C40_F6;;1;R11C40_E13;R11C40_F6_E130;1;R11C41_B3;R11C41_E131_B3;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "porcentajeEncendido_IBUF_I_O[15]": {
          "hide_name": 0,
          "bits": [ 3877755 ] ,
          "attributes": {
            "ROUTING": "R11C41_A3;R11C41_N111_A3;1;R11C42_A4;R11C42_E251_A4;1;R12C41_F7;;1;R12C41_SN10;R12C41_F7_SN10;1;R11C41_E25;R11C41_N111_E250;1;R11C42_A5;R11C42_E251_A5;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877754 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_I1[15]": {
          "hide_name": 0,
          "bits": [ 3877749 ] ,
          "attributes": {
            "ROUTING": "R11C43_W25;R11C43_F5_W250;1;R11C43_B0;R11C43_W250_B0;1;R11C42_W21;R11C42_W111_W210;1;R11C41_B4;R11C41_W211_B4;1;R11C43_F5;;1;R11C43_EW10;R11C43_F5_EW10;1;R11C42_B5;R11C42_W111_B5;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "porcentajeEncendido_IBUF_I_O[17]": {
          "hide_name": 0,
          "bits": [ 3877747 ] ,
          "attributes": {
            "ROUTING": "R11C43_N10;R11C43_F6_N100;1;R11C43_A0;R11C43_N100_A0;1;R11C43_F6;;1;R11C43_W26;R11C43_F6_W260;1;R11C41_X07;R11C41_W262_X07;1;R11C41_A4;R11C41_X07_A4;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877746 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3877740 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[22]": {
          "hide_name": 0,
          "bits": [ 3877739 ] ,
          "attributes": {
            "ROUTING": "R11C43_F1;;1;R11C43_SN10;R11C43_F1_SN10;1;R12C43_B1;R12C43_S111_B1;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3877737 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[5]": {
          "hide_name": 0,
          "bits": [ 3877736 ] ,
          "attributes": {
            "ROUTING": "R11C40_F2;;1;R11C40_S22;R11C40_F2_S220;1;R12C40_X01;R12C40_S221_X01;1;R12C40_B2;R12C40_X01_B2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877734 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[6]": {
          "hide_name": 0,
          "bits": [ 3877733 ] ,
          "attributes": {
            "ROUTING": "R11C40_F3;;1;R11C40_S23;R11C40_F3_S230;1;R12C40_B3;R12C40_S231_B3;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877732 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3877729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[7]": {
          "hide_name": 0,
          "bits": [ 3877728 ] ,
          "attributes": {
            "ROUTING": "R11C40_F4;;1;R11C40_S24;R11C40_F4_S240;1;R12C40_X03;R12C40_S241_X03;1;R12C40_B4;R12C40_X03_B4;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877727 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3877724 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[8]": {
          "hide_name": 0,
          "bits": [ 3877723 ] ,
          "attributes": {
            "ROUTING": "R11C40_F5;;1;R11C40_SN20;R11C40_F5_SN20;1;R12C40_B5;R12C40_S121_B5;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877722 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3877719 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[9]": {
          "hide_name": 0,
          "bits": [ 3877718 ] ,
          "attributes": {
            "ROUTING": "R11C41_F0;;1;R11C41_SN10;R11C41_F0_SN10;1;R12C41_B0;R12C41_S111_B0;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3877717 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3877714 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[10]": {
          "hide_name": 0,
          "bits": [ 3877713 ] ,
          "attributes": {
            "ROUTING": "R11C41_F1;;1;R11C41_S21;R11C41_F1_S210;1;R12C41_B1;R12C41_S211_B1;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[5]": {
          "hide_name": 0,
          "bits": [ 3877712 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3877709 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[11]": {
          "hide_name": 0,
          "bits": [ 3877708 ] ,
          "attributes": {
            "ROUTING": "R11C41_F2;;1;R11C41_S10;R11C41_F2_S100;1;R12C41_W24;R12C41_S101_W240;1;R12C41_B2;R12C41_W240_B2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[6]": {
          "hide_name": 0,
          "bits": [ 3877707 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3877704 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[4]": {
          "hide_name": 0,
          "bits": [ 3877703 ] ,
          "attributes": {
            "ROUTING": "R11C40_F1;;1;R11C40_SN10;R11C40_F1_SN10;1;R12C40_B1;R12C40_S111_B1;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877702 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3877699 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[14]": {
          "hide_name": 0,
          "bits": [ 3877698 ] ,
          "attributes": {
            "ROUTING": "R11C41_F5;;1;R11C41_SN20;R11C41_F5_SN20;1;R12C41_B5;R12C41_S121_B5;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3877696 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[15]": {
          "hide_name": 0,
          "bits": [ 3877695 ] ,
          "attributes": {
            "ROUTING": "R11C42_F0;;1;R11C42_S10;R11C42_F0_S100;1;R12C42_S24;R12C42_S101_S240;1;R12C42_B0;R12C42_S240_B0;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[10]": {
          "hide_name": 0,
          "bits": [ 3877694 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3877691 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[16]": {
          "hide_name": 0,
          "bits": [ 3877690 ] ,
          "attributes": {
            "ROUTING": "R11C42_F1;;1;R11C42_S21;R11C42_F1_S210;1;R12C42_B1;R12C42_S211_B1;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[11]": {
          "hide_name": 0,
          "bits": [ 3877689 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3877686 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[17]": {
          "hide_name": 0,
          "bits": [ 3877685 ] ,
          "attributes": {
            "ROUTING": "R11C42_F2;;1;R11C42_SN10;R11C42_F2_SN10;1;R12C42_B2;R12C42_S111_B2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[12]": {
          "hide_name": 0,
          "bits": [ 3877684 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3877681 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[18]": {
          "hide_name": 0,
          "bits": [ 3877680 ] ,
          "attributes": {
            "ROUTING": "R11C42_F3;;1;R11C42_S23;R11C42_F3_S230;1;R12C42_B3;R12C42_S231_B3;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[13]": {
          "hide_name": 0,
          "bits": [ 3877679 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3877676 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[19]": {
          "hide_name": 0,
          "bits": [ 3877675 ] ,
          "attributes": {
            "ROUTING": "R11C42_F4;;1;R11C42_SN20;R11C42_F4_SN20;1;R12C42_B4;R12C42_S121_B4;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[14]": {
          "hide_name": 0,
          "bits": [ 3877674 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3877671 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[20]": {
          "hide_name": 0,
          "bits": [ 3877670 ] ,
          "attributes": {
            "ROUTING": "R11C42_F5;;1;R11C42_S25;R11C42_F5_S250;1;R12C42_B5;R12C42_S251_B5;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[15]": {
          "hide_name": 0,
          "bits": [ 3877669 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3877666 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[21]": {
          "hide_name": 0,
          "bits": [ 3877665 ] ,
          "attributes": {
            "ROUTING": "R11C43_F0;;1;R11C43_S10;R11C43_F0_S100;1;R12C43_S24;R12C43_S101_S240;1;R12C43_B0;R12C43_S240_B0;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[17]": {
          "hide_name": 0,
          "bits": [ 3877664 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[16]": {
          "hide_name": 0,
          "bits": [ 3877662 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3877659 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[12]": {
          "hide_name": 0,
          "bits": [ 3877658 ] ,
          "attributes": {
            "ROUTING": "R11C41_F3;;1;R11C41_S23;R11C41_F3_S230;1;R12C41_B3;R12C41_S231_B3;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[7]": {
          "hide_name": 0,
          "bits": [ 3877657 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3877654 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[13]": {
          "hide_name": 0,
          "bits": [ 3877653 ] ,
          "attributes": {
            "ROUTING": "R11C41_F4;;1;R11C41_W13;R11C41_F4_W130;1;R11C41_S27;R11C41_W130_S270;1;R12C41_B4;R12C41_S271_B4;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[9]": {
          "hide_name": 0,
          "bits": [ 3877652 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[8]": {
          "hide_name": 0,
          "bits": [ 3877650 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3877647 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm[23]": {
          "hide_name": 0,
          "bits": [ 3877646 ] ,
          "attributes": {
            "ROUTING": "R11C43_F2;;1;R11C43_S22;R11C43_F2_S220;1;R12C43_X01;R12C43_S221_X01;1;R12C43_B2;R12C43_X01_B2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:10.16-10.26"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[18]": {
          "hide_name": 0,
          "bits": [ 3877645 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT1_F_I0[19]": {
          "hide_name": 0,
          "bits": [ 3877642 ] ,
          "attributes": {
            "ROUTING": "R12C43_F3;;1;R12C43_S23;R12C43_F3_S230;1;R14C43_W23;R14C43_S232_W230;1;R14C41_X02;R14C41_W232_X02;1;R14C41_A2;R14C41_X02_A2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:21.13-21.34|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "porcentajeEncendido_IBUF_I_3_O[2]": {
          "hide_name": 0,
          "bits": [ 3877835 ] ,
          "attributes": {
            "ROUTING": "R12C42_W24;R12C42_S242_W240;1;R12C41_X03;R12C41_W241_X03;1;R12C41_A7;R12C41_X03_A7;1;R11C40_X06;R11C40_S251_X06;1;R11C40_A6;R11C40_X06_A6;1;R10C42_W25;R10C42_S252_W250;1;R10C40_S25;R10C40_W252_S250;1;R11C40_A3;R11C40_S251_A3;1;R12C42_X01;R12C42_S242_X01;1;R12C42_A6;R12C42_X01_A6;1;R11C42_A7;R11C42_X03_A7;1;R12C42_E24;R12C42_S242_E240;1;R12C43_X07;R12C43_E241_X07;1;R12C43_B7;R12C43_X07_B7;1;R11C43_A5;R11C43_X06_A5;1;R11C42_X03;R11C42_S241_X03;1;R11C42_W24;R11C42_S241_W240;1;R11C41_C6;R11C41_W241_C6;1;R8C42_S24;R8C42_S242_S240;1;R10C42_S24;R10C42_S242_S240;1;R11C42_D6;R11C42_S241_D6;1;R11C43_A6;R11C43_X06_A6;1;R10C42_S20;R10C42_S252_S200;1;R12C42_C7;R12C42_S202_C7;1;R11C43_X06;R11C43_S251_X06;1;R11C43_A7;R11C43_X06_A7;1;R10C44_S25;R10C44_E252_S250;1;R11C44_A3;R11C44_S251_A3;1;R1C42_Q6;;1;R1C42_S10;R1C42_Q6_S100;1;R2C42_S20;R2C42_S101_S200;1;R4C42_S21;R4C42_S202_S210;1;R6C42_S24;R6C42_S212_S240;1;R8C42_S25;R8C42_S242_S250;1;R10C42_E25;R10C42_S252_E250;1;R10C43_S25;R10C43_E251_S250;1;R11C43_B4;R11C43_S251_B4;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "limite_pwm_ALU_SUM_9_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3877842 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "19",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I": {
          "hide_name": 0,
          "bits": [ 3877638 ] ,
          "attributes": {
            "ROUTING": "R14C41_Q2;;1;R14C41_W22;R14C41_Q2_W220;1;R14C39_W23;R14C39_W222_W230;1;R14C37_W23;R14C37_W232_W230;1;R14C35_W26;R14C35_W232_W260;1;R14C33_W26;R14C33_W262_W260;1;R14C31_W27;R14C31_W262_W270;1;R14C29_W22;R14C29_W272_W220;1;R14C27_W22;R14C27_W222_W220;1;R14C25_W23;R14C25_W222_W230;1;R14C23_W26;R14C23_W232_W260;1;R14C21_W27;R14C21_W262_W270;1;R14C19_W27;R14C19_W272_W270;1;R14C17_W27;R14C17_W272_W270;1;R14C15_W27;R14C15_W272_W270;1;R14C13_W27;R14C13_W272_W270;1;R14C11_W22;R14C11_W272_W220;1;R14C9_W23;R14C9_W222_W230;1;R14C7_W26;R14C7_W232_W260;1;R14C5_W83;R14C5_W262_W830;1;R14C1_S25;R14C1_W834_S250;1;R15C1_A0;R15C1_S251_A0;1"
          }
        },
        "contador_DFF_Q_D[22]": {
          "hide_name": 0,
          "bits": [ 3877612 ] ,
          "attributes": {
            "ROUTING": "R13C45_F5;;1;R13C45_N25;R13C45_F5_N250;1;R12C45_A3;R12C45_N251_A3;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[22]": {
          "hide_name": 0,
          "bits": [ 3877611 ] ,
          "attributes": {
            "ROUTING": "R12C45_W23;R12C45_Q3_W230;1;R12C43_X02;R12C43_W232_X02;1;R12C43_A1;R12C43_X02_A1;1;R12C45_Q3;;1;R12C45_SN20;R12C45_Q3_SN20;1;R13C45_B5;R13C45_S121_B5;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_DFF_Q_D[23]": {
          "hide_name": 0,
          "bits": [ 3877609 ] ,
          "attributes": {
            "ROUTING": "R13C46_F0;;1;R13C46_N13;R13C46_F0_N130;1;R13C46_A2;R13C46_N130_A2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[23]": {
          "hide_name": 0,
          "bits": [ 3877608 ] ,
          "attributes": {
            "ROUTING": "R13C46_W13;R13C46_Q2_W130;1;R13C45_W27;R13C45_W131_W270;1;R13C43_N27;R13C43_W272_N270;1;R12C43_A2;R12C43_N271_A2;1;R13C46_Q2;;1;R13C46_X05;R13C46_Q2_X05;1;R13C46_B0;R13C46_X05_B0;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3877607 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_ALU_I1_8_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3877606 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877603 ] ,
          "attributes": {
            "ROUTING": "R13C42_F3;;1;R13C42_S13;R13C42_F3_S130;1;R14C42_A0;R14C42_S131_A0;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[2]": {
          "hide_name": 0,
          "bits": [ 3877602 ] ,
          "attributes": {
            "ROUTING": "R14C42_Q0;;1;R14C42_N13;R14C42_Q0_N130;1;R13C42_B3;R13C42_N131_B3;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_DFF_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3877600 ] ,
          "attributes": {
            "ROUTING": "R13C42_F4;;1;R13C42_S24;R13C42_F4_S240;1;R14C42_X05;R14C42_S241_X05;1;R14C42_A3;R14C42_X05_A3;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[3]": {
          "hide_name": 0,
          "bits": [ 3877599 ] ,
          "attributes": {
            "ROUTING": "R14C42_Q3;;1;R14C42_N10;R14C42_Q3_N100;1;R13C42_B4;R13C42_N101_B4;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877598 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3877595 ] ,
          "attributes": {
            "ROUTING": "R13C42_F5;;1;R13C42_W13;R13C42_F5_W130;1;R13C41_A0;R13C41_W131_A0;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[4]": {
          "hide_name": 0,
          "bits": [ 3877594 ] ,
          "attributes": {
            "ROUTING": "R13C41_W13;R13C41_Q0_W130;1;R13C40_N27;R13C40_W131_N270;1;R12C40_A1;R12C40_N271_A1;1;R13C41_Q0;;1;R13C41_E13;R13C41_Q0_E130;1;R13C42_B5;R13C42_E131_B5;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877593 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3877590 ] ,
          "attributes": {
            "ROUTING": "R13C43_F0;;1;R13C43_S13;R13C43_F0_S130;1;R14C43_A3;R14C43_S131_A3;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[5]": {
          "hide_name": 0,
          "bits": [ 3877589 ] ,
          "attributes": {
            "ROUTING": "R12C43_W23;R12C43_N232_W230;1;R12C41_W23;R12C41_W232_W230;1;R12C40_X02;R12C40_W231_X02;1;R12C40_A2;R12C40_X02_A2;1;R14C43_Q3;;1;R14C43_N23;R14C43_Q3_N230;1;R13C43_B0;R13C43_N231_B0;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877588 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3877585 ] ,
          "attributes": {
            "ROUTING": "R13C43_F1;;1;R13C43_S21;R13C43_F1_S210;1;R14C43_A4;R14C43_S211_A4;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[6]": {
          "hide_name": 0,
          "bits": [ 3877584 ] ,
          "attributes": {
            "ROUTING": "R13C43_W24;R13C43_N241_W240;1;R13C41_W25;R13C41_W242_W250;1;R13C40_N25;R13C40_W251_N250;1;R12C40_A3;R12C40_N251_A3;1;R14C43_Q4;;1;R14C43_N24;R14C43_Q4_N240;1;R13C43_X05;R13C43_N241_X05;1;R13C43_B1;R13C43_X05_B1;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877583 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877580 ] ,
          "attributes": {
            "ROUTING": "R13C42_F1;;1;R13C42_S21;R13C42_F1_S210;1;R14C42_X02;R14C42_S211_X02;1;R14C42_A2;R14C42_X02_A2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[0]": {
          "hide_name": 0,
          "bits": [ 3877579 ] ,
          "attributes": {
            "ROUTING": "R14C42_Q2;;1;R14C42_N22;R14C42_Q2_N220;1;R13C42_X07;R13C42_N221_X07;1;R13C42_B1;R13C42_X07_B1;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_DFF_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3877577 ] ,
          "attributes": {
            "ROUTING": "R13C43_F5;;1;R13C43_N25;R13C43_F5_N250;1;R12C43_X06;R12C43_N251_X06;1;R12C43_A5;R12C43_X06_A5;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[10]": {
          "hide_name": 0,
          "bits": [ 3877576 ] ,
          "attributes": {
            "ROUTING": "R12C43_EW10;R12C43_Q5_EW10;1;R12C42_W25;R12C42_W111_W250;1;R12C41_A1;R12C41_W251_A1;1;R12C43_Q5;;1;R12C43_SN20;R12C43_Q5_SN20;1;R13C43_B5;R13C43_S121_B5;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_DFF_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3877574 ] ,
          "attributes": {
            "ROUTING": "R13C44_F0;;1;R13C44_N20;R13C44_F0_N200;1;R12C44_X01;R12C44_N201_X01;1;R12C44_A1;R12C44_X01_A1;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[11]": {
          "hide_name": 0,
          "bits": [ 3877573 ] ,
          "attributes": {
            "ROUTING": "R12C44_EW10;R12C44_Q1_EW10;1;R12C43_W25;R12C43_W111_W250;1;R12C41_A2;R12C41_W252_A2;1;R12C44_Q1;;1;R12C44_S21;R12C44_Q1_S210;1;R13C44_B0;R13C44_S211_B0;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877572 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3877569 ] ,
          "attributes": {
            "ROUTING": "R13C44_F1;;1;R13C44_N21;R13C44_F1_N210;1;R12C44_X02;R12C44_N211_X02;1;R12C44_A2;R12C44_X02_A2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[12]": {
          "hide_name": 0,
          "bits": [ 3877568 ] ,
          "attributes": {
            "ROUTING": "R12C44_E81;R12C44_Q2_E810;1;R12C43_W21;R12C43_W818_W210;1;R12C41_X02;R12C41_W212_X02;1;R12C41_A3;R12C41_X02_A3;1;R12C44_Q2;;1;R12C44_SN10;R12C44_Q2_SN10;1;R13C44_B1;R13C44_S111_B1;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877567 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3877564 ] ,
          "attributes": {
            "ROUTING": "R13C43_F2;;1;R13C43_SN20;R13C43_F2_SN20;1;R12C43_A4;R12C43_N121_A4;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[7]": {
          "hide_name": 0,
          "bits": [ 3877563 ] ,
          "attributes": {
            "ROUTING": "R12C43_W24;R12C43_Q4_W240;1;R12C41_W25;R12C41_W242_W250;1;R12C40_A4;R12C40_W251_A4;1;R12C43_Q4;;1;R12C43_SN10;R12C43_Q4_SN10;1;R13C43_B2;R13C43_S111_B2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877562 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3877559 ] ,
          "attributes": {
            "ROUTING": "R13C44_F2;;1;R13C44_SN10;R13C44_F2_SN10;1;R12C44_A0;R12C44_N111_A0;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[13]": {
          "hide_name": 0,
          "bits": [ 3877558 ] ,
          "attributes": {
            "ROUTING": "R12C44_W20;R12C44_Q0_W200;1;R12C42_W21;R12C42_W202_W210;1;R12C41_X06;R12C41_W211_X06;1;R12C41_A4;R12C41_X06_A4;1;R12C44_Q0;;1;R12C44_S20;R12C44_Q0_S200;1;R13C44_X01;R13C44_S201_X01;1;R13C44_B2;R13C44_X01_B2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877557 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3877554 ] ,
          "attributes": {
            "ROUTING": "R13C44_F3;;1;R13C44_N23;R13C44_F3_N230;1;R12C44_A5;R12C44_N231_A5;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[14]": {
          "hide_name": 0,
          "bits": [ 3877553 ] ,
          "attributes": {
            "ROUTING": "R12C44_W10;R12C44_Q5_W100;1;R12C43_W20;R12C43_W101_W200;1;R12C41_W21;R12C41_W202_W210;1;R12C41_A5;R12C41_W210_A5;1;R12C44_Q5;;1;R12C44_S25;R12C44_Q5_S250;1;R13C44_X04;R13C44_S251_X04;1;R13C44_B3;R13C44_X04_B3;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877552 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3877549 ] ,
          "attributes": {
            "ROUTING": "R13C44_F4;;1;R13C44_S13;R13C44_F4_S130;1;R14C44_A0;R14C44_S131_A0;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[15]": {
          "hide_name": 0,
          "bits": [ 3877548 ] ,
          "attributes": {
            "ROUTING": "R13C44_W24;R13C44_N101_W240;1;R13C42_N24;R13C42_W242_N240;1;R12C42_X03;R12C42_N241_X03;1;R12C42_A0;R12C42_X03_A0;1;R14C44_Q0;;1;R14C44_N10;R14C44_Q0_N100;1;R13C44_B4;R13C44_N101_B4;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877547 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[16]": {
          "hide_name": 0,
          "bits": [ 3877544 ] ,
          "attributes": {
            "ROUTING": "R13C44_F5;;1;R13C44_SN20;R13C44_F5_SN20;1;R12C44_A4;R12C44_N121_A4;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[16]": {
          "hide_name": 0,
          "bits": [ 3877543 ] ,
          "attributes": {
            "ROUTING": "R12C44_S10;R12C44_Q4_S100;1;R12C44_W21;R12C44_S100_W210;1;R12C42_X02;R12C42_W212_X02;1;R12C42_A1;R12C42_X02_A1;1;R12C44_Q4;;1;R12C44_SN20;R12C44_Q4_SN20;1;R13C44_B5;R13C44_S121_B5;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3877542 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[17]": {
          "hide_name": 0,
          "bits": [ 3877539 ] ,
          "attributes": {
            "ROUTING": "R13C45_F0;;1;R13C45_N20;R13C45_F0_N200;1;R12C45_X07;R12C45_N201_X07;1;R12C45_A4;R12C45_X07_A4;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[17]": {
          "hide_name": 0,
          "bits": [ 3877538 ] ,
          "attributes": {
            "ROUTING": "R12C45_EW10;R12C45_Q4_EW10;1;R12C44_W25;R12C44_W111_W250;1;R12C42_A2;R12C42_W252_A2;1;R12C45_Q4;;1;R12C45_S24;R12C45_Q4_S240;1;R13C45_X05;R13C45_S241_X05;1;R13C45_B0;R13C45_X05_B0;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3877537 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[18]": {
          "hide_name": 0,
          "bits": [ 3877534 ] ,
          "attributes": {
            "ROUTING": "R13C45_F1;;1;R13C45_SN10;R13C45_F1_SN10;1;R12C45_A2;R12C45_N111_A2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[18]": {
          "hide_name": 0,
          "bits": [ 3877533 ] ,
          "attributes": {
            "ROUTING": "R12C45_EW20;R12C45_Q2_EW20;1;R12C44_W22;R12C44_W121_W220;1;R12C42_X05;R12C42_W222_X05;1;R12C42_A3;R12C42_X05_A3;1;R12C45_Q2;;1;R12C45_S22;R12C45_Q2_S220;1;R13C45_X07;R13C45_S221_X07;1;R13C45_B1;R13C45_X07_B1;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3877532 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[19]": {
          "hide_name": 0,
          "bits": [ 3877529 ] ,
          "attributes": {
            "ROUTING": "R13C45_F2;;1;R13C45_N22;R13C45_F2_N220;1;R12C45_X01;R12C45_N221_X01;1;R12C45_A1;R12C45_X01_A1;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[19]": {
          "hide_name": 0,
          "bits": [ 3877528 ] ,
          "attributes": {
            "ROUTING": "R12C45_E81;R12C45_Q1_E810;1;R12C42_E10;R12C42_W818_E100;1;R12C42_A4;R12C42_E100_A4;1;R12C45_Q1;;1;R12C45_S21;R12C45_Q1_S210;1;R13C45_B2;R13C45_S211_B2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3877527 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877524 ] ,
          "attributes": {
            "ROUTING": "R13C42_F2;;1;R13C42_S22;R13C42_F2_S220;1;R14C42_X01;R14C42_S221_X01;1;R14C42_A1;R14C42_X01_A1;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[1]": {
          "hide_name": 0,
          "bits": [ 3877523 ] ,
          "attributes": {
            "ROUTING": "R14C42_Q1;;1;R14C42_N21;R14C42_Q1_N210;1;R13C42_B2;R13C42_N211_B2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877522 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_ALU_I1_8_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3877520 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[20]": {
          "hide_name": 0,
          "bits": [ 3877517 ] ,
          "attributes": {
            "ROUTING": "R13C45_F3;;1;R13C45_N23;R13C45_F3_N230;1;R12C45_X02;R12C45_N231_X02;1;R12C45_A0;R12C45_X02_A0;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[20]": {
          "hide_name": 0,
          "bits": [ 3877516 ] ,
          "attributes": {
            "ROUTING": "R12C45_W13;R12C45_Q0_W130;1;R12C44_W23;R12C44_W131_W230;1;R12C42_X06;R12C42_W232_X06;1;R12C42_A5;R12C42_X06_A5;1;R12C45_Q0;;1;R12C45_SN10;R12C45_Q0_SN10;1;R13C45_B3;R13C45_S111_B3;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3877515 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[21]": {
          "hide_name": 0,
          "bits": [ 3877512 ] ,
          "attributes": {
            "ROUTING": "R13C45_F4;;1;R13C45_SN20;R13C45_F4_SN20;1;R12C45_A5;R12C45_N121_A5;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[21]": {
          "hide_name": 0,
          "bits": [ 3877511 ] ,
          "attributes": {
            "ROUTING": "R12C45_W25;R12C45_Q5_W250;1;R12C43_A0;R12C43_W252_A0;1;R12C45_Q5;;1;R12C45_S25;R12C45_Q5_S250;1;R13C45_B4;R13C45_S251_B4;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3877510 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_ALU_I1_8_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3877508 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3877505 ] ,
          "attributes": {
            "ROUTING": "R13C43_F3;;1;R13C43_S10;R13C43_F3_S100;1;R14C43_A5;R14C43_S101_A5;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[8]": {
          "hide_name": 0,
          "bits": [ 3877504 ] ,
          "attributes": {
            "ROUTING": "R13C43_W23;R13C43_N131_W230;1;R13C41_W23;R13C41_W232_W230;1;R13C40_N23;R13C40_W231_N230;1;R12C40_A5;R12C40_N231_A5;1;R14C43_Q5;;1;R14C43_N13;R14C43_Q5_N130;1;R13C43_B3;R13C43_N131_B3;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "contador_ALU_I1_8_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877503 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFF_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3877499 ] ,
          "attributes": {
            "ROUTING": "R13C43_F4;;1;R13C43_S24;R13C43_F4_S240;1;R14C43_X05;R14C43_S241_X05;1;R14C43_A2;R14C43_X05_A2;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3877882 ] ,
          "attributes": {
            "ROUTING": "R11C40_D3;R11C40_X08_D3;1;R11C41_D3;R11C41_X08_D3;1;R13C44_C2;R13C44_W220_C2;1;R13C43_D1;R13C43_X08_D1;1;R12C41_C0;R12C41_X04_C0;1;R13C43_D0;R13C43_X08_D0;1;R13C45_C5;R13C45_X08_C5;1;R13C43_D2;R13C43_X08_D2;1;R12C40_C3;R12C40_X04_C3;1;R11C43_C1;R11C43_X04_C1;1;R13C43_C3;R13C43_X04_C3;1;R13C46_X04;R13C46_VCC_X04;1;R13C46_C0;R13C46_X04_C0;1;R11C41_C1;R11C41_X04_C1;1;R12C41_C4;R12C41_X08_C4;1;R13C44_D1;R13C44_X03_D1;1;R12C40_C5;R12C40_X08_C5;1;R12C41_C2;R12C41_X04_C2;1;R12C42_C4;R12C42_S220_C4;1;R12C42_C5;R12C42_S220_C5;1;R13C42_C2;R13C42_X04_C2;1;R13C44_C5;R13C44_X08_C5;1;R13C42_C3;R13C42_X04_C3;1;R11C43_C2;R11C43_X04_C2;1;R11C42_D1;R11C42_X08_D1;1;R13C42_C5;R13C42_X08_C5;1;R12C43_C1;R12C43_X04_C1;1;R11C43_X04;R11C43_VCC_X04;1;R11C43_C0;R11C43_X04_C0;1;R13C45_D5;R13C45_X04_D5;1;R13C42_C4;R13C42_X08_C4;1;R11C40_C5;R11C40_X08_C5;1;R13C44_X08;R13C44_VCC_X08;1;R13C44_C4;R13C44_X08_C4;1;R11C41_D2;R11C41_X08_D2;1;R13C42_D5;R13C42_X04_D5;1;R13C43_C4;R13C43_X08_C4;1;R13C45_C1;R13C45_X04_C1;1;R11C42_C5;R11C42_X08_C5;1;R13C45_D0;R13C45_X03_D0;1;R11C42_C4;R11C42_X08_C4;1;R11C42_C1;R11C42_X04_C1;1;R13C43_C0;R13C43_X04_C0;1;R12C41_C1;R12C41_X04_C1;1;R13C46_D0;R13C46_X08_D0;1;R13C45_C3;R13C45_X04_C3;1;R11C40_C1;R11C40_X04_C1;1;R13C44_W22;R13C44_VCC_W220;1;R13C44_C3;R13C44_W220_C3;1;R11C42_C2;R11C42_X04_C2;1;R13C45_C2;R13C45_X04_C2;1;R13C43_C5;R13C43_X08_C5;1;R11C41_D0;R11C41_X08_D0;1;R13C45_D4;R13C45_X04_D4;1;R13C45_X04;R13C45_VCC_X04;1;R13C45_C0;R13C45_X04_C0;1;R11C41_C5;R11C41_X08_C5;1;R13C44_D3;R13C44_X03_D3;1;R12C40_C0;R12C40_X04_C0;1;R11C42_D4;R11C42_X04_D4;1;R11C40_D1;R11C40_X08_D1;1;R11C42_D0;R11C42_X08_D0;1;R13C44_D2;R13C44_X03_D2;1;R13C44_D5;R13C44_X07_D5;1;R11C40_D2;R11C40_X08_D2;1;R13C44_C0;R13C44_N220_C0;1;R11C40_D5;R11C40_X04_D5;1;R11C42_D5;R11C42_X04_D5;1;R13C45_X08;R13C45_VCC_X08;1;R13C45_C4;R13C45_X08_C4;1;R13C42_D3;R13C42_X08_D3;1;R11C41_D1;R11C41_X08_D1;1;R11C41_X08;R11C41_VCC_X08;1;R11C41_C4;R11C41_X08_C4;1;R11C40_X08;R11C40_VCC_X08;1;R11C40_C4;R11C40_X08_C4;1;R13C43_D4;R13C43_X04_D4;1;R12C43_C2;R12C43_X04_C2;1;R11C41_C0;R11C41_X04_C0;1;R12C43_X04;R12C43_VCC_X04;1;R12C43_C0;R12C43_X04_C0;1;R13C45_D1;R13C45_X03_D1;1;R12C42_C0;R12C42_X04_C0;1;R12C40_C1;R12C40_X04_C1;1;R11C40_C2;R11C40_X04_C2;1;R13C42_X03;R13C42_VCC_X03;1;R13C42_A1;R13C42_X03_A1;1;R13C45_D2;R13C45_X03_D2;1;R11C43_D2;R11C43_X08_D2;1;R13C43_D5;R13C43_X04_D5;1;R11C41_D5;R11C41_X04_D5;1;R11C42_C0;R11C42_X04_C0;1;R11C43_D1;R11C43_X08_D1;1;R12C42_C2;R12C42_X04_C2;1;R13C42_C1;R13C42_X04_C1;1;R12C42_C3;R12C42_X04_C3;1;R12C40_X08;R12C40_VCC_X08;1;R12C40_C4;R12C40_X08_C4;1;R12C40_X04;R12C40_VCC_X04;1;R12C40_C2;R12C40_X04_C2;1;R11C40_D4;R11C40_X04_D4;1;R13C44_X07;R13C44_VCC_X07;1;R13C44_D4;R13C44_X07_D4;1;R13C46_X08;R13C46_VCC_X08;1;R12C42_S22;R12C42_VCC_S220;1;R11C42_D3;R11C42_X08_D3;1;R13C44_N22;R13C44_VCC_N220;1;R13C44_C1;R13C44_N220_C1;1;R12C41_X04;R12C41_VCC_X04;1;R12C41_C3;R12C41_X04_C3;1;R13C44_X03;R13C44_VCC_X03;1;R13C44_D0;R13C44_X03_D0;1;R13C45_X03;R13C45_VCC_X03;1;R13C45_D3;R13C45_X03_D3;1;R11C41_D4;R11C41_X04_D4;1;R13C43_C2;R13C43_X04_C2;1;R13C43_X08;R13C43_VCC_X08;1;R13C43_D3;R13C43_X08_D3;1;R1C1_W26;R1C1_VCC_W260;1;R1C1_C4;R1C1_E261_C4;1;R13C42_D4;R13C42_X04_D4;1;R11C41_C3;R11C41_X04_C3;1;R13C43_X04;R13C43_VCC_X04;1;R13C43_C1;R13C43_X04_C1;1;R13C42_X04;R13C42_VCC_X04;1;R13C42_C0;R13C42_X04_C0;1;R12C41_X08;R12C41_VCC_X08;1;R12C41_C5;R12C41_X08_C5;1;R12C42_X04;R12C42_VCC_X04;1;R12C42_C1;R12C42_X04_C1;1;R11C41_X04;R11C41_VCC_X04;1;R11C41_C2;R11C41_X04_C2;1;R11C42_X08;R11C42_VCC_X08;1;R11C42_D2;R11C42_X08_D2;1;R11C42_X04;R11C42_VCC_X04;1;R11C42_C3;R11C42_X04_C3;1;R13C42_D1;R13C42_X08_D1;1;R11C40_C3;R11C40_X04_C3;1;R13C42_X08;R13C42_VCC_X08;1;R13C42_D2;R13C42_X08_D2;1;R11C40_X04;R11C40_VCC_X04;1;R11C40_C0;R11C40_X04_C0;1;VCC;;1;R11C43_X08;R11C43_VCC_X08;1;R11C43_D0;R11C43_X08_D0;1"
          }
        },
        "contador[9]": {
          "hide_name": 0,
          "bits": [ 3877497 ] ,
          "attributes": {
            "ROUTING": "R13C43_W20;R13C43_N101_W200;1;R13C41_N20;R13C41_W202_N200;1;R12C41_X01;R12C41_N201_X01;1;R12C41_A0;R12C41_X01_A0;1;R14C43_Q2;;1;R14C43_N10;R14C43_Q2_N100;1;R13C43_B4;R13C43_N101_B4;1",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:9.16-9.24"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3877880 ] ,
          "attributes": {
            "ROUTING": "R13C43_A0;R13C43_E210_A0;1;R13C44_A0;R13C44_E210_A0;1;R12C40_E27;R12C40_VSS_E270;1;R12C40_D1;R12C40_E270_D1;1;R13C43_A3;R13C43_N210_A3;1;R12C41_D3;R12C41_S270_D3;1;R13C42_A3;R13C42_N210_A3;1;R12C42_D5;R12C42_W270_D5;1;R13C43_A5;R13C43_W210_A5;1;R12C43_S27;R12C43_VSS_S270;1;R12C43_D2;R12C43_S270_D2;1;R12C41_D0;R12C41_E270_D0;1;R12C43_D1;R12C43_E270_D1;1;R12C40_D3;R12C40_S270_D3;1;R13C42_A5;R13C42_W210_A5;1;R12C41_D4;R12C41_W270_D4;1;R12C42_N21;R12C42_VSS_N210;1;R11C42_B2;R11C42_N211_B2;1;R12C41_W27;R12C41_VSS_W270;1;R12C41_D5;R12C41_W270_D5;1;R11C40_B3;R11C40_S250_B3;1;R12C40_S27;R12C40_VSS_S270;1;R12C40_D2;R12C40_S270_D2;1;R11C40_W25;R11C40_VSS_W250;1;R11C40_B1;R11C40_W250_B1;1;R13C43_W21;R13C43_VSS_W210;1;R13C43_A4;R13C43_W210_A4;1;R12C41_E27;R12C41_VSS_E270;1;R12C41_D1;R12C41_E270_D1;1;R11C40_W21;R11C40_VSS_W210;1;R11C40_A5;R11C40_W210_A5;1;R12C40_D5;R12C40_W270_D5;1;R13C46_E21;R13C46_VSS_E210;1;R13C46_A0;R13C46_E210_A0;1;R13C45_A4;R13C45_W210_A4;1;R13C44_A5;R13C44_W210_A5;1;R12C42_D2;R12C42_S270_D2;1;R13C45_A1;R13C45_E210_A1;1;R11C40_S25;R11C40_VSS_S250;1;R11C40_B2;R11C40_S250_B2;1;R13C45_W21;R13C45_VSS_W210;1;R13C45_A5;R13C45_W210_A5;1;R12C42_W27;R12C42_VSS_W270;1;R12C42_D4;R12C42_W270_D4;1;R13C45_E21;R13C45_VSS_E210;1;R13C45_A0;R13C45_E210_A0;1;R13C45_A2;R13C45_N210_A2;1;R11C40_B4;R11C40_E250_B4;1;R13C43_E21;R13C43_VSS_E210;1;R13C43_A1;R13C43_E210_A1;1;R11C40_E25;R11C40_VSS_E250;1;R11C40_B5;R11C40_E250_B5;1;R12C42_D1;R12C42_E270_D1;1;R13C43_N21;R13C43_VSS_N210;1;R13C43_A2;R13C43_N210_A2;1;R13C42_W21;R13C42_VSS_W210;1;R13C42_A4;R13C42_W210_A4;1;R13C44_W21;R13C44_VSS_W210;1;R13C44_A4;R13C44_W210_A4;1;R11C41_B0;R11C41_W250_B0;1;R13C44_A2;R13C44_E271_A2;1;R13C45_N21;R13C45_VSS_N210;1;R13C45_A3;R13C45_N210_A3;1;R13C44_E21;R13C44_VSS_E210;1;R13C44_A1;R13C44_E210_A1;1;R13C43_E27;R13C43_VSS_E270;1;R13C44_A3;R13C44_E271_A3;1;R11C41_W25;R11C41_VSS_W250;1;R11C41_B1;R11C41_W250_B1;1;R12C43_E27;R12C43_VSS_E270;1;R12C43_D0;R12C43_E270_D0;1;R12C41_S27;R12C41_VSS_S270;1;R12C41_D2;R12C41_S270_D2;1;R13C42_N21;R13C42_VSS_N210;1;R13C42_A2;R13C42_N210_A2;1;R11C41_S25;R11C41_VSS_S250;1;R11C41_B2;R11C41_S250_B2;1;R12C42_S27;R12C42_VSS_S270;1;R12C42_D3;R12C42_S270_D3;1;R12C42_E27;R12C42_VSS_E270;1;R12C42_D0;R12C42_E270_D0;1;VSS;;1;R12C40_W27;R12C40_VSS_W270;1;R12C40_D4;R12C40_W270_D4;1"
          }
        },
        "contador_ALU_I1_8_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877472 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_ALU_I1_8_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877470 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "c:\\Users\\chisc\\Downloads\\GitHub\\Laboratorio-1_Taller-de-Digitales_Grupo-4\\Laboratorio_1\\Problema_4\\simple_pwm.v:19.21-19.33|c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3877466 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R13C46_CLK1;R13C46_GB00_CLK1;5;R13C44_GBO0;R13C44_GT00_GBO0;5;R20C44_GT00;R20C44_SPINE24_GT00;5;R10C29_SPINE24;R10C29_PCLKR1_SPINE24;5;R12C45_CLK1;R12C45_GB00_CLK1;5;R12C44_GBO0;R12C44_GT00_GBO0;5;R12C44_CLK0;R12C44_GB00_CLK0;5;R12C44_CLK1;R12C44_GB00_CLK1;5;R12C43_CLK2;R12C43_GB00_CLK2;5;R14C43_CLK1;R14C43_GB00_CLK1;5;R14C44_GBO0;R14C44_GT00_GBO0;5;R14C43_CLK2;R14C43_GB00_CLK2;5;R13C41_CLK0;R13C41_GB00_CLK0;5;R13C40_GBO0;R13C40_GT00_GBO0;5;R20C40_GT00;R20C40_SPINE24_GT00;5;R12C45_CLK2;R12C45_GB00_CLK2;5;R14C42_CLK1;R14C42_GB00_CLK1;5;R14C40_GBO0;R14C40_GT00_GBO0;5;R14C42_CLK0;R14C42_GB00_CLK0;5;R12C45_CLK0;R12C45_GB00_CLK0;5;R12C44_CLK2;R12C44_GB00_CLK2;5;R14C44_CLK0;R14C44_GB00_CLK0;5;R14C41_CLK1;R14C41_GB00_CLK1;5"
          }
        },
        "porcentajeEncendido_IBUF_I_3_O[11]": {
          "hide_name": 0,
          "bits": [ 3877837 ] ,
          "attributes": {
            "ROUTING": "R12C42_W26;R12C42_W262_W260;1;R12C41_X07;R12C41_W261_X07;1;R12C41_B7;R12C41_X07_B7;1;R11C43_C7;R11C43_W262_C7;1;R11C42_X06;R11C42_N271_X06;1;R11C42_A6;R11C42_X06_A6;1;R11C42_B7;R11C42_N271_B7;1;R11C40_A2;R11C40_W272_A2;1;R11C41_A7;R11C41_W271_A7;1;R12C44_W26;R12C44_W262_W260;1;R12C42_C6;R12C42_W262_C6;1;R12C42_N27;R12C42_W272_N270;1;R11C42_W27;R11C42_N271_W270;1;R11C41_N27;R11C41_W271_N270;1;R11C41_D6;R11C41_N270_D6;1;R12C43_A7;R12C43_W271_A7;1;R13C47_SN20;R13C47_F6_SN20;1;R12C47_E26;R12C47_N121_E260;1;R12C46_W26;R12C46_W262_W260;1;R12C44_W27;R12C44_W262_W270;1;R12C42_A7;R12C42_W272_A7;1;R11C43_A4;R11C43_X07_A4;1;R11C43_X07;R11C43_W262_X07;1;R11C43_B6;R11C43_X07_B6;1;R11C45_W26;R11C45_W262_W260;1;R11C43_X03;R11C43_W262_X03;1;R11C43_B5;R11C43_X03_B5;1;R13C47_F6;;1;R13C47_N26;R13C47_F6_N260;1;R11C47_W26;R11C47_N262_W260;1;R11C45_W27;R11C45_W262_W270;1;R11C43_W22;R11C43_W272_W220;1;R11C41_W23;R11C41_W222_W230;1;R11C40_B6;R11C40_W231_B6;1",
            "src": "c:\\Users\\chisc\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        }
      }
    }
  }
}
