{"vcs1":{"timestamp_begin":1769646744.484728357, "rt":0.22, "ut":0.05, "st":0.04}}
{"vcselab":{"timestamp_begin":1769646744.738032146, "rt":0.17, "ut":0.08, "st":0.02}}
{"link":{"timestamp_begin":1769646744.945026225, "rt":0.20, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769646744.368831846}
{"VCS_COMP_START_TIME": 1769646744.368831846}
{"VCS_COMP_END_TIME": 1769646745.191552995}
{"VCS_USER_OPTIONS": "-sverilog lab1.sv"}
{"vcs1": {"peak_mem": 45474}}
{"stitch_vcselab": {"peak_mem": 45543}}
