Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec  5 18:44:00 2020
| Host         : DESKTOP-RTHS3DT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              92 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |             145 |           57 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------+-------------------------+------------------+----------------+
|         Clock Signal        |       Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------+-------------------------+------------------+----------------+
|  clockDiv_reg_n_0_[16]      |                          |                         |                1 |              3 |
| ~screenClk_BUFG             | vr/ram[0][7][6]_i_1_n_0  |                         |                7 |              7 |
| ~screenClk_BUFG             | vr/ram[0][13][6]_i_1_n_0 |                         |                3 |              7 |
| ~screenClk_BUFG             | vr/ram[0][9][6]_i_1_n_0  |                         |                7 |              7 |
| ~screenClk_BUFG             | vr/ram[0][15][6]_i_1_n_0 |                         |                7 |              7 |
| ~screenClk_BUFG             | vr/ram[0][2][6]_i_1_n_0  |                         |                1 |              7 |
| ~screenClk_BUFG             | vr/ram[0][1][6]_i_1_n_0  |                         |                1 |              7 |
| ~screenClk_BUFG             | vr/ram[0][3][6]_i_1_n_0  |                         |                7 |              7 |
| ~screenClk_BUFG             | vr/ram[0][4][6]_i_1_n_0  |                         |                2 |              7 |
| ~screenClk_BUFG             | vr/ram[0][5][6]_i_1_n_0  |                         |                1 |              7 |
| ~screenClk_BUFG             | vr/ram[0][6][6]_i_1_n_0  |                         |                1 |              7 |
| ~screenClk_BUFG             | vr/ram[0][8][6]_i_1_n_0  |                         |                3 |              7 |
| ~screenClk_BUFG             | vr/ram[0][12][6]_i_1_n_0 |                         |                1 |              7 |
| ~screenClk_BUFG             | vr/ram[0][14][6]_i_1_n_0 |                         |                1 |              7 |
| ~screenClk_BUFG             | vr/ram[0][0][6]_i_1_n_0  |                         |                2 |              7 |
| ~screenClk_BUFG             | vr/ram[0][10][6]_i_1_n_0 |                         |                1 |              7 |
| ~screenClk_BUFG             | vr/ram[0][11][6]_i_1_n_0 |                         |                1 |              7 |
|  CLK100MHZ_IBUF_BUFG        | aluA[7]_i_1_n_0          |                         |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG        | aluB[7]_i_1_n_0          |                         |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG        | btn_IBUF[0]              |                         |                3 |              8 |
|  clockDiv_reg_n_0_[1]       | vga/hcounter[9]_i_1_n_0  |                         |                4 |              9 |
|  clockDiv_reg_n_0_[1]       |                          | vga/hcounter[9]_i_1_n_0 |                4 |             10 |
|  screenClk_BUFG             |                          |                         |                6 |             11 |
|  CLK100MHZ_IBUF_BUFG        |                          |                         |                6 |             22 |
|  clockDiv_reg_n_0_[21]_BUFG |                          |                         |               18 |             56 |
+-----------------------------+--------------------------+-------------------------+------------------+----------------+


