
State Machine - |UART|processor:processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |UART|LCD1602:LCD1602|next
Name next.nul next.dat10 next.dat9 next.dat8 next.dat7 next.dat6 next.dat5 next.dat4 next.dat3 next.dat2 next.dat1 next.dat0 next.set3 next.set2 next.set1 next.dat11 
next.set1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
next.set2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 
next.set3 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 
next.dat0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 
next.dat1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 
next.dat2 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 
next.dat3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 
next.dat4 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 
next.dat5 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 
next.dat6 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 
next.dat7 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 
next.dat8 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 
next.dat9 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 
next.dat10 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 
next.nul 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 
next.dat11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 

State Machine - |UART|LCD1602:LCD1602|current
Name current.nul current.dat10 current.dat9 current.dat8 current.dat7 current.dat6 current.dat5 current.dat4 current.dat3 current.dat2 current.dat1 current.dat0 current.set3 current.set2 current.set1 current.set0 current.dat11 
current.set0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
current.set1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 
current.set2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 
current.set3 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 
current.dat0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 
current.dat1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 
current.dat2 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 
current.dat3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 
current.dat4 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 
current.dat5 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 
current.dat6 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 
current.dat7 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 
current.dat8 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 
current.dat9 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 
current.dat10 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 
current.nul 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 
current.dat11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 

State Machine - |UART|uart_tx:uart_tx|state
Name state.sending state.done state.idle 
state.idle 0 0 0 
state.sending 1 0 1 
state.done 0 1 1 

State Machine - |UART|uart_rx:uart_rx|state
Name state.receving state.done state.reset state.idle 
state.idle 0 0 0 0 
state.reset 0 0 1 1 
state.done 0 1 0 1 
state.receving 1 0 0 1 

State Machine - |UART|control_uart:control_uart|state
Name state.data_packet_ok state.mount_packet state.configure state.done state.idle state.reset 
state.reset 0 0 0 0 0 0 
state.idle 0 0 0 0 1 1 
state.done 0 0 0 1 0 1 
state.configure 0 0 1 0 0 1 
state.mount_packet 0 1 0 0 0 1 
state.data_packet_ok 1 0 0 0 0 1 

State Machine - |UART|clk_divider:clk_divider|state
Name state.configure state.done state.idle state.reset 
state.reset 0 0 0 0 
state.idle 0 0 1 1 
state.done 0 1 0 1 
state.configure 1 0 0 1 
