/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_aio_misc.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 6:44p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:20:07 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_aio_misc.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 6:44p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_AIO_MISC_H__
#define BCHP_AIO_MISC_H__

/***************************************************************************
 *AIO_MISC - Audio I/O Miscellaneous Registers
 ***************************************************************************/
#define BCHP_AIO_MISC_REVISION                   0x00388000 /* Audio I/O System Revision */
#define BCHP_AIO_MISC_RESET                      0x00388004 /* AIO Soft Reset */
#define BCHP_AIO_MISC_CTRL                       0x00388008 /* AIO Misc Controls */
#define BCHP_AIO_MISC_PWRDOWN                    0x0038800c /* Audio Powerdown Control */
#define BCHP_AIO_MISC_MAILBOX                    0x00388010 /* Mailbox Test Register */
#define BCHP_AIO_MISC_MBIST_TM_BFMS              0x00388014 /* MBIST TM Controls (BF/MS) */
#define BCHP_AIO_MISC_MBIST_TM_DP0               0x00388018 /* MBIST TM Controls (DP0) */
#define BCHP_AIO_MISC_MBIST_TM_SRC0              0x0038801c /* MBIST TM Controls (SRC0) */

/***************************************************************************
 *REVISION - Audio I/O System Revision
 ***************************************************************************/
/* AIO_MISC :: REVISION :: reserved0 [31:16] */
#define BCHP_AIO_MISC_REVISION_reserved0_MASK                      0xffff0000
#define BCHP_AIO_MISC_REVISION_reserved0_SHIFT                     16

/* AIO_MISC :: REVISION :: MAJOR [15:08] */
#define BCHP_AIO_MISC_REVISION_MAJOR_MASK                          0x0000ff00
#define BCHP_AIO_MISC_REVISION_MAJOR_SHIFT                         8

/* AIO_MISC :: REVISION :: MINOR [07:00] */
#define BCHP_AIO_MISC_REVISION_MINOR_MASK                          0x000000ff
#define BCHP_AIO_MISC_REVISION_MINOR_SHIFT                         0

/***************************************************************************
 *RESET - AIO Soft Reset
 ***************************************************************************/
/* AIO_MISC :: RESET :: reserved0 [31:03] */
#define BCHP_AIO_MISC_RESET_reserved0_MASK                         0xfffffff8
#define BCHP_AIO_MISC_RESET_reserved0_SHIFT                        3

/* AIO_MISC :: RESET :: RESET_FMM [02:02] */
#define BCHP_AIO_MISC_RESET_RESET_FMM_MASK                         0x00000004
#define BCHP_AIO_MISC_RESET_RESET_FMM_SHIFT                        2
#define BCHP_AIO_MISC_RESET_RESET_FMM_Inactive                     0
#define BCHP_AIO_MISC_RESET_RESET_FMM_Reset                        1

/* AIO_MISC :: RESET :: reserved_for_eco1 [01:00] */
#define BCHP_AIO_MISC_RESET_reserved_for_eco1_MASK                 0x00000003
#define BCHP_AIO_MISC_RESET_reserved_for_eco1_SHIFT                0

/***************************************************************************
 *CTRL - AIO Misc Controls
 ***************************************************************************/
/* AIO_MISC :: CTRL :: reserved0 [31:08] */
#define BCHP_AIO_MISC_CTRL_reserved0_MASK                          0xffffff00
#define BCHP_AIO_MISC_CTRL_reserved0_SHIFT                         8

/* AIO_MISC :: CTRL :: reserved_for_eco1 [07:00] */
#define BCHP_AIO_MISC_CTRL_reserved_for_eco1_MASK                  0x000000ff
#define BCHP_AIO_MISC_CTRL_reserved_for_eco1_SHIFT                 0

/***************************************************************************
 *PWRDOWN - Audio Powerdown Control
 ***************************************************************************/
/* AIO_MISC :: PWRDOWN :: reserved0 [31:01] */
#define BCHP_AIO_MISC_PWRDOWN_reserved0_MASK                       0xfffffffe
#define BCHP_AIO_MISC_PWRDOWN_reserved0_SHIFT                      1

/* AIO_MISC :: PWRDOWN :: DAC0 [00:00] */
#define BCHP_AIO_MISC_PWRDOWN_DAC0_MASK                            0x00000001
#define BCHP_AIO_MISC_PWRDOWN_DAC0_SHIFT                           0
#define BCHP_AIO_MISC_PWRDOWN_DAC0_Normal                          0
#define BCHP_AIO_MISC_PWRDOWN_DAC0_Powerdown                       1

/***************************************************************************
 *MAILBOX - Mailbox Test Register
 ***************************************************************************/
/* AIO_MISC :: MAILBOX :: MAIL [31:00] */
#define BCHP_AIO_MISC_MAILBOX_MAIL_MASK                            0xffffffff
#define BCHP_AIO_MISC_MAILBOX_MAIL_SHIFT                           0

/***************************************************************************
 *MBIST_TM_BFMS - MBIST TM Controls (BF/MS)
 ***************************************************************************/
/* AIO_MISC :: MBIST_TM_BFMS :: reserved0 [31:28] */
#define BCHP_AIO_MISC_MBIST_TM_BFMS_reserved0_MASK                 0xf0000000
#define BCHP_AIO_MISC_MBIST_TM_BFMS_reserved0_SHIFT                28

/* AIO_MISC :: MBIST_TM_BFMS :: TM [27:00] */
#define BCHP_AIO_MISC_MBIST_TM_BFMS_TM_MASK                        0x0fffffff
#define BCHP_AIO_MISC_MBIST_TM_BFMS_TM_SHIFT                       0

/***************************************************************************
 *MBIST_TM_DP0 - MBIST TM Controls (DP0)
 ***************************************************************************/
/* AIO_MISC :: MBIST_TM_DP0 :: reserved0 [31:24] */
#define BCHP_AIO_MISC_MBIST_TM_DP0_reserved0_MASK                  0xff000000
#define BCHP_AIO_MISC_MBIST_TM_DP0_reserved0_SHIFT                 24

/* AIO_MISC :: MBIST_TM_DP0 :: TM [23:00] */
#define BCHP_AIO_MISC_MBIST_TM_DP0_TM_MASK                         0x00ffffff
#define BCHP_AIO_MISC_MBIST_TM_DP0_TM_SHIFT                        0

/***************************************************************************
 *MBIST_TM_SRC0 - MBIST TM Controls (SRC0)
 ***************************************************************************/
/* AIO_MISC :: MBIST_TM_SRC0 :: reserved0 [31:24] */
#define BCHP_AIO_MISC_MBIST_TM_SRC0_reserved0_MASK                 0xff000000
#define BCHP_AIO_MISC_MBIST_TM_SRC0_reserved0_SHIFT                24

/* AIO_MISC :: MBIST_TM_SRC0 :: TM [23:00] */
#define BCHP_AIO_MISC_MBIST_TM_SRC0_TM_MASK                        0x00ffffff
#define BCHP_AIO_MISC_MBIST_TM_SRC0_TM_SHIFT                       0

#endif /* #ifndef BCHP_AIO_MISC_H__ */

/* End of File */
