
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.534691                       # Number of seconds simulated
sim_ticks                                534691163000                       # Number of ticks simulated
final_tick                               1206446643500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152282                       # Simulator instruction rate (inst/s)
host_op_rate                                   185851                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40711835                       # Simulator tick rate (ticks/s)
host_mem_usage                                2252740                       # Number of bytes of host memory used
host_seconds                                 13133.56                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2440889229                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       150528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst     18277376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     17434752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           35862656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     18277376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18277376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher         2352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst       285584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       272418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              560354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  8                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        281523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst     34183052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     32607144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              67071720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     34183052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34183052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks             958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks             958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       281523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     34183052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     32607144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             67072678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      560354                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          8                       # Number of write requests accepted
system.mem_ctrls.readBursts                    560354                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        8                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               35862464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                35862656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            171124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  534690164000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                560354                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    8                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  528929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       273097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.317210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.926374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    91.870307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       140259     51.36%     51.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        90388     33.10%     84.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33960     12.44%     96.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7772      2.85%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          478      0.18%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           95      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           92      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       273097                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  16674955986                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             27181537236                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2801755000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29758.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48508.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        67.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     67.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   287252                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     954187.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    51.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1146319860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                609279660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2573784360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         43518355920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          12886494450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1244677920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    163587414480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     50747780160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       5155863540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           281492052990                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            526.457266                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         503139309522                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1423076500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18434736000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  12240804750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 132155181342                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11693199478                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 358744164930                       # Time in different power states
system.mem_ctrls_1.actEnergy                803607000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                427123455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1427121780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42571195680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          10698730140                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1568492640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    141713907870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     56009063040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      16325167845                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           271562353470                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            507.886364                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         507104139785                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2327555000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18055496000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  50471436500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 145857614072                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7202886715                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 310776174713                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8907534                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           547217457                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8908558                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.426042                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     4.281214                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1019.718786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.004181                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.995819                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          498                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1084323708                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1084323708                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    303359287                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       303359287                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    213655843                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      213655843                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      2608503                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      2608503                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      2608524                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      2608524                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    517015130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        517015130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    517015130                       # number of overall hits
system.cpu.dcache.overall_hits::total       517015130                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     12306252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12306252                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3169657                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3169657                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           21                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     15475909                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15475909                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     15475909                       # number of overall misses
system.cpu.dcache.overall_misses::total      15475909                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 133311866000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 133311866000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  25690468996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25690468996                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       189000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 159002334996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 159002334996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 159002334996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 159002334996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    315665539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    315665539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    216825500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    216825500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      2608524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      2608524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      2608524                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      2608524                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    532491039                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    532491039                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    532491039                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    532491039                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.038985                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038985                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014618                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014618                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.029063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029063                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.029063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029063                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10832.856828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10832.856828                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8105.125885                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8105.125885                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 10274.183894                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10274.183894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 10274.183894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10274.183894                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          519                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1173085                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               139                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          158159                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.733813                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.417125                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8907534                       # number of writebacks
system.cpu.dcache.writebacks::total           8907534                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4544330                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4544330                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2021888                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2021888                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6566218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6566218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6566218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6566218                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7761922                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7761922                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1147769                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1147769                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           21                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8909691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8909691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8909691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8909691                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  85526309500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  85526309500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9445389999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9445389999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  94971699499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  94971699499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  94971699499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  94971699499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.024589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000008                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.016732                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016732                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.016732                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016732                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11018.702520                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11018.702520                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8229.347542                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8229.347542                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 10659.370735                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10659.370735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 10659.370735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10659.370735                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3117454                       # number of replacements
system.cpu.icache.tags.tagsinuse           461.054523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1144532729                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3117904                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            367.084018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   149.344033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   311.710490                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.291688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.608810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.900497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         798252366                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        798252366                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    394363472                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       394363472                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    394363472                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        394363472                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    394363472                       # number of overall hits
system.cpu.icache.overall_hits::total       394363472                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3202950                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3202950                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3202950                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3202950                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3202950                       # number of overall misses
system.cpu.icache.overall_misses::total       3202950                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  49682482942                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49682482942                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  49682482942                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49682482942                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  49682482942                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49682482942                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    397566422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    397566422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    397566422                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    397566422                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    397566422                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    397566422                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15511.476277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15511.476277                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15511.476277                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15511.476277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15511.476277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15511.476277                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      1090033                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             64154                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.990881                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3117454                       # number of writebacks
system.cpu.icache.writebacks::total           3117454                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        83427                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        83427                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        83427                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        83427                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        83427                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        83427                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3119523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3119523                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3119523                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3119523                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3119523                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3119523                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  45734862960                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  45734862960                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  45734862960                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  45734862960                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  45734862960                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  45734862960                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007847                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007847                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.007847                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007847                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.007847                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007847                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14660.851342                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14660.851342                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14660.851342                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14660.851342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14660.851342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14660.851342                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           171488                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              171488                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                237712                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                        15                       # number of replacements
system.l2.tags.tagsinuse                 16148.325676                       # Cycle average of tags in use
system.l2.tags.total_refs                    17743909                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18218                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    973.976781                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    16095.039891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    53.285785                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.491182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.492808                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            77                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         18126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          598                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1852                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15430                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002350                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.553162                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 199287361                       # Number of tag accesses
system.l2.tags.data_accesses                199287361                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      7843074                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7843074                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3612273                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3612273                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1145055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1145055                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      2831658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2831658                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      7490057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7490057                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       2831658                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       8635112                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11466770                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2831658                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      8635112                       # number of overall hits
system.l2.overall_hits::total                11466770                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data         2178                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2178                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1023                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1023                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst       285585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           285585                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       271399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          271399                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst       285585                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       272422                       # number of demand (read+write) misses
system.l2.demand_misses::total                 558007                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       285585                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       272422                       # number of overall misses
system.l2.overall_misses::total                558007                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data      1042000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1042000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     80049500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      80049500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst  24067523500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  24067523500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  24327789500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24327789500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  24067523500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  24407839000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48475362500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  24067523500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  24407839000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48475362500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      7843074                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7843074                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3612273                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3612273                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         2178                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2178                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1146078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1146078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      3117243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3117243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      7761456                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7761456                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3117243                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8907534                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12024777                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3117243                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8907534                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12024777                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000893                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.091615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.091615                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.034968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034968                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.091615                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.030583                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.046405                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.091615                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.030583                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.046405                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   478.420569                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   478.420569                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 78249.755621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78249.755621                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 84274.466446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84274.466446                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 89638.464033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89638.464033                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84274.466446                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89595.697117                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86872.319702                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84274.466446                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89595.697117                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86872.319702                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                    8                       # number of writebacks
system.l2.writebacks::total                         8                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher        42337                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          42337                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data         2178                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2178                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1023                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst       285585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       285585                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       271396                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       271396                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       285585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       272419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            558004                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        42337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       285585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       272419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           600341                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    189719538                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    189719538                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data     23936500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     23936500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     73911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     73911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst  22354019500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  22354019500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  22699220500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22699220500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  22354019500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  22773132000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45127151500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    189719538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  22354019500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  22773132000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45316871038                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.091615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.091615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.034967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034967                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.091615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.030583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.046405                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.091615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.030583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.049925                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  4481.175756                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  4481.175756                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 10990.128558                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 10990.128558                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72249.755621                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72249.755621                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 78274.487456                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78274.487456                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 83638.743755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83638.743755                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 78274.487456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 83595.975317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80872.451631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  4481.175756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 78274.487456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 83595.975317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75485.217631                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        562548                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       558635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             559332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict                7                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2179                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1022                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1022                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        559332                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1122902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1122902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35863168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35863168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            562533                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  562533    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              562533                       # Request fanout histogram
system.membus.reqLayer0.occupancy           281725827                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1478194764                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       340690568                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    240370757                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     10885752                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    155289478                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       132005279                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     85.005939                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        38760770                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        81444                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     11162151                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      9347845                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      1814306                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       804648                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1206446643500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1069382326                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     57733593                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1429315103                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           340690568                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    180113894                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             967597663                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        21840060                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles        25189                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         4068                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles        42183                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         397567093                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        653051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1036322726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.650304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.270462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        302935806     29.23%     29.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        172106366     16.61%     45.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        145700204     14.06%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        415580350     40.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1036322726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.318586                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.336580                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        121748925                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     356635107                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         461904099                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      86953009                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9081576                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    118262419                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1853398                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1488462169                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      32427302                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        9081576                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        188930409                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       153884429                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     92263622                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         476089067                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     116073615                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1451094945                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      10226128                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      59019572                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        6589674                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        2440460                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       19832655                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents        34518                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1572731687                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7020671058                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1513621487                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    155735930                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1295655966                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        277075674                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2726377                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      2724063                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         197799111                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    355279265                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    246662060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     19204745                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     31738604                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1430949224                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      8082707                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1336489216                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5878609                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    217840998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    690460641                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       257130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1036322726                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.289646                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.173549                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    356872516     34.44%     34.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    240595751     23.22%     57.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    251922685     24.31%     81.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156375615     15.09%     97.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     29861756      2.88%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       692192      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         2211      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1036322726                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       109043687     29.63%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           8107      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd          515      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp        41084      0.01%     29.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            2      0.00%     29.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc        11942      0.00%     29.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         6614      0.00%     29.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            6      0.00%     29.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      123923127     33.67%     63.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     110117386     29.92%     93.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead     16596072      4.51%     97.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite      8256193      2.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     708937970     53.04%     53.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       764100      0.06%     53.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        731128      0.05%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1076066      0.08%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     21945607      1.64%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       865245      0.06%     54.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     26435602      1.98%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        28486      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc       484006      0.04%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt         1113      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    304437575     22.78%     79.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    223631728     16.73%     96.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     35225054      2.64%     99.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     11925536      0.89%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1336489216                       # Type of FU issued
system.switch_cpus.iq.rate                   1.249777                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           368004735                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.275352                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3905885499                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1543029680                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1234235403                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    177299002                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    113885554                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     75202569                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1603465571                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       101028380                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      7382110                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     55277309                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        20231                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        45344                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     26157984                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      5514812                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       448263                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9081576                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        25801187                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        725166                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1439032039                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     355279265                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    246662060                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2721838                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         321412                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        116805                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        45344                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3975618                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      6310420                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     10286038                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1320898170                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     332607906                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     15591045                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                   108                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            563542460                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        260564181                       # Number of branches executed
system.switch_cpus.iew.exec_stores          230934554                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.235197                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1311287346                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1309437972                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         655457313                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1190322406                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.224481                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.550655                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    205948370                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      7825577                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      9047298                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1005431248                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.214594                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.992577                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    539148515     53.62%     53.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    221524594     22.03%     75.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     84252031      8.38%     84.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46105011      4.59%     88.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     30028028      2.99%     91.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     21385161      2.13%     93.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     13403615      1.33%     95.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11286738      1.12%     96.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     38297555      3.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1005431248                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1221190902                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              520506022                       # Number of memory references committed
system.switch_cpus.commit.loads             300001947                       # Number of loads committed
system.switch_cpus.commit.membars             5217048                       # Number of memory barriers committed
system.switch_cpus.commit.branches          243016964                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts           70469763                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1018034129                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     28641156                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    653002495     53.47%     53.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       764071      0.06%     53.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       731128      0.06%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1029745      0.08%     53.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     53.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     19682377      1.61%     55.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       837654      0.07%     55.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     55.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     24129747      1.98%     57.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        23123      0.00%     57.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc       483427      0.04%     57.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt         1113      0.00%     57.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    267826776     21.93%     79.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    208714293     17.09%     96.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     32175171      2.63%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     11789782      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1221190902                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      38297555                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2394272900                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2885492258                       # The number of ROB writes
system.switch_cpus.timesIdled                  306455                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                33059600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1221190902                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.069382                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.069382                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.935119                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.935119                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1344321564                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       697930495                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         119788485                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         74766249                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4816029461                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        575554473                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      1288491831                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       32491726                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     24054223                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     12025096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       998219                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          39985                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        39804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          181                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1206446643500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10880978                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7843082                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4181914                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               7                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            43683                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2178                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2178                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1146078                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1146078                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3119523                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7761456                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      9354219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26726958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              36081177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    399020544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1140164352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1539184896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           45978                       # Total snoops (count)
system.tol2bus.snoopTraffic                    146432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12072933                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086014                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.280439                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11034670     91.40%     91.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1038082      8.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    181      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12072933                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24052100997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4681083392                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13362432415                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
