/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [29:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [11:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [10:0] celloutsig_0_46z;
  wire [11:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [11:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_60z;
  wire [6:0] celloutsig_0_67z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [11:0] celloutsig_0_72z;
  wire [3:0] celloutsig_0_73z;
  wire [21:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_80z;
  reg [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [22:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = !(celloutsig_0_4z ? celloutsig_0_34z : celloutsig_0_40z);
  assign celloutsig_0_26z = !(celloutsig_0_25z[4] ? celloutsig_0_8z[6] : celloutsig_0_16z);
  assign celloutsig_0_37z = ~(celloutsig_0_0z | celloutsig_0_28z);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[7] | celloutsig_0_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_4z | celloutsig_0_5z);
  assign celloutsig_0_0z = ~((in_data[8] | in_data[63]) & in_data[15]);
  assign celloutsig_0_32z = ~((celloutsig_0_4z | celloutsig_0_3z[5]) & celloutsig_0_19z);
  assign celloutsig_0_36z = ~((celloutsig_0_11z[5] | in_data[92]) & celloutsig_0_29z);
  assign celloutsig_0_40z = ~((celloutsig_0_36z | celloutsig_0_9z) & celloutsig_0_32z);
  assign celloutsig_0_48z = ~((celloutsig_0_39z | celloutsig_0_16z) & celloutsig_0_23z[2]);
  assign celloutsig_0_51z = ~((celloutsig_0_10z[3] | celloutsig_0_13z[4]) & celloutsig_0_36z);
  assign celloutsig_0_70z = ~((celloutsig_0_60z[0] | celloutsig_0_42z) & celloutsig_0_53z[7]);
  assign celloutsig_1_0z = ~((in_data[116] | in_data[159]) & in_data[98]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | in_data[124]) & in_data[160]);
  assign celloutsig_1_8z = ~((in_data[104] | celloutsig_1_0z) & celloutsig_1_4z);
  assign celloutsig_0_14z = ~((celloutsig_0_7z | celloutsig_0_8z[11]) & celloutsig_0_12z[1]);
  assign celloutsig_0_18z = ~((celloutsig_0_14z | celloutsig_0_15z) & celloutsig_0_1z);
  assign celloutsig_1_4z = celloutsig_1_1z[0] | ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_0z | ~(celloutsig_1_4z);
  assign celloutsig_1_17z = celloutsig_1_2z | ~(celloutsig_1_6z[0]);
  assign celloutsig_0_4z = in_data[60] | celloutsig_0_1z;
  assign celloutsig_1_2z = celloutsig_1_1z[6] | in_data[103];
  assign celloutsig_1_18z = celloutsig_1_7z | celloutsig_1_17z;
  assign celloutsig_0_31z = celloutsig_0_3z[6] | celloutsig_0_27z[1];
  assign celloutsig_0_3z = { in_data[86:76], celloutsig_0_0z } + in_data[92:81];
  assign celloutsig_0_49z[4:1] = celloutsig_0_46z[4:1] + { celloutsig_0_46z[6:5], celloutsig_0_0z, celloutsig_0_43z };
  assign celloutsig_0_50z = { celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_49z[4:1], celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_17z } + { celloutsig_0_47z[11:1], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_48z };
  assign celloutsig_0_60z = { celloutsig_0_50z[11:5], celloutsig_0_37z } + { in_data[22:19], celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_26z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z } + in_data[94:91];
  assign celloutsig_0_73z = celloutsig_0_20z[10:7] + celloutsig_0_25z[4:1];
  assign celloutsig_0_79z = { celloutsig_0_3z[10:5], celloutsig_0_73z, celloutsig_0_72z } + { celloutsig_0_72z[10:3], celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_0_80z = { celloutsig_0_49z[3:1], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_53z } + { celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_70z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_67z };
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_6z } + { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_2z[9:0], celloutsig_0_7z } + celloutsig_0_2z[11:1];
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z } + celloutsig_0_10z[13:11];
  assign celloutsig_0_20z = { in_data[77:60], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_13z } + { celloutsig_0_10z[14:1], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_10z = { in_data[70:59], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z } / { 1'h1, celloutsig_0_2z[11:1], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_13z[6:5], celloutsig_0_9z } / { 1'h1, in_data[30:29] };
  assign celloutsig_0_25z = { celloutsig_0_11z[6:2], celloutsig_0_7z } / { 1'h1, celloutsig_0_22z[5:1] };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[88:78], in_data[0] };
  assign celloutsig_0_9z = celloutsig_0_8z[7:4] == { celloutsig_0_3z[1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_17z = in_data[20:12] == celloutsig_0_3z[8:0];
  assign celloutsig_0_28z = celloutsig_0_2z[12:7] == celloutsig_0_20z[24:19];
  assign celloutsig_0_16z = in_data[75:53] < { celloutsig_0_3z[10:6], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_41z = { celloutsig_0_38z[8:7], celloutsig_0_34z, celloutsig_0_39z } * { celloutsig_0_11z[10:8], celloutsig_0_24z };
  assign celloutsig_1_10z = { celloutsig_1_1z[6:1], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_9z } * { celloutsig_1_5z[15:2], celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_47z = celloutsig_0_26z ? celloutsig_0_10z[14:3] : celloutsig_0_3z;
  assign celloutsig_0_72z = celloutsig_0_40z ? { celloutsig_0_22z[11:2], celloutsig_0_32z, celloutsig_0_42z } : { celloutsig_0_53z[10:7], celloutsig_0_13z, celloutsig_0_51z };
  assign celloutsig_0_22z = celloutsig_0_17z ? { celloutsig_0_11z[10:5], 1'h1, celloutsig_0_6z, celloutsig_0_7z } : { celloutsig_0_20z[27:17], celloutsig_0_18z };
  assign celloutsig_0_42z = { celloutsig_0_22z[9:6], celloutsig_0_32z } !== { celloutsig_0_38z[6:3], celloutsig_0_18z };
  assign celloutsig_0_7z = { celloutsig_0_3z[11:3], celloutsig_0_6z, celloutsig_0_5z } !== { celloutsig_0_6z[2], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z } !== { celloutsig_0_13z[4:2], celloutsig_0_12z };
  assign celloutsig_0_1z = in_data[71:68] !== { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_38z = ~ celloutsig_0_22z;
  assign celloutsig_1_1z = ~ { in_data[136:131], celloutsig_1_0z };
  assign celloutsig_0_13z = ~ { in_data[77:72], celloutsig_0_1z };
  assign celloutsig_0_34z = | { celloutsig_0_3z[10:1], celloutsig_0_28z, celloutsig_0_26z };
  assign celloutsig_0_24z = | in_data[11:7];
  assign celloutsig_0_67z = { celloutsig_0_10z[2:1], celloutsig_0_18z, celloutsig_0_41z } >> { celloutsig_0_47z[8:4], celloutsig_0_28z, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_5z } >> { celloutsig_0_25z[3:0], celloutsig_0_0z };
  assign celloutsig_0_53z = celloutsig_0_38z - { celloutsig_0_22z[5:0], celloutsig_0_15z, celloutsig_0_27z };
  assign celloutsig_1_6z = { celloutsig_1_1z[6:3], celloutsig_1_4z, celloutsig_1_3z } - { celloutsig_1_1z[4:1], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_39z = ~((celloutsig_0_5z & celloutsig_0_5z) | celloutsig_0_17z);
  assign celloutsig_1_19z = ~((celloutsig_1_10z[11] & celloutsig_1_2z) | celloutsig_1_17z);
  assign celloutsig_0_29z = ~((celloutsig_0_6z[1] & celloutsig_0_16z) | celloutsig_0_27z[2]);
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 12'h000;
    else if (!celloutsig_1_18z) celloutsig_0_8z = in_data[53:42];
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 23'h000000;
    else if (!clkin_data[0]) celloutsig_1_5z = { in_data[153:139], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign { celloutsig_0_46z[1], celloutsig_0_46z[3], celloutsig_0_46z[10:5], celloutsig_0_46z[2], celloutsig_0_46z[4] } = { celloutsig_0_39z, celloutsig_0_9z, celloutsig_0_8z[11:6], celloutsig_0_7z, celloutsig_0_0z } ^ { celloutsig_0_28z, celloutsig_0_12z[1], celloutsig_0_22z[8:3], celloutsig_0_12z[0], celloutsig_0_12z[2] };
  assign celloutsig_0_46z[0] = 1'h0;
  assign celloutsig_0_49z[0] = celloutsig_0_17z;
  assign { out_data[128], out_data[96], out_data[53:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
