digraph "CFG for '_Z9histogramPiPhiii' function" {
	label="CFG for '_Z9histogramPiPhiii' function";

	Node0x52db5c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %10 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ9histogramPiPhiiiE4smem, i32 0, i32 %6\l  store i32 0, i32 addrspace(3)* %10, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !9, !invariant.load\l... !10\l  %15 = zext i16 %14 to i32\l  %16 = getelementptr inbounds i8, i8 addrspace(4)* %11, i64 12\l  %17 = bitcast i8 addrspace(4)* %16 to i32 addrspace(4)*\l  %18 = load i32, i32 addrspace(4)* %17, align 4, !tbaa !11\l  %19 = mul i32 %8, %15\l  %20 = add i32 %19, %6\l  %21 = getelementptr i8, i8 addrspace(4)* %11, i64 6\l  %22 = bitcast i8 addrspace(4)* %21 to i16 addrspace(4)*\l  %23 = load i16, i16 addrspace(4)* %22, align 2, !range !9, !invariant.load\l... !10\l  %24 = zext i16 %23 to i32\l  %25 = mul i32 %9, %24\l  %26 = add i32 %25, %7\l  %27 = udiv i32 %18, %15\l  %28 = icmp ult i32 %26, %2\l  %29 = icmp ult i32 %20, %3\l  %30 = select i1 %28, i1 %29, i1 false\l  br i1 %30, label %31, label %45\l|{<s0>T|<s1>F}}"];
	Node0x52db5c0:s0 -> Node0x52df940;
	Node0x52db5c0:s1 -> Node0x52df9d0;
	Node0x52df940 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%31:\l31:                                               \l  %32 = mul i32 %27, %15\l  %33 = icmp ugt i32 %18, %32\l  %34 = zext i1 %33 to i32\l  %35 = add i32 %27, %34\l  %36 = mul i32 %26, %15\l  %37 = mul i32 %36, %35\l  %38 = add i32 %37, %20\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %39\l  %41 = load i8, i8 addrspace(1)* %40, align 1, !tbaa !20, !amdgpu.noclobber\l... !10\l  %42 = zext i8 %41 to i32\l  %43 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ9histogramPiPhiiiE4smem, i32 0, i32 %42\l  %44 = atomicrmw add i32 addrspace(3)* %43, i32 1 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  br label %45\l}"];
	Node0x52df940 -> Node0x52df9d0;
	Node0x52df9d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %46 = zext i32 %6 to i64\l  %47 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %46\l  %48 = load i32, i32 addrspace(3)* %10, align 4, !tbaa !5\l  %49 = atomicrmw add i32 addrspace(1)* %47, i32 %48 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  ret void\l}"];
}
