{
	"meta": {
		"version": 2,
		"flow": [
			"Yosys.Synthesis",
			"OpenROAD.Floorplan",
			"OpenROAD.GlobalPlacementSkipIO",
			"OpenROAD.IOPlacement",
			"OpenROAD.GlobalPlacement",
			"OpenROAD.RepairDesignPostGPL",
			"OpenROAD.DetailedPlacement",
			"OpenROAD.CTS",
			"OpenROAD.GlobalRouting",
			"OpenROAD.DetailedRouting",
			"OpenROAD.STAPrePNR",
			"OpenROAD.RCX",
			"OpenROAD.STAPostPNR"
		]
	},
	"DESIGN_NAME": "carry_bypass_adder",
	"VERILOG_FILES": [
		"dir::carry_bypass_adder.v",
		"dir::carry_ripple_adder_bypass.v",
		"dir::full_adder.v",
		"dir::mux_2x1.v"
	],
	"CLOCK_PORT": "clk",
	"CLOCK_PERIOD": 20.0,
	"SYNTH_STRATEGY": "DELAY 0",
	"FP_CORE_UTIL": 0.6,
	"PNR_SDC_FILE": "dir::carry_bypass_adder.sdc"
}
