TODO - StackCPU
===============

*- consider adding LDD and STD instructions to decr the DR before using it to load/store from/to data memory

- Specify requirements
-- not yet specified

- Specify instructions
-- instructions specified DONE
--- revisit op codes definitions to make HW imp easier DONE

- Detailed design of SW
-- complete UML design DONE
-- initial sim code in place and partially tested DONE
-- need to write instruction table DONE
-- need to write memory loading code DONE
-- need to write memory saving and dumping code DONE
-- need to write CLI parser
-- need to write instruction decoder
-- need to write ALU functions
-- need to design control SM

- Detailed design of HW 
-- not yet started




