Warning (10268): Verilog HDL information at d10stdsevensigdisplay.sv(81): always construct contains both blocking and non-blocking assignments File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/db/ip/base_hps/submodules/d10stdsevensigdisplay.sv Line: 81
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/db/ip/base_hps/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at base_hps_mm_interconnect_0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at base_hps_mm_interconnect_0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at base_hps_mm_interconnect_0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at base_hps_mm_interconnect_0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at base_hps_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at base_hps_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at base_hps_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at base_hps_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10STDrsyocto/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv Line: 49
