# Veilog-RTL-Practice
To design RTL schematic and verify design for various digital circuits using Verilog for practice.

Tool used: Xilinx Vivado, Intel Quartus Prime Lite ( State diagrams and State Tables )

Day 1 - 22/7/24: Basic Gates.

Day 2 - 23/7/24: Half Adder.

Day 3 - 24/7/24: Full Adder. NEW: included full adder using half adder design as fa_ha files.

Day 4 - 25/7/24: 4-bit Ripple Carry Adder.

Day 5 - 26/7/24: Subtractor (Contains both Half Subtractor and Full Subtractor). NEW: included full subtractor using half subtractor design as fs_hs files.

Day 6 - 27/7/24: 4-bit Adder and Subractor.

Day 7 - 28/7/24: Multiplexers.

Day 8 - 29/7/24: Demultiplexers.

Day 9 - 30/7/24: Multiplier.

Day 10 - 31/7/24: Encoders.

Day 11 - 1/8/24: Decoders.

Day 12 - 2/8/24: Priority Encoder.

Day 13 - 3/8/24: D FlipFlop. NEW: included d flipflop using jk flipflop as dff_jk files.

Day 14 - 4/8/24: T FLipFlop. NEW: included t flipflop using jk flipflop as tff_jk files

Day 15 - 5/8/24: JK FlipFlop.

Day 16 - 6/8/24: SR FlipFlop.

Day 17 - 7/8/24: Synchronous Counter.

Day 18 - 8/8/24: Up Down Counter.

Day 19 - 9/8/24: Shift Register.

Day 20 - 10/8/24: Ring Counter.

Day 21 - 11/8/24: Johnson Counter.

Day 22 - 12/8/24: Binary to Gray Converter.

Day 23 - 13/8/24: Gray to Binary Converter.

Day 24 - 14/8/24: Arithmetical Logical Unit.

Day 25 - 15/8/24: Barrel Shifter.

Day 26 - 16/8/24: BCD to 7 Segment Display.

Day 27 - 17/8/24: Frequency Divider.

Day 28 - 18/8/24: PWM Generator.

Day 29 - 19/8/24: Signal Router.

Day 30 - 20/8/24: Digital Clock.

Day 31 - 21/8/24: Restoring Divider.

Day 32 - 22/8/24: Edge Detectors.

Day 33 - 23/8/24: Timer.

Day 34 - 24/8/24: Clock Gating.

Day 35 - 25/8/24: Digital Comparator.

Day 36 - 26/8/24: FSM Moore: Pair Detector.

Day 37 - 27/8/24: FSM Mealy: Parity Checker.

Day 38 - 28/8/24: FSM Mealy: Sequence Detector.

Day 39 - 29/8/24: FSM Mealy: Bit Inversion detector.

Day 40 - 30/8/24: FSM: Binary Palindrome Detector.

Day 41 - 31/8/24: FSM: Sorted Pair Detector.

Day 42 - 1/9/24: Single Port SRAM.

Day 43 - 2/9/24: Dual Port SRAM.

Day 44 - 3/9/24: First In First Out (FIFO).

Day 45 - 4/9/24: Linear Feedback Shift Register (LFSR).

Day 46 - 5/9/24: Pseudorandom Sequence Generator (PRSG): Geffe Generator.

Day 47 - 6/9/24: PRSG: Beth-Piper Stop-and-Go Generator.

Day 48 - 7/9/24: PRSG: Alternating Stop-and-Go Generator.

Day 49 - 8/9/24: PRSG: Bilateral Stop-and-Go Generator.

Day 50 - 9/9/24: PRSG: Multispeed Inner-Product Generator.

Day 51 - 10/9/24: PRSG: Gollmann Cascade Generator.

Day 52 - 11/9/24: PRSG: Self-Decimated Generator.

Day 53 - 12/9/24: Universal Shift Register.

Day 54 - 13/9/24: Watch Dog Timer.

Day 55 - 14/9/24: Ceasar Cipher.

Day 56 - 15/9/24: Ceasar Cipher: Random Key.

Day 57 - 16/9/24: Universal Asynchronous Receiver Transmitter (UART).

Day 58 - 17/9/24: Serial Peripheral Interface (SPI).

Day 59 - 18/9/24: Vigenere Cipher.

Day 60 - 19/9/24: VernamCipher.

Day 61 - 20/9/24: Direct Mapped Cache.

Day 62 - 21/9/24: Hamming Encoder.
