//==================================================
// This file contains the Excluded objects
// Generated By User: winnimui
// Format Version: 2
// Date: Wed Mar 29 00:25:43 2023
// ExclMode: default
//==================================================
CHECKSUM: "2898269522 2846533655"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphya_config_if
ANNOTATION: "  out of dcn address range (according to register map we have 19458 registers which is 2^15)  "
Toggle irf_BPHYC_INDEX [15] "net irf_BPHYC_INDEX[15:0]"
CHECKSUM: "2898269522 2846533655"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphyb_config_if
ANNOTATION: "  out of dcn address range (according to register map we have 19458 registers which is 2^15)  "
Toggle irf_BPHYC_INDEX [15] "net irf_BPHYC_INDEX[15:0]"
CHECKSUM: "2898269522 2846533655"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphyc_config_if
ANNOTATION: "  out of dcn address range (according to register map we have 19458 registers which is 2^15)  "
Toggle irf_BPHYC_INDEX [15] "net irf_BPHYC_INDEX[15:0]"
CHECKSUM: "2898269522 2846533655"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphyd_config_if
ANNOTATION: "  out of dcn address range (according to register map we have 19458 registers which is 2^15)  "
Toggle irf_BPHYC_INDEX [15] "net irf_BPHYC_INDEX[15:0]"
CHECKSUM: "2466033420 83971080"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphya_config_if.udc_phycfg_mstrif
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase0 "net AdrPhase0[7:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase1 [7] "net AdrPhase1[7:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase1 [6] "net AdrPhase1[7:0]"
CHECKSUM: "2466033420 83971080"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphyb_config_if.udc_phycfg_mstrif
ANNOTATION: " legacy design, already tested in uniphya instance "
Toggle AdrPhase0 "net AdrPhase0[7:0]"
Toggle 1to0 wr_count [6] "reg wr_count[7:0]"
Toggle 0to1 wr_count [6] "reg wr_count[7:0]"
Toggle 1to0 wr_count [5] "reg wr_count[7:0]"
Toggle 0to1 wr_count [5] "reg wr_count[7:0]"
Toggle 1to0 wr_count [4] "reg wr_count[7:0]"
Toggle 0to1 wr_count [4] "reg wr_count[7:0]"
Toggle 1to0 wr_count [3] "reg wr_count[7:0]"
Toggle 0to1 wr_count [3] "reg wr_count[7:0]"
Toggle 1to0 wr_count [2] "reg wr_count[7:0]"
Toggle 0to1 wr_count [2] "reg wr_count[7:0]"
Toggle 1to0 wr_count [7] "reg wr_count[7:0]"
Toggle 0to1 wr_count [7] "reg wr_count[7:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [15] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [14] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [13] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [12] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [11] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [10] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [9] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [8] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [7] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [6] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [15] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [14] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [13] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [12] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [11] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [10] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [9] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [8] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [7] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [6] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase1 [7] "net AdrPhase1[7:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase1 [6] "net AdrPhase1[7:0]"
CHECKSUM: "2466033420 83971080"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphyc_config_if.udc_phycfg_mstrif
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [15] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [14] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [13] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [12] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [11] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [10] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [9] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [8] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [7] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [6] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [15] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [14] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [13] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [12] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [11] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [10] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [9] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [8] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [7] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [6] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase0 "net AdrPhase0[7:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase1 [7] "net AdrPhase1[7:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase1 [6] "net AdrPhase1[7:0]"
CHECKSUM: "2466033420 83971080"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphyd_config_if.udc_phycfg_mstrif
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [15] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [14] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [13] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [12] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [11] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [10] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [9] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [8] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [7] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [6] "net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [15] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [14] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [13] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [12] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [11] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [10] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [9] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [8] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [7] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [6] "reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase0 "net AdrPhase0[7:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase1 [7] "net AdrPhase1[7:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase1 [6] "net AdrPhase1[7:0]"
CHECKSUM: "2466033420 982748297"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphya_config_if.udc_phycfg_mstrif
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYADR1->CFGHUB_PHYIDLE "10->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYEXT->CFGHUB_PHYIDLE "1->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYRWAIT->CFGHUB_PHYIDLE "4->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA0->CFGHUB_PHYIDLE "14->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA1->CFGHUB_PHYIDLE "15->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA2->CFGHUB_PHYIDLE "11->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA3->CFGHUB_PHYIDLE "9->0"
CHECKSUM: "2466033420 982748297"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphyb_config_if.udc_phycfg_mstrif
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYADR1->CFGHUB_PHYIDLE "10->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYEXT->CFGHUB_PHYIDLE "1->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYRWAIT->CFGHUB_PHYIDLE "4->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA0->CFGHUB_PHYIDLE "14->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA1->CFGHUB_PHYIDLE "15->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA2->CFGHUB_PHYIDLE "11->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA3->CFGHUB_PHYIDLE "9->0"
CHECKSUM: "2466033420 982748297"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphyc_config_if.udc_phycfg_mstrif
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYADR1->CFGHUB_PHYIDLE "10->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYEXT->CFGHUB_PHYIDLE "1->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYRWAIT->CFGHUB_PHYIDLE "4->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA0->CFGHUB_PHYIDLE "14->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA1->CFGHUB_PHYIDLE "15->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA2->CFGHUB_PHYIDLE "11->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA3->CFGHUB_PHYIDLE "9->0"
CHECKSUM: "2466033420 982748297"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphyd_config_if.udc_phycfg_mstrif
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYADR1->CFGHUB_PHYIDLE "10->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYEXT->CFGHUB_PHYIDLE "1->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYRWAIT->CFGHUB_PHYIDLE "4->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA0->CFGHUB_PHYIDLE "14->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA1->CFGHUB_PHYIDLE "15->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA2->CFGHUB_PHYIDLE "11->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA3->CFGHUB_PHYIDLE "9->0"
CHECKSUM: "2466033420 2175246917"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphyb_config_if.udc_phycfg_mstrif
ANNOTATION: " legacy design, already tested in uniphya instance "
Condition 5 "772968410" "(((!Last_cmd)) && (iPhy_RegWrCmd || iPhy_RegRdCmd) && ((!irbbmif_timeout))) 1 -1" (1 "011")
ANNOTATION: " legacy design, already tested in uniphya instance "
Condition 3 "950157113" "(Last_cmd && (iPhy_RegWrCmd || iPhy_RegRdCmd) && (wr_count == iWrCmd_delay) && ((!irbbmif_timeout))) 1 -1" (3 "1101")
CHECKSUM: "2466033420 2175246917"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphyc_config_if.udc_phycfg_mstrif
ANNOTATION: " legacy code, corner case, can hit randomely, it got hit in instance uniphya "
Condition 3 "950157113" "(Last_cmd && (iPhy_RegWrCmd || iPhy_RegRdCmd) && (wr_count == iWrCmd_delay) && ((!irbbmif_timeout))) 1 -1" (4 "1110")
ANNOTATION: "  legacy code, corner case, can hit randomely, it got hit in instance uniphya and instance uniphyb and uniphye "
Condition 5 "772968410" "(((!Last_cmd)) && (iPhy_RegWrCmd || iPhy_RegRdCmd) && ((!irbbmif_timeout))) 1 -1" (3 "110")
CHECKSUM: "2466033420 2175246917"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphyd_config_if.udc_phycfg_mstrif
ANNOTATION: " legacy design, already tested in uniphya instance "
Condition 5 "772968410" "(((!Last_cmd)) && (iPhy_RegWrCmd || iPhy_RegRdCmd) && ((!irbbmif_timeout))) 1 -1" (1 "011")
ANNOTATION: " legacy design, already tested in uniphya instance "
Condition 3 "950157113" "(Last_cmd && (iPhy_RegWrCmd || iPhy_RegRdCmd) && (wr_count == iWrCmd_delay) && ((!irbbmif_timeout))) 1 -1" (3 "1101")
CHECKSUM: "2466033420 2175246917"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphye_config_if.udc_phycfg_mstrif
ANNOTATION: " legacy design, already tested in uniphya instance "
Condition 5 "772968410" "(((!Last_cmd)) && (iPhy_RegWrCmd || iPhy_RegRdCmd) && ((!irbbmif_timeout))) 1 -1" (1 "011")
ANNOTATION: " legacy design, already tested in uniphya instance "
Condition 3 "950157113" "(Last_cmd && (iPhy_RegWrCmd || iPhy_RegRdCmd) && (wr_count == iWrCmd_delay) && ((!irbbmif_timeout))) 1 -1" (3 "1101")
CHECKSUM: "2466033420 83971080"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphye_config_if.udc_phycfg_mstrif
Toggle 1to0 Phy_RegWData_sync [22:22]"net Phy_RegWData_sync[31:0]"
ANNOTATION: " legacy design, already tested in uniphya instance "
Toggle Entry1 "reg Entry1[7:0]"
ANNOTATION: " legacy design, already tested in uniphya instance "
Toggle 0to1 Entry2 [1:1]"reg Entry2[7:0]"
ANNOTATION: " legacy design, already tested in uniphya instance "
Toggle 1to0 Entry3 [2:2]"reg Entry3[7:0]"
ANNOTATION: " legacy design, already tested in uniphya instance "
Toggle Entry0 "reg Entry0[7:0]"
Toggle 1to0 wr_count [6:6]"reg wr_count[7:0]"
Toggle 1to0 Phy_RegWData_sync_reg [22:22]"reg Phy_RegWData_sync_reg[31:0]"
Toggle 1to0 DatPhase0 [6:6]"net DatPhase0[7:0]"
Toggle 1to0 DatPhase1 [6:6]"net DatPhase1[7:0]"
Toggle 1to0 oPhy_RegRdData [18:18]"net oPhy_RegRdData[31:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync [15:15]"net Phy_RegAddr_sync[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle Phy_RegAddr_sync_reg [15:15]"reg Phy_RegAddr_sync_reg[15:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase0 "net AdrPhase0[7:0]"
ANNOTATION: " there are not that many registers in rdpcs_tx, only 54 => 2^6 "
Toggle AdrPhase1 [7:7]"net AdrPhase1[7:0]"
CHECKSUM: "2466033420 982748297"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphye_config_if.udc_phycfg_mstrif
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYADR1->CFGHUB_PHYIDLE "10->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYEXT->CFGHUB_PHYIDLE "1->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYRWAIT->CFGHUB_PHYIDLE "4->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA0->CFGHUB_PHYIDLE "14->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA1->CFGHUB_PHYIDLE "15->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA2->CFGHUB_PHYIDLE "11->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " Not possible according to spec "
Transition CFGHUB_PHYWDATA3->CFGHUB_PHYIDLE "9->0"
CHECKSUM: "2898269522 2846533655"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_uniphy.uniphye_config_if
Toggle 1to0 REG_RDDATA [30:30]"net REG_RDDATA[31:0]"
Toggle 1to0 READ_DATA_LATCHED [30:30]"reg READ_DATA_LATCHED[31:0]"
ANNOTATION: " legacy design, already tested in uniphya instance "
Toggle 1to0 READ_DATA_LATCHED [20:20]"reg READ_DATA_LATCHED[31:0]"
ANNOTATION: " legacy design, already tested in uniphya instance "
Toggle 1to0 oREG_RDDATA [20:20]"reg oREG_RDDATA[31:0]"
Toggle 1to0 oREG_RDDATA [30:30]"reg oREG_RDDATA[31:0]"
Toggle 1to0 READ_DATA [18:18]"net READ_DATA[31:0]"
ANNOTATION: "  out of dcn address range (according to register map we have 19458 registers which is 2^15)  "
Toggle irf_BPHYC_INDEX [15:15]"net irf_BPHYC_INDEX[15:0]"
