{
  "module_name": "pinctrl-lantiq.h",
  "hash_id": "e99ef17a403674292e27fa39d73afa5fbf8a508e597ef9369d8ca823ffd58739",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/pinctrl-lantiq.h",
  "human_readable_source": " \n \n\n#ifndef __PINCTRL_LANTIQ_H\n#define __PINCTRL_LANTIQ_H\n\n#include <linux/clkdev.h>\n\n#include <linux/pinctrl/consumer.h>\n#include <linux/pinctrl/machine.h>\n#include <linux/pinctrl/pinconf.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n\n#include \"core.h\"\n\n#define ARRAY_AND_SIZE(x)\t(x), ARRAY_SIZE(x)\n\n#define LTQ_MAX_MUX\t\t4\n#define MFPR_FUNC_MASK\t\t0x3\n\n#define LTQ_PINCONF_PACK(param, arg)\t\t((param) << 16 | (arg))\n#define LTQ_PINCONF_UNPACK_PARAM(conf)\t\t((conf) >> 16)\n#define LTQ_PINCONF_UNPACK_ARG(conf)\t\t((conf) & 0xffff)\n\nenum ltq_pinconf_param {\n\tLTQ_PINCONF_PARAM_PULL,\n\tLTQ_PINCONF_PARAM_OPEN_DRAIN,\n\tLTQ_PINCONF_PARAM_DRIVE_CURRENT,\n\tLTQ_PINCONF_PARAM_SLEW_RATE,\n\tLTQ_PINCONF_PARAM_OUTPUT,\n};\n\nstruct ltq_cfg_param {\n\tconst char *property;\n\tenum ltq_pinconf_param param;\n};\n\nstruct ltq_mfp_pin {\n\tconst char *name;\n\tconst unsigned int pin;\n\tconst unsigned short func[LTQ_MAX_MUX];\n};\n\nstruct ltq_pin_group {\n\tconst char *name;\n\tconst unsigned mux;\n\tconst unsigned *pins;\n\tconst unsigned npins;\n};\n\nstruct ltq_pmx_func {\n\tconst char *name;\n\tconst char * const *groups;\n\tconst unsigned num_groups;\n};\n\nstruct ltq_pinmux_info {\n\tstruct device *dev;\n\tstruct pinctrl_dev *pctrl;\n\n\t \n\tvoid __iomem *membase[5];\n\n\t \n\tstruct pinctrl_desc *desc;\n\n\t \n\tstruct pinctrl_pin_desc *pads;\n\n\t \n\tunsigned int num_pads;\n\n\t \n\tconst struct ltq_mfp_pin *mfp;\n\tunsigned int num_mfp;\n\n\t \n\tconst struct ltq_pin_group *grps;\n\tunsigned int num_grps;\n\n\t \n\tconst struct ltq_pmx_func *funcs;\n\tunsigned int num_funcs;\n\n\t \n\tconst struct ltq_cfg_param *params;\n\tunsigned int num_params;\n\n\t \n\tconst unsigned *exin;\n\tunsigned int num_exin;\n\n\t \n\tstruct clk *clk[5];\n\n\t \n\tint (*apply_mux)(struct pinctrl_dev *pctrldev, int pin, int mux);\n};\n\nenum ltq_pin {\n\tGPIO0 = 0,\n\tGPIO1,\n\tGPIO2,\n\tGPIO3,\n\tGPIO4,\n\tGPIO5,\n\tGPIO6,\n\tGPIO7,\n\tGPIO8,\n\tGPIO9,\n\tGPIO10,  \n\tGPIO11,\n\tGPIO12,\n\tGPIO13,\n\tGPIO14,\n\tGPIO15,\n\tGPIO16,\n\tGPIO17,\n\tGPIO18,\n\tGPIO19,\n\tGPIO20,  \n\tGPIO21,\n\tGPIO22,\n\tGPIO23,\n\tGPIO24,\n\tGPIO25,\n\tGPIO26,\n\tGPIO27,\n\tGPIO28,\n\tGPIO29,\n\tGPIO30,  \n\tGPIO31,\n\tGPIO32,\n\tGPIO33,\n\tGPIO34,\n\tGPIO35,\n\tGPIO36,\n\tGPIO37,\n\tGPIO38,\n\tGPIO39,\n\tGPIO40,  \n\tGPIO41,\n\tGPIO42,\n\tGPIO43,\n\tGPIO44,\n\tGPIO45,\n\tGPIO46,\n\tGPIO47,\n\tGPIO48,\n\tGPIO49,\n\tGPIO50,  \n\tGPIO51,\n\tGPIO52,\n\tGPIO53,\n\tGPIO54,\n\tGPIO55,\n\tGPIO56,\n\tGPIO57,\n\tGPIO58,\n\tGPIO59,\n\tGPIO60,  \n\tGPIO61,\n\tGPIO62,\n\tGPIO63,\n\n\tGPIO64,\n\tGPIO65,\n\tGPIO66,\n\tGPIO67,\n\tGPIO68,\n\tGPIO69,\n\tGPIO70,\n\tGPIO71,\n\tGPIO72,\n\tGPIO73,\n\tGPIO74,\n\tGPIO75,\n\tGPIO76,\n\tGPIO77,\n\tGPIO78,\n\tGPIO79,\n\tGPIO80,\n\tGPIO81,\n\tGPIO82,\n\tGPIO83,\n\tGPIO84,\n\tGPIO85,\n\tGPIO86,\n\tGPIO87,\n\tGPIO88,\n};\n\nextern int ltq_pinctrl_register(struct platform_device *pdev,\n\t\t\t\t   struct ltq_pinmux_info *info);\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}