{"name":"exp2","timePeriod":500,"clockEnabled":true,"projectId":"aFhRWRgeWAochGe4Uu67","focussedCircuit":70879086224,"orderedTabs":["70879086224"],"scopes":[{"layout":{"width":100,"height":40,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[],"id":70879086224,"name":"Main","restrictedCircuitElementsUsed":[],"nodes":[]}]}