Fitter report for top
Fri Nov 25 10:16:09 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Failed - Fri Nov 25 10:16:08 2016           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top_synth                                   ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 30,807 / 6,272 ( 491 % )                    ;
;     Total combinational functions  ; 30,343 / 6,272 ( 484 % )                    ;
;     Dedicated logic registers      ; 5,458 / 6,272 ( 87 % )                      ;
; Total registers                    ; 5458                                        ;
; Total pins                         ; 51 / 92 ( 55 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 12 / 30 ( 40 % )                            ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+-------------+--------------------------------------+
; Pin Name    ; Reason                               ;
+-------------+--------------------------------------+
; SDRAM_CKE   ; Missing drive strength and slew rate ;
; SDRAM_CLK   ; Missing drive strength and slew rate ;
; SDRAM_CS_N  ; Missing drive strength and slew rate ;
; SDRAM_WE_N  ; Missing drive strength and slew rate ;
; SDRAM_CAS_N ; Missing drive strength and slew rate ;
; SDRAM_RAS_N ; Missing drive strength and slew rate ;
; SDRAM_A0    ; Missing drive strength and slew rate ;
; SDRAM_A1    ; Missing drive strength and slew rate ;
; SDRAM_A2    ; Missing drive strength and slew rate ;
; SDRAM_A3    ; Missing drive strength and slew rate ;
; SDRAM_A4    ; Missing drive strength and slew rate ;
; SDRAM_A5    ; Missing drive strength and slew rate ;
; SDRAM_A6    ; Missing drive strength and slew rate ;
; SDRAM_A7    ; Missing drive strength and slew rate ;
; SDRAM_A8    ; Missing drive strength and slew rate ;
; SDRAM_A9    ; Missing drive strength and slew rate ;
; SDRAM_A10   ; Missing drive strength and slew rate ;
; SDRAM_A11   ; Missing drive strength and slew rate ;
; SDRAM_A12   ; Missing drive strength and slew rate ;
; SDRAM_BA0   ; Missing drive strength and slew rate ;
; SDRAM_BA1   ; Missing drive strength and slew rate ;
; SDRAM_DQML  ; Missing drive strength and slew rate ;
; SDRAM_DQMH  ; Missing drive strength and slew rate ;
; RXD         ; Missing drive strength and slew rate ;
; FLASH_CS    ; Missing drive strength and slew rate ;
; FLASH_WP    ; Missing drive strength and slew rate ;
; FLASH_CLK   ; Missing drive strength and slew rate ;
; FLASH_DI    ; Missing drive strength and slew rate ;
; DS_DP       ; Missing drive strength and slew rate ;
; DS_G        ; Missing drive strength and slew rate ;
; DS_C        ; Missing drive strength and slew rate ;
; DS_D        ; Missing drive strength and slew rate ;
; SDRAM_DQ0   ; Missing drive strength and slew rate ;
; SDRAM_DQ1   ; Missing drive strength and slew rate ;
; SDRAM_DQ2   ; Missing drive strength and slew rate ;
; SDRAM_DQ3   ; Missing drive strength and slew rate ;
; SDRAM_DQ4   ; Missing drive strength and slew rate ;
; SDRAM_DQ5   ; Missing drive strength and slew rate ;
; SDRAM_DQ6   ; Missing drive strength and slew rate ;
; SDRAM_DQ7   ; Missing drive strength and slew rate ;
; SDRAM_DQ8   ; Missing drive strength and slew rate ;
; SDRAM_DQ9   ; Missing drive strength and slew rate ;
; SDRAM_DQ10  ; Missing drive strength and slew rate ;
; SDRAM_DQ11  ; Missing drive strength and slew rate ;
; SDRAM_DQ12  ; Missing drive strength and slew rate ;
; SDRAM_DQ13  ; Missing drive strength and slew rate ;
; SDRAM_DQ14  ; Missing drive strength and slew rate ;
; SDRAM_DQ15  ; Missing drive strength and slew rate ;
; FLASH_WP    ; Missing location assignment          ;
+-------------+--------------------------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; ADCLK      ; PIN_127       ; QSF Assignment ;
; Location ;                ;              ; ADCSN      ; PIN_129       ; QSF Assignment ;
; Location ;                ;              ; ADDAT      ; PIN_128       ; QSF Assignment ;
; Location ;                ;              ; BP1        ; PIN_85        ; QSF Assignment ;
; Location ;                ;              ; DS_A       ; PIN_143       ; QSF Assignment ;
; Location ;                ;              ; DS_B       ; PIN_144       ; QSF Assignment ;
; Location ;                ;              ; DS_E       ; PIN_142       ; QSF Assignment ;
; Location ;                ;              ; DS_EN1     ; PIN_133       ; QSF Assignment ;
; Location ;                ;              ; DS_EN2     ; PIN_136       ; QSF Assignment ;
; Location ;                ;              ; DS_EN3     ; PIN_135       ; QSF Assignment ;
; Location ;                ;              ; DS_EN4     ; PIN_137       ; QSF Assignment ;
; Location ;                ;              ; DS_F       ; PIN_138       ; QSF Assignment ;
; Location ;                ;              ; EPCS_ASDI  ; PIN_6         ; QSF Assignment ;
; Location ;                ;              ; EPCS_DATA  ; PIN_13        ; QSF Assignment ;
; Location ;                ;              ; EPCS_NCS   ; PIN_8         ; QSF Assignment ;
; Location ;                ;              ; EP_DCLK    ; PIN_12        ; QSF Assignment ;
; Location ;                ;              ; F_TCK      ; PIN_16        ; QSF Assignment ;
; Location ;                ;              ; F_TDI      ; PIN_15        ; QSF Assignment ;
; Location ;                ;              ; F_TDO      ; PIN_20        ; QSF Assignment ;
; Location ;                ;              ; F_TMS      ; PIN_18        ; QSF Assignment ;
; Location ;                ;              ; H_SYNC     ; PIN_100       ; QSF Assignment ;
; Location ;                ;              ; IRDA       ; PIN_132       ; QSF Assignment ;
; Location ;                ;              ; KEY1       ; PIN_90        ; QSF Assignment ;
; Location ;                ;              ; KEY2       ; PIN_91        ; QSF Assignment ;
; Location ;                ;              ; KEY3       ; PIN_88        ; QSF Assignment ;
; Location ;                ;              ; KEY4       ; PIN_89        ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK    ; PIN_99        ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT    ; PIN_98        ; QSF Assignment ;
; Location ;                ;              ; V_B[0]     ; PIN_103       ; QSF Assignment ;
; Location ;                ;              ; V_B[1]     ; PIN_104       ; QSF Assignment ;
; Location ;                ;              ; V_B[2]     ; PIN_105       ; QSF Assignment ;
; Location ;                ;              ; V_B[3]     ; PIN_106       ; QSF Assignment ;
; Location ;                ;              ; V_B[4]     ; PIN_110       ; QSF Assignment ;
; Location ;                ;              ; V_G[0]     ; PIN_111       ; QSF Assignment ;
; Location ;                ;              ; V_G[1]     ; PIN_112       ; QSF Assignment ;
; Location ;                ;              ; V_G[2]     ; PIN_113       ; QSF Assignment ;
; Location ;                ;              ; V_G[3]     ; PIN_114       ; QSF Assignment ;
; Location ;                ;              ; V_G[4]     ; PIN_115       ; QSF Assignment ;
; Location ;                ;              ; V_G[5]     ; PIN_119       ; QSF Assignment ;
; Location ;                ;              ; V_R[0]     ; PIN_120       ; QSF Assignment ;
; Location ;                ;              ; V_R[1]     ; PIN_121       ; QSF Assignment ;
; Location ;                ;              ; V_R[2]     ; PIN_124       ; QSF Assignment ;
; Location ;                ;              ; V_R[3]     ; PIN_125       ; QSF Assignment ;
; Location ;                ;              ; V_R[4]     ; PIN_126       ; QSF Assignment ;
; Location ;                ;              ; V_SYNC     ; PIN_101       ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 35947 ) ; 0.00 % ( 0 / 35947 )       ; 0.00 % ( 0 / 35947 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 35947 ) ; 0.00 % ( 0 / 35947 )       ; 0.00 % ( 0 / 35947 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 35937 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 30,807 / 6,272 ( 491 % ) ;
;     -- Combinational with no register       ; 25349                    ;
;     -- Register only                        ; 464                      ;
;     -- Combinational with a register        ; 4994                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 21952                    ;
;     -- 3 input functions                    ; 7128                     ;
;     -- <=2 input functions                  ; 1263                     ;
;     -- Register only                        ; 464                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 28877                    ;
;     -- arithmetic mode                      ; 1466                     ;
;                                             ;                          ;
; Total registers*                            ; 5,458 / 6,684 ( 82 % )   ;
;     -- Dedicated logic registers            ; 5,458 / 6,272 ( 87 % )   ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )          ;
;                                             ;                          ;
; Total LABs                                  ; Not available            ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 51 / 92 ( 55 % )         ;
;     -- Clock pins                           ; 0 / 3 ( 0 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 7                        ;
; M9Ks                                        ; 0 / 30 ( 0 % )           ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % )      ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % )      ;
; Embedded Multiplier 9-bit elements          ; 12 / 30 ( 40 % )         ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 7 / 10 ( 70 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Maximum fan-out                             ; 4758                     ;
; Highest non-global fan-out                  ; 1492                     ;
; Total fan-out                               ; 125992                   ;
; Average fan-out                             ; 3.50                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                        ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK      ; Unassigned ; --       ; 520                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; FLASH_DO ; Unassigned ; --       ; 19                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; TXD      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DS_C        ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_D        ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_DP       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_G        ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FLASH_CLK   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FLASH_CS    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FLASH_DI    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FLASH_WP    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RXD         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A0    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A1    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A10   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A11   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A12   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A2    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A3    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A4    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A5    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A6    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A7    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A8    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A9    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA0   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA1   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CAS_N ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CKE   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CLK   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CS_N  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQMH  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQML  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_RAS_N ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_WE_N  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; SDRAM_DQ0  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ1  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ10 ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ11 ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ12 ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ13 ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ14 ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ15 ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ2  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ3  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ4  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ5  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ6  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ7  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ8  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DQ9  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                   ;
+----------+-----------+-------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As ; User Signal Name ; Pin Type                  ;
+----------+-----------+-------------+------------------+---------------------------+
; 9        ; nSTATUS   ; -           ; -                ; Dedicated Programming Pin ;
; 14       ; nCONFIG   ; -           ; -                ; Dedicated Programming Pin ;
; 21       ; nCE       ; -           ; -                ; Dedicated Programming Pin ;
; 92       ; CONF_DONE ; -           ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0     ; -           ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1     ; -           ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2     ; -           ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3     ; -           ; -                ; Dedicated Programming Pin ;
+----------+-----------+-------------+------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 0 / 11 ( 0 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ;
; 6        ; 0 / 10 ( 0 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ;
; Unknown  ; 55             ; --            ;              ;
+----------+----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; 13       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; pll_inst|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 48.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 8.0 MHz                                                             ;
; Nominal VCO frequency         ; 520.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 240 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 32.4 MHz                                                            ;
; Freq max lock                 ; 60.02 MHz                                                           ;
; M VCO Tap                     ; 0                                                                   ;
; M Initial                     ; 1                                                                   ;
; M value                       ; 65                                                                  ;
; N value                       ; 6                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 16                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 340 kHz to 540 kHz                                                  ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; CLK                                                                 ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 65   ; 24  ; 130.0 MHz        ; 0 (0 ps)    ; 11.25 (240 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                 ; Entity Name           ; Library Name ;
+------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |top_synth                                                       ; 0 (0)       ; 5458 (8)                  ; 0 (0)         ; 0           ; 12           ; 0       ; 6         ; 51   ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth                                                                                                                                                                          ; top_synth             ; work         ;
;    |DRAM_Controller:DRAM_Controller1|                            ; 0 (0)       ; 160 (160)                 ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|DRAM_Controller:DRAM_Controller1                                                                                                                                         ; DRAM_Controller       ; work         ;
;       |iobuf:iob_dq_iob|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|DRAM_Controller:DRAM_Controller1|iobuf:iob_dq_iob                                                                                                                        ; iobuf                 ; work         ;
;          |iobuf_iobuf_bidir_p1p:iobuf_iobuf_bidir_p1p_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|DRAM_Controller:DRAM_Controller1|iobuf:iob_dq_iob|iobuf_iobuf_bidir_p1p:iobuf_iobuf_bidir_p1p_component                                                                  ; iobuf_iobuf_bidir_p1p ; work         ;
;    |FISC:FISC_CORE|                                              ; 0 (0)       ; 4838 (0)                  ; 0 (0)         ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE                                                                                                                                                           ; FISC                  ; work         ;
;       |Flags:Flags1|                                             ; 0 (0)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Flags:Flags1                                                                                                                                              ; Flags                 ; work         ;
;       |Memory_Handler:Memory_Handler1|                           ; 0 (0)       ; 55 (55)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Memory_Handler:Memory_Handler1                                                                                                                            ; Memory_Handler        ; work         ;
;       |Stage1_Fetch:Stage1_Fetch1|                               ; 0 (0)       ; 158 (95)                  ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1                                                                                                                                ; Stage1_Fetch          ; work         ;
;          |Program_Counter:Program_Counter1|                      ; 0 (0)       ; 63 (63)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1                                                                                               ; Program_Counter       ; work         ;
;       |Stage2_Decode:Stage2_Decode1|                             ; 0 (0)       ; 2275 (227)                ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1                                                                                                                              ; Stage2_Decode         ; work         ;
;          |Microcode:Microcode1|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1                                                                                                         ; Microcode             ; work         ;
;          |RegFile:RegFile1|                                      ; 0 (0)       ; 2048 (2048)               ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|RegFile:RegFile1                                                                                                             ; RegFile               ; work         ;
;       |Stage3_Execute:Stage3_Execute1|                           ; 0 (0)       ; 153 (153)                 ; 0 (0)         ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1                                                                                                                            ; Stage3_Execute        ; work         ;
;          |ALU:ALU1|                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1                                                                                                                   ; ALU                   ; work         ;
;             |lpm_divide:Div0|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0                                                                                                   ; lpm_divide            ; work         ;
;                |lpm_divide_92p:auto_generated|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                     ; lpm_divide_92p        ; work         ;
;                   |abs_divider_4dg:divider|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                             ; abs_divider_4dg       ; work         ;
;                      |alt_u_div_6af:divider|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                       ; alt_u_div_6af         ; work         ;
;                         |add_sub_8pc:add_sub_1|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc           ; work         ;
;             |lpm_divide:Div1|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1                                                                                                   ; lpm_divide            ; work         ;
;                |lpm_divide_92p:auto_generated|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated                                                                     ; lpm_divide_92p        ; work         ;
;                   |abs_divider_4dg:divider|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                             ; abs_divider_4dg       ; work         ;
;                      |alt_u_div_6af:divider|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                       ; alt_u_div_6af         ; work         ;
;                         |add_sub_7pc:add_sub_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0 ; add_sub_7pc           ; work         ;
;                         |add_sub_8pc:add_sub_1|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc           ; work         ;
;                      |lpm_abs_i0a:my_abs_den|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                      ; lpm_abs_i0a           ; work         ;
;                      |lpm_abs_i0a:my_abs_num|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                      ; lpm_abs_i0a           ; work         ;
;             |lpm_mult:Mult0|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0                                                                                                    ; lpm_mult              ; work         ;
;                |mult_3dt:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated                                                                            ; mult_3dt              ; work         ;
;             |lpm_mult:Mult1|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1                                                                                                    ; lpm_mult              ; work         ;
;                |mult_46t:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated                                                                            ; mult_46t              ; work         ;
;       |Stage4_Memory_Access:Stage4_Memory_Access1|               ; 0 (0)       ; 2194 (146)                ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1                                                                                                                ; Stage4_Memory_Access  ; work         ;
;          |Data_Memory:Data_Memory1|                              ; 0 (0)       ; 2048 (2048)               ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1                                                                                       ; Data_Memory           ; work         ;
;       |Stage5_Writeback:Stage5_Writeback1|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FISC:FISC_CORE|Stage5_Writeback:Stage5_Writeback1                                                                                                                        ; Stage5_Writeback      ; work         ;
;    |FLASHMEM_Controller:FLASHMEM_Controller1|                    ; 0 (0)       ; 175 (175)                 ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|FLASHMEM_Controller:FLASHMEM_Controller1                                                                                                                                 ; FLASHMEM_Controller   ; work         ;
;    |UART_Controller:UART_Controller1|                            ; 0 (0)       ; 17 (17)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|UART_Controller:UART_Controller1                                                                                                                                         ; UART_Controller       ; work         ;
;    |UART_Link:UART_Link1|                                        ; 0 (0)       ; 260 (260)                 ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|UART_Link:UART_Link1                                                                                                                                                     ; UART_Link             ; work         ;
;    |pll:pll_inst|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|pll:pll_inst                                                                                                                                                             ; pll                   ; work         ;
;       |altpll:altpll_component|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|pll:pll_inst|altpll:altpll_component                                                                                                                                     ; altpll                ; work         ;
;          |pll_altpll:auto_generated|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_synth|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                           ; pll_altpll            ; work         ;
+------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; SDRAM_CKE   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CLK   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CS_N  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_WE_N  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CAS_N ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_RAS_N ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A0    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A1    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A2    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A3    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A4    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A5    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A6    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A7    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A8    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A9    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A10   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A11   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_A12   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_BA0   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_BA1   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQML  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQMH  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RXD         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_CS    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_WP    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_CLK   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_DI    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_DP       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_G        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_C        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_D        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TXD         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ0   ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ1   ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ2   ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ3   ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ4   ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ5   ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ6   ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ7   ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ8   ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ9   ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ10  ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ11  ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ12  ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ13  ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ14  ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ15  ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; CLK         ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; FLASH_DO    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; TXD                 ;                   ;         ;
; SDRAM_DQ0           ;                   ;         ;
; SDRAM_DQ1           ;                   ;         ;
; SDRAM_DQ2           ;                   ;         ;
; SDRAM_DQ3           ;                   ;         ;
; SDRAM_DQ4           ;                   ;         ;
; SDRAM_DQ5           ;                   ;         ;
; SDRAM_DQ6           ;                   ;         ;
; SDRAM_DQ7           ;                   ;         ;
; SDRAM_DQ8           ;                   ;         ;
; SDRAM_DQ9           ;                   ;         ;
; SDRAM_DQ10          ;                   ;         ;
; SDRAM_DQ11          ;                   ;         ;
; SDRAM_DQ12          ;                   ;         ;
; SDRAM_DQ13          ;                   ;         ;
; SDRAM_DQ14          ;                   ;         ;
; SDRAM_DQ15          ;                   ;         ;
; CLK                 ;                   ;         ;
; FLASH_DO            ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------+------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                   ; Location   ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------+------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                    ; Unassigned ; 8       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                    ; Unassigned ; 513     ; Clock                     ; yes    ; Global Clock         ; Not Available    ; --                        ;
; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]                                                   ; Unassigned ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DRAM_Controller:DRAM_Controller1|main_proc~0                                                           ; Unassigned ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DRAM_Controller:DRAM_Controller1|state.s_idle                                                          ; Unassigned ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Memory_Handler:Memory_Handler1|main_proc~0                                              ; Unassigned ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Memory_Handler:Memory_Handler1|memory_busy_reg                                          ; Unassigned ; 25      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15]~1          ; Unassigned ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out~64                                                    ; Unassigned ; 95      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Equal24~2                                                  ; Unassigned ; 37      ; Latch enable              ; yes    ; Global Clock         ; Not Available    ; --                        ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|pc_src                                                     ; Unassigned ; 66      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|pc_src~8                                                   ; Unassigned ; 1       ; Latch enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]~34                                        ; Unassigned ; 14      ; Latch enable              ; yes    ; Global Clock         ; Not Available    ; --                        ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]~8                                         ; Unassigned ; 12      ; Latch enable              ; yes    ; Global Clock         ; Not Available    ; --                        ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64]~71                           ; Unassigned ; 65      ; Latch enable              ; yes    ; Global Clock         ; Not Available    ; --                        ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|idex_memread                                             ; Unassigned ; 47      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[0][7]~3183   ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[100][7]~2606 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[101][7]~4222 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[102][7]~2832 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[103][7]~5435 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[104][7]~2900 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[105][7]~3884 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[106][7]~3495 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[107][7]~4581 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[108][7]~2229 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[109][7]~4285 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[10][7]~3603  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[110][7]~1980 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[111][7]~5417 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[112][7]~3196 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[113][7]~3781 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[114][7]~3385 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[115][7]~4470 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[116][7]~2435 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[117][7]~4074 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[118][7]~2664 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[119][7]~5437 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[11][7]~4680  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[120][7]~2925 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[121][7]~3908 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[122][7]~3519 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[123][7]~4602 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[124][7]~2255 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[125][7]~4308 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[126][7]~2014 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[127][7]~5420 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[128][7]~5460 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[129][7]~3681 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[12][7]~2344  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[130][7]~3290 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[131][7]~4776 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[132][7]~2577 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[133][7]~4198 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[134][7]~2804 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[135][7]~5440 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[136][7]~2961 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[137][7]~3944 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[138][7]~3555 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[139][7]~4634 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[13][7]~4390  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[140][7]~2293 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[141][7]~4343 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[142][7]~2062 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[143][7]~5423 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[144][7]~3256 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[145][7]~3836 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[146][7]~3446 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[147][7]~4533 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[148][7]~2506 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[149][7]~4137 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[14][7]~2125  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[150][7]~2736 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[151][7]~5438 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[152][7]~2949 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[153][7]~3932 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[154][7]~3543 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[155][7]~4623 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[156][7]~2280 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[157][7]~4332 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[158][7]~2045 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[159][7]~5422 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[15][7]~5427  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[160][7]~3146 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[161][7]~3732 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[162][7]~3338 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[163][7]~4814 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[164][7]~2620 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[165][7]~4234 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[166][7]~2845 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[167][7]~5447 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[168][7]~2937 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[169][7]~3920 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[16][7]~3266  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[170][7]~3531 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[171][7]~4612 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[172][7]~2267 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[173][7]~4320 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[174][7]~2030 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[175][7]~5421 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[176][7]~3207 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[177][7]~3792 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[178][7]~3397 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[179][7]~4483 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[17][7]~3847  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[180][7]~2450 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[181][7]~4086 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[182][7]~2678 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[183][7]~5446 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[184][7]~2973 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[185][7]~3957 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[186][7]~3567 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[187][7]~4645 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[188][7]~2306 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[189][7]~4355 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[18][7]~3458  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[190][7]~2079 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[191][7]~5424 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[192][7]~3107 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[193][7]~3693 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[194][7]~3304 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[195][7]~4750 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[196][7]~2547 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[197][7]~4174 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[198][7]~2776 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[199][7]~5439 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[19][7]~4546  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[1][7]~3770   ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[200][7]~3064 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[201][7]~4047 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[202][7]~3654 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[203][7]~4725 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[204][7]~2403 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[205][7]~4443 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[206][7]~2186 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[207][7]~5432 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[208][7]~3279 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[209][7]~3858 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[20][7]~2519  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[210][7]~3469 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[211][7]~4556 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[212][7]~2532 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[213][7]~4162 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[214][7]~2763 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[215][7]~5441 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[216][7]~3038 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[217][7]~4021 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[218][7]~3627 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[219][7]~4702 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[21][7]~4149  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[220][7]~2372 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[221][7]~4416 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[222][7]~2157 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[223][7]~5431 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[224][7]~3169 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[225][7]~3758 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[226][7]~3361 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[227][7]~4839 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[228][7]~2648 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[229][7]~4260 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[22][7]~2750  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[230][7]~2873 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[231][7]~5416 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[232][7]~3051 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[233][7]~4034 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[234][7]~3641 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[235][7]~4713 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[236][7]~2387 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[237][7]~4429 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[238][7]~2172 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[239][7]~5429 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[23][7]~5442  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[240][7]~3233 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[241][7]~3814 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[242][7]~3422 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[243][7]~4507 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[244][7]~2480 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[245][7]~4113 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[246][7]~2708 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[247][7]~5448 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[248][7]~3079 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[249][7]~4062 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[24][7]~2985  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[250][7]~3668 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[251][7]~4737 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[252][7]~2418 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[253][7]~4457 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[254][7]~2202 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[255][7]~5450 ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[25][7]~3981  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[26][7]~3591  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[27][7]~4667  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[28][7]~2331  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[29][7]~4379  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[2][7]~3372   ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[30][7]~2110  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[31][7]~5426  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[32][7]~3157  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[33][7]~3746  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[34][7]~3349  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[35][7]~4827  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[36][7]~2634  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[37][7]~4246  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[38][7]~2858  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[39][7]~5436  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[3][7]~4788   ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[40][7]~2997  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[41][7]~3969  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[42][7]~3579  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[43][7]~4655  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[44][7]~2318  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[45][7]~4367  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[46][7]~2095  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[47][7]~5425  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[48][7]~3220  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[49][7]~3803  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[4][7]~2592   ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[50][7]~3409  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[51][7]~4496  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[52][7]~2465  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[53][7]~4098  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[54][7]~2692  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[55][7]~5434  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[56][7]~3023  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[57][7]~4006  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[58][7]~3615  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[59][7]~4690  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[5][7]~4210   ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[60][7]~2357  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[61][7]~4402  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[62][7]~2141  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[63][7]~5428  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[64][7]~3121  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[65][7]~3706  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[66][7]~3314  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[67][7]~4763  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[68][7]~2562  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[69][7]~4186  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[6][7]~2819   ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[70][7]~2790  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[71][7]~5443  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[72][7]~2913  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[73][7]~3896  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[74][7]~3507  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[75][7]~4592  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[76][7]~2242  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[77][7]~4296  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[78][7]~1998  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[79][7]~5419  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[7][7]~5444   ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[80][7]~3245  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[81][7]~3825  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[82][7]~3434  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[83][7]~4520  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[84][7]~2493  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[85][7]~4125  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[86][7]~2722  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[87][7]~5445  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[88][7]~2888  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[89][7]~3872  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[8][7]~3011   ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[90][7]~3482  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[91][7]~4570  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[92][7]~2217  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[93][7]~4273  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[94][7]~1964  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[95][7]~5418  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[96][7]~3133  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[97][7]~3719  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[98][7]~3327  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[99][7]~4801  ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[9][7]~3994   ; Unassigned ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|data_out[2]~26                               ; Unassigned ; 8       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|clk_old_edge~0                                                                          ; Unassigned ; 1       ; Latch enable              ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|id_flush                                                                                ; Unassigned ; 261     ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|master_clk                                                                              ; Unassigned ; 26      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; FISC:FISC_CORE|master_clk                                                                              ; Unassigned ; 4758    ; Clock                     ; yes    ; Global Clock         ; Not Available    ; --                        ;
; FLASHMEM_Controller:FLASHMEM_Controller1|data_read[0]~0                                                ; Unassigned ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]~2                                             ; Unassigned ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[25]~0                                         ; Unassigned ; 56      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall~0                                              ; Unassigned ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]~41                                          ; Unassigned ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]~43                                          ; Unassigned ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control                                               ; Unassigned ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state~14                                                ; Unassigned ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; UART_Controller:UART_Controller1|tx_baud_counter[1]~18                                                 ; Unassigned ; 10      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; UART_Controller:UART_Controller1|uart_tx_count[2]~2                                                    ; Unassigned ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; UART_Link:UART_Link1|data_buffer[16]~0                                                                 ; Unassigned ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; UART_Link:UART_Link1|data_buffer[23]~1                                                                 ; Unassigned ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; UART_Link:UART_Link1|data_buffer[32]~3                                                                 ; Unassigned ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; UART_Link:UART_Link1|fmem_save_data[0]~0                                                               ; Unassigned ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; UART_Link:UART_Link1|fmem_wait_next_state~37                                                           ; Unassigned ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; UART_Link:UART_Link1|fmem_write_enable_next_state~37                                                   ; Unassigned ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; UART_Link:UART_Link1|iob_fmem_address[23]~2                                                            ; Unassigned ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; UART_Link:UART_Link1|iob_fmem_data_write[0]~0                                                          ; Unassigned ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; UART_Link:UART_Link1|iob_fmem_instruction[0]~5                                                         ; Unassigned ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; UART_Link:UART_Link1|sdram_write_wait_ctr[0]~1                                                         ; Unassigned ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; UART_Link:UART_Link1|state~38                                                                          ; Unassigned ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                        ; PLL_1      ; 161     ; Clock                     ; yes    ; Global Clock         ; Not Available    ; --                        ;
; pll_reset                                                                                              ; Unassigned ; 2       ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; restart_system                                                                                         ; Unassigned ; 114     ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; uart_link_enable                                                                                       ; Unassigned ; 25      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------+------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location   ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                             ; Unassigned ; 513     ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Equal24~2                           ; Unassigned ; 37      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]~34                 ; Unassigned ; 14      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]~8                  ; Unassigned ; 12      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64]~71    ; Unassigned ; 65      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; FISC:FISC_CORE|master_clk                                                       ; Unassigned ; 4758    ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1      ; 161     ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
+---------------------------------------------------------------------------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                              ;
+------------------------------------------------------------------------------------+---------+
; Name                                                                               ; Fan-Out ;
+------------------------------------------------------------------------------------+---------+
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ifidex_instruction[10]               ; 1492    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ifidex_instruction[11]               ; 1359    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|result[4]                            ; 631     ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|result[5]                            ; 631     ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|result[6]                            ; 620     ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|RegFile:RegFile1|Equal1~1              ; 529     ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|RegFile:RegFile1|Mux2616~0             ; 504     ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|ifidexmem_instruction[0] ; 501     ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|ifidexmem_instruction[1] ; 501     ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|ifidexmem_instruction[2] ; 500     ;
; FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|ifidexmem_instruction[3] ; 500     ;
+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 6           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; --          ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 12          ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 2           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------+----------------------------+------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                       ; Mode                       ; Location   ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------+----------------------------+------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3 ;                            ; Unassigned ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult5 ;                            ; Unassigned ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|w569w[0]     ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1 ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|w497w[0]     ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_mult1 ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_mult3 ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_mult5 ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------+----------------------------+------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 6     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Unchecked    ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Unchecked    ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Unchecked    ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 50           ; 0            ; 50           ; 0            ; 0            ; 50        ; 50           ; 0            ; 50        ; 50        ; 0            ; 47           ; 0            ; 0            ; 19           ; 0            ; 47           ; 19           ; 0            ; 0            ; 0            ; 48           ; 0            ; 0            ; 0            ; 0            ; 0            ; 50        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 1         ; 0            ; 0            ; 1         ; 1         ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1         ; 0            ; 0            ;
; Total Inapplicable ; 1            ; 51           ; 1            ; 51           ; 51           ; 0         ; 1            ; 51           ; 0         ; 0         ; 51           ; 3            ; 51           ; 51           ; 32           ; 51           ; 3            ; 32           ; 51           ; 51           ; 51           ; 3            ; 51           ; 51           ; 51           ; 51           ; 51           ; 0         ; 51           ; 51           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SDRAM_CKE          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WE_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CAS_N        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RAS_N        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A0           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A1           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A2           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A3           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A4           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A5           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A6           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A7           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A8           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A9           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A10          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A11          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A12          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA1          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQMH         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_CS           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_WP           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; FLASH_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_DI           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_DP              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_G               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_C               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_D               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TXD                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ1          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ2          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ3          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ4          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ5          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ6          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ7          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ8          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ9          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ10         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ11         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ12         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ13         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ14         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ15         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_DO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE6E22C8 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/pll_altpll.v Line: 47
    Info (15099): Implementing clock multiplication of 65, clock division of 24, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/pll_altpll.v Line: 47
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): TimeQuest Timing Analyzer is analyzing 130 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|OPCODE_TO_MICROCODE_OPCODE~30  from: datac  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|OPCODE_TO_MICROCODE_OPCODE~34  from: dataa  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|OPCODE_TO_MICROCODE_OPCODE~35  from: datad  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~38  from: dataa  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~38  from: datab  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~38  from: datac  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~40  from: dataa  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~40  from: datac  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~40  from: datad  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~41  from: dataa  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~41  from: datab  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~41  from: datac  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~43  from: dataa  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~43  from: datab  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~43  from: datac  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|code~43  from: datad  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|seg_start.raddr_a[1]~20  from: datab  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|seg_start.raddr_a[2]~21  from: datad  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|seg_start.raddr_a[3]~12  from: dataa  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|seg_start.raddr_a[3]~14  from: datad  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|seg_start.raddr_a[4]~26  from: datac  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|seg_start.raddr_a[4]~27  from: datad  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|seg_start.raddr_a[5]~24  from: datab  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|seg_start~16  from: datac  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|Microcode1|seg_start~3  from: datac  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|sign_ext_reg[63]~34  from: datab  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|sign_ext_reg[63]~34  from: datac  to: combout
    Info (332098): Cell: FISC_CORE|Stage2_Decode1|sign_ext_reg[63]~34  from: datad  to: combout
    Info (332098): Cell: FISC_CORE|master_clk  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node FLASHMEM_Controller:FLASHMEM_Controller1|sck~0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/flashmem_controller.vhd Line: 23
        Info (176357): Destination node restart_system File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 65
        Info (176357): Destination node pause_cpu File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 68
        Info (176357): Destination node FISC:FISC_CORE|master_clk File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 24
        Info (176357): Destination node FISC:FISC_CORE|clk_old_edge File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 25
        Info (176357): Destination node DS_DP~output File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 54
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/pll_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node FISC:FISC_CORE|master_clk  File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 24
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[22] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
        Info (176357): Destination node FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[23] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
        Info (176357): Destination node FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[24] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
        Info (176357): Destination node FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[25] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
        Info (176357): Destination node FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
        Info (176357): Destination node FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[27] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
        Info (176357): Destination node FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[28] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
        Info (176357): Destination node FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[29] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
        Info (176357): Destination node FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[30] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
        Info (176357): Destination node FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[31] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64]~71  File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Equal24~2  File: c:/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 1805
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]~34  File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]~8  File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  11 pins available
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "SDRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/pll_altpll.v Line: 47
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADCSN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BP1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DS_A" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DS_B" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DS_E" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DS_EN1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DS_EN2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DS_EN3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DS_EN4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DS_F" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_ASDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DATA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_NCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EP_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F_TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F_TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F_TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F_TMS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "H_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_SYNC" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:43
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Error (170011): Design contains 30343 blocks of type combinational node.  However, the device contains only 6272 blocks.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:20
Info (11888): Total time spent on timing analysis during the Fitter is 6.68 seconds.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Error (171000): Can't fit design in device
Warning (169064): Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDRAM_DQ0 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 31
    Info (169065): Pin SDRAM_DQ1 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 32
    Info (169065): Pin SDRAM_DQ2 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 33
    Info (169065): Pin SDRAM_DQ3 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 34
    Info (169065): Pin SDRAM_DQ4 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 35
    Info (169065): Pin SDRAM_DQ5 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 36
    Info (169065): Pin SDRAM_DQ6 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 37
    Info (169065): Pin SDRAM_DQ7 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 38
    Info (169065): Pin SDRAM_DQ8 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 39
    Info (169065): Pin SDRAM_DQ9 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 40
    Info (169065): Pin SDRAM_DQ10 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 41
    Info (169065): Pin SDRAM_DQ11 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 42
    Info (169065): Pin SDRAM_DQ12 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 43
    Info (169065): Pin SDRAM_DQ13 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 44
    Info (169065): Pin SDRAM_DQ14 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 45
    Info (169065): Pin SDRAM_DQ15 has a permanently disabled output enable File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 46
Info (144001): Generated suppressed messages file C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/top.fit.smsg
Error: Quartus Prime Fitter was unsuccessful. 2 errors, 55 warnings
    Error: Peak virtual memory: 1309 megabytes
    Error: Processing ended: Fri Nov 25 10:16:10 2016
    Error: Elapsed time: 00:01:43
    Error: Total CPU time (on all processors): 00:01:39


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/top.fit.smsg.


