/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az152-580
+ date
Wed Nov 17 16:20:26 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1637166026
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Nov 17 2021 (15:49:35)
Run date:          Nov 17 2021 (16:20:26+0000)
Run host:          fv-az152-580.qln5d00okglujjccfnhxhxodph.cx.internal.cloudapp.net (pid=107697)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az152-580
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7118772KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=3bd98874-6d48-fd49-bd1f-50ed783f75b0, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.11.0-1020-azure, OSVersion="#21~20.04.1-Ubuntu SMP Mon Oct 11 18:54:28 UTC 2021", HostName=fv-az152-580, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7118772KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00322084 sec
      iterations=10000000... time=0.032111 sec
      iterations=100000000... time=0.314742 sec
      iterations=300000000... time=0.908032 sec
      iterations=600000000... time=1.82435 sec
      iterations=600000000... time=1.39609 sec
      result: 2.80206 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00326894 sec
      iterations=10000000... time=0.0338345 sec
      iterations=100000000... time=0.340299 sec
      iterations=300000000... time=0.938562 sec
      iterations=600000000... time=1.8731 sec
      result: 10.2504 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00191462 sec
      iterations=10000000... time=0.0210458 sec
      iterations=100000000... time=0.226788 sec
      iterations=500000000... time=1.3658 sec
      result: 5.85737 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000122601 sec
      iterations=10000... time=0.00129582 sec
      iterations=100000... time=0.0297449 sec
      iterations=1000000... time=0.146943 sec
      iterations=7000000... time=1.45318 sec
      result: 2.07597 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000745309 sec
      iterations=10000... time=0.00484846 sec
      iterations=100000... time=0.0525547 sec
      iterations=1000000... time=0.659308 sec
      iterations=2000000... time=1.32089 sec
      result: 6.60447 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9.99999e-07 sec
      iterations=10... time=3.7e-06 sec
      iterations=100... time=2.92e-05 sec
      iterations=1000... time=0.000290703 sec
      iterations=10000... time=0.00279084 sec
      iterations=100000... time=0.0476806 sec
      iterations=1000000... time=0.435215 sec
      iterations=3000000... time=1.15984 sec
      result: 63.5676 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.201e-06 sec
      iterations=10... time=4.9e-05 sec
      iterations=100... time=0.000497606 sec
      iterations=1000... time=0.00585647 sec
      iterations=10000... time=0.0521643 sec
      iterations=100000... time=0.682074 sec
      iterations=200000... time=1.39787 sec
      result: 28.1296 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.301e-06 sec
      iterations=10000... time=2.78e-05 sec
      iterations=100000... time=0.000406405 sec
      iterations=1000000... time=0.00295504 sec
      iterations=10000000... time=0.0455503 sec
      iterations=100000000... time=0.374395 sec
      iterations=300000000... time=1.24568 sec
      result: 0.519031 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.2601e-05 sec
      iterations=10000... time=0.000227103 sec
      iterations=100000... time=0.0103015 sec
      iterations=1000000... time=0.0242787 sec
      iterations=10000000... time=0.311094 sec
      iterations=40000000... time=1.33008 sec
      result: 4.1565 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=6.101e-06 sec
      iterations=100... time=7.25e-05 sec
      iterations=1000... time=0.00079871 sec
      iterations=10000... time=0.00628508 sec
      iterations=100000... time=0.0632464 sec
      iterations=1000000... time=0.859805 sec
      iterations=2000000... time=1.52038 sec
      result: 32.3287 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.8e-06 sec
      iterations=10... time=8.7101e-05 sec
      iterations=100... time=0.000886411 sec
      iterations=1000... time=0.00908081 sec
      iterations=10000... time=0.0998895 sec
      iterations=100000... time=1.35434 sec
      result: 14.5169 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.84e-05 sec
      iterations=10... time=0.000214003 sec
      iterations=100... time=0.00225063 sec
      iterations=1000... time=0.0232374 sec
      iterations=10000... time=0.316942 sec
      iterations=30000... time=0.89146 sec
      iterations=60000... time=1.9637 sec
      result: 0.0527982 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=4.1701e-05 sec
      iterations=10... time=0.000396305 sec
      iterations=100... time=0.00382435 sec
      iterations=1000... time=0.0538096 sec
      iterations=10000... time=0.561194 sec
      iterations=20000... time=1.1829 sec
      result: 0.205715 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00631168 sec
      iterations=10... time=0.0908643 sec
      iterations=100... time=0.86291 sec
      iterations=200... time=1.85345 sec
      result: 0.265491 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00308194 sec
      iterations=10000000... time=0.0491949 sec
      iterations=100000000... time=0.424785 sec
      iterations=300000000... time=1.31125 sec
      iterations=300000000... time=0.976459 sec
      result: 1.79215 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00361995 sec
      iterations=10000000... time=0.0468782 sec
      iterations=100000000... time=0.443271 sec
      iterations=200000000... time=0.904861 sec
      iterations=400000000... time=1.8354 sec
      result: 6.97394 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00248343 sec
      iterations=10000000... time=0.0355771 sec
      iterations=100000000... time=0.289057 sec
      iterations=400000000... time=1.13153 sec
      result: 5.65605 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149352 sec
      iterations=10000... time=0.00160387 sec
      iterations=100000... time=0.0242743 sec
      iterations=1000000... time=0.216359 sec
      iterations=5000000... time=1.06545 sec
      result: 2.13089 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000495157 sec
      iterations=10000... time=0.0112032 sec
      iterations=100000... time=0.0751891 sec
      iterations=1000000... time=0.776369 sec
      iterations=2000000... time=1.23532 sec
      result: 6.1766 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.75e-06 sec
      iterations=100... time=3.1301e-05 sec
      iterations=1000... time=0.000322654 sec
      iterations=10000... time=0.00349009 sec
      iterations=100000... time=0.0324311 sec
      iterations=1000000... time=0.332391 sec
      iterations=3000000... time=0.961681 sec
      iterations=6000000... time=1.9117 sec
      result: 77.1333 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.85e-06 sec
      iterations=10... time=5.6501e-05 sec
      iterations=100... time=0.000601108 sec
      iterations=1000... time=0.00611308 sec
      iterations=10000... time=0.0574972 sec
      iterations=100000... time=0.602245 sec
      iterations=200000... time=1.17384 sec
      result: 33.4981 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.25e-06 sec
      iterations=10000... time=4.8351e-05 sec
      iterations=100000... time=0.000351054 sec
      iterations=1000000... time=0.00311184 sec
      iterations=10000000... time=0.0337141 sec
      iterations=100000000... time=0.31048 sec
      iterations=400000000... time=1.28666 sec
      result: 0.402083 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.095e-05 sec
      iterations=10000... time=0.000186102 sec
      iterations=100000... time=0.00268068 sec
      iterations=1000000... time=0.0222409 sec
      iterations=10000000... time=0.22416 sec
      iterations=50000000... time=1.11857 sec
      result: 2.79642 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.25e-06 sec
      iterations=10... time=6e-06 sec
      iterations=100... time=5.5301e-05 sec
      iterations=1000... time=0.000596607 sec
      iterations=10000... time=0.00638068 sec
      iterations=100000... time=0.0635099 sec
      iterations=1000000... time=0.645522 sec
      iterations=2000000... time=1.2764 sec
      result: 38.5082 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.0005e-06 sec
      iterations=10... time=0.000105252 sec
      iterations=100... time=0.000981812 sec
      iterations=1000... time=0.0100058 sec
      iterations=10000... time=0.100483 sec
      iterations=100000... time=1.01446 sec
      result: 19.3806 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=8.9e-06 sec
      iterations=10... time=8.9401e-05 sec
      iterations=100... time=0.00082416 sec
      iterations=1000... time=0.00945762 sec
      iterations=10000... time=0.0901486 sec
      iterations=100000... time=0.906365 sec
      iterations=200000... time=1.78774 sec
      result: 0.0815553 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.7051e-05 sec
      iterations=10... time=0.000533357 sec
      iterations=100... time=0.00540677 sec
      iterations=1000... time=0.0501706 sec
      iterations=10000... time=0.535282 sec
      iterations=20000... time=1.03088 sec
      result: 0.113146 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1200 nsec
    MPI bandwidth: 3.25226 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Nov 17 16:21:26 UTC 2021
+ echo Done.
Done.
  Elapsed time: 60.2 s
