/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* UART */
#define UART_rx__0__DR CYREG_GPIO_PRT1_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SDA 14u
#define UART_rx__0__HSIOM_MASK 0x000F0000u
#define UART_rx__0__HSIOM_SHIFT 16u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__0__MASK 0x10u
#define UART_rx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_rx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_rx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_rx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_rx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_rx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_rx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_rx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_rx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_rx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_rx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_rx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_rx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_rx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_rx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_rx__0__PC CYREG_GPIO_PRT1_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__0__PORT 1u
#define UART_rx__0__PS CYREG_GPIO_PRT1_PS
#define UART_rx__0__SHIFT 4u
#define UART_rx__DR CYREG_GPIO_PRT1_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__MASK 0x10u
#define UART_rx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_rx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_rx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_rx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_rx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_rx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_rx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_rx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_rx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_rx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_rx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_rx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_rx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_rx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_rx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_rx__PC CYREG_GPIO_PRT1_PC
#define UART_rx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__PORT 1u
#define UART_rx__PS CYREG_GPIO_PRT1_PS
#define UART_rx__SHIFT 4u
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL1
#define UART_SCBCLK__DIV_ID 0x00000041u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_tx__0__DR CYREG_GPIO_PRT1_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SCL 14u
#define UART_tx__0__HSIOM_MASK 0x00F00000u
#define UART_tx__0__HSIOM_SHIFT 20u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__0__MASK 0x20u
#define UART_tx__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define UART_tx__0__OUT_SEL_SHIFT 10u
#define UART_tx__0__OUT_SEL_VAL -1u
#define UART_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__0__PC CYREG_GPIO_PRT1_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__0__PORT 1u
#define UART_tx__0__PS CYREG_GPIO_PRT1_PS
#define UART_tx__0__SHIFT 5u
#define UART_tx__DR CYREG_GPIO_PRT1_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__MASK 0x20u
#define UART_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__PC CYREG_GPIO_PRT1_PC
#define UART_tx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__PORT 1u
#define UART_tx__PS CYREG_GPIO_PRT1_PS
#define UART_tx__SHIFT 5u

/* C_Reg */
#define C_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define C_Reg_Sync_ctrl_reg__0__POS 0
#define C_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define C_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define C_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define C_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define C_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define C_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define C_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define C_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define C_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define C_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define C_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL2
#define C_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define C_Reg_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL2
#define C_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define C_Reg_Sync_ctrl_reg__MASK 0x01u
#define C_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define C_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define C_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK2

/* D_Reg */
#define D_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define D_Reg_Sync_ctrl_reg__0__POS 0
#define D_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define D_Reg_Sync_ctrl_reg__1__POS 1
#define D_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define D_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define D_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define D_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define D_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define D_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define D_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define D_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define D_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define D_Reg_Sync_ctrl_reg__2__MASK 0x04u
#define D_Reg_Sync_ctrl_reg__2__POS 2
#define D_Reg_Sync_ctrl_reg__3__MASK 0x08u
#define D_Reg_Sync_ctrl_reg__3__POS 3
#define D_Reg_Sync_ctrl_reg__4__MASK 0x10u
#define D_Reg_Sync_ctrl_reg__4__POS 4
#define D_Reg_Sync_ctrl_reg__5__MASK 0x20u
#define D_Reg_Sync_ctrl_reg__5__POS 5
#define D_Reg_Sync_ctrl_reg__6__MASK 0x40u
#define D_Reg_Sync_ctrl_reg__6__POS 6
#define D_Reg_Sync_ctrl_reg__7__MASK 0x80u
#define D_Reg_Sync_ctrl_reg__7__POS 7
#define D_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define D_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL1
#define D_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define D_Reg_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL1
#define D_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define D_Reg_Sync_ctrl_reg__MASK 0xFFu
#define D_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define D_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define D_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK1

/* Pin_C */
#define Pin_C__0__DR CYREG_GPIO_PRT0_DR
#define Pin_C__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_C__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_C__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_C__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_C__0__HSIOM_MASK 0x0000000Fu
#define Pin_C__0__HSIOM_SHIFT 0u
#define Pin_C__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_C__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_C__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_C__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_C__0__MASK 0x01u
#define Pin_C__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_C__0__OUT_SEL_SHIFT 0u
#define Pin_C__0__OUT_SEL_VAL 1u
#define Pin_C__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_C__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_C__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_C__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_C__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_C__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_C__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_C__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_C__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_C__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_C__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_C__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_C__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_C__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_C__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_C__0__PC CYREG_GPIO_PRT0_PC
#define Pin_C__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_C__0__PORT 0u
#define Pin_C__0__PS CYREG_GPIO_PRT0_PS
#define Pin_C__0__SHIFT 0u
#define Pin_C__DR CYREG_GPIO_PRT0_DR
#define Pin_C__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_C__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_C__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_C__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_C__INTR CYREG_GPIO_PRT0_INTR
#define Pin_C__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_C__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_C__MASK 0x01u
#define Pin_C__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_C__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_C__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_C__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_C__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_C__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_C__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_C__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_C__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_C__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_C__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_C__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_C__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_C__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_C__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_C__PC CYREG_GPIO_PRT0_PC
#define Pin_C__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_C__PORT 0u
#define Pin_C__PS CYREG_GPIO_PRT0_PS
#define Pin_C__SHIFT 0u

/* Eq_Reg */
#define Eq_Reg_sts_sts_reg__0__MASK 0x01u
#define Eq_Reg_sts_sts_reg__0__POS 0
#define Eq_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define Eq_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define Eq_Reg_sts_sts_reg__MASK 0x01u
#define Eq_Reg_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK1
#define Eq_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Eq_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Eq_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define Eq_Reg_sts_sts_reg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST1
#define Eq_Reg_sts_sts_reg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST1
#define Eq_Reg_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST1

/* Pin_OK */
#define Pin_OK__0__DR CYREG_GPIO_PRT3_DR
#define Pin_OK__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_OK__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_OK__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_OK__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_OK__0__HSIOM_MASK 0x0F000000u
#define Pin_OK__0__HSIOM_SHIFT 24u
#define Pin_OK__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_OK__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_OK__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_OK__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_OK__0__MASK 0x40u
#define Pin_OK__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_OK__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_OK__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_OK__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_OK__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_OK__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_OK__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_OK__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_OK__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_OK__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_OK__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_OK__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_OK__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_OK__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_OK__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_OK__0__PC CYREG_GPIO_PRT3_PC
#define Pin_OK__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_OK__0__PORT 3u
#define Pin_OK__0__PS CYREG_GPIO_PRT3_PS
#define Pin_OK__0__SHIFT 6u
#define Pin_OK__DR CYREG_GPIO_PRT3_DR
#define Pin_OK__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_OK__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_OK__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_OK__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_OK__INTR CYREG_GPIO_PRT3_INTR
#define Pin_OK__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_OK__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_OK__MASK 0x40u
#define Pin_OK__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_OK__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_OK__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_OK__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_OK__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_OK__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_OK__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_OK__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_OK__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_OK__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_OK__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_OK__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_OK__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_OK__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_OK__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_OK__PC CYREG_GPIO_PRT3_PC
#define Pin_OK__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_OK__PORT 3u
#define Pin_OK__PS CYREG_GPIO_PRT3_PS
#define Pin_OK__SHIFT 6u

/* Port_D */
#define Port_D__0__DR CYREG_GPIO_PRT0_DR
#define Port_D__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Port_D__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Port_D__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Port_D__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Port_D__0__HSIOM_MASK 0x00F00000u
#define Port_D__0__HSIOM_SHIFT 20u
#define Port_D__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Port_D__0__INTR CYREG_GPIO_PRT0_INTR
#define Port_D__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Port_D__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Port_D__0__MASK 0x20u
#define Port_D__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Port_D__0__OUT_SEL_SHIFT 10u
#define Port_D__0__OUT_SEL_VAL 0u
#define Port_D__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Port_D__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Port_D__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Port_D__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Port_D__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Port_D__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Port_D__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Port_D__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Port_D__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Port_D__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Port_D__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Port_D__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Port_D__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Port_D__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Port_D__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Port_D__0__PC CYREG_GPIO_PRT0_PC
#define Port_D__0__PC2 CYREG_GPIO_PRT0_PC2
#define Port_D__0__PORT 0u
#define Port_D__0__PS CYREG_GPIO_PRT0_PS
#define Port_D__0__SHIFT 5u
#define Port_D__1__DR CYREG_GPIO_PRT0_DR
#define Port_D__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Port_D__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Port_D__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Port_D__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define Port_D__1__HSIOM_MASK 0x00000F00u
#define Port_D__1__HSIOM_SHIFT 8u
#define Port_D__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Port_D__1__INTR CYREG_GPIO_PRT0_INTR
#define Port_D__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Port_D__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define Port_D__1__MASK 0x04u
#define Port_D__1__OUT_SEL CYREG_UDB_PA0_CFG10
#define Port_D__1__OUT_SEL_SHIFT 4u
#define Port_D__1__OUT_SEL_VAL 3u
#define Port_D__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Port_D__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Port_D__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Port_D__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Port_D__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Port_D__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Port_D__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Port_D__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Port_D__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Port_D__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Port_D__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Port_D__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Port_D__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Port_D__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Port_D__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Port_D__1__PC CYREG_GPIO_PRT0_PC
#define Port_D__1__PC2 CYREG_GPIO_PRT0_PC2
#define Port_D__1__PORT 0u
#define Port_D__1__PS CYREG_GPIO_PRT0_PS
#define Port_D__1__SHIFT 2u
#define Port_D__2__DR CYREG_GPIO_PRT1_DR
#define Port_D__2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Port_D__2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Port_D__2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Port_D__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port_D__2__HSIOM_MASK 0xF0000000u
#define Port_D__2__HSIOM_SHIFT 28u
#define Port_D__2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Port_D__2__INTR CYREG_GPIO_PRT1_INTR
#define Port_D__2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Port_D__2__INTSTAT CYREG_GPIO_PRT1_INTR
#define Port_D__2__MASK 0x80u
#define Port_D__2__OUT_SEL CYREG_UDB_PA1_CFG10
#define Port_D__2__OUT_SEL_SHIFT 14u
#define Port_D__2__OUT_SEL_VAL 2u
#define Port_D__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port_D__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port_D__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port_D__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port_D__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port_D__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port_D__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port_D__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port_D__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port_D__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port_D__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port_D__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port_D__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port_D__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port_D__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port_D__2__PC CYREG_GPIO_PRT1_PC
#define Port_D__2__PC2 CYREG_GPIO_PRT1_PC2
#define Port_D__2__PORT 1u
#define Port_D__2__PS CYREG_GPIO_PRT1_PS
#define Port_D__2__SHIFT 7u
#define Port_D__3__DR CYREG_GPIO_PRT2_DR
#define Port_D__3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Port_D__3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Port_D__3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Port_D__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define Port_D__3__HSIOM_MASK 0x000F0000u
#define Port_D__3__HSIOM_SHIFT 16u
#define Port_D__3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Port_D__3__INTR CYREG_GPIO_PRT2_INTR
#define Port_D__3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Port_D__3__INTSTAT CYREG_GPIO_PRT2_INTR
#define Port_D__3__MASK 0x10u
#define Port_D__3__OUT_SEL CYREG_UDB_PA2_CFG10
#define Port_D__3__OUT_SEL_SHIFT 8u
#define Port_D__3__OUT_SEL_VAL 1u
#define Port_D__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Port_D__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Port_D__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Port_D__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Port_D__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Port_D__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Port_D__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Port_D__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Port_D__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Port_D__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Port_D__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Port_D__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Port_D__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Port_D__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Port_D__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Port_D__3__PC CYREG_GPIO_PRT2_PC
#define Port_D__3__PC2 CYREG_GPIO_PRT2_PC2
#define Port_D__3__PORT 2u
#define Port_D__3__PS CYREG_GPIO_PRT2_PS
#define Port_D__3__SHIFT 4u
#define Port_D__4__DR CYREG_GPIO_PRT1_DR
#define Port_D__4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Port_D__4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Port_D__4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Port_D__4__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port_D__4__HSIOM_MASK 0x0F000000u
#define Port_D__4__HSIOM_SHIFT 24u
#define Port_D__4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Port_D__4__INTR CYREG_GPIO_PRT1_INTR
#define Port_D__4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Port_D__4__INTSTAT CYREG_GPIO_PRT1_INTR
#define Port_D__4__MASK 0x40u
#define Port_D__4__OUT_SEL CYREG_UDB_PA1_CFG11
#define Port_D__4__OUT_SEL_SHIFT 12u
#define Port_D__4__OUT_SEL_VAL 1u
#define Port_D__4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port_D__4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port_D__4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port_D__4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port_D__4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port_D__4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port_D__4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port_D__4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port_D__4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port_D__4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port_D__4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port_D__4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port_D__4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port_D__4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port_D__4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port_D__4__PC CYREG_GPIO_PRT1_PC
#define Port_D__4__PC2 CYREG_GPIO_PRT1_PC2
#define Port_D__4__PORT 1u
#define Port_D__4__PS CYREG_GPIO_PRT1_PS
#define Port_D__4__SHIFT 6u
#define Port_D__5__DR CYREG_GPIO_PRT1_DR
#define Port_D__5__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Port_D__5__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Port_D__5__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Port_D__5__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port_D__5__HSIOM_MASK 0x000000F0u
#define Port_D__5__HSIOM_SHIFT 4u
#define Port_D__5__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Port_D__5__INTR CYREG_GPIO_PRT1_INTR
#define Port_D__5__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Port_D__5__INTSTAT CYREG_GPIO_PRT1_INTR
#define Port_D__5__MASK 0x02u
#define Port_D__5__OUT_SEL CYREG_UDB_PA1_CFG11
#define Port_D__5__OUT_SEL_SHIFT 2u
#define Port_D__5__OUT_SEL_VAL 3u
#define Port_D__5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port_D__5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port_D__5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port_D__5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port_D__5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port_D__5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port_D__5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port_D__5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port_D__5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port_D__5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port_D__5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port_D__5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port_D__5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port_D__5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port_D__5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port_D__5__PC CYREG_GPIO_PRT1_PC
#define Port_D__5__PC2 CYREG_GPIO_PRT1_PC2
#define Port_D__5__PORT 1u
#define Port_D__5__PS CYREG_GPIO_PRT1_PS
#define Port_D__5__SHIFT 1u
#define Port_D__6__DR CYREG_GPIO_PRT2_DR
#define Port_D__6__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Port_D__6__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Port_D__6__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Port_D__6__HSIOM CYREG_HSIOM_PORT_SEL2
#define Port_D__6__HSIOM_MASK 0x0000F000u
#define Port_D__6__HSIOM_SHIFT 12u
#define Port_D__6__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Port_D__6__INTR CYREG_GPIO_PRT2_INTR
#define Port_D__6__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Port_D__6__INTSTAT CYREG_GPIO_PRT2_INTR
#define Port_D__6__MASK 0x08u
#define Port_D__6__OUT_SEL CYREG_UDB_PA2_CFG11
#define Port_D__6__OUT_SEL_SHIFT 6u
#define Port_D__6__OUT_SEL_VAL 1u
#define Port_D__6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Port_D__6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Port_D__6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Port_D__6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Port_D__6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Port_D__6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Port_D__6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Port_D__6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Port_D__6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Port_D__6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Port_D__6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Port_D__6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Port_D__6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Port_D__6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Port_D__6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Port_D__6__PC CYREG_GPIO_PRT2_PC
#define Port_D__6__PC2 CYREG_GPIO_PRT2_PC2
#define Port_D__6__PORT 2u
#define Port_D__6__PS CYREG_GPIO_PRT2_PS
#define Port_D__6__SHIFT 3u
#define Port_D__7__DR CYREG_GPIO_PRT2_DR
#define Port_D__7__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Port_D__7__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Port_D__7__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Port_D__7__HSIOM CYREG_HSIOM_PORT_SEL2
#define Port_D__7__HSIOM_MASK 0x0000000Fu
#define Port_D__7__HSIOM_SHIFT 0u
#define Port_D__7__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Port_D__7__INTR CYREG_GPIO_PRT2_INTR
#define Port_D__7__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Port_D__7__INTSTAT CYREG_GPIO_PRT2_INTR
#define Port_D__7__MASK 0x01u
#define Port_D__7__OUT_SEL CYREG_UDB_PA2_CFG11
#define Port_D__7__OUT_SEL_SHIFT 0u
#define Port_D__7__OUT_SEL_VAL 0u
#define Port_D__7__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Port_D__7__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Port_D__7__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Port_D__7__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Port_D__7__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Port_D__7__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Port_D__7__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Port_D__7__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Port_D__7__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Port_D__7__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Port_D__7__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Port_D__7__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Port_D__7__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Port_D__7__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Port_D__7__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Port_D__7__PC CYREG_GPIO_PRT2_PC
#define Port_D__7__PC2 CYREG_GPIO_PRT2_PC2
#define Port_D__7__PORT 2u
#define Port_D__7__PS CYREG_GPIO_PRT2_PS
#define Port_D__7__SHIFT 0u

/* Port_Q */
#define Port_Q__0__DR CYREG_GPIO_PRT0_DR
#define Port_Q__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Port_Q__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Port_Q__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Port_Q__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Port_Q__0__HSIOM_MASK 0x0000F000u
#define Port_Q__0__HSIOM_SHIFT 12u
#define Port_Q__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Port_Q__0__INTR CYREG_GPIO_PRT0_INTR
#define Port_Q__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Port_Q__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Port_Q__0__MASK 0x08u
#define Port_Q__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Port_Q__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Port_Q__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Port_Q__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Port_Q__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Port_Q__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Port_Q__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Port_Q__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Port_Q__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Port_Q__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Port_Q__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Port_Q__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Port_Q__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Port_Q__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Port_Q__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Port_Q__0__PC CYREG_GPIO_PRT0_PC
#define Port_Q__0__PC2 CYREG_GPIO_PRT0_PC2
#define Port_Q__0__PORT 0u
#define Port_Q__0__PS CYREG_GPIO_PRT0_PS
#define Port_Q__0__SHIFT 3u
#define Port_Q__1__DR CYREG_GPIO_PRT2_DR
#define Port_Q__1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Port_Q__1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Port_Q__1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Port_Q__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define Port_Q__1__HSIOM_MASK 0x000000F0u
#define Port_Q__1__HSIOM_SHIFT 4u
#define Port_Q__1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Port_Q__1__INTR CYREG_GPIO_PRT2_INTR
#define Port_Q__1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Port_Q__1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Port_Q__1__MASK 0x02u
#define Port_Q__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Port_Q__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Port_Q__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Port_Q__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Port_Q__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Port_Q__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Port_Q__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Port_Q__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Port_Q__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Port_Q__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Port_Q__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Port_Q__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Port_Q__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Port_Q__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Port_Q__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Port_Q__1__PC CYREG_GPIO_PRT2_PC
#define Port_Q__1__PC2 CYREG_GPIO_PRT2_PC2
#define Port_Q__1__PORT 2u
#define Port_Q__1__PS CYREG_GPIO_PRT2_PS
#define Port_Q__1__SHIFT 1u
#define Port_Q__2__DR CYREG_GPIO_PRT1_DR
#define Port_Q__2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Port_Q__2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Port_Q__2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Port_Q__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port_Q__2__HSIOM_MASK 0x0000000Fu
#define Port_Q__2__HSIOM_SHIFT 0u
#define Port_Q__2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Port_Q__2__INTR CYREG_GPIO_PRT1_INTR
#define Port_Q__2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Port_Q__2__INTSTAT CYREG_GPIO_PRT1_INTR
#define Port_Q__2__MASK 0x01u
#define Port_Q__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port_Q__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port_Q__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port_Q__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port_Q__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port_Q__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port_Q__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port_Q__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port_Q__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port_Q__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port_Q__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port_Q__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port_Q__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port_Q__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port_Q__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port_Q__2__PC CYREG_GPIO_PRT1_PC
#define Port_Q__2__PC2 CYREG_GPIO_PRT1_PC2
#define Port_Q__2__PORT 1u
#define Port_Q__2__PS CYREG_GPIO_PRT1_PS
#define Port_Q__2__SHIFT 0u
#define Port_Q__3__DR CYREG_GPIO_PRT0_DR
#define Port_Q__3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Port_Q__3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Port_Q__3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Port_Q__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define Port_Q__3__HSIOM_MASK 0x000F0000u
#define Port_Q__3__HSIOM_SHIFT 16u
#define Port_Q__3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Port_Q__3__INTR CYREG_GPIO_PRT0_INTR
#define Port_Q__3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Port_Q__3__INTSTAT CYREG_GPIO_PRT0_INTR
#define Port_Q__3__MASK 0x10u
#define Port_Q__3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Port_Q__3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Port_Q__3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Port_Q__3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Port_Q__3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Port_Q__3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Port_Q__3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Port_Q__3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Port_Q__3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Port_Q__3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Port_Q__3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Port_Q__3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Port_Q__3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Port_Q__3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Port_Q__3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Port_Q__3__PC CYREG_GPIO_PRT0_PC
#define Port_Q__3__PC2 CYREG_GPIO_PRT0_PC2
#define Port_Q__3__PORT 0u
#define Port_Q__3__PS CYREG_GPIO_PRT0_PS
#define Port_Q__3__SHIFT 4u
#define Port_Q__4__DR CYREG_GPIO_PRT2_DR
#define Port_Q__4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Port_Q__4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Port_Q__4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Port_Q__4__HSIOM CYREG_HSIOM_PORT_SEL2
#define Port_Q__4__HSIOM_MASK 0x00000F00u
#define Port_Q__4__HSIOM_SHIFT 8u
#define Port_Q__4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Port_Q__4__INTR CYREG_GPIO_PRT2_INTR
#define Port_Q__4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Port_Q__4__INTSTAT CYREG_GPIO_PRT2_INTR
#define Port_Q__4__MASK 0x04u
#define Port_Q__4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Port_Q__4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Port_Q__4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Port_Q__4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Port_Q__4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Port_Q__4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Port_Q__4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Port_Q__4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Port_Q__4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Port_Q__4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Port_Q__4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Port_Q__4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Port_Q__4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Port_Q__4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Port_Q__4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Port_Q__4__PC CYREG_GPIO_PRT2_PC
#define Port_Q__4__PC2 CYREG_GPIO_PRT2_PC2
#define Port_Q__4__PORT 2u
#define Port_Q__4__PS CYREG_GPIO_PRT2_PS
#define Port_Q__4__SHIFT 2u
#define Port_Q__5__DR CYREG_GPIO_PRT0_DR
#define Port_Q__5__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Port_Q__5__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Port_Q__5__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Port_Q__5__HSIOM CYREG_HSIOM_PORT_SEL0
#define Port_Q__5__HSIOM_MASK 0x000000F0u
#define Port_Q__5__HSIOM_SHIFT 4u
#define Port_Q__5__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Port_Q__5__INTR CYREG_GPIO_PRT0_INTR
#define Port_Q__5__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Port_Q__5__INTSTAT CYREG_GPIO_PRT0_INTR
#define Port_Q__5__MASK 0x02u
#define Port_Q__5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Port_Q__5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Port_Q__5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Port_Q__5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Port_Q__5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Port_Q__5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Port_Q__5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Port_Q__5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Port_Q__5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Port_Q__5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Port_Q__5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Port_Q__5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Port_Q__5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Port_Q__5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Port_Q__5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Port_Q__5__PC CYREG_GPIO_PRT0_PC
#define Port_Q__5__PC2 CYREG_GPIO_PRT0_PC2
#define Port_Q__5__PORT 0u
#define Port_Q__5__PS CYREG_GPIO_PRT0_PS
#define Port_Q__5__SHIFT 1u
#define Port_Q__6__DR CYREG_GPIO_PRT1_DR
#define Port_Q__6__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Port_Q__6__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Port_Q__6__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Port_Q__6__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port_Q__6__HSIOM_MASK 0x00000F00u
#define Port_Q__6__HSIOM_SHIFT 8u
#define Port_Q__6__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Port_Q__6__INTR CYREG_GPIO_PRT1_INTR
#define Port_Q__6__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Port_Q__6__INTSTAT CYREG_GPIO_PRT1_INTR
#define Port_Q__6__MASK 0x04u
#define Port_Q__6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port_Q__6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port_Q__6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port_Q__6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port_Q__6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port_Q__6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port_Q__6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port_Q__6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port_Q__6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port_Q__6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port_Q__6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port_Q__6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port_Q__6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port_Q__6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port_Q__6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port_Q__6__PC CYREG_GPIO_PRT1_PC
#define Port_Q__6__PC2 CYREG_GPIO_PRT1_PC2
#define Port_Q__6__PORT 1u
#define Port_Q__6__PS CYREG_GPIO_PRT1_PS
#define Port_Q__6__SHIFT 2u
#define Port_Q__7__DR CYREG_GPIO_PRT1_DR
#define Port_Q__7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Port_Q__7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Port_Q__7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Port_Q__7__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port_Q__7__HSIOM_MASK 0x0000F000u
#define Port_Q__7__HSIOM_SHIFT 12u
#define Port_Q__7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Port_Q__7__INTR CYREG_GPIO_PRT1_INTR
#define Port_Q__7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Port_Q__7__INTSTAT CYREG_GPIO_PRT1_INTR
#define Port_Q__7__MASK 0x08u
#define Port_Q__7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port_Q__7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port_Q__7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port_Q__7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port_Q__7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port_Q__7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port_Q__7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port_Q__7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port_Q__7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port_Q__7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port_Q__7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port_Q__7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port_Q__7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port_Q__7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port_Q__7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port_Q__7__PC CYREG_GPIO_PRT1_PC
#define Port_Q__7__PC2 CYREG_GPIO_PRT1_PC2
#define Port_Q__7__PORT 1u
#define Port_Q__7__PS CYREG_GPIO_PRT1_PS
#define Port_Q__7__SHIFT 3u

/* Clock_1 */
#define Clock_1__DIV_ID 0x00000040u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Pin_ERR */
#define Pin_ERR__0__DR CYREG_GPIO_PRT2_DR
#define Pin_ERR__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_ERR__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_ERR__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_ERR__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_ERR__0__HSIOM_MASK 0x0F000000u
#define Pin_ERR__0__HSIOM_SHIFT 24u
#define Pin_ERR__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_ERR__0__INTR CYREG_GPIO_PRT2_INTR
#define Pin_ERR__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_ERR__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_ERR__0__MASK 0x40u
#define Pin_ERR__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_ERR__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_ERR__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_ERR__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_ERR__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_ERR__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_ERR__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_ERR__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_ERR__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_ERR__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_ERR__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_ERR__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_ERR__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_ERR__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_ERR__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_ERR__0__PC CYREG_GPIO_PRT2_PC
#define Pin_ERR__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_ERR__0__PORT 2u
#define Pin_ERR__0__PS CYREG_GPIO_PRT2_PS
#define Pin_ERR__0__SHIFT 6u
#define Pin_ERR__DR CYREG_GPIO_PRT2_DR
#define Pin_ERR__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_ERR__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_ERR__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_ERR__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_ERR__INTR CYREG_GPIO_PRT2_INTR
#define Pin_ERR__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_ERR__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_ERR__MASK 0x40u
#define Pin_ERR__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_ERR__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_ERR__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_ERR__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_ERR__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_ERR__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_ERR__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_ERR__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_ERR__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_ERR__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_ERR__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_ERR__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_ERR__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_ERR__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_ERR__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_ERR__PC CYREG_GPIO_PRT2_PC
#define Pin_ERR__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_ERR__PORT 2u
#define Pin_ERR__PS CYREG_GPIO_PRT2_PS
#define Pin_ERR__SHIFT 6u

/* Pin_nEN */
#define Pin_nEN__0__DR CYREG_GPIO_PRT2_DR
#define Pin_nEN__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_nEN__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_nEN__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_nEN__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_nEN__0__HSIOM_MASK 0x00F00000u
#define Pin_nEN__0__HSIOM_SHIFT 20u
#define Pin_nEN__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_nEN__0__INTR CYREG_GPIO_PRT2_INTR
#define Pin_nEN__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_nEN__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_nEN__0__MASK 0x20u
#define Pin_nEN__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_nEN__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_nEN__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_nEN__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_nEN__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_nEN__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_nEN__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_nEN__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_nEN__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_nEN__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_nEN__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_nEN__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_nEN__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_nEN__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_nEN__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_nEN__0__PC CYREG_GPIO_PRT2_PC
#define Pin_nEN__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_nEN__0__PORT 2u
#define Pin_nEN__0__PS CYREG_GPIO_PRT2_PS
#define Pin_nEN__0__SHIFT 5u
#define Pin_nEN__DR CYREG_GPIO_PRT2_DR
#define Pin_nEN__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_nEN__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_nEN__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_nEN__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_nEN__INTR CYREG_GPIO_PRT2_INTR
#define Pin_nEN__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_nEN__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_nEN__MASK 0x20u
#define Pin_nEN__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_nEN__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_nEN__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_nEN__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_nEN__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_nEN__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_nEN__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_nEN__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_nEN__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_nEN__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_nEN__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_nEN__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_nEN__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_nEN__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_nEN__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_nEN__PC CYREG_GPIO_PRT2_PC
#define Pin_nEN__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_nEN__PORT 2u
#define Pin_nEN__PS CYREG_GPIO_PRT2_PS
#define Pin_nEN__SHIFT 5u

/* Miscellaneous */
#define CY_PROJECT_NAME "74374_OctalDFlipFlop"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1A1011AAu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 21u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 2
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
