Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 14 12:24:53 2021
| Host         : DESKTOP-8KJ0KRR running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 172
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks                   | 1          |
| TIMING-7  | Critical Warning | No common node between related clocks                            | 1          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 145        |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 4          |
| TIMING-18 | Warning          | Missing input or output delay                                    | 16         |
| TIMING-20 | Warning          | Non-clocked latch                                                | 4          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour10_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour10_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour10_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min10_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min10_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min10_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min10_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min10_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min1_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min1_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min1_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min1_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec10_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec10_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec10_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec10_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec10_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/Hsync_delay1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/Hsync_delay2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_117_cooolDelFlop/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_132_cooolDelFlop/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/HsyncCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/HsyncCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/HsyncCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/HsyncCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/HsyncCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/HsyncCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/HsyncCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/HsyncCount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/HsyncCount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/HsyncCount_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/Hsync_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/vertical_u0/VsyncCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/vertical_u0/VsyncCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/vertical_u0/VsyncCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/vertical_u0/VsyncCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/vertical_u0/VsyncCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/vertical_u0/VsyncCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/vertical_u0/VsyncCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/vertical_u0/VsyncCount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/vertical_u0/VsyncCount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/vertical_u0/Vsync_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/Vsync_delay1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/Vsync_delay2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[9]/C is not reached by a timing clock
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net resetn_0_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): resetn_0_IBUF_inst/O, system_i/resetn_0
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour10_reg[0]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[2]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[3]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min10_reg[1]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min1_reg[1]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min1_reg[2]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[0]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[10]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[11]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[12]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[13]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[14]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[15]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[16]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_onesec_reg[17]/CLR (the first 15 of 34 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour10_reg[1]_C/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour10_reg[1]_LDC/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[0]_C/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[1]_C/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[1]_LDC/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min10_reg[0]_C/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min10_reg[2]_C/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min1_reg[0]_C/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_min1_reg[3]_C/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec10_reg[0]_C/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec10_reg[2]_C/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec10_reg[2]_LDC/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[0]_C/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_C/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_LDC/CLR (the first 15 of 15 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/slv_reg1[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[0]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[10]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[1]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[2]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[3]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[4]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[5]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[6]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[7]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[8]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_clk_reg[9]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[0]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[1]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[2]/CLR, system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode_reg[3]/CLR (the first 15 of 65 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/r_addr[16]_i_10, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[0]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[10]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[11]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[12]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[13]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[14]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[15]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[16]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[1]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[2]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[3]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[4]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[5]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[6]/CLR, system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/r_addr_reg[7]/CLR (the first 15 of 39 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on pb_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on pb_0[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on pb_0[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on pb_0[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on resetn_0 relative to clock(s) clk, clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on lcd_en_0 relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on lcd_rs_0 relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on opclk_0 relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour10_reg[1]_LDC cannot be properly analyzed as its control pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour10_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[1]_LDC cannot be properly analyzed as its control pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_hour1_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec10_reg[2]_LDC cannot be properly analyzed as its control pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec10_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_LDC cannot be properly analyzed as its control pin system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>


