# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl" \
"../../../../Lab_1.srcs/sources_1/new/vga.vhd" \
"../../../../Lab_1.srcs/sim_1/imports/Code/vga_tb.vhdl" \

# Do not sort compile order
nosort
