{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519080119663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519080119663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 19:41:59 2018 " "Processing started: Mon Feb 19 19:41:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519080119663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080119663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080119663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519080120476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519080120476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/pong.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "pong/synthesis/pong.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pong/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pong/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_irq_mapper " "Found entity 1: pong_irq_mapper" {  } { { "pong/synthesis/submodules/pong_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0 " "Found entity 1: pong_mm_interconnect_0" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pong_mm_interconnect_0_avalon_st_adapter" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_rsp_mux_001 " "Found entity 1: pong_mm_interconnect_0_rsp_mux_001" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138623 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_rsp_mux " "Found entity 1: pong_mm_interconnect_0_rsp_mux" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_rsp_demux_002 " "Found entity 1: pong_mm_interconnect_0_rsp_demux_002" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_rsp_demux " "Found entity 1: pong_mm_interconnect_0_rsp_demux" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_cmd_mux_002 " "Found entity 1: pong_mm_interconnect_0_cmd_mux_002" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_cmd_mux " "Found entity 1: pong_mm_interconnect_0_cmd_mux" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_cmd_demux_001 " "Found entity 1: pong_mm_interconnect_0_cmd_demux_001" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_cmd_demux " "Found entity 1: pong_mm_interconnect_0_cmd_demux" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_014_default_decode " "Found entity 1: pong_mm_interconnect_0_router_014_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138655 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router_014 " "Found entity 2: pong_mm_interconnect_0_router_014" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_004_default_decode " "Found entity 1: pong_mm_interconnect_0_router_004_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138655 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router_004 " "Found entity 2: pong_mm_interconnect_0_router_004" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_002_default_decode " "Found entity 1: pong_mm_interconnect_0_router_002_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138655 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router_002 " "Found entity 2: pong_mm_interconnect_0_router_002" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_001_default_decode " "Found entity 1: pong_mm_interconnect_0_router_001_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138655 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router_001 " "Found entity 2: pong_mm_interconnect_0_router_001" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_default_decode " "Found entity 1: pong_mm_interconnect_0_router_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138655 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router " "Found entity 2: pong_mm_interconnect_0_router" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pong/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pong/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pong/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pong/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pong/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pong/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "pong/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_custom_instruction_master_multi_xconnect " "Found entity 1: pong_nios_custom_instruction_master_multi_xconnect" {  } { { "pong/synthesis/submodules/pong_nios_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "pong/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/ci_resto.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/ci_resto.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_resto " "Found entity 1: CI_resto" {  } { { "pong/synthesis/submodules/CI_resto.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_resto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/resto.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/resto.v" { { "Info" "ISGN_ENTITY_NAME" "1 resto " "Found entity 1: resto" {  } { { "pong/synthesis/submodules/resto.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/resto.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios.v 21 21 " "Found 21 design units, including 21 entities, in source file pong/synthesis/submodules/pong_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_register_bank_a_module " "Found entity 1: pong_nios_register_bank_a_module" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_nios_register_bank_b_module " "Found entity 2: pong_nios_register_bank_b_module" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "3 pong_nios_nios2_oci_debug " "Found entity 3: pong_nios_nios2_oci_debug" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "4 pong_nios_ociram_sp_ram_module " "Found entity 4: pong_nios_ociram_sp_ram_module" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "5 pong_nios_nios2_ocimem " "Found entity 5: pong_nios_nios2_ocimem" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "6 pong_nios_nios2_avalon_reg " "Found entity 6: pong_nios_nios2_avalon_reg" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "7 pong_nios_nios2_oci_break " "Found entity 7: pong_nios_nios2_oci_break" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "8 pong_nios_nios2_oci_xbrk " "Found entity 8: pong_nios_nios2_oci_xbrk" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "9 pong_nios_nios2_oci_dbrk " "Found entity 9: pong_nios_nios2_oci_dbrk" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "10 pong_nios_nios2_oci_itrace " "Found entity 10: pong_nios_nios2_oci_itrace" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "11 pong_nios_nios2_oci_td_mode " "Found entity 11: pong_nios_nios2_oci_td_mode" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "12 pong_nios_nios2_oci_dtrace " "Found entity 12: pong_nios_nios2_oci_dtrace" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "13 pong_nios_nios2_oci_compute_input_tm_cnt " "Found entity 13: pong_nios_nios2_oci_compute_input_tm_cnt" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "14 pong_nios_nios2_oci_fifo_wrptr_inc " "Found entity 14: pong_nios_nios2_oci_fifo_wrptr_inc" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "15 pong_nios_nios2_oci_fifo_cnt_inc " "Found entity 15: pong_nios_nios2_oci_fifo_cnt_inc" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "16 pong_nios_nios2_oci_fifo " "Found entity 16: pong_nios_nios2_oci_fifo" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "17 pong_nios_nios2_oci_pib " "Found entity 17: pong_nios_nios2_oci_pib" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "18 pong_nios_nios2_oci_im " "Found entity 18: pong_nios_nios2_oci_im" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "19 pong_nios_nios2_performance_monitors " "Found entity 19: pong_nios_nios2_performance_monitors" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "20 pong_nios_nios2_oci " "Found entity 20: pong_nios_nios2_oci" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""} { "Info" "ISGN_ENTITY_NAME" "21 pong_nios " "Found entity 21: pong_nios" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_jtag_debug_module_sysclk " "Found entity 1: pong_nios_jtag_debug_module_sysclk" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_sysclk.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_jtag_debug_module_tck " "Found entity 1: pong_nios_jtag_debug_module_tck" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_tck.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_jtag_debug_module_wrapper " "Found entity 1: pong_nios_jtag_debug_module_wrapper" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_oci_test_bench " "Found entity 1: pong_nios_oci_test_bench" {  } { { "pong/synthesis/submodules/pong_nios_oci_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_test_bench " "Found entity 1: pong_nios_test_bench" {  } { { "pong/synthesis/submodules/pong_nios_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/ci_multiplicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/ci_multiplicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_multiplicacao " "Found entity 1: CI_multiplicacao" {  } { { "pong/synthesis/submodules/CI_multiplicacao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_multiplicacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/multiplicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/multiplicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacao " "Found entity 1: multiplicacao" {  } { { "pong/synthesis/submodules/multiplicacao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/multiplicacao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_memoria " "Found entity 1: pong_memoria" {  } { { "pong/synthesis/submodules/pong_memoria.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138733 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 LCD.v(69) " "Verilog HDL Expression warning at LCD.v(69): truncated literal to match 16 bits" {  } { { "pong/synthesis/submodules/LCD.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/LCD.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1519080138733 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 LCD.v(83) " "Verilog HDL Expression warning at LCD.v(83): truncated literal to match 16 bits" {  } { { "pong/synthesis/submodules/LCD.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/LCD.v" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1519080138733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "pong/synthesis/submodules/LCD.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/LCD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file pong/synthesis/submodules/pong_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_jtag_uart_sim_scfifo_w " "Found entity 1: pong_jtag_uart_sim_scfifo_w" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138733 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_jtag_uart_scfifo_w " "Found entity 2: pong_jtag_uart_scfifo_w" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138733 ""} { "Info" "ISGN_ENTITY_NAME" "3 pong_jtag_uart_sim_scfifo_r " "Found entity 3: pong_jtag_uart_sim_scfifo_r" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138733 ""} { "Info" "ISGN_ENTITY_NAME" "4 pong_jtag_uart_scfifo_r " "Found entity 4: pong_jtag_uart_scfifo_r" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138733 ""} { "Info" "ISGN_ENTITY_NAME" "5 pong_jtag_uart " "Found entity 5: pong_jtag_uart" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/ci_divisao.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/ci_divisao.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_divisao " "Found entity 1: CI_divisao" {  } { { "pong/synthesis/submodules/CI_divisao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_divisao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/divisao.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/divisao.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisao " "Found entity 1: divisao" {  } { { "pong/synthesis/submodules/divisao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/divisao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_busy.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_busy.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_busy " "Found entity 1: pong_busy" {  } { { "pong/synthesis/submodules/pong_busy.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_busy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_barra_d_y.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_barra_d_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_barra_d_y " "Found entity 1: pong_barra_d_y" {  } { { "pong/synthesis/submodules/pong_barra_d_y.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_barra_d_y.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_aleatorio.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_aleatorio.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_aleatorio " "Found entity 1: pong_aleatorio" {  } { { "pong/synthesis/submodules/pong_aleatorio.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_aleatorio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080138748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080138748 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pong_nios.v(1617) " "Verilog HDL or VHDL warning at pong_nios.v(1617): conditional expression evaluates to a constant" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1519080138764 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pong_nios.v(1619) " "Verilog HDL or VHDL warning at pong_nios.v(1619): conditional expression evaluates to a constant" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1519080138764 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pong_nios.v(1777) " "Verilog HDL or VHDL warning at pong_nios.v(1777): conditional expression evaluates to a constant" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1519080138764 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pong_nios.v(2607) " "Verilog HDL or VHDL warning at pong_nios.v(2607): conditional expression evaluates to a constant" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1519080138764 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_t.v 3 3 " "Using design file pong_t.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sicro " "Found entity 1: sicro" {  } { { "sicro.v" "" { Text "C:/intelFPGA_lite/16.1/pong/sicro.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080139202 ""} { "Info" "ISGN_ENTITY_NAME" "2 AD " "Found entity 2: AD" {  } { { "AD.v" "" { Text "C:/intelFPGA_lite/16.1/pong/AD.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080139202 ""} { "Info" "ISGN_ENTITY_NAME" "3 pong_t " "Found entity 3: pong_t" {  } { { "pong_t.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080139202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1519080139202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong_t " "Elaborating entity \"pong_t\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519080139217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong pong:u0 " "Elaborating entity \"pong\" for hierarchy \"pong:u0\"" {  } { { "pong_t.v" "u0" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080139264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_aleatorio pong:u0\|pong_aleatorio:aleatorio " "Elaborating entity \"pong_aleatorio\" for hierarchy \"pong:u0\|pong_aleatorio:aleatorio\"" {  } { { "pong/synthesis/pong.v" "aleatorio" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080139405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_barra_d_y pong:u0\|pong_barra_d_y:barra_d_y " "Elaborating entity \"pong_barra_d_y\" for hierarchy \"pong:u0\|pong_barra_d_y:barra_d_y\"" {  } { { "pong/synthesis/pong.v" "barra_d_y" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080139436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_busy pong:u0\|pong_busy:busy " "Elaborating entity \"pong_busy\" for hierarchy \"pong:u0\|pong_busy:busy\"" {  } { { "pong/synthesis/pong.v" "busy" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080139483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_divisao pong:u0\|CI_divisao:div " "Elaborating entity \"CI_divisao\" for hierarchy \"pong:u0\|CI_divisao:div\"" {  } { { "pong/synthesis/pong.v" "div" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080139498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_divisao.v(35) " "Verilog HDL assignment warning at CI_divisao.v(35): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_divisao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_divisao.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519080139498 "|pong_t|pong:u0|CI_divisao:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_divisao.v(37) " "Verilog HDL assignment warning at CI_divisao.v(37): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_divisao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_divisao.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519080139498 "|pong_t|pong:u0|CI_divisao:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisao pong:u0\|CI_divisao:div\|divisao:div " "Elaborating entity \"divisao\" for hierarchy \"pong:u0\|CI_divisao:div\|divisao:div\"" {  } { { "pong/synthesis/submodules/CI_divisao.v" "div" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_divisao.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080139608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_jtag_uart pong:u0\|pong_jtag_uart:jtag_uart " "Elaborating entity \"pong_jtag_uart\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\"" {  } { { "pong/synthesis/pong.v" "jtag_uart" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080139655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_jtag_uart_scfifo_w pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w " "Elaborating entity \"pong_jtag_uart_scfifo_w\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "the_pong_jtag_uart_scfifo_w" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080139717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "wfifo" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080140030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080140045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080140061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080140061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080140061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080140061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080140061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080140061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080140061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080140061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080140061 ""}  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519080140061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080140108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080140108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080140108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080140155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080140155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/16.1/pong/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080140155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080140295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080140295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/16.1/pong/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080140295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080140420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080140420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/16.1/pong/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080140420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080140514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080140514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/16.1/pong/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080140514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080140623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080140623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/16.1/pong/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080140623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_jtag_uart_scfifo_r pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_r:the_pong_jtag_uart_scfifo_r " "Elaborating entity \"pong_jtag_uart_scfifo_r\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_r:the_pong_jtag_uart_scfifo_r\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "the_pong_jtag_uart_scfifo_r" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080140655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "pong_jtag_uart_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080141045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080141092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080141092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080141092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080141092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080141092 ""}  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519080141092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080141702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080141874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080141905 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080141952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD pong:u0\|LCD:lcd " "Elaborating entity \"LCD\" for hierarchy \"pong:u0\|LCD:lcd\"" {  } { { "pong/synthesis/pong.v" "lcd" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080141952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_memoria pong:u0\|pong_memoria:memoria " "Elaborating entity \"pong_memoria\" for hierarchy \"pong:u0\|pong_memoria:memoria\"" {  } { { "pong/synthesis/pong.v" "memoria" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_memoria.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_memoria.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_memoria.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_memoria.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex " "Parameter \"init_file\" = \"C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3000 " "Parameter \"maximum_depth\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3000 " "Parameter \"numwords_a\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142202 ""}  } { { "pong/synthesis/submodules/pong_memoria.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_memoria.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519080142202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3li1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3li1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3li1 " "Found entity 1: altsyncram_3li1" {  } { { "db/altsyncram_3li1.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/altsyncram_3li1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080142264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080142264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3li1 pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_3li1:auto_generated " "Elaborating entity \"altsyncram_3li1\" for hierarchy \"pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_3li1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142264 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "onchip_mem.hex 253 10 " "Width of data items in \"onchip_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 253 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 onchip_mem.hex " "Data at line (2) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519080142280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 onchip_mem.hex " "Data at line (3) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519080142280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 onchip_mem.hex " "Data at line (4) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519080142280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 onchip_mem.hex " "Data at line (5) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519080142280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 onchip_mem.hex " "Data at line (6) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519080142280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 onchip_mem.hex " "Data at line (7) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519080142280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 onchip_mem.hex " "Data at line (8) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519080142280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 onchip_mem.hex " "Data at line (9) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519080142280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 onchip_mem.hex " "Data at line (10) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519080142280 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 onchip_mem.hex " "Data at line (11) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519080142280 ""}  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1519080142280 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "3000 2024 C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex " "Memory depth (3000) in the design file differs from memory depth (2024) in the Memory Initialization File \"C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex\" -- setting initial value for remaining addresses to 0" {  } { { "pong/synthesis/submodules/pong_memoria.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_memoria.v" 69 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1519080142280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_multiplicacao pong:u0\|CI_multiplicacao:mul_0 " "Elaborating entity \"CI_multiplicacao\" for hierarchy \"pong:u0\|CI_multiplicacao:mul_0\"" {  } { { "pong/synthesis/pong.v" "mul_0" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142358 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_multiplicacao.v(33) " "Verilog HDL assignment warning at CI_multiplicacao.v(33): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_multiplicacao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_multiplicacao.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519080142358 "|pong_t|pong:u0|CI_multiplicacao:mul_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_multiplicacao.v(35) " "Verilog HDL assignment warning at CI_multiplicacao.v(35): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_multiplicacao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_multiplicacao.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519080142358 "|pong_t|pong:u0|CI_multiplicacao:mul_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacao pong:u0\|CI_multiplicacao:mul_0\|multiplicacao:mul " "Elaborating entity \"multiplicacao\" for hierarchy \"pong:u0\|CI_multiplicacao:mul_0\|multiplicacao:mul\"" {  } { { "pong/synthesis/submodules/CI_multiplicacao.v" "mul" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_multiplicacao.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios pong:u0\|pong_nios:nios " "Elaborating entity \"pong_nios\" for hierarchy \"pong:u0\|pong_nios:nios\"" {  } { { "pong/synthesis/pong.v" "nios" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_test_bench pong:u0\|pong_nios:nios\|pong_nios_test_bench:the_pong_nios_test_bench " "Elaborating entity \"pong_nios_test_bench\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_test_bench:the_pong_nios_test_bench\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_test_bench" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_register_bank_a_module pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a " "Elaborating entity \"pong_nios_register_bank_a_module\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "pong_nios_register_bank_a" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 4421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pong_nios_rf_ram_a.mif " "Parameter \"init_file\" = \"pong_nios_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142639 ""}  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519080142639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vf1 " "Found entity 1: altsyncram_6vf1" {  } { { "db/altsyncram_6vf1.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/altsyncram_6vf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080142702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080142702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6vf1 pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6vf1:auto_generated " "Elaborating entity \"altsyncram_6vf1\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6vf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_register_bank_b_module pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b " "Elaborating entity \"pong_nios_register_bank_b_module\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "pong_nios_register_bank_b" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 4442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pong_nios_rf_ram_b.mif " "Parameter \"init_file\" = \"pong_nios_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080142874 ""}  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519080142874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vf1 " "Found entity 1: altsyncram_7vf1" {  } { { "db/altsyncram_7vf1.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/altsyncram_7vf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080142936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080142936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vf1 pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7vf1:auto_generated " "Elaborating entity \"altsyncram_7vf1\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7vf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080142936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci " "Elaborating entity \"pong_nios_nios2_oci\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 4934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_debug pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug " "Elaborating entity \"pong_nios_nios2_oci_debug\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_debug" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080143374 ""}  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519080143374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_ocimem pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem " "Elaborating entity \"pong_nios_nios2_ocimem\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_ocimem" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_ociram_sp_ram_module pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram " "Elaborating entity \"pong_nios_ociram_sp_ram_module\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "pong_nios_ociram_sp_ram" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pong_nios_ociram_default_contents.mif " "Parameter \"init_file\" = \"pong_nios_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080143499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080143499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080143499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080143499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080143499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080143499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080143499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080143499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080143499 ""}  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519080143499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p581.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p581 " "Found entity 1: altsyncram_p581" {  } { { "db/altsyncram_p581.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/altsyncram_p581.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080143561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080143561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p581 pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p581:auto_generated " "Elaborating entity \"altsyncram_p581\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p581:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_avalon_reg pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_avalon_reg:the_pong_nios_nios2_avalon_reg " "Elaborating entity \"pong_nios_nios2_avalon_reg\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_avalon_reg:the_pong_nios_nios2_avalon_reg\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_avalon_reg" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_break pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_break:the_pong_nios_nios2_oci_break " "Elaborating entity \"pong_nios_nios2_oci_break\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_break:the_pong_nios_nios2_oci_break\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_break" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_xbrk pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_xbrk:the_pong_nios_nios2_oci_xbrk " "Elaborating entity \"pong_nios_nios2_oci_xbrk\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_xbrk:the_pong_nios_nios2_oci_xbrk\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_dbrk pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_dbrk:the_pong_nios_nios2_oci_dbrk " "Elaborating entity \"pong_nios_nios2_oci_dbrk\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_dbrk:the_pong_nios_nios2_oci_dbrk\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_itrace pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_itrace:the_pong_nios_nios2_oci_itrace " "Elaborating entity \"pong_nios_nios2_oci_itrace\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_itrace:the_pong_nios_nios2_oci_itrace\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_itrace" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_dtrace pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_dtrace:the_pong_nios_nios2_oci_dtrace " "Elaborating entity \"pong_nios_nios2_oci_dtrace\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_dtrace:the_pong_nios_nios2_oci_dtrace\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080143920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_td_mode pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_dtrace:the_pong_nios_nios2_oci_dtrace\|pong_nios_nios2_oci_td_mode:pong_nios_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"pong_nios_nios2_oci_td_mode\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_dtrace:the_pong_nios_nios2_oci_dtrace\|pong_nios_nios2_oci_td_mode:pong_nios_nios2_oci_trc_ctrl_td_mode\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "pong_nios_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_fifo pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo " "Elaborating entity \"pong_nios_nios2_oci_fifo\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_fifo" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_compute_input_tm_cnt pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_nios2_oci_compute_input_tm_cnt:the_pong_nios_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"pong_nios_nios2_oci_compute_input_tm_cnt\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_nios2_oci_compute_input_tm_cnt:the_pong_nios_nios2_oci_compute_input_tm_cnt\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_fifo_wrptr_inc pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_nios2_oci_fifo_wrptr_inc:the_pong_nios_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"pong_nios_nios2_oci_fifo_wrptr_inc\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_nios2_oci_fifo_wrptr_inc:the_pong_nios_nios2_oci_fifo_wrptr_inc\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_fifo_cnt_inc pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_nios2_oci_fifo_cnt_inc:the_pong_nios_nios2_oci_fifo_cnt_inc " "Elaborating entity \"pong_nios_nios2_oci_fifo_cnt_inc\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_nios2_oci_fifo_cnt_inc:the_pong_nios_nios2_oci_fifo_cnt_inc\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_oci_test_bench pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_oci_test_bench:the_pong_nios_oci_test_bench " "Elaborating entity \"pong_nios_oci_test_bench\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_oci_test_bench:the_pong_nios_oci_test_bench\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_oci_test_bench" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144139 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "pong_nios_oci_test_bench " "Entity \"pong_nios_oci_test_bench\" contains only dangling pins" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_oci_test_bench" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1519080144139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_pib pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_pib:the_pong_nios_nios2_oci_pib " "Elaborating entity \"pong_nios_nios2_oci_pib\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_pib:the_pong_nios_nios2_oci_pib\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_pib" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_im pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_im:the_pong_nios_nios2_oci_im " "Elaborating entity \"pong_nios_nios2_oci_im\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_im:the_pong_nios_nios2_oci_im\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_im" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_jtag_debug_module_wrapper pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper " "Elaborating entity \"pong_nios_jtag_debug_module_wrapper\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_jtag_debug_module_wrapper" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_jtag_debug_module_tck pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|pong_nios_jtag_debug_module_tck:the_pong_nios_jtag_debug_module_tck " "Elaborating entity \"pong_nios_jtag_debug_module_tck\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|pong_nios_jtag_debug_module_tck:the_pong_nios_jtag_debug_module_tck\"" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "the_pong_nios_jtag_debug_module_tck" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_jtag_debug_module_sysclk pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|pong_nios_jtag_debug_module_sysclk:the_pong_nios_jtag_debug_module_sysclk " "Elaborating entity \"pong_nios_jtag_debug_module_sysclk\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|pong_nios_jtag_debug_module_sysclk:the_pong_nios_jtag_debug_module_sysclk\"" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "the_pong_nios_jtag_debug_module_sysclk" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\"" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "pong_nios_jtag_debug_module_phy" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy " "Elaborated megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\"" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy " "Instantiated megafunction \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080144624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080144624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080144624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080144624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080144624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080144624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080144624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080144624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519080144624 ""}  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519080144624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy " "Elaborated megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080144967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_resto pong:u0\|CI_resto:resto " "Elaborating entity \"CI_resto\" for hierarchy \"pong:u0\|CI_resto:resto\"" {  } { { "pong/synthesis/pong.v" "resto" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080145030 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_resto.v(35) " "Verilog HDL assignment warning at CI_resto.v(35): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_resto.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_resto.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519080145030 "|pong_t|pong:u0|CI_resto:resto"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_resto.v(37) " "Verilog HDL assignment warning at CI_resto.v(37): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_resto.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_resto.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519080145030 "|pong_t|pong:u0|CI_resto:resto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resto pong:u0\|CI_resto:resto\|resto:res " "Elaborating entity \"resto\" for hierarchy \"pong:u0\|CI_resto:resto\|resto:res\"" {  } { { "pong/synthesis/submodules/CI_resto.v" "res" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_resto.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080145061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator pong:u0\|altera_customins_master_translator:nios_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"pong:u0\|altera_customins_master_translator:nios_custom_instruction_master_translator\"" {  } { { "pong/synthesis/pong.v" "nios_custom_instruction_master_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080145092 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "pong/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519080145092 "|pong_t|pong:u0|altera_customins_master_translator:nios_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_custom_instruction_master_multi_xconnect pong:u0\|pong_nios_custom_instruction_master_multi_xconnect:nios_custom_instruction_master_multi_xconnect " "Elaborating entity \"pong_nios_custom_instruction_master_multi_xconnect\" for hierarchy \"pong:u0\|pong_nios_custom_instruction_master_multi_xconnect:nios_custom_instruction_master_multi_xconnect\"" {  } { { "pong/synthesis/pong.v" "nios_custom_instruction_master_multi_xconnect" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080145124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator pong:u0\|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"pong:u0\|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0\"" {  } { { "pong/synthesis/pong.v" "nios_custom_instruction_master_multi_slave_translator0" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080145170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "pong/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519080145170 "|pong_t|pong:u0|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "pong/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519080145170 "|pong_t|pong:u0|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "pong/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519080145170 "|pong_t|pong:u0|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pong_mm_interconnect_0\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\"" {  } { { "pong/synthesis/pong.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080145217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080145795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080145874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080145936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_jtag_debug_module_translator\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "nios_jtag_debug_module_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080145983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:barra_e_y_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:barra_e_y_s1_translator\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "barra_e_y_s1_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "memoria_s1_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "nios_data_master_agent" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pong/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router:router " "Elaborating entity \"pong_mm_interconnect_0_router\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router:router\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_default_decode pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router:router\|pong_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pong_mm_interconnect_0_router_default_decode\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router:router\|pong_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_001 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"pong_mm_interconnect_0_router_001\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_001:router_001\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_001_default_decode pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_001:router_001\|pong_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"pong_mm_interconnect_0_router_001_default_decode\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_001:router_001\|pong_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_002 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"pong_mm_interconnect_0_router_002\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_002:router_002\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_002_default_decode pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_002:router_002\|pong_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"pong_mm_interconnect_0_router_002_default_decode\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_002:router_002\|pong_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_004 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"pong_mm_interconnect_0_router_004\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_004:router_004\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "router_004" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_004_default_decode pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_004:router_004\|pong_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"pong_mm_interconnect_0_router_004_default_decode\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_004:router_004\|pong_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_014 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"pong_mm_interconnect_0_router_014\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_014:router_014\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "router_014" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_014_default_decode pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_014:router_014\|pong_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"pong_mm_interconnect_0_router_014_default_decode\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_014:router_014\|pong_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_cmd_demux pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pong_mm_interconnect_0_cmd_demux\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_cmd_demux_001 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"pong_mm_interconnect_0_cmd_demux_001\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_cmd_mux pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pong_mm_interconnect_0_cmd_mux\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_cmd_mux_002 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"pong_mm_interconnect_0_cmd_mux_002\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080146999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_rsp_demux pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pong_mm_interconnect_0_rsp_demux\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080147436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_rsp_demux_002 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"pong_mm_interconnect_0_rsp_demux_002\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080147577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_rsp_mux pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pong_mm_interconnect_0_rsp_mux\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080147670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080147764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080147795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_rsp_mux_001 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"pong_mm_interconnect_0_rsp_mux_001\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080147811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080147842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080147874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_avalon_st_adapter pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pong_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080147905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080147936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_irq_mapper pong:u0\|pong_irq_mapper:irq_mapper " "Elaborating entity \"pong_irq_mapper\" for hierarchy \"pong:u0\|pong_irq_mapper:irq_mapper\"" {  } { { "pong/synthesis/pong.v" "irq_mapper" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080148014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pong:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pong:u0\|altera_reset_controller:rst_controller\"" {  } { { "pong/synthesis/pong.v" "rst_controller" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080148030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pong:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pong:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "pong/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080148061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pong:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pong:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "pong/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080148077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD AD:converso_ad " "Elaborating entity \"AD\" for hierarchy \"AD:converso_ad\"" {  } { { "pong_t.v" "converso_ad" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080148092 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timing AD.v(46) " "Verilog HDL or VHDL warning at AD.v(46): object \"timing\" assigned a value but never read" {  } { { "AD.v" "" { Text "C:/intelFPGA_lite/16.1/pong/AD.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519080148092 "|pong_t|AD:converso_ad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sicro sicro:tela " "Elaborating entity \"sicro\" for hierarchy \"sicro:tela\"" {  } { { "pong_t.v" "tela" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519080148124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y sicro.v(66) " "Verilog HDL or VHDL warning at sicro.v(66): object \"y\" assigned a value but never read" {  } { { "sicro.v" "" { Text "C:/intelFPGA_lite/16.1/pong/sicro.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519080148139 "|pong_t|sicro:tela"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sicro.v(265) " "Verilog HDL assignment warning at sicro.v(265): truncated value with size 32 to match size of target (10)" {  } { { "sicro.v" "" { Text "C:/intelFPGA_lite/16.1/pong/sicro.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519080148139 "|pong_t|sicro:tela"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sicro.v(270) " "Verilog HDL assignment warning at sicro.v(270): truncated value with size 32 to match size of target (10)" {  } { { "sicro.v" "" { Text "C:/intelFPGA_lite/16.1/pong/sicro.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519080148139 "|pong_t|sicro:tela"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "barra_d_y\[9\] " "Net \"barra_d_y\[9\]\" is missing source, defaulting to GND" {  } { { "pong_t.v" "barra_d_y\[9\]" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519080150967 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "barra_d_y\[8\] " "Net \"barra_d_y\[8\]\" is missing source, defaulting to GND" {  } { { "pong_t.v" "barra_d_y\[8\]" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519080150967 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "barra_d_y\[7\] " "Net \"barra_d_y\[7\]\" is missing source, defaulting to GND" {  } { { "pong_t.v" "barra_d_y\[7\]" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519080150967 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "barra_d_y\[6\] " "Net \"barra_d_y\[6\]\" is missing source, defaulting to GND" {  } { { "pong_t.v" "barra_d_y\[6\]" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519080150967 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "barra_d_y\[5\] " "Net \"barra_d_y\[5\]\" is missing source, defaulting to GND" {  } { { "pong_t.v" "barra_d_y\[5\]" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519080150967 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "barra_d_y\[4\] " "Net \"barra_d_y\[4\]\" is missing source, defaulting to GND" {  } { { "pong_t.v" "barra_d_y\[4\]" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519080150967 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "barra_d_y\[3\] " "Net \"barra_d_y\[3\]\" is missing source, defaulting to GND" {  } { { "pong_t.v" "barra_d_y\[3\]" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519080150967 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "barra_d_y\[2\] " "Net \"barra_d_y\[2\]\" is missing source, defaulting to GND" {  } { { "pong_t.v" "barra_d_y\[2\]" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519080150967 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "barra_d_y\[1\] " "Net \"barra_d_y\[1\]\" is missing source, defaulting to GND" {  } { { "pong_t.v" "barra_d_y\[1\]" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519080150967 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "barra_d_y\[0\] " "Net \"barra_d_y\[0\]\" is missing source, defaulting to GND" {  } { { "pong_t.v" "barra_d_y\[0\]" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519080150967 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1519080150967 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1519080151577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.02.19.19:42:39 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl " "2018.02.19.19:42:39 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080159190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080162909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080163190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080165424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080165627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080165830 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080166065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080166096 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080166096 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1519080166846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd144d38a/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080167174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080167174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080167299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080167299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080167299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080167299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080167393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080167393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080167518 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080167518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080167518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519080167627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080167627 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Clock reset " "Net \"Clock\", which fans out to \"reset\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pong:u0\|busy_export\[0\] " "Net is fed by \"pong:u0\|busy_export\[0\]\"" {  } { { "pong/synthesis/pong.v" "busy_export\[0\]" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1519080169346 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Clock " "Net is fed by \"Clock\"" {  } { { "pong_t.v" "Clock" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1519080169346 ""}  } { { "pong_t.v" "Clock" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 13 -1 0 } } { "pong_t.v" "reset" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 49 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1519080169346 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Reset_n reset " "Net \"Reset_n\", which fans out to \"reset\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pong:u0\|lcd_readwrite " "Net is fed by \"pong:u0\|lcd_readwrite\"" {  } { { "pong/synthesis/pong.v" "lcd_readwrite" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1519080169346 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset_n " "Net is fed by \"Reset_n\"" {  } { { "pong_t.v" "Reset_n" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1519080169346 ""}  } { { "pong_t.v" "Reset_n" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 14 -1 0 } } { "pong_t.v" "reset" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 49 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1519080169346 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1519080169393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/pong/output_files/pong.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/pong/output_files/pong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080170127 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "851 " "Peak virtual memory: 851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519080172580 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 19 19:42:52 2018 " "Processing ended: Mon Feb 19 19:42:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519080172580 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519080172580 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519080172580 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519080172580 ""}
