// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _shiftPhaseClass_HH_
#define _shiftPhaseClass_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct shiftPhaseClass : public sc_module {
    // Port declarations 755
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<21> > newValue_V;
    sc_in< sc_lv<4> > phaseClass_V;
    sc_in< sc_lv<32> > cor_phaseClass0_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass0_V_14_o;
    sc_out< sc_logic > cor_phaseClass0_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass0_V_15;
    sc_out< sc_logic > cor_phaseClass0_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass0_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass0_V_13_o;
    sc_out< sc_logic > cor_phaseClass0_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass0_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass0_V_12_o;
    sc_out< sc_logic > cor_phaseClass0_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass0_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass0_V_11_o;
    sc_out< sc_logic > cor_phaseClass0_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass0_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass0_V_10_o;
    sc_out< sc_logic > cor_phaseClass0_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass0_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass0_V_9_o;
    sc_out< sc_logic > cor_phaseClass0_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass0_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass0_V_8_o;
    sc_out< sc_logic > cor_phaseClass0_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass0_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass0_V_7_o;
    sc_out< sc_logic > cor_phaseClass0_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass0_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass0_V_6_o;
    sc_out< sc_logic > cor_phaseClass0_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass0_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass0_V_5_o;
    sc_out< sc_logic > cor_phaseClass0_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass0_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass0_V_4_o;
    sc_out< sc_logic > cor_phaseClass0_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass0_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass0_V_3_o;
    sc_out< sc_logic > cor_phaseClass0_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass0_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass0_V_2_o;
    sc_out< sc_logic > cor_phaseClass0_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass0_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass0_V_1_o;
    sc_out< sc_logic > cor_phaseClass0_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass0_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass0_V_0_o;
    sc_out< sc_logic > cor_phaseClass0_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass1_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass1_V_14_o;
    sc_out< sc_logic > cor_phaseClass1_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass1_V_15;
    sc_out< sc_logic > cor_phaseClass1_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass1_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass1_V_13_o;
    sc_out< sc_logic > cor_phaseClass1_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass1_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass1_V_12_o;
    sc_out< sc_logic > cor_phaseClass1_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass1_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass1_V_11_o;
    sc_out< sc_logic > cor_phaseClass1_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass1_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass1_V_10_o;
    sc_out< sc_logic > cor_phaseClass1_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass1_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass1_V_9_o;
    sc_out< sc_logic > cor_phaseClass1_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass1_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass1_V_8_o;
    sc_out< sc_logic > cor_phaseClass1_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass1_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass1_V_7_o;
    sc_out< sc_logic > cor_phaseClass1_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass1_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass1_V_6_o;
    sc_out< sc_logic > cor_phaseClass1_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass1_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass1_V_5_o;
    sc_out< sc_logic > cor_phaseClass1_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass1_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass1_V_4_o;
    sc_out< sc_logic > cor_phaseClass1_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass1_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass1_V_3_o;
    sc_out< sc_logic > cor_phaseClass1_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass1_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass1_V_2_o;
    sc_out< sc_logic > cor_phaseClass1_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass1_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass1_V_1_o;
    sc_out< sc_logic > cor_phaseClass1_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass1_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass1_V_0_o;
    sc_out< sc_logic > cor_phaseClass1_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass2_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass2_V_14_o;
    sc_out< sc_logic > cor_phaseClass2_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass2_V_15;
    sc_out< sc_logic > cor_phaseClass2_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass2_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass2_V_13_o;
    sc_out< sc_logic > cor_phaseClass2_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass2_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass2_V_12_o;
    sc_out< sc_logic > cor_phaseClass2_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass2_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass2_V_11_o;
    sc_out< sc_logic > cor_phaseClass2_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass2_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass2_V_10_o;
    sc_out< sc_logic > cor_phaseClass2_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass2_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass2_V_9_o;
    sc_out< sc_logic > cor_phaseClass2_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass2_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass2_V_8_o;
    sc_out< sc_logic > cor_phaseClass2_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass2_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass2_V_7_o;
    sc_out< sc_logic > cor_phaseClass2_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass2_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass2_V_6_o;
    sc_out< sc_logic > cor_phaseClass2_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass2_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass2_V_5_o;
    sc_out< sc_logic > cor_phaseClass2_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass2_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass2_V_4_o;
    sc_out< sc_logic > cor_phaseClass2_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass2_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass2_V_3_o;
    sc_out< sc_logic > cor_phaseClass2_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass2_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass2_V_2_o;
    sc_out< sc_logic > cor_phaseClass2_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass2_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass2_V_1_o;
    sc_out< sc_logic > cor_phaseClass2_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass2_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass2_V_0_o;
    sc_out< sc_logic > cor_phaseClass2_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass3_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass3_V_14_o;
    sc_out< sc_logic > cor_phaseClass3_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass3_V_15;
    sc_out< sc_logic > cor_phaseClass3_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass3_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass3_V_13_o;
    sc_out< sc_logic > cor_phaseClass3_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass3_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass3_V_12_o;
    sc_out< sc_logic > cor_phaseClass3_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass3_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass3_V_11_o;
    sc_out< sc_logic > cor_phaseClass3_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass3_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass3_V_10_o;
    sc_out< sc_logic > cor_phaseClass3_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass3_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass3_V_9_o;
    sc_out< sc_logic > cor_phaseClass3_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass3_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass3_V_8_o;
    sc_out< sc_logic > cor_phaseClass3_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass3_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass3_V_7_o;
    sc_out< sc_logic > cor_phaseClass3_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass3_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass3_V_6_o;
    sc_out< sc_logic > cor_phaseClass3_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass3_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass3_V_5_o;
    sc_out< sc_logic > cor_phaseClass3_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass3_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass3_V_4_o;
    sc_out< sc_logic > cor_phaseClass3_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass3_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass3_V_3_o;
    sc_out< sc_logic > cor_phaseClass3_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass3_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass3_V_2_o;
    sc_out< sc_logic > cor_phaseClass3_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass3_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass3_V_1_o;
    sc_out< sc_logic > cor_phaseClass3_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass3_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass3_V_0_o;
    sc_out< sc_logic > cor_phaseClass3_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass4_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass4_V_14_o;
    sc_out< sc_logic > cor_phaseClass4_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass4_V_15;
    sc_out< sc_logic > cor_phaseClass4_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass4_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass4_V_13_o;
    sc_out< sc_logic > cor_phaseClass4_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass4_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass4_V_12_o;
    sc_out< sc_logic > cor_phaseClass4_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass4_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass4_V_11_o;
    sc_out< sc_logic > cor_phaseClass4_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass4_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass4_V_10_o;
    sc_out< sc_logic > cor_phaseClass4_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass4_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass4_V_9_o;
    sc_out< sc_logic > cor_phaseClass4_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass4_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass4_V_8_o;
    sc_out< sc_logic > cor_phaseClass4_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass4_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass4_V_7_o;
    sc_out< sc_logic > cor_phaseClass4_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass4_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass4_V_6_o;
    sc_out< sc_logic > cor_phaseClass4_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass4_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass4_V_5_o;
    sc_out< sc_logic > cor_phaseClass4_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass4_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass4_V_4_o;
    sc_out< sc_logic > cor_phaseClass4_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass4_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass4_V_3_o;
    sc_out< sc_logic > cor_phaseClass4_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass4_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass4_V_2_o;
    sc_out< sc_logic > cor_phaseClass4_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass4_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass4_V_1_o;
    sc_out< sc_logic > cor_phaseClass4_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass4_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass4_V_0_o;
    sc_out< sc_logic > cor_phaseClass4_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass5_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass5_V_14_o;
    sc_out< sc_logic > cor_phaseClass5_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass5_V_15;
    sc_out< sc_logic > cor_phaseClass5_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass5_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass5_V_13_o;
    sc_out< sc_logic > cor_phaseClass5_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass5_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass5_V_12_o;
    sc_out< sc_logic > cor_phaseClass5_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass5_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass5_V_11_o;
    sc_out< sc_logic > cor_phaseClass5_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass5_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass5_V_10_o;
    sc_out< sc_logic > cor_phaseClass5_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass5_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass5_V_9_o;
    sc_out< sc_logic > cor_phaseClass5_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass5_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass5_V_8_o;
    sc_out< sc_logic > cor_phaseClass5_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass5_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass5_V_7_o;
    sc_out< sc_logic > cor_phaseClass5_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass5_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass5_V_6_o;
    sc_out< sc_logic > cor_phaseClass5_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass5_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass5_V_5_o;
    sc_out< sc_logic > cor_phaseClass5_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass5_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass5_V_4_o;
    sc_out< sc_logic > cor_phaseClass5_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass5_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass5_V_3_o;
    sc_out< sc_logic > cor_phaseClass5_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass5_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass5_V_2_o;
    sc_out< sc_logic > cor_phaseClass5_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass5_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass5_V_1_o;
    sc_out< sc_logic > cor_phaseClass5_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass5_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass5_V_0_o;
    sc_out< sc_logic > cor_phaseClass5_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass6_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass6_V_14_o;
    sc_out< sc_logic > cor_phaseClass6_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass6_V_15;
    sc_out< sc_logic > cor_phaseClass6_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass6_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass6_V_13_o;
    sc_out< sc_logic > cor_phaseClass6_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass6_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass6_V_12_o;
    sc_out< sc_logic > cor_phaseClass6_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass6_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass6_V_11_o;
    sc_out< sc_logic > cor_phaseClass6_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass6_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass6_V_10_o;
    sc_out< sc_logic > cor_phaseClass6_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass6_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass6_V_9_o;
    sc_out< sc_logic > cor_phaseClass6_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass6_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass6_V_8_o;
    sc_out< sc_logic > cor_phaseClass6_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass6_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass6_V_7_o;
    sc_out< sc_logic > cor_phaseClass6_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass6_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass6_V_6_o;
    sc_out< sc_logic > cor_phaseClass6_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass6_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass6_V_5_o;
    sc_out< sc_logic > cor_phaseClass6_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass6_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass6_V_4_o;
    sc_out< sc_logic > cor_phaseClass6_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass6_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass6_V_3_o;
    sc_out< sc_logic > cor_phaseClass6_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass6_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass6_V_2_o;
    sc_out< sc_logic > cor_phaseClass6_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass6_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass6_V_1_o;
    sc_out< sc_logic > cor_phaseClass6_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass6_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass6_V_0_o;
    sc_out< sc_logic > cor_phaseClass6_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass7_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass7_V_14_o;
    sc_out< sc_logic > cor_phaseClass7_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass7_V_15;
    sc_out< sc_logic > cor_phaseClass7_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass7_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass7_V_13_o;
    sc_out< sc_logic > cor_phaseClass7_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass7_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass7_V_12_o;
    sc_out< sc_logic > cor_phaseClass7_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass7_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass7_V_11_o;
    sc_out< sc_logic > cor_phaseClass7_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass7_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass7_V_10_o;
    sc_out< sc_logic > cor_phaseClass7_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass7_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass7_V_9_o;
    sc_out< sc_logic > cor_phaseClass7_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass7_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass7_V_8_o;
    sc_out< sc_logic > cor_phaseClass7_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass7_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass7_V_7_o;
    sc_out< sc_logic > cor_phaseClass7_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass7_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass7_V_6_o;
    sc_out< sc_logic > cor_phaseClass7_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass7_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass7_V_5_o;
    sc_out< sc_logic > cor_phaseClass7_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass7_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass7_V_4_o;
    sc_out< sc_logic > cor_phaseClass7_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass7_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass7_V_3_o;
    sc_out< sc_logic > cor_phaseClass7_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass7_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass7_V_2_o;
    sc_out< sc_logic > cor_phaseClass7_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass7_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass7_V_1_o;
    sc_out< sc_logic > cor_phaseClass7_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass7_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass7_V_0_o;
    sc_out< sc_logic > cor_phaseClass7_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass8_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass8_V_14_o;
    sc_out< sc_logic > cor_phaseClass8_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass8_V_15;
    sc_out< sc_logic > cor_phaseClass8_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass8_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass8_V_13_o;
    sc_out< sc_logic > cor_phaseClass8_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass8_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass8_V_12_o;
    sc_out< sc_logic > cor_phaseClass8_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass8_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass8_V_11_o;
    sc_out< sc_logic > cor_phaseClass8_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass8_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass8_V_10_o;
    sc_out< sc_logic > cor_phaseClass8_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass8_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass8_V_9_o;
    sc_out< sc_logic > cor_phaseClass8_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass8_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass8_V_8_o;
    sc_out< sc_logic > cor_phaseClass8_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass8_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass8_V_7_o;
    sc_out< sc_logic > cor_phaseClass8_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass8_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass8_V_6_o;
    sc_out< sc_logic > cor_phaseClass8_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass8_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass8_V_5_o;
    sc_out< sc_logic > cor_phaseClass8_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass8_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass8_V_4_o;
    sc_out< sc_logic > cor_phaseClass8_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass8_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass8_V_3_o;
    sc_out< sc_logic > cor_phaseClass8_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass8_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass8_V_2_o;
    sc_out< sc_logic > cor_phaseClass8_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass8_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass8_V_1_o;
    sc_out< sc_logic > cor_phaseClass8_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass8_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass8_V_0_o;
    sc_out< sc_logic > cor_phaseClass8_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass9_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass9_V_14_o;
    sc_out< sc_logic > cor_phaseClass9_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass9_V_15;
    sc_out< sc_logic > cor_phaseClass9_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass9_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass9_V_13_o;
    sc_out< sc_logic > cor_phaseClass9_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass9_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass9_V_12_o;
    sc_out< sc_logic > cor_phaseClass9_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass9_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass9_V_11_o;
    sc_out< sc_logic > cor_phaseClass9_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass9_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass9_V_10_o;
    sc_out< sc_logic > cor_phaseClass9_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass9_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass9_V_9_o;
    sc_out< sc_logic > cor_phaseClass9_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass9_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass9_V_8_o;
    sc_out< sc_logic > cor_phaseClass9_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass9_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass9_V_7_o;
    sc_out< sc_logic > cor_phaseClass9_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass9_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass9_V_6_o;
    sc_out< sc_logic > cor_phaseClass9_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass9_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass9_V_5_o;
    sc_out< sc_logic > cor_phaseClass9_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass9_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass9_V_4_o;
    sc_out< sc_logic > cor_phaseClass9_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass9_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass9_V_3_o;
    sc_out< sc_logic > cor_phaseClass9_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass9_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass9_V_2_o;
    sc_out< sc_logic > cor_phaseClass9_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass9_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass9_V_1_o;
    sc_out< sc_logic > cor_phaseClass9_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass9_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass9_V_0_o;
    sc_out< sc_logic > cor_phaseClass9_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass10_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass10_V_14_o;
    sc_out< sc_logic > cor_phaseClass10_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass10_V_15;
    sc_out< sc_logic > cor_phaseClass10_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass10_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass10_V_13_o;
    sc_out< sc_logic > cor_phaseClass10_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass10_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass10_V_12_o;
    sc_out< sc_logic > cor_phaseClass10_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass10_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass10_V_11_o;
    sc_out< sc_logic > cor_phaseClass10_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass10_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass10_V_10_o;
    sc_out< sc_logic > cor_phaseClass10_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass10_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass10_V_9_o;
    sc_out< sc_logic > cor_phaseClass10_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass10_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass10_V_8_o;
    sc_out< sc_logic > cor_phaseClass10_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass10_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass10_V_7_o;
    sc_out< sc_logic > cor_phaseClass10_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass10_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass10_V_6_o;
    sc_out< sc_logic > cor_phaseClass10_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass10_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass10_V_5_o;
    sc_out< sc_logic > cor_phaseClass10_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass10_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass10_V_4_o;
    sc_out< sc_logic > cor_phaseClass10_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass10_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass10_V_3_o;
    sc_out< sc_logic > cor_phaseClass10_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass10_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass10_V_2_o;
    sc_out< sc_logic > cor_phaseClass10_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass10_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass10_V_1_o;
    sc_out< sc_logic > cor_phaseClass10_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass10_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass10_V_0_o;
    sc_out< sc_logic > cor_phaseClass10_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass11_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass11_V_14_o;
    sc_out< sc_logic > cor_phaseClass11_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass11_V_15;
    sc_out< sc_logic > cor_phaseClass11_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass11_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass11_V_13_o;
    sc_out< sc_logic > cor_phaseClass11_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass11_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass11_V_12_o;
    sc_out< sc_logic > cor_phaseClass11_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass11_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass11_V_11_o;
    sc_out< sc_logic > cor_phaseClass11_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass11_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass11_V_10_o;
    sc_out< sc_logic > cor_phaseClass11_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass11_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass11_V_9_o;
    sc_out< sc_logic > cor_phaseClass11_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass11_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass11_V_8_o;
    sc_out< sc_logic > cor_phaseClass11_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass11_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass11_V_7_o;
    sc_out< sc_logic > cor_phaseClass11_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass11_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass11_V_6_o;
    sc_out< sc_logic > cor_phaseClass11_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass11_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass11_V_5_o;
    sc_out< sc_logic > cor_phaseClass11_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass11_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass11_V_4_o;
    sc_out< sc_logic > cor_phaseClass11_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass11_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass11_V_3_o;
    sc_out< sc_logic > cor_phaseClass11_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass11_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass11_V_2_o;
    sc_out< sc_logic > cor_phaseClass11_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass11_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass11_V_1_o;
    sc_out< sc_logic > cor_phaseClass11_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass11_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass11_V_0_o;
    sc_out< sc_logic > cor_phaseClass11_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass12_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass12_V_14_o;
    sc_out< sc_logic > cor_phaseClass12_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass12_V_15;
    sc_out< sc_logic > cor_phaseClass12_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass12_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass12_V_13_o;
    sc_out< sc_logic > cor_phaseClass12_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass12_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass12_V_12_o;
    sc_out< sc_logic > cor_phaseClass12_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass12_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass12_V_11_o;
    sc_out< sc_logic > cor_phaseClass12_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass12_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass12_V_10_o;
    sc_out< sc_logic > cor_phaseClass12_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass12_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass12_V_9_o;
    sc_out< sc_logic > cor_phaseClass12_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass12_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass12_V_8_o;
    sc_out< sc_logic > cor_phaseClass12_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass12_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass12_V_7_o;
    sc_out< sc_logic > cor_phaseClass12_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass12_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass12_V_6_o;
    sc_out< sc_logic > cor_phaseClass12_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass12_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass12_V_5_o;
    sc_out< sc_logic > cor_phaseClass12_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass12_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass12_V_4_o;
    sc_out< sc_logic > cor_phaseClass12_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass12_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass12_V_3_o;
    sc_out< sc_logic > cor_phaseClass12_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass12_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass12_V_2_o;
    sc_out< sc_logic > cor_phaseClass12_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass12_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass12_V_1_o;
    sc_out< sc_logic > cor_phaseClass12_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass12_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass12_V_0_o;
    sc_out< sc_logic > cor_phaseClass12_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass13_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass13_V_14_o;
    sc_out< sc_logic > cor_phaseClass13_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass13_V_15;
    sc_out< sc_logic > cor_phaseClass13_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass13_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass13_V_13_o;
    sc_out< sc_logic > cor_phaseClass13_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass13_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass13_V_12_o;
    sc_out< sc_logic > cor_phaseClass13_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass13_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass13_V_11_o;
    sc_out< sc_logic > cor_phaseClass13_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass13_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass13_V_10_o;
    sc_out< sc_logic > cor_phaseClass13_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass13_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass13_V_9_o;
    sc_out< sc_logic > cor_phaseClass13_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass13_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass13_V_8_o;
    sc_out< sc_logic > cor_phaseClass13_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass13_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass13_V_7_o;
    sc_out< sc_logic > cor_phaseClass13_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass13_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass13_V_6_o;
    sc_out< sc_logic > cor_phaseClass13_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass13_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass13_V_5_o;
    sc_out< sc_logic > cor_phaseClass13_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass13_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass13_V_4_o;
    sc_out< sc_logic > cor_phaseClass13_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass13_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass13_V_3_o;
    sc_out< sc_logic > cor_phaseClass13_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass13_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass13_V_2_o;
    sc_out< sc_logic > cor_phaseClass13_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass13_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass13_V_1_o;
    sc_out< sc_logic > cor_phaseClass13_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass13_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass13_V_0_o;
    sc_out< sc_logic > cor_phaseClass13_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass14_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass14_V_14_o;
    sc_out< sc_logic > cor_phaseClass14_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass14_V_15;
    sc_out< sc_logic > cor_phaseClass14_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass14_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass14_V_13_o;
    sc_out< sc_logic > cor_phaseClass14_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass14_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass14_V_12_o;
    sc_out< sc_logic > cor_phaseClass14_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass14_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass14_V_11_o;
    sc_out< sc_logic > cor_phaseClass14_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass14_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass14_V_10_o;
    sc_out< sc_logic > cor_phaseClass14_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass14_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass14_V_9_o;
    sc_out< sc_logic > cor_phaseClass14_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass14_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass14_V_8_o;
    sc_out< sc_logic > cor_phaseClass14_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass14_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass14_V_7_o;
    sc_out< sc_logic > cor_phaseClass14_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass14_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass14_V_6_o;
    sc_out< sc_logic > cor_phaseClass14_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass14_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass14_V_5_o;
    sc_out< sc_logic > cor_phaseClass14_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass14_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass14_V_4_o;
    sc_out< sc_logic > cor_phaseClass14_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass14_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass14_V_3_o;
    sc_out< sc_logic > cor_phaseClass14_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass14_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass14_V_2_o;
    sc_out< sc_logic > cor_phaseClass14_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass14_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass14_V_1_o;
    sc_out< sc_logic > cor_phaseClass14_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass14_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass14_V_0_o;
    sc_out< sc_logic > cor_phaseClass14_V_0_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass15_V_14_i;
    sc_out< sc_lv<32> > cor_phaseClass15_V_14_o;
    sc_out< sc_logic > cor_phaseClass15_V_14_o_ap_vld;
    sc_out< sc_lv<32> > cor_phaseClass15_V_15;
    sc_out< sc_logic > cor_phaseClass15_V_15_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass15_V_13_i;
    sc_out< sc_lv<32> > cor_phaseClass15_V_13_o;
    sc_out< sc_logic > cor_phaseClass15_V_13_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass15_V_12_i;
    sc_out< sc_lv<32> > cor_phaseClass15_V_12_o;
    sc_out< sc_logic > cor_phaseClass15_V_12_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass15_V_11_i;
    sc_out< sc_lv<32> > cor_phaseClass15_V_11_o;
    sc_out< sc_logic > cor_phaseClass15_V_11_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass15_V_10_i;
    sc_out< sc_lv<32> > cor_phaseClass15_V_10_o;
    sc_out< sc_logic > cor_phaseClass15_V_10_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass15_V_9_i;
    sc_out< sc_lv<32> > cor_phaseClass15_V_9_o;
    sc_out< sc_logic > cor_phaseClass15_V_9_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass15_V_8_i;
    sc_out< sc_lv<32> > cor_phaseClass15_V_8_o;
    sc_out< sc_logic > cor_phaseClass15_V_8_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass15_V_7_i;
    sc_out< sc_lv<32> > cor_phaseClass15_V_7_o;
    sc_out< sc_logic > cor_phaseClass15_V_7_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass15_V_6_i;
    sc_out< sc_lv<32> > cor_phaseClass15_V_6_o;
    sc_out< sc_logic > cor_phaseClass15_V_6_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass15_V_5_i;
    sc_out< sc_lv<32> > cor_phaseClass15_V_5_o;
    sc_out< sc_logic > cor_phaseClass15_V_5_o_ap_vld;
    sc_in< sc_lv<32> > cor_phaseClass15_V_4_i;
    sc_out< sc_lv<32> > cor_phaseClass15_V_4_o;
    sc_out< sc_logic > cor_phaseClass15_V_4_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass15_V_3_i;
    sc_out< sc_lv<21> > cor_phaseClass15_V_3_o;
    sc_out< sc_logic > cor_phaseClass15_V_3_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass15_V_2_i;
    sc_out< sc_lv<21> > cor_phaseClass15_V_2_o;
    sc_out< sc_logic > cor_phaseClass15_V_2_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass15_V_1_i;
    sc_out< sc_lv<21> > cor_phaseClass15_V_1_o;
    sc_out< sc_logic > cor_phaseClass15_V_1_o_ap_vld;
    sc_in< sc_lv<21> > cor_phaseClass15_V_0_i;
    sc_out< sc_lv<21> > cor_phaseClass15_V_0_o;
    sc_out< sc_logic > cor_phaseClass15_V_0_o_ap_vld;


    // Module declarations
    shiftPhaseClass(sc_module_name name);
    SC_HAS_PROCESS(shiftPhaseClass);

    ~shiftPhaseClass();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<4> > phaseClass_V_read_read_fu_552_p2;
    sc_signal< sc_lv<32> > extLd15_fu_678_p1;
    sc_signal< sc_lv<32> > extLd14_fu_838_p1;
    sc_signal< sc_lv<32> > extLd13_fu_998_p1;
    sc_signal< sc_lv<32> > extLd12_fu_1158_p1;
    sc_signal< sc_lv<32> > extLd11_fu_1318_p1;
    sc_signal< sc_lv<32> > extLd10_fu_1478_p1;
    sc_signal< sc_lv<32> > extLd9_fu_1638_p1;
    sc_signal< sc_lv<32> > extLd8_fu_1798_p1;
    sc_signal< sc_lv<32> > extLd7_fu_1958_p1;
    sc_signal< sc_lv<32> > extLd6_fu_2118_p1;
    sc_signal< sc_lv<32> > extLd5_fu_2278_p1;
    sc_signal< sc_lv<32> > extLd4_fu_2438_p1;
    sc_signal< sc_lv<32> > extLd3_fu_2598_p1;
    sc_signal< sc_lv<32> > extLd2_fu_2758_p1;
    sc_signal< sc_lv<32> > extLd1_fu_2918_p1;
    sc_signal< sc_lv<32> > extLd_fu_3078_p1;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_ready();
    void thread_cor_phaseClass0_V_0_o();
    void thread_cor_phaseClass0_V_0_o_ap_vld();
    void thread_cor_phaseClass0_V_10_o();
    void thread_cor_phaseClass0_V_10_o_ap_vld();
    void thread_cor_phaseClass0_V_11_o();
    void thread_cor_phaseClass0_V_11_o_ap_vld();
    void thread_cor_phaseClass0_V_12_o();
    void thread_cor_phaseClass0_V_12_o_ap_vld();
    void thread_cor_phaseClass0_V_13_o();
    void thread_cor_phaseClass0_V_13_o_ap_vld();
    void thread_cor_phaseClass0_V_14_o();
    void thread_cor_phaseClass0_V_14_o_ap_vld();
    void thread_cor_phaseClass0_V_15();
    void thread_cor_phaseClass0_V_15_ap_vld();
    void thread_cor_phaseClass0_V_1_o();
    void thread_cor_phaseClass0_V_1_o_ap_vld();
    void thread_cor_phaseClass0_V_2_o();
    void thread_cor_phaseClass0_V_2_o_ap_vld();
    void thread_cor_phaseClass0_V_3_o();
    void thread_cor_phaseClass0_V_3_o_ap_vld();
    void thread_cor_phaseClass0_V_4_o();
    void thread_cor_phaseClass0_V_4_o_ap_vld();
    void thread_cor_phaseClass0_V_5_o();
    void thread_cor_phaseClass0_V_5_o_ap_vld();
    void thread_cor_phaseClass0_V_6_o();
    void thread_cor_phaseClass0_V_6_o_ap_vld();
    void thread_cor_phaseClass0_V_7_o();
    void thread_cor_phaseClass0_V_7_o_ap_vld();
    void thread_cor_phaseClass0_V_8_o();
    void thread_cor_phaseClass0_V_8_o_ap_vld();
    void thread_cor_phaseClass0_V_9_o();
    void thread_cor_phaseClass0_V_9_o_ap_vld();
    void thread_cor_phaseClass10_V_0_o();
    void thread_cor_phaseClass10_V_0_o_ap_vld();
    void thread_cor_phaseClass10_V_10_o();
    void thread_cor_phaseClass10_V_10_o_ap_vld();
    void thread_cor_phaseClass10_V_11_o();
    void thread_cor_phaseClass10_V_11_o_ap_vld();
    void thread_cor_phaseClass10_V_12_o();
    void thread_cor_phaseClass10_V_12_o_ap_vld();
    void thread_cor_phaseClass10_V_13_o();
    void thread_cor_phaseClass10_V_13_o_ap_vld();
    void thread_cor_phaseClass10_V_14_o();
    void thread_cor_phaseClass10_V_14_o_ap_vld();
    void thread_cor_phaseClass10_V_15();
    void thread_cor_phaseClass10_V_15_ap_vld();
    void thread_cor_phaseClass10_V_1_o();
    void thread_cor_phaseClass10_V_1_o_ap_vld();
    void thread_cor_phaseClass10_V_2_o();
    void thread_cor_phaseClass10_V_2_o_ap_vld();
    void thread_cor_phaseClass10_V_3_o();
    void thread_cor_phaseClass10_V_3_o_ap_vld();
    void thread_cor_phaseClass10_V_4_o();
    void thread_cor_phaseClass10_V_4_o_ap_vld();
    void thread_cor_phaseClass10_V_5_o();
    void thread_cor_phaseClass10_V_5_o_ap_vld();
    void thread_cor_phaseClass10_V_6_o();
    void thread_cor_phaseClass10_V_6_o_ap_vld();
    void thread_cor_phaseClass10_V_7_o();
    void thread_cor_phaseClass10_V_7_o_ap_vld();
    void thread_cor_phaseClass10_V_8_o();
    void thread_cor_phaseClass10_V_8_o_ap_vld();
    void thread_cor_phaseClass10_V_9_o();
    void thread_cor_phaseClass10_V_9_o_ap_vld();
    void thread_cor_phaseClass11_V_0_o();
    void thread_cor_phaseClass11_V_0_o_ap_vld();
    void thread_cor_phaseClass11_V_10_o();
    void thread_cor_phaseClass11_V_10_o_ap_vld();
    void thread_cor_phaseClass11_V_11_o();
    void thread_cor_phaseClass11_V_11_o_ap_vld();
    void thread_cor_phaseClass11_V_12_o();
    void thread_cor_phaseClass11_V_12_o_ap_vld();
    void thread_cor_phaseClass11_V_13_o();
    void thread_cor_phaseClass11_V_13_o_ap_vld();
    void thread_cor_phaseClass11_V_14_o();
    void thread_cor_phaseClass11_V_14_o_ap_vld();
    void thread_cor_phaseClass11_V_15();
    void thread_cor_phaseClass11_V_15_ap_vld();
    void thread_cor_phaseClass11_V_1_o();
    void thread_cor_phaseClass11_V_1_o_ap_vld();
    void thread_cor_phaseClass11_V_2_o();
    void thread_cor_phaseClass11_V_2_o_ap_vld();
    void thread_cor_phaseClass11_V_3_o();
    void thread_cor_phaseClass11_V_3_o_ap_vld();
    void thread_cor_phaseClass11_V_4_o();
    void thread_cor_phaseClass11_V_4_o_ap_vld();
    void thread_cor_phaseClass11_V_5_o();
    void thread_cor_phaseClass11_V_5_o_ap_vld();
    void thread_cor_phaseClass11_V_6_o();
    void thread_cor_phaseClass11_V_6_o_ap_vld();
    void thread_cor_phaseClass11_V_7_o();
    void thread_cor_phaseClass11_V_7_o_ap_vld();
    void thread_cor_phaseClass11_V_8_o();
    void thread_cor_phaseClass11_V_8_o_ap_vld();
    void thread_cor_phaseClass11_V_9_o();
    void thread_cor_phaseClass11_V_9_o_ap_vld();
    void thread_cor_phaseClass12_V_0_o();
    void thread_cor_phaseClass12_V_0_o_ap_vld();
    void thread_cor_phaseClass12_V_10_o();
    void thread_cor_phaseClass12_V_10_o_ap_vld();
    void thread_cor_phaseClass12_V_11_o();
    void thread_cor_phaseClass12_V_11_o_ap_vld();
    void thread_cor_phaseClass12_V_12_o();
    void thread_cor_phaseClass12_V_12_o_ap_vld();
    void thread_cor_phaseClass12_V_13_o();
    void thread_cor_phaseClass12_V_13_o_ap_vld();
    void thread_cor_phaseClass12_V_14_o();
    void thread_cor_phaseClass12_V_14_o_ap_vld();
    void thread_cor_phaseClass12_V_15();
    void thread_cor_phaseClass12_V_15_ap_vld();
    void thread_cor_phaseClass12_V_1_o();
    void thread_cor_phaseClass12_V_1_o_ap_vld();
    void thread_cor_phaseClass12_V_2_o();
    void thread_cor_phaseClass12_V_2_o_ap_vld();
    void thread_cor_phaseClass12_V_3_o();
    void thread_cor_phaseClass12_V_3_o_ap_vld();
    void thread_cor_phaseClass12_V_4_o();
    void thread_cor_phaseClass12_V_4_o_ap_vld();
    void thread_cor_phaseClass12_V_5_o();
    void thread_cor_phaseClass12_V_5_o_ap_vld();
    void thread_cor_phaseClass12_V_6_o();
    void thread_cor_phaseClass12_V_6_o_ap_vld();
    void thread_cor_phaseClass12_V_7_o();
    void thread_cor_phaseClass12_V_7_o_ap_vld();
    void thread_cor_phaseClass12_V_8_o();
    void thread_cor_phaseClass12_V_8_o_ap_vld();
    void thread_cor_phaseClass12_V_9_o();
    void thread_cor_phaseClass12_V_9_o_ap_vld();
    void thread_cor_phaseClass13_V_0_o();
    void thread_cor_phaseClass13_V_0_o_ap_vld();
    void thread_cor_phaseClass13_V_10_o();
    void thread_cor_phaseClass13_V_10_o_ap_vld();
    void thread_cor_phaseClass13_V_11_o();
    void thread_cor_phaseClass13_V_11_o_ap_vld();
    void thread_cor_phaseClass13_V_12_o();
    void thread_cor_phaseClass13_V_12_o_ap_vld();
    void thread_cor_phaseClass13_V_13_o();
    void thread_cor_phaseClass13_V_13_o_ap_vld();
    void thread_cor_phaseClass13_V_14_o();
    void thread_cor_phaseClass13_V_14_o_ap_vld();
    void thread_cor_phaseClass13_V_15();
    void thread_cor_phaseClass13_V_15_ap_vld();
    void thread_cor_phaseClass13_V_1_o();
    void thread_cor_phaseClass13_V_1_o_ap_vld();
    void thread_cor_phaseClass13_V_2_o();
    void thread_cor_phaseClass13_V_2_o_ap_vld();
    void thread_cor_phaseClass13_V_3_o();
    void thread_cor_phaseClass13_V_3_o_ap_vld();
    void thread_cor_phaseClass13_V_4_o();
    void thread_cor_phaseClass13_V_4_o_ap_vld();
    void thread_cor_phaseClass13_V_5_o();
    void thread_cor_phaseClass13_V_5_o_ap_vld();
    void thread_cor_phaseClass13_V_6_o();
    void thread_cor_phaseClass13_V_6_o_ap_vld();
    void thread_cor_phaseClass13_V_7_o();
    void thread_cor_phaseClass13_V_7_o_ap_vld();
    void thread_cor_phaseClass13_V_8_o();
    void thread_cor_phaseClass13_V_8_o_ap_vld();
    void thread_cor_phaseClass13_V_9_o();
    void thread_cor_phaseClass13_V_9_o_ap_vld();
    void thread_cor_phaseClass14_V_0_o();
    void thread_cor_phaseClass14_V_0_o_ap_vld();
    void thread_cor_phaseClass14_V_10_o();
    void thread_cor_phaseClass14_V_10_o_ap_vld();
    void thread_cor_phaseClass14_V_11_o();
    void thread_cor_phaseClass14_V_11_o_ap_vld();
    void thread_cor_phaseClass14_V_12_o();
    void thread_cor_phaseClass14_V_12_o_ap_vld();
    void thread_cor_phaseClass14_V_13_o();
    void thread_cor_phaseClass14_V_13_o_ap_vld();
    void thread_cor_phaseClass14_V_14_o();
    void thread_cor_phaseClass14_V_14_o_ap_vld();
    void thread_cor_phaseClass14_V_15();
    void thread_cor_phaseClass14_V_15_ap_vld();
    void thread_cor_phaseClass14_V_1_o();
    void thread_cor_phaseClass14_V_1_o_ap_vld();
    void thread_cor_phaseClass14_V_2_o();
    void thread_cor_phaseClass14_V_2_o_ap_vld();
    void thread_cor_phaseClass14_V_3_o();
    void thread_cor_phaseClass14_V_3_o_ap_vld();
    void thread_cor_phaseClass14_V_4_o();
    void thread_cor_phaseClass14_V_4_o_ap_vld();
    void thread_cor_phaseClass14_V_5_o();
    void thread_cor_phaseClass14_V_5_o_ap_vld();
    void thread_cor_phaseClass14_V_6_o();
    void thread_cor_phaseClass14_V_6_o_ap_vld();
    void thread_cor_phaseClass14_V_7_o();
    void thread_cor_phaseClass14_V_7_o_ap_vld();
    void thread_cor_phaseClass14_V_8_o();
    void thread_cor_phaseClass14_V_8_o_ap_vld();
    void thread_cor_phaseClass14_V_9_o();
    void thread_cor_phaseClass14_V_9_o_ap_vld();
    void thread_cor_phaseClass15_V_0_o();
    void thread_cor_phaseClass15_V_0_o_ap_vld();
    void thread_cor_phaseClass15_V_10_o();
    void thread_cor_phaseClass15_V_10_o_ap_vld();
    void thread_cor_phaseClass15_V_11_o();
    void thread_cor_phaseClass15_V_11_o_ap_vld();
    void thread_cor_phaseClass15_V_12_o();
    void thread_cor_phaseClass15_V_12_o_ap_vld();
    void thread_cor_phaseClass15_V_13_o();
    void thread_cor_phaseClass15_V_13_o_ap_vld();
    void thread_cor_phaseClass15_V_14_o();
    void thread_cor_phaseClass15_V_14_o_ap_vld();
    void thread_cor_phaseClass15_V_15();
    void thread_cor_phaseClass15_V_15_ap_vld();
    void thread_cor_phaseClass15_V_1_o();
    void thread_cor_phaseClass15_V_1_o_ap_vld();
    void thread_cor_phaseClass15_V_2_o();
    void thread_cor_phaseClass15_V_2_o_ap_vld();
    void thread_cor_phaseClass15_V_3_o();
    void thread_cor_phaseClass15_V_3_o_ap_vld();
    void thread_cor_phaseClass15_V_4_o();
    void thread_cor_phaseClass15_V_4_o_ap_vld();
    void thread_cor_phaseClass15_V_5_o();
    void thread_cor_phaseClass15_V_5_o_ap_vld();
    void thread_cor_phaseClass15_V_6_o();
    void thread_cor_phaseClass15_V_6_o_ap_vld();
    void thread_cor_phaseClass15_V_7_o();
    void thread_cor_phaseClass15_V_7_o_ap_vld();
    void thread_cor_phaseClass15_V_8_o();
    void thread_cor_phaseClass15_V_8_o_ap_vld();
    void thread_cor_phaseClass15_V_9_o();
    void thread_cor_phaseClass15_V_9_o_ap_vld();
    void thread_cor_phaseClass1_V_0_o();
    void thread_cor_phaseClass1_V_0_o_ap_vld();
    void thread_cor_phaseClass1_V_10_o();
    void thread_cor_phaseClass1_V_10_o_ap_vld();
    void thread_cor_phaseClass1_V_11_o();
    void thread_cor_phaseClass1_V_11_o_ap_vld();
    void thread_cor_phaseClass1_V_12_o();
    void thread_cor_phaseClass1_V_12_o_ap_vld();
    void thread_cor_phaseClass1_V_13_o();
    void thread_cor_phaseClass1_V_13_o_ap_vld();
    void thread_cor_phaseClass1_V_14_o();
    void thread_cor_phaseClass1_V_14_o_ap_vld();
    void thread_cor_phaseClass1_V_15();
    void thread_cor_phaseClass1_V_15_ap_vld();
    void thread_cor_phaseClass1_V_1_o();
    void thread_cor_phaseClass1_V_1_o_ap_vld();
    void thread_cor_phaseClass1_V_2_o();
    void thread_cor_phaseClass1_V_2_o_ap_vld();
    void thread_cor_phaseClass1_V_3_o();
    void thread_cor_phaseClass1_V_3_o_ap_vld();
    void thread_cor_phaseClass1_V_4_o();
    void thread_cor_phaseClass1_V_4_o_ap_vld();
    void thread_cor_phaseClass1_V_5_o();
    void thread_cor_phaseClass1_V_5_o_ap_vld();
    void thread_cor_phaseClass1_V_6_o();
    void thread_cor_phaseClass1_V_6_o_ap_vld();
    void thread_cor_phaseClass1_V_7_o();
    void thread_cor_phaseClass1_V_7_o_ap_vld();
    void thread_cor_phaseClass1_V_8_o();
    void thread_cor_phaseClass1_V_8_o_ap_vld();
    void thread_cor_phaseClass1_V_9_o();
    void thread_cor_phaseClass1_V_9_o_ap_vld();
    void thread_cor_phaseClass2_V_0_o();
    void thread_cor_phaseClass2_V_0_o_ap_vld();
    void thread_cor_phaseClass2_V_10_o();
    void thread_cor_phaseClass2_V_10_o_ap_vld();
    void thread_cor_phaseClass2_V_11_o();
    void thread_cor_phaseClass2_V_11_o_ap_vld();
    void thread_cor_phaseClass2_V_12_o();
    void thread_cor_phaseClass2_V_12_o_ap_vld();
    void thread_cor_phaseClass2_V_13_o();
    void thread_cor_phaseClass2_V_13_o_ap_vld();
    void thread_cor_phaseClass2_V_14_o();
    void thread_cor_phaseClass2_V_14_o_ap_vld();
    void thread_cor_phaseClass2_V_15();
    void thread_cor_phaseClass2_V_15_ap_vld();
    void thread_cor_phaseClass2_V_1_o();
    void thread_cor_phaseClass2_V_1_o_ap_vld();
    void thread_cor_phaseClass2_V_2_o();
    void thread_cor_phaseClass2_V_2_o_ap_vld();
    void thread_cor_phaseClass2_V_3_o();
    void thread_cor_phaseClass2_V_3_o_ap_vld();
    void thread_cor_phaseClass2_V_4_o();
    void thread_cor_phaseClass2_V_4_o_ap_vld();
    void thread_cor_phaseClass2_V_5_o();
    void thread_cor_phaseClass2_V_5_o_ap_vld();
    void thread_cor_phaseClass2_V_6_o();
    void thread_cor_phaseClass2_V_6_o_ap_vld();
    void thread_cor_phaseClass2_V_7_o();
    void thread_cor_phaseClass2_V_7_o_ap_vld();
    void thread_cor_phaseClass2_V_8_o();
    void thread_cor_phaseClass2_V_8_o_ap_vld();
    void thread_cor_phaseClass2_V_9_o();
    void thread_cor_phaseClass2_V_9_o_ap_vld();
    void thread_cor_phaseClass3_V_0_o();
    void thread_cor_phaseClass3_V_0_o_ap_vld();
    void thread_cor_phaseClass3_V_10_o();
    void thread_cor_phaseClass3_V_10_o_ap_vld();
    void thread_cor_phaseClass3_V_11_o();
    void thread_cor_phaseClass3_V_11_o_ap_vld();
    void thread_cor_phaseClass3_V_12_o();
    void thread_cor_phaseClass3_V_12_o_ap_vld();
    void thread_cor_phaseClass3_V_13_o();
    void thread_cor_phaseClass3_V_13_o_ap_vld();
    void thread_cor_phaseClass3_V_14_o();
    void thread_cor_phaseClass3_V_14_o_ap_vld();
    void thread_cor_phaseClass3_V_15();
    void thread_cor_phaseClass3_V_15_ap_vld();
    void thread_cor_phaseClass3_V_1_o();
    void thread_cor_phaseClass3_V_1_o_ap_vld();
    void thread_cor_phaseClass3_V_2_o();
    void thread_cor_phaseClass3_V_2_o_ap_vld();
    void thread_cor_phaseClass3_V_3_o();
    void thread_cor_phaseClass3_V_3_o_ap_vld();
    void thread_cor_phaseClass3_V_4_o();
    void thread_cor_phaseClass3_V_4_o_ap_vld();
    void thread_cor_phaseClass3_V_5_o();
    void thread_cor_phaseClass3_V_5_o_ap_vld();
    void thread_cor_phaseClass3_V_6_o();
    void thread_cor_phaseClass3_V_6_o_ap_vld();
    void thread_cor_phaseClass3_V_7_o();
    void thread_cor_phaseClass3_V_7_o_ap_vld();
    void thread_cor_phaseClass3_V_8_o();
    void thread_cor_phaseClass3_V_8_o_ap_vld();
    void thread_cor_phaseClass3_V_9_o();
    void thread_cor_phaseClass3_V_9_o_ap_vld();
    void thread_cor_phaseClass4_V_0_o();
    void thread_cor_phaseClass4_V_0_o_ap_vld();
    void thread_cor_phaseClass4_V_10_o();
    void thread_cor_phaseClass4_V_10_o_ap_vld();
    void thread_cor_phaseClass4_V_11_o();
    void thread_cor_phaseClass4_V_11_o_ap_vld();
    void thread_cor_phaseClass4_V_12_o();
    void thread_cor_phaseClass4_V_12_o_ap_vld();
    void thread_cor_phaseClass4_V_13_o();
    void thread_cor_phaseClass4_V_13_o_ap_vld();
    void thread_cor_phaseClass4_V_14_o();
    void thread_cor_phaseClass4_V_14_o_ap_vld();
    void thread_cor_phaseClass4_V_15();
    void thread_cor_phaseClass4_V_15_ap_vld();
    void thread_cor_phaseClass4_V_1_o();
    void thread_cor_phaseClass4_V_1_o_ap_vld();
    void thread_cor_phaseClass4_V_2_o();
    void thread_cor_phaseClass4_V_2_o_ap_vld();
    void thread_cor_phaseClass4_V_3_o();
    void thread_cor_phaseClass4_V_3_o_ap_vld();
    void thread_cor_phaseClass4_V_4_o();
    void thread_cor_phaseClass4_V_4_o_ap_vld();
    void thread_cor_phaseClass4_V_5_o();
    void thread_cor_phaseClass4_V_5_o_ap_vld();
    void thread_cor_phaseClass4_V_6_o();
    void thread_cor_phaseClass4_V_6_o_ap_vld();
    void thread_cor_phaseClass4_V_7_o();
    void thread_cor_phaseClass4_V_7_o_ap_vld();
    void thread_cor_phaseClass4_V_8_o();
    void thread_cor_phaseClass4_V_8_o_ap_vld();
    void thread_cor_phaseClass4_V_9_o();
    void thread_cor_phaseClass4_V_9_o_ap_vld();
    void thread_cor_phaseClass5_V_0_o();
    void thread_cor_phaseClass5_V_0_o_ap_vld();
    void thread_cor_phaseClass5_V_10_o();
    void thread_cor_phaseClass5_V_10_o_ap_vld();
    void thread_cor_phaseClass5_V_11_o();
    void thread_cor_phaseClass5_V_11_o_ap_vld();
    void thread_cor_phaseClass5_V_12_o();
    void thread_cor_phaseClass5_V_12_o_ap_vld();
    void thread_cor_phaseClass5_V_13_o();
    void thread_cor_phaseClass5_V_13_o_ap_vld();
    void thread_cor_phaseClass5_V_14_o();
    void thread_cor_phaseClass5_V_14_o_ap_vld();
    void thread_cor_phaseClass5_V_15();
    void thread_cor_phaseClass5_V_15_ap_vld();
    void thread_cor_phaseClass5_V_1_o();
    void thread_cor_phaseClass5_V_1_o_ap_vld();
    void thread_cor_phaseClass5_V_2_o();
    void thread_cor_phaseClass5_V_2_o_ap_vld();
    void thread_cor_phaseClass5_V_3_o();
    void thread_cor_phaseClass5_V_3_o_ap_vld();
    void thread_cor_phaseClass5_V_4_o();
    void thread_cor_phaseClass5_V_4_o_ap_vld();
    void thread_cor_phaseClass5_V_5_o();
    void thread_cor_phaseClass5_V_5_o_ap_vld();
    void thread_cor_phaseClass5_V_6_o();
    void thread_cor_phaseClass5_V_6_o_ap_vld();
    void thread_cor_phaseClass5_V_7_o();
    void thread_cor_phaseClass5_V_7_o_ap_vld();
    void thread_cor_phaseClass5_V_8_o();
    void thread_cor_phaseClass5_V_8_o_ap_vld();
    void thread_cor_phaseClass5_V_9_o();
    void thread_cor_phaseClass5_V_9_o_ap_vld();
    void thread_cor_phaseClass6_V_0_o();
    void thread_cor_phaseClass6_V_0_o_ap_vld();
    void thread_cor_phaseClass6_V_10_o();
    void thread_cor_phaseClass6_V_10_o_ap_vld();
    void thread_cor_phaseClass6_V_11_o();
    void thread_cor_phaseClass6_V_11_o_ap_vld();
    void thread_cor_phaseClass6_V_12_o();
    void thread_cor_phaseClass6_V_12_o_ap_vld();
    void thread_cor_phaseClass6_V_13_o();
    void thread_cor_phaseClass6_V_13_o_ap_vld();
    void thread_cor_phaseClass6_V_14_o();
    void thread_cor_phaseClass6_V_14_o_ap_vld();
    void thread_cor_phaseClass6_V_15();
    void thread_cor_phaseClass6_V_15_ap_vld();
    void thread_cor_phaseClass6_V_1_o();
    void thread_cor_phaseClass6_V_1_o_ap_vld();
    void thread_cor_phaseClass6_V_2_o();
    void thread_cor_phaseClass6_V_2_o_ap_vld();
    void thread_cor_phaseClass6_V_3_o();
    void thread_cor_phaseClass6_V_3_o_ap_vld();
    void thread_cor_phaseClass6_V_4_o();
    void thread_cor_phaseClass6_V_4_o_ap_vld();
    void thread_cor_phaseClass6_V_5_o();
    void thread_cor_phaseClass6_V_5_o_ap_vld();
    void thread_cor_phaseClass6_V_6_o();
    void thread_cor_phaseClass6_V_6_o_ap_vld();
    void thread_cor_phaseClass6_V_7_o();
    void thread_cor_phaseClass6_V_7_o_ap_vld();
    void thread_cor_phaseClass6_V_8_o();
    void thread_cor_phaseClass6_V_8_o_ap_vld();
    void thread_cor_phaseClass6_V_9_o();
    void thread_cor_phaseClass6_V_9_o_ap_vld();
    void thread_cor_phaseClass7_V_0_o();
    void thread_cor_phaseClass7_V_0_o_ap_vld();
    void thread_cor_phaseClass7_V_10_o();
    void thread_cor_phaseClass7_V_10_o_ap_vld();
    void thread_cor_phaseClass7_V_11_o();
    void thread_cor_phaseClass7_V_11_o_ap_vld();
    void thread_cor_phaseClass7_V_12_o();
    void thread_cor_phaseClass7_V_12_o_ap_vld();
    void thread_cor_phaseClass7_V_13_o();
    void thread_cor_phaseClass7_V_13_o_ap_vld();
    void thread_cor_phaseClass7_V_14_o();
    void thread_cor_phaseClass7_V_14_o_ap_vld();
    void thread_cor_phaseClass7_V_15();
    void thread_cor_phaseClass7_V_15_ap_vld();
    void thread_cor_phaseClass7_V_1_o();
    void thread_cor_phaseClass7_V_1_o_ap_vld();
    void thread_cor_phaseClass7_V_2_o();
    void thread_cor_phaseClass7_V_2_o_ap_vld();
    void thread_cor_phaseClass7_V_3_o();
    void thread_cor_phaseClass7_V_3_o_ap_vld();
    void thread_cor_phaseClass7_V_4_o();
    void thread_cor_phaseClass7_V_4_o_ap_vld();
    void thread_cor_phaseClass7_V_5_o();
    void thread_cor_phaseClass7_V_5_o_ap_vld();
    void thread_cor_phaseClass7_V_6_o();
    void thread_cor_phaseClass7_V_6_o_ap_vld();
    void thread_cor_phaseClass7_V_7_o();
    void thread_cor_phaseClass7_V_7_o_ap_vld();
    void thread_cor_phaseClass7_V_8_o();
    void thread_cor_phaseClass7_V_8_o_ap_vld();
    void thread_cor_phaseClass7_V_9_o();
    void thread_cor_phaseClass7_V_9_o_ap_vld();
    void thread_cor_phaseClass8_V_0_o();
    void thread_cor_phaseClass8_V_0_o_ap_vld();
    void thread_cor_phaseClass8_V_10_o();
    void thread_cor_phaseClass8_V_10_o_ap_vld();
    void thread_cor_phaseClass8_V_11_o();
    void thread_cor_phaseClass8_V_11_o_ap_vld();
    void thread_cor_phaseClass8_V_12_o();
    void thread_cor_phaseClass8_V_12_o_ap_vld();
    void thread_cor_phaseClass8_V_13_o();
    void thread_cor_phaseClass8_V_13_o_ap_vld();
    void thread_cor_phaseClass8_V_14_o();
    void thread_cor_phaseClass8_V_14_o_ap_vld();
    void thread_cor_phaseClass8_V_15();
    void thread_cor_phaseClass8_V_15_ap_vld();
    void thread_cor_phaseClass8_V_1_o();
    void thread_cor_phaseClass8_V_1_o_ap_vld();
    void thread_cor_phaseClass8_V_2_o();
    void thread_cor_phaseClass8_V_2_o_ap_vld();
    void thread_cor_phaseClass8_V_3_o();
    void thread_cor_phaseClass8_V_3_o_ap_vld();
    void thread_cor_phaseClass8_V_4_o();
    void thread_cor_phaseClass8_V_4_o_ap_vld();
    void thread_cor_phaseClass8_V_5_o();
    void thread_cor_phaseClass8_V_5_o_ap_vld();
    void thread_cor_phaseClass8_V_6_o();
    void thread_cor_phaseClass8_V_6_o_ap_vld();
    void thread_cor_phaseClass8_V_7_o();
    void thread_cor_phaseClass8_V_7_o_ap_vld();
    void thread_cor_phaseClass8_V_8_o();
    void thread_cor_phaseClass8_V_8_o_ap_vld();
    void thread_cor_phaseClass8_V_9_o();
    void thread_cor_phaseClass8_V_9_o_ap_vld();
    void thread_cor_phaseClass9_V_0_o();
    void thread_cor_phaseClass9_V_0_o_ap_vld();
    void thread_cor_phaseClass9_V_10_o();
    void thread_cor_phaseClass9_V_10_o_ap_vld();
    void thread_cor_phaseClass9_V_11_o();
    void thread_cor_phaseClass9_V_11_o_ap_vld();
    void thread_cor_phaseClass9_V_12_o();
    void thread_cor_phaseClass9_V_12_o_ap_vld();
    void thread_cor_phaseClass9_V_13_o();
    void thread_cor_phaseClass9_V_13_o_ap_vld();
    void thread_cor_phaseClass9_V_14_o();
    void thread_cor_phaseClass9_V_14_o_ap_vld();
    void thread_cor_phaseClass9_V_15();
    void thread_cor_phaseClass9_V_15_ap_vld();
    void thread_cor_phaseClass9_V_1_o();
    void thread_cor_phaseClass9_V_1_o_ap_vld();
    void thread_cor_phaseClass9_V_2_o();
    void thread_cor_phaseClass9_V_2_o_ap_vld();
    void thread_cor_phaseClass9_V_3_o();
    void thread_cor_phaseClass9_V_3_o_ap_vld();
    void thread_cor_phaseClass9_V_4_o();
    void thread_cor_phaseClass9_V_4_o_ap_vld();
    void thread_cor_phaseClass9_V_5_o();
    void thread_cor_phaseClass9_V_5_o_ap_vld();
    void thread_cor_phaseClass9_V_6_o();
    void thread_cor_phaseClass9_V_6_o_ap_vld();
    void thread_cor_phaseClass9_V_7_o();
    void thread_cor_phaseClass9_V_7_o_ap_vld();
    void thread_cor_phaseClass9_V_8_o();
    void thread_cor_phaseClass9_V_8_o_ap_vld();
    void thread_cor_phaseClass9_V_9_o();
    void thread_cor_phaseClass9_V_9_o_ap_vld();
    void thread_extLd10_fu_1478_p1();
    void thread_extLd11_fu_1318_p1();
    void thread_extLd12_fu_1158_p1();
    void thread_extLd13_fu_998_p1();
    void thread_extLd14_fu_838_p1();
    void thread_extLd15_fu_678_p1();
    void thread_extLd1_fu_2918_p1();
    void thread_extLd2_fu_2758_p1();
    void thread_extLd3_fu_2598_p1();
    void thread_extLd4_fu_2438_p1();
    void thread_extLd5_fu_2278_p1();
    void thread_extLd6_fu_2118_p1();
    void thread_extLd7_fu_1958_p1();
    void thread_extLd8_fu_1798_p1();
    void thread_extLd9_fu_1638_p1();
    void thread_extLd_fu_3078_p1();
    void thread_phaseClass_V_read_read_fu_552_p2();
};

}

using namespace ap_rtl;

#endif
