#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x279fbd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x279fd60 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x279ddc0 .functor NOT 1, L_0x27d38b0, C4<0>, C4<0>, C4<0>;
L_0x27986a0 .functor XOR 100, L_0x27d3540, L_0x27d36c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x27ac730 .functor XOR 100, L_0x27986a0, L_0x27d3790, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x27d2350_0 .net *"_ivl_10", 99 0, L_0x27d3790;  1 drivers
v0x27d2450_0 .net *"_ivl_12", 99 0, L_0x27ac730;  1 drivers
v0x27d2530_0 .net *"_ivl_2", 99 0, L_0x27d3480;  1 drivers
v0x27d25f0_0 .net *"_ivl_4", 99 0, L_0x27d3540;  1 drivers
v0x27d26d0_0 .net *"_ivl_6", 99 0, L_0x27d36c0;  1 drivers
v0x27d2800_0 .net *"_ivl_8", 99 0, L_0x27986a0;  1 drivers
v0x27d28e0_0 .net "a", 99 0, v0x27d14c0_0;  1 drivers
v0x27d29a0_0 .net "b", 99 0, v0x27d1580_0;  1 drivers
v0x27d2a60_0 .var "clk", 0 0;
v0x27d2b90_0 .net "out_dut", 99 0, v0x27d1f00_0;  1 drivers
v0x27d2c30_0 .net "out_ref", 99 0, L_0x27d32a0;  1 drivers
v0x27d2d00_0 .net "sel", 0 0, v0x27d16c0_0;  1 drivers
v0x27d2da0_0 .var/2u "stats1", 159 0;
v0x27d2e60_0 .var/2u "strobe", 0 0;
v0x27d2f20_0 .net "tb_match", 0 0, L_0x27d38b0;  1 drivers
v0x27d2fe0_0 .net "tb_mismatch", 0 0, L_0x279ddc0;  1 drivers
v0x27d30a0_0 .net "wavedrom_enable", 0 0, v0x27d1790_0;  1 drivers
v0x27d3170_0 .net "wavedrom_title", 511 0, v0x27d1880_0;  1 drivers
L_0x27d3480 .concat [ 100 0 0 0], L_0x27d32a0;
L_0x27d3540 .concat [ 100 0 0 0], L_0x27d32a0;
L_0x27d36c0 .concat [ 100 0 0 0], v0x27d1f00_0;
L_0x27d3790 .concat [ 100 0 0 0], L_0x27d32a0;
L_0x27d38b0 .cmp/eeq 100, L_0x27d3480, L_0x27ac730;
S_0x27abd10 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x279fd60;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "a";
    .port_info 1 /INPUT 100 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 100 "out";
v0x279dfb0_0 .net "a", 99 0, v0x27d14c0_0;  alias, 1 drivers
v0x279e050_0 .net "b", 99 0, v0x27d1580_0;  alias, 1 drivers
v0x2798770_0 .net "out", 99 0, L_0x27d32a0;  alias, 1 drivers
v0x27d0b50_0 .net "sel", 0 0, v0x27d16c0_0;  alias, 1 drivers
L_0x27d32a0 .functor MUXZ 100, v0x27d14c0_0, v0x27d1580_0, v0x27d16c0_0, C4<>;
S_0x27d0c90 .scope module, "stim1" "stimulus_gen" 3 91, 3 16 0, S_0x279fd60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 100 "a";
    .port_info 2 /OUTPUT 100 "b";
    .port_info 3 /OUTPUT 1 "sel";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x27d14c0_0 .var "a", 99 0;
v0x27d1580_0 .var "b", 99 0;
v0x27d1620_0 .net "clk", 0 0, v0x27d2a60_0;  1 drivers
v0x27d16c0_0 .var "sel", 0 0;
v0x27d1790_0 .var "wavedrom_enable", 0 0;
v0x27d1880_0 .var "wavedrom_title", 511 0;
E_0x27a70b0/0 .event negedge, v0x27d1620_0;
E_0x27a70b0/1 .event posedge, v0x27d1620_0;
E_0x27a70b0 .event/or E_0x27a70b0/0, E_0x27a70b0/1;
E_0x27a6c80 .event negedge, v0x27d1620_0;
E_0x27919f0 .event posedge, v0x27d1620_0;
S_0x27d0fc0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27d0c90;
 .timescale -12 -12;
v0x27d11c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27d12c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27d0c90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27d1a00 .scope module, "top_module1" "top_module" 3 103, 4 1 0, S_0x279fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "a";
    .port_info 1 /INPUT 100 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 100 "out";
v0x27d1cc0_0 .net "a", 99 0, v0x27d14c0_0;  alias, 1 drivers
v0x27d1df0_0 .net "b", 99 0, v0x27d1580_0;  alias, 1 drivers
v0x27d1f00_0 .var "out", 99 0;
v0x27d1fc0_0 .net "sel", 0 0, v0x27d16c0_0;  alias, 1 drivers
E_0x27a69d0 .event anyedge, v0x27d0b50_0, v0x279e050_0, v0x279dfb0_0;
S_0x27d2130 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 111, 3 111 0, S_0x279fd60;
 .timescale -12 -12;
E_0x27a2960 .event anyedge, v0x27d2e60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27d2e60_0;
    %nor/r;
    %assign/vec4 v0x27d2e60_0, 0;
    %wait E_0x27a2960;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27d0c90;
T_3 ;
    %pushi/vec4 3735928559, 0, 100;
    %assign/vec4 v0x27d14c0_0, 0;
    %pushi/vec4 99282957, 0, 100;
    %assign/vec4 v0x27d1580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d16c0_0, 0;
    %wait E_0x27a6c80;
    %pushi/vec4 6, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27919f0;
    %load/vec4 v0x27d16c0_0;
    %inv;
    %assign/vec4 v0x27d16c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x27a6c80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27d12c0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27a70b0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 201;
    %split/vec4 1;
    %assign/vec4 v0x27d16c0_0, 0;
    %split/vec4 100;
    %assign/vec4 v0x27d1580_0, 0;
    %assign/vec4 v0x27d14c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27d1a00;
T_4 ;
    %wait E_0x27a69d0;
    %load/vec4 v0x27d1fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x27d1df0_0;
    %assign/vec4 v0x27d1f00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x27d1cc0_0;
    %assign/vec4 v0x27d1f00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x279fd60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d2a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d2e60_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x279fd60;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x27d2a60_0;
    %inv;
    %store/vec4 v0x27d2a60_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x279fd60;
T_7 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27d1620_0, v0x27d2fe0_0, v0x27d28e0_0, v0x27d29a0_0, v0x27d2d00_0, v0x27d2c30_0, v0x27d2b90_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x279fd60;
T_8 ;
    %load/vec4 v0x27d2da0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x27d2da0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27d2da0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0x27d2da0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27d2da0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 124 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27d2da0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27d2da0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x279fd60;
T_9 ;
    %wait E_0x27a70b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27d2da0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d2da0_0, 4, 32;
    %load/vec4 v0x27d2f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x27d2da0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d2da0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27d2da0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d2da0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x27d2c30_0;
    %load/vec4 v0x27d2c30_0;
    %load/vec4 v0x27d2b90_0;
    %xor;
    %load/vec4 v0x27d2c30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x27d2da0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d2da0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x27d2da0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d2da0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mux2to1v/mux2to1v_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/mux2to1v/iter0/response30/top_module.sv";
