// Seed: 3645650406
program module_0 (
    input tri id_0
);
endprogram
module module_1 (
    output uwire id_0,
    input  wor   id_1
);
  logic id_3;
  assign id_3 = 1 - id_3;
  module_0 modCall_1 (id_1);
  wire [-1 'b0 : 1  -  -1] id_4;
  assign id_0 = -1;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output logic [7:0] id_1;
  logic id_3;
  ;
  parameter id_4 = -1 + -1 + 1;
  assign id_3 = id_3;
endmodule
module module_3 #(
    parameter id_12 = 32'd74,
    parameter id_21 = 32'd92,
    parameter id_23 = 32'd49,
    parameter id_9  = 32'd28
) (
    id_1,
    id_2,
    id_3[id_12 : 1],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9[-1 : 1],
    id_10,
    id_11,
    _id_12,
    id_13
);
  output wire id_13;
  inout wire _id_12;
  output wire id_11;
  input wire id_10;
  input logic [7:0] _id_9;
  output wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  or primCall (id_11, id_3, id_14, id_7, id_15, id_6, id_1, id_10, id_16);
  inout logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  parameter id_14 = 1;
  wire id_15, id_16;
  module_2 modCall_1 (
      id_6,
      id_11
  );
  wire id_17;
  wire id_18 = id_12;
  assign id_11 = id_14;
  wire id_19, id_20, _id_21, id_22;
  logic _id_23;
  assign id_6[id_21 : id_9] = -1'h0;
  wire [id_23 : id_23] id_24;
  wire id_25;
  parameter id_26 = id_14;
  if (id_14) wire id_27, id_28, id_29, id_30;
endmodule
