#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar  4 13:36:15 2020
# Process ID: 4007
# Current directory: /home/orcad/Bureau/ECG_VHDL
# Command line: vivado
# Log file: /home/orcad/Bureau/ECG_VHDL/vivado.log
# Journal file: /home/orcad/Bureau/ECG_VHDL/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/orcad/Bureau/ECG_VHDL/projet_ecg.xpr
update_compile_order -fileset sources_1
close [ open /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sources_1/new/buffers.vhd w ]
add_files /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sources_1/new/buffers.vhd
update_compile_order -fileset sources_1
launch_simulation
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top buffers [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
close [ open /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sources_1/new/FSM_Filtres.vhd w ]
add_files /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sources_1/new/FSM_Filtres.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sim_1/new/tp_accumulator.vhd w ]
add_files -fileset sim_1 /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sim_1/new/tp_accumulator.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sim_1/new/tp_accumulator.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sim_1/new/tp_accumulator.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sim_1/new/tb_accumulator.vhd w ]
add_files -fileset sim_1 /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sim_1/new/tb_accumulator.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close [ open /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sources_1/new/TOP_Op.vhd w ]
add_files /home/orcad/Bureau/ECG_VHDL/projet_ecg.srcs/sources_1/new/TOP_Op.vhd
update_compile_order -fileset sources_1
