0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.sim/sim_4/impl/timing/xsim/PartD_tb_time_impl.v,1700154629,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sim_4/new/PartD_tb.v,,AutoRotate;glbl,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sim_4/new/PartD_tb.v,1700154518,verilog,,,,PartD_tb,,,,,,,,
