ResetHalt
;set vectbase = 0x0

;----- Unsure what this does ----------------
writecontrolreg 0x0801 0x00000000

;----- Cache Control Registers --------------
writecontrolreg 0x04 0x00000000  ; Set ACR0
writecontrolreg 0x05 0x00000000  ; Set ACR1
writecontrolreg 0x02 0x00000000  ; Disable Cache

;----- Module Base Address Register (MBAR) --
writecontrolreg 0x0C0F 0x10000001 ; Base Addr
			          ; 0x10000000
				  ; Valid Bit Set

;----- PAR Register Fix for Debug -----------
writemem.b 0x100000CB   0x30

;----- SRAM Base Address Register (RAMBAR) --
writecontrolreg 0x0C04 0x20000001 ; Base Addr
			          ; 0x20000000
				  ; Valid Bit Set

;----- System Integration Module ------------
writemem.b 0x10000003  0xC0	; SIMR

;----- Interrupt Vectors and Priorities -----
writemem.b 0x10000014  0x85	; ICR_E1
writemem.b 0x10000015  0x8B	; ICR_E2
writemem.b 0x10000016  0x8E	; ICR_E3
writemem.b 0x10000017  0x92	; ICR_E4
writemem.b 0x10000018  0x95	; ICR_E5
writemem.b 0x10000019  0x98	; ICR_E6
writemem.b 0x1000001A  0x9F	; ICR_E7
writemem.b 0x1000001B  0x1E	; ICR_SWT
writemem.b 0x1000001C  0x97	; ICR_T1
writemem.b 0x1000001D  0x96	; ICR_T2
writemem.b 0x1000001E  0x8C	; ICR_MBUS
writemem.b 0x1000001F  0x8E	; ICR_U1
writemem.b 0x10000020  0x8D	; ICR_U2
writemem.w 0x10000036  0x3F7E	; IMR
writemem.b 0x10000041  0x04	; SYPCR
writemem.w 0x100000CA  0x0030	; PAR

;----- Chip Select Registers ------------------

;== Flash Memory ==
writemem.w 0x10000064  0xFFE0     ; CSAR0 0xFFE00000
writemem.l 0x10000068  0x00030000 ; CSMR0 0xFFE3FFFF 256k
writemem.w 0x1000006E  0x09CF     ; CSCR0 WSx15,AA,PS2,WR/RD

;== Mapped I/O ====
writemem.w 0x10000070  0x4000     ; CSAR1 0x40000000
writemem.l 0x10000074  0x00000000 ; CSMR1 0x4000FFFF 64k
writemem.w 0x1000007A  0x05DF     ; CSCR1 WSx3,AA,WR/RD 

;== LCD Display ===
writemem.w 0x1000007C  0x5000     ; CSAR2 0x50000000
writemem.l 0x10000080  0x00000000 ; CSMR2 0x5000FFFF 64k
writemem.w 0x10000086  0x3DDF     ; CSCR2 WSx3,AA,WR/RD

;== Other Chip Selects Not Used ==
writemem.w 0x10000088  0x0000     ; CSAR3
writemem.l 0x1000008C  0x00000000 ; CSMR3
writemem.w 0x10000092  0x0123     ; CSCR3

writemem.w 0x10000094  0xD3AC     ; CSAR4
writemem.l 0x10000098  0xDDFF0014 ; CSMR4
writemem.w 0x1000009E  0x0000     ; CSCR4

writemem.w 0x100000A0  0x57E9     ; CSAR5
writemem.l 0x100000A4  0xB0FF0016 ; CSMR5
writemem.w 0x100000AA  0x0000     ; CSCR5

writemem.w 0x100000AC  0x329F     ; CSAR6
writemem.l 0x100000B0  0x75F70014 ; CSMR6
writemem.w 0x100000B6  0x0000     ; CSCR6

writemem.w 0x100000B8  0x9B25     ; CSAR7
writemem.l 0x100000BC  0xBF66001E ; CSMR7
writemem.w 0x100000C2  0x0000     ; CSCR7

;== Default Memory Control Register ==
writemem.w 0x200000C6  0x0000     ; DMCR

;----- DRAM Controllers and Adressing ---------

;== DRAM Control Registers ==
writemem.w 0x10000046  0x0027     ; DCRR - Per dBUG setup
writemem.w 0x1000004A  0x4228     ; DCTR - Per dBUG setup

;== DRAM Bank 0 ==
writemem.w 0x1000004C  0x3000     ; DCAR0 0x30000000
writemem.l 0x10000050  0x001E0000 ; DCMR0 0x301FFFFF 2MByte
writemem.b 0x10000057  0xC7       ; DCCR0

;== DRAM Bank 1 (Unused) ==
writemem.w 0x10000058  0x0000     ; DCAR1
writemem.l 0x1000005C  0x00000000 ; DCMR1
writemem.b 0x10000063  0x00       ; DCCR1

;
; kill the software watchdog timer
;Stop