
_build/nrf52810_xxaa.out:     file format elf32-littlearm


Disassembly of section .text:

00019000 <__isr_vector>:
   19000:	20006000 	.word	0x20006000
   19004:	000192bd 	.word	0x000192bd
   19008:	00019311 	.word	0x00019311
   1900c:	00019313 	.word	0x00019313
   19010:	00019315 	.word	0x00019315
   19014:	00019317 	.word	0x00019317
   19018:	00019319 	.word	0x00019319
	...
   1902c:	0001931b 	.word	0x0001931b
   19030:	0001931d 	.word	0x0001931d
   19034:	00000000 	.word	0x00000000
   19038:	0001931f 	.word	0x0001931f
   1903c:	00019321 	.word	0x00019321
   19040:	0001974d 	.word	0x0001974d
   19044:	00019323 	.word	0x00019323
   19048:	00019323 	.word	0x00019323
   1904c:	00019323 	.word	0x00019323
   19050:	00019323 	.word	0x00019323
   19054:	00000000 	.word	0x00000000
   19058:	000197b9 	.word	0x000197b9
   1905c:	00019323 	.word	0x00019323
   19060:	00019323 	.word	0x00019323
   19064:	00019323 	.word	0x00019323
   19068:	00019323 	.word	0x00019323
   1906c:	00019323 	.word	0x00019323
   19070:	00019323 	.word	0x00019323
   19074:	00019323 	.word	0x00019323
   19078:	00019323 	.word	0x00019323
   1907c:	00019323 	.word	0x00019323
   19080:	00019323 	.word	0x00019323
   19084:	000193f5 	.word	0x000193f5
   19088:	00019323 	.word	0x00019323
   1908c:	00019323 	.word	0x00019323
   19090:	00019323 	.word	0x00019323
   19094:	00019323 	.word	0x00019323
   19098:	0001a781 	.word	0x0001a781
   1909c:	00019323 	.word	0x00019323
   190a0:	00019323 	.word	0x00019323
   190a4:	00019323 	.word	0x00019323
	...
   190b0:	00019323 	.word	0x00019323
   190b4:	00019323 	.word	0x00019323
	...

00019200 <__do_global_dtors_aux>:
   19200:	b510      	push	{r4, lr}
   19202:	4c05      	ldr	r4, [pc, #20]	; (19218 <__do_global_dtors_aux+0x18>)
   19204:	7823      	ldrb	r3, [r4, #0]
   19206:	b933      	cbnz	r3, 19216 <__do_global_dtors_aux+0x16>
   19208:	4b04      	ldr	r3, [pc, #16]	; (1921c <__do_global_dtors_aux+0x1c>)
   1920a:	b113      	cbz	r3, 19212 <__do_global_dtors_aux+0x12>
   1920c:	4804      	ldr	r0, [pc, #16]	; (19220 <__do_global_dtors_aux+0x20>)
   1920e:	f3af 8000 	nop.w
   19212:	2301      	movs	r3, #1
   19214:	7023      	strb	r3, [r4, #0]
   19216:	bd10      	pop	{r4, pc}
   19218:	20001190 	.word	0x20001190
   1921c:	00000000 	.word	0x00000000
   19220:	0001c3cc 	.word	0x0001c3cc

00019224 <frame_dummy>:
   19224:	b508      	push	{r3, lr}
   19226:	4b03      	ldr	r3, [pc, #12]	; (19234 <frame_dummy+0x10>)
   19228:	b11b      	cbz	r3, 19232 <frame_dummy+0xe>
   1922a:	4903      	ldr	r1, [pc, #12]	; (19238 <frame_dummy+0x14>)
   1922c:	4803      	ldr	r0, [pc, #12]	; (1923c <frame_dummy+0x18>)
   1922e:	f3af 8000 	nop.w
   19232:	bd08      	pop	{r3, pc}
   19234:	00000000 	.word	0x00000000
   19238:	20001194 	.word	0x20001194
   1923c:	0001c3cc 	.word	0x0001c3cc

00019240 <_stack_init>:
   19240:	f5a3 3a80 	sub.w	sl, r3, #65536	; 0x10000
   19244:	4770      	bx	lr
   19246:	bf00      	nop

00019248 <_mainCRTStartup>:
   19248:	4b17      	ldr	r3, [pc, #92]	; (192a8 <_mainCRTStartup+0x60>)
   1924a:	2b00      	cmp	r3, #0
   1924c:	bf08      	it	eq
   1924e:	4b13      	ldreq	r3, [pc, #76]	; (1929c <_mainCRTStartup+0x54>)
   19250:	469d      	mov	sp, r3
   19252:	f7ff fff5 	bl	19240 <_stack_init>
   19256:	2100      	movs	r1, #0
   19258:	468b      	mov	fp, r1
   1925a:	460f      	mov	r7, r1
   1925c:	4813      	ldr	r0, [pc, #76]	; (192ac <_mainCRTStartup+0x64>)
   1925e:	4a14      	ldr	r2, [pc, #80]	; (192b0 <_mainCRTStartup+0x68>)
   19260:	1a12      	subs	r2, r2, r0
   19262:	f001 fb41 	bl	1a8e8 <memset>
   19266:	4b0e      	ldr	r3, [pc, #56]	; (192a0 <_mainCRTStartup+0x58>)
   19268:	2b00      	cmp	r3, #0
   1926a:	d000      	beq.n	1926e <_mainCRTStartup+0x26>
   1926c:	4798      	blx	r3
   1926e:	4b0d      	ldr	r3, [pc, #52]	; (192a4 <_mainCRTStartup+0x5c>)
   19270:	2b00      	cmp	r3, #0
   19272:	d000      	beq.n	19276 <_mainCRTStartup+0x2e>
   19274:	4798      	blx	r3
   19276:	2000      	movs	r0, #0
   19278:	2100      	movs	r1, #0
   1927a:	0004      	movs	r4, r0
   1927c:	000d      	movs	r5, r1
   1927e:	480d      	ldr	r0, [pc, #52]	; (192b4 <_mainCRTStartup+0x6c>)
   19280:	2800      	cmp	r0, #0
   19282:	d002      	beq.n	1928a <_mainCRTStartup+0x42>
   19284:	480c      	ldr	r0, [pc, #48]	; (192b8 <_mainCRTStartup+0x70>)
   19286:	f3af 8000 	nop.w
   1928a:	f001 fafb 	bl	1a884 <__libc_init_array>
   1928e:	0020      	movs	r0, r4
   19290:	0029      	movs	r1, r5
   19292:	f000 ff25 	bl	1a0e0 <main>
   19296:	f001 fae1 	bl	1a85c <exit>
   1929a:	bf00      	nop
   1929c:	00080000 	.word	0x00080000
	...
   192a8:	20006000 	.word	0x20006000
   192ac:	20001190 	.word	0x20001190
   192b0:	2000153c 	.word	0x2000153c
	...

000192bc <Reset_Handler>:

    /* Workaround for Errata 185 RAM: RAM corruption at extreme corners 
     * found at the Errata document for your device located
     * at https://infocenter.nordicsemi.com/index.jsp */
    
    LDR     R0, =0x10000130
   192bc:	480e      	ldr	r0, [pc, #56]	; (192f8 <skip+0x1a>)
    LDR     R0, [R0]
   192be:	6800      	ldr	r0, [r0, #0]
    LDR     R1, =0x10000134
   192c0:	490e      	ldr	r1, [pc, #56]	; (192fc <skip+0x1e>)
    LDR     R1, [R1]
   192c2:	6809      	ldr	r1, [r1, #0]
    
    CMP     R0, #0xA
   192c4:	280a      	cmp	r0, #10
    BNE     skip
   192c6:	d10a      	bne.n	192de <skip>
    CMP     R1, #0x0
   192c8:	2900      	cmp	r1, #0
    BNE     skip
   192ca:	d108      	bne.n	192de <skip>
    
    LDR     R0, =0x40000EE4
   192cc:	480c      	ldr	r0, [pc, #48]	; (19300 <skip+0x22>)
    LDR     R2, [R0]
   192ce:	6802      	ldr	r2, [r0, #0]
    LDR     R3, =0xFFFFFF8F
   192d0:	f06f 0370 	mvn.w	r3, #112	; 0x70
    ANDS    R2, R2, R3
   192d4:	401a      	ands	r2, r3
    LDR     R3, =0x00000040
   192d6:	f04f 0340 	mov.w	r3, #64	; 0x40
    ORRS    R2, R2, R3
   192da:	431a      	orrs	r2, r3
    STR     R2, [R0]
   192dc:	6002      	str	r2, [r0, #0]

000192de <skip>:
 *      __bss_start__: VMA of end of the section to copy to. Normally __data_end__ is used, but by using __bss_start__
 *                    the user can add their own initialized data section before BSS section with the INTERT AFTER command.
 *
 * All addresses must be aligned to 4 bytes boundary.
 */
    ldr r1, =__etext
   192de:	4909      	ldr	r1, [pc, #36]	; (19304 <skip+0x26>)
    ldr r2, =__data_start__
   192e0:	4a09      	ldr	r2, [pc, #36]	; (19308 <skip+0x2a>)
    ldr r3, =__bss_start__
   192e2:	4b0a      	ldr	r3, [pc, #40]	; (1930c <skip+0x2e>)

    subs r3, r3, r2
   192e4:	1a9b      	subs	r3, r3, r2
    ble .L_loop1_done
   192e6:	dd03      	ble.n	192f0 <skip+0x12>

.L_loop1:
    subs r3, r3, #4
   192e8:	3b04      	subs	r3, #4
    ldr r0, [r1,r3]
   192ea:	58c8      	ldr	r0, [r1, r3]
    str r0, [r2,r3]
   192ec:	50d0      	str	r0, [r2, r3]
    bgt .L_loop1
   192ee:	dcfb      	bgt.n	192e8 <skip+0xa>

.L_loop3_done:
#endif /* __STARTUP_CLEAR_BSS */

/* Execute SystemInit function. */
    bl SystemInit
   192f0:	f000 f8a0 	bl	19434 <SystemInit>
 * If those libraries are not accessible, define __START as your entry point.
 */
#ifndef __START
#define __START _start
#endif
    bl __START
   192f4:	f7ff ffa8 	bl	19248 <_mainCRTStartup>
    LDR     R0, =0x10000130
   192f8:	10000130 	.word	0x10000130
    LDR     R1, =0x10000134
   192fc:	10000134 	.word	0x10000134
    LDR     R0, =0x40000EE4
   19300:	40000ee4 	.word	0x40000ee4
    ldr r1, =__etext
   19304:	0001c4f0 	.word	0x0001c4f0
    ldr r2, =__data_start__
   19308:	20001118 	.word	0x20001118
    ldr r3, =__bss_start__
   1930c:	20001190 	.word	0x20001190

00019310 <NMI_Handler>:
/* Dummy Exception Handlers (infinite loops which can be modified) */

    .weak   NMI_Handler
    .type   NMI_Handler, %function
NMI_Handler:
    b       .
   19310:	e7fe      	b.n	19310 <NMI_Handler>

00019312 <HardFault_Handler>:


    .weak   HardFault_Handler
    .type   HardFault_Handler, %function
HardFault_Handler:
    b       .
   19312:	e7fe      	b.n	19312 <HardFault_Handler>

00019314 <MemoryManagement_Handler>:


    .weak   MemoryManagement_Handler
    .type   MemoryManagement_Handler, %function
MemoryManagement_Handler:
    b       .
   19314:	e7fe      	b.n	19314 <MemoryManagement_Handler>

00019316 <BusFault_Handler>:


    .weak   BusFault_Handler
    .type   BusFault_Handler, %function
BusFault_Handler:
    b       .
   19316:	e7fe      	b.n	19316 <BusFault_Handler>

00019318 <UsageFault_Handler>:


    .weak   UsageFault_Handler
    .type   UsageFault_Handler, %function
UsageFault_Handler:
    b       .
   19318:	e7fe      	b.n	19318 <UsageFault_Handler>

0001931a <SVC_Handler>:


    .weak   SVC_Handler
    .type   SVC_Handler, %function
SVC_Handler:
    b       .
   1931a:	e7fe      	b.n	1931a <SVC_Handler>

0001931c <DebugMon_Handler>:


    .weak   DebugMon_Handler
    .type   DebugMon_Handler, %function
DebugMon_Handler:
    b       .
   1931c:	e7fe      	b.n	1931c <DebugMon_Handler>

0001931e <PendSV_Handler>:


    .weak   PendSV_Handler
    .type   PendSV_Handler, %function
PendSV_Handler:
    b       .
   1931e:	e7fe      	b.n	1931e <PendSV_Handler>

00019320 <SysTick_Handler>:


    .weak   SysTick_Handler
    .type   SysTick_Handler, %function
SysTick_Handler:
    b       .
   19320:	e7fe      	b.n	19320 <SysTick_Handler>

00019322 <Default_Handler>:
/* IRQ Handlers */

    .globl  Default_Handler
    .type   Default_Handler, %function
Default_Handler:
    b       .
   19322:	e7fe      	b.n	19322 <Default_Handler>

00019324 <app_error_handler_bare>:
 * @param[in] error_code  Error code supplied to the handler.
 * @param[in] line_num    Line number where the handler is called.
 * @param[in] p_file_name Pointer to the file name.
 */
void app_error_handler_bare(ret_code_t error_code)
{
   19324:	b500      	push	{lr}
   19326:	b085      	sub	sp, #20
   19328:	4603      	mov	r3, r0
    error_info_t error_info =
   1932a:	2100      	movs	r1, #0
        .line_num    = 0,
        .p_file_name = NULL,
        .err_code    = error_code,
    };

    app_error_fault_handler(NRF_FAULT_ID_SDK_ERROR, 0, (uint32_t)(&error_info));
   1932c:	aa01      	add	r2, sp, #4
   1932e:	f244 0001 	movw	r0, #16385	; 0x4001
    error_info_t error_info =
   19332:	e9cd 1101 	strd	r1, r1, [sp, #4]
   19336:	9303      	str	r3, [sp, #12]
    app_error_fault_handler(NRF_FAULT_ID_SDK_ERROR, 0, (uint32_t)(&error_info));
   19338:	f000 f804 	bl	19344 <app_error_fault_handler>

    UNUSED_VARIABLE(error_info);
}
   1933c:	b005      	add	sp, #20
   1933e:	f85d fb04 	ldr.w	pc, [sp], #4
   19342:	bf00      	nop

00019344 <app_error_fault_handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   19344:	b672      	cpsid	i
            NRF_LOG_ERROR("UNKNOWN FAULT at 0x%08X", pc);
            break;
    }
#endif

    NRF_BREAKPOINT_COND;
   19346:	4b09      	ldr	r3, [pc, #36]	; (1936c <app_error_fault_handler+0x28>)
   19348:	681b      	ldr	r3, [r3, #0]
   1934a:	07db      	lsls	r3, r3, #31
   1934c:	d500      	bpl.n	19350 <app_error_fault_handler+0xc>
   1934e:	be00      	bkpt	0x0000
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
   19350:	f3bf 8f4f 	dsb	sy
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
   19354:	4906      	ldr	r1, [pc, #24]	; (19370 <app_error_fault_handler+0x2c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
   19356:	4b07      	ldr	r3, [pc, #28]	; (19374 <app_error_fault_handler+0x30>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
   19358:	68ca      	ldr	r2, [r1, #12]
   1935a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
   1935e:	4313      	orrs	r3, r2
   19360:	60cb      	str	r3, [r1, #12]
   19362:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
   19366:	bf00      	nop
   19368:	e7fd      	b.n	19366 <app_error_fault_handler+0x22>
   1936a:	bf00      	nop
   1936c:	e000edf0 	.word	0xe000edf0
   19370:	e000ed00 	.word	0xe000ed00
   19374:	05fa0004 	.word	0x05fa0004

00019378 <app_util_critical_region_enter>:
        __enable_irq();
    }
}

void app_util_critical_region_enter(uint8_t *p_nested)
{
   19378:	b470      	push	{r4, r5, r6}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   1937a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
   1937e:	b672      	cpsid	i
}

__STATIC_INLINE uint32_t sd_nvic_critical_region_enter(uint8_t * p_is_nested_critical_region)
{
  int was_masked = __sd_nvic_irq_disable();
  if (!nrf_nvic_state.__cr_flag)
   19380:	4b0d      	ldr	r3, [pc, #52]	; (193b8 <app_util_critical_region_enter+0x40>)
   19382:	689a      	ldr	r2, [r3, #8]
   19384:	b9aa      	cbnz	r2, 193b2 <app_util_critical_region_enter+0x3a>
  {
    nrf_nvic_state.__cr_flag = 1;
    nrf_nvic_state.__irq_masks[0] = ( NVIC->ICER[0] & __NRF_NVIC_APP_IRQS_0 );
   19386:	490d      	ldr	r1, [pc, #52]	; (193bc <app_util_critical_region_enter+0x44>)
   19388:	4e0d      	ldr	r6, [pc, #52]	; (193c0 <app_util_critical_region_enter+0x48>)
    nrf_nvic_state.__cr_flag = 1;
   1938a:	2501      	movs	r5, #1
   1938c:	609d      	str	r5, [r3, #8]
    nrf_nvic_state.__irq_masks[0] = ( NVIC->ICER[0] & __NRF_NVIC_APP_IRQS_0 );
   1938e:	f8d1 5080 	ldr.w	r5, [r1, #128]	; 0x80
   19392:	4035      	ands	r5, r6
   19394:	601d      	str	r5, [r3, #0]
    NVIC->ICER[0] = __NRF_NVIC_APP_IRQS_0;
   19396:	f8c1 6080 	str.w	r6, [r1, #128]	; 0x80
    nrf_nvic_state.__irq_masks[1] = ( NVIC->ICER[1] & __NRF_NVIC_APP_IRQS_1 );
   1939a:	f8d1 5084 	ldr.w	r5, [r1, #132]	; 0x84
   1939e:	605d      	str	r5, [r3, #4]
    NVIC->ICER[1] = __NRF_NVIC_APP_IRQS_1;
   193a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   193a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    *p_is_nested_critical_region = 0;
   193a8:	7002      	strb	r2, [r0, #0]
  }
  else
  {
    *p_is_nested_critical_region = 1;
  }
  if (!was_masked)
   193aa:	b904      	cbnz	r4, 193ae <app_util_critical_region_enter+0x36>
  __ASM volatile ("cpsie i" : : : "memory");
   193ac:	b662      	cpsie	i
    /* return value can be safely ignored */
    (void) sd_nvic_critical_region_enter(p_nested);
#else
    app_util_disable_irq();
#endif
}
   193ae:	bc70      	pop	{r4, r5, r6}
   193b0:	4770      	bx	lr
    *p_is_nested_critical_region = 1;
   193b2:	2301      	movs	r3, #1
   193b4:	7003      	strb	r3, [r0, #0]
   193b6:	e7f8      	b.n	193aa <app_util_critical_region_enter+0x32>
   193b8:	200014a8 	.word	0x200014a8
   193bc:	e000e100 	.word	0xe000e100
   193c0:	bdff06fc 	.word	0xbdff06fc

000193c4 <app_util_critical_region_exit>:
  return NRF_SUCCESS;
}

__STATIC_INLINE uint32_t sd_nvic_critical_region_exit(uint8_t is_nested_critical_region)
{
  if (nrf_nvic_state.__cr_flag && (is_nested_critical_region == 0))
   193c4:	4b09      	ldr	r3, [pc, #36]	; (193ec <app_util_critical_region_exit+0x28>)
   193c6:	689a      	ldr	r2, [r3, #8]
   193c8:	b172      	cbz	r2, 193e8 <app_util_critical_region_exit+0x24>
   193ca:	b968      	cbnz	r0, 193e8 <app_util_critical_region_exit+0x24>

void app_util_critical_region_exit(uint8_t nested)
{
   193cc:	b410      	push	{r4}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   193ce:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
   193d2:	b672      	cpsid	i
  {
    int was_masked = __sd_nvic_irq_disable();
    NVIC->ISER[0] = nrf_nvic_state.__irq_masks[0];
   193d4:	4a06      	ldr	r2, [pc, #24]	; (193f0 <app_util_critical_region_exit+0x2c>)
   193d6:	681c      	ldr	r4, [r3, #0]
   193d8:	6014      	str	r4, [r2, #0]
    NVIC->ISER[1] = nrf_nvic_state.__irq_masks[1];
   193da:	685c      	ldr	r4, [r3, #4]
   193dc:	6054      	str	r4, [r2, #4]
    nrf_nvic_state.__cr_flag = 0;
   193de:	6098      	str	r0, [r3, #8]
    if (!was_masked)
   193e0:	b901      	cbnz	r1, 193e4 <app_util_critical_region_exit+0x20>
  __ASM volatile ("cpsie i" : : : "memory");
   193e2:	b662      	cpsie	i
    /* return value can be safely ignored */
    (void) sd_nvic_critical_region_exit(nested);
#else
    app_util_enable_irq();
#endif
}
   193e4:	bc10      	pop	{r4}
   193e6:	4770      	bx	lr
   193e8:	4770      	bx	lr
   193ea:	bf00      	nop
   193ec:	200014a8 	.word	0x200014a8
   193f0:	e000e100 	.word	0xe000e100

000193f4 <RTC1_IRQHandler>:
#endif

#if defined(APP_TIMER_V2_RTC1_ENABLED)
void drv_rtc_rtc_1_irq_handler(void)
{
    m_handlers[DRV_RTC_RTC1_INST_IDX](m_cb[DRV_RTC_RTC1_INST_IDX].p_instance);
   193f4:	4a02      	ldr	r2, [pc, #8]	; (19400 <RTC1_IRQHandler+0xc>)
   193f6:	4b03      	ldr	r3, [pc, #12]	; (19404 <RTC1_IRQHandler+0x10>)
   193f8:	6810      	ldr	r0, [r2, #0]
   193fa:	681b      	ldr	r3, [r3, #0]
   193fc:	4718      	bx	r3
   193fe:	bf00      	nop
   19400:	200011ac 	.word	0x200011ac
   19404:	200011b4 	.word	0x200011b4

00019408 <nrf_section_iter_init>:
void nrf_section_iter_init(nrf_section_iter_t * p_iter, nrf_section_set_t const * p_set)
{
    ASSERT(p_iter != NULL);
    ASSERT(p_set  != NULL);

    p_iter->p_set = p_set;
   19408:	6001      	str	r1, [r0, #0]

#if defined(__GNUC__)
    p_iter->p_item = p_iter->p_set->section.p_start;
   1940a:	680b      	ldr	r3, [r1, #0]
   1940c:	6043      	str	r3, [r0, #4]
    if (p_iter->p_item == p_iter->p_set->section.p_end)
   1940e:	684a      	ldr	r2, [r1, #4]
   19410:	4293      	cmp	r3, r2
    {
        p_iter->p_item = NULL;
   19412:	bf04      	itt	eq
   19414:	2300      	moveq	r3, #0
   19416:	6043      	streq	r3, [r0, #4]
    }
#else
    p_iter->p_section = p_set->p_first;
    nrf_section_iter_item_set(p_iter);
#endif
}
   19418:	4770      	bx	lr
   1941a:	bf00      	nop

0001941c <nrf_section_iter_next>:
void nrf_section_iter_next(nrf_section_iter_t * p_iter)
{
    ASSERT(p_iter        != NULL);
    ASSERT(p_iter->p_set != NULL);

    if (p_iter->p_item == NULL)
   1941c:	6843      	ldr	r3, [r0, #4]
   1941e:	b143      	cbz	r3, 19432 <nrf_section_iter_next+0x16>
    {
        return;
    }

    p_iter->p_item = (void *)((size_t)(p_iter->p_item) + p_iter->p_set->item_size);
   19420:	6802      	ldr	r2, [r0, #0]
   19422:	6891      	ldr	r1, [r2, #8]
   19424:	440b      	add	r3, r1
   19426:	6043      	str	r3, [r0, #4]

#if defined(__GNUC__)
    if (p_iter->p_item == p_iter->p_set->section.p_end)
   19428:	6852      	ldr	r2, [r2, #4]
   1942a:	4293      	cmp	r3, r2
    {
        p_iter->p_item = NULL;
   1942c:	bf04      	itt	eq
   1942e:	2300      	moveq	r3, #0
   19430:	6043      	streq	r3, [r0, #4]
    {
        p_iter->p_section++;
        nrf_section_iter_item_set(p_iter);
    }
#endif
}
   19432:	4770      	bx	lr

00019434 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
   19434:	b430      	push	{r4, r5}
    #endif
    
    /* Workaround for Errata 31 "CLOCK: Calibration values are not correctly loaded from FICR at reset" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp */
    if (errata_31()){
        *(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
   19436:	4b5f      	ldr	r3, [pc, #380]	; (195b4 <SystemInit+0x180>)
   19438:	4d5f      	ldr	r5, [pc, #380]	; (195b8 <SystemInit+0x184>)
   1943a:	681a      	ldr	r2, [r3, #0]
    #endif
    
    /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp  */
    if (errata_66()){
        NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
   1943c:	4b5f      	ldr	r3, [pc, #380]	; (195bc <SystemInit+0x188>)
    return true;
}

static bool errata_103(void)
{
    if (*(uint32_t *)0x10000130ul == 0xAul){
   1943e:	4c60      	ldr	r4, [pc, #384]	; (195c0 <SystemInit+0x18c>)
        NRF_CLOCK->EVENTS_DONE = 0;
   19440:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
        *(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
   19444:	f3c2 3242 	ubfx	r2, r2, #13, #3
   19448:	602a      	str	r2, [r5, #0]
        NRF_CLOCK->EVENTS_DONE = 0;
   1944a:	2000      	movs	r0, #0
        NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
   1944c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
        NRF_CLOCK->EVENTS_DONE = 0;
   19450:	f8c1 010c 	str.w	r0, [r1, #268]	; 0x10c
        NRF_CLOCK->EVENTS_CTTO = 0;
   19454:	f8c1 0110 	str.w	r0, [r1, #272]	; 0x110
        NRF_CLOCK->CTIV = 0;
   19458:	f8c1 0538 	str.w	r0, [r1, #1336]	; 0x538
        NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
   1945c:	f8d2 0404 	ldr.w	r0, [r2, #1028]	; 0x404
   19460:	f8c3 0520 	str.w	r0, [r3, #1312]	; 0x520
        NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
   19464:	f8d2 0408 	ldr.w	r0, [r2, #1032]	; 0x408
   19468:	f8c3 0524 	str.w	r0, [r3, #1316]	; 0x524
        NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
   1946c:	f8d2 040c 	ldr.w	r0, [r2, #1036]	; 0x40c
   19470:	f8c3 0528 	str.w	r0, [r3, #1320]	; 0x528
        NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
   19474:	f8d2 0410 	ldr.w	r0, [r2, #1040]	; 0x410
   19478:	f8c3 052c 	str.w	r0, [r3, #1324]	; 0x52c
        NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
   1947c:	f8d2 0414 	ldr.w	r0, [r2, #1044]	; 0x414
   19480:	f8c3 0530 	str.w	r0, [r3, #1328]	; 0x530
        NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
   19484:	f8d2 0418 	ldr.w	r0, [r2, #1048]	; 0x418
   19488:	f8c3 0534 	str.w	r0, [r3, #1332]	; 0x534
        NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
   1948c:	f8d2 041c 	ldr.w	r0, [r2, #1052]	; 0x41c
   19490:	f8c3 0540 	str.w	r0, [r3, #1344]	; 0x540
        NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
   19494:	f8d2 0420 	ldr.w	r0, [r2, #1056]	; 0x420
   19498:	f8c3 0544 	str.w	r0, [r3, #1348]	; 0x544
        NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
   1949c:	f8d2 0424 	ldr.w	r0, [r2, #1060]	; 0x424
   194a0:	f8c3 0548 	str.w	r0, [r3, #1352]	; 0x548
        NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
   194a4:	f8d2 0428 	ldr.w	r0, [r2, #1064]	; 0x428
   194a8:	f8c3 054c 	str.w	r0, [r3, #1356]	; 0x54c
        NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
   194ac:	f8d2 042c 	ldr.w	r0, [r2, #1068]	; 0x42c
   194b0:	f8c3 0550 	str.w	r0, [r3, #1360]	; 0x550
        NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
   194b4:	f8d2 0430 	ldr.w	r0, [r2, #1072]	; 0x430
   194b8:	f8c3 0554 	str.w	r0, [r3, #1364]	; 0x554
        NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
   194bc:	f8d2 0434 	ldr.w	r0, [r2, #1076]	; 0x434
   194c0:	f8c3 0560 	str.w	r0, [r3, #1376]	; 0x560
        NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
   194c4:	f8d2 0438 	ldr.w	r0, [r2, #1080]	; 0x438
   194c8:	f8c3 0564 	str.w	r0, [r3, #1380]	; 0x564
        NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
   194cc:	f8d2 043c 	ldr.w	r0, [r2, #1084]	; 0x43c
   194d0:	f8c3 0568 	str.w	r0, [r3, #1384]	; 0x568
        NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
   194d4:	f8d2 0440 	ldr.w	r0, [r2, #1088]	; 0x440
   194d8:	f8c3 056c 	str.w	r0, [r3, #1388]	; 0x56c
    if (*(uint32_t *)0x10000130ul == 0xAul){
   194dc:	6820      	ldr	r0, [r4, #0]
        NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
   194de:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
   194e2:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    if (*(uint32_t *)0x10000130ul == 0xAul){
   194e6:	280a      	cmp	r0, #10
   194e8:	d017      	beq.n	1951a <SystemInit+0xe6>
        if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
   194ea:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
   194ee:	07db      	lsls	r3, r3, #31
   194f0:	d41f      	bmi.n	19532 <SystemInit+0xfe>
        *(volatile uint32_t *)0x40000EE4ul |= 0x0000000Ful;
   194f2:	4a34      	ldr	r2, [pc, #208]	; (195c4 <SystemInit+0x190>)
   194f4:	6813      	ldr	r3, [r2, #0]
   194f6:	f043 030f 	orr.w	r3, r3, #15
   194fa:	6013      	str	r3, [r2, #0]
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
   194fc:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
   19500:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   19504:	2a00      	cmp	r2, #0
   19506:	db23      	blt.n	19550 <SystemInit+0x11c>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
   19508:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
   1950c:	2b00      	cmp	r3, #0
   1950e:	db1f      	blt.n	19550 <SystemInit+0x11c>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
   19510:	4b2d      	ldr	r3, [pc, #180]	; (195c8 <SystemInit+0x194>)
   19512:	4a2e      	ldr	r2, [pc, #184]	; (195cc <SystemInit+0x198>)
   19514:	601a      	str	r2, [r3, #0]
}
   19516:	bc30      	pop	{r4, r5}
   19518:	4770      	bx	lr
        if (*(uint32_t *)0x10000134ul == 0x0ul){
   1951a:	4b2d      	ldr	r3, [pc, #180]	; (195d0 <SystemInit+0x19c>)
   1951c:	681b      	ldr	r3, [r3, #0]
   1951e:	2b00      	cmp	r3, #0
   19520:	d1e3      	bne.n	194ea <SystemInit+0xb6>
        NRF_CCM->MAXPACKETSIZE = 0xFBul;
   19522:	4b2c      	ldr	r3, [pc, #176]	; (195d4 <SystemInit+0x1a0>)
   19524:	22fb      	movs	r2, #251	; 0xfb
   19526:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
        if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
   1952a:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
   1952e:	07da      	lsls	r2, r3, #31
   19530:	d505      	bpl.n	1953e <SystemInit+0x10a>
            NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
   19532:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   19536:	f06f 0201 	mvn.w	r2, #1
   1953a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
#endif

static bool errata_217(void)
{
    if (*(uint32_t *)0x10000130ul == 0xAul){
   1953e:	4b20      	ldr	r3, [pc, #128]	; (195c0 <SystemInit+0x18c>)
   19540:	681b      	ldr	r3, [r3, #0]
   19542:	2b0a      	cmp	r3, #10
   19544:	d1d5      	bne.n	194f2 <SystemInit+0xbe>
        if (*(uint32_t *)0x10000134ul == 0x0ul){
   19546:	4b22      	ldr	r3, [pc, #136]	; (195d0 <SystemInit+0x19c>)
   19548:	681b      	ldr	r3, [r3, #0]
   1954a:	2b00      	cmp	r3, #0
   1954c:	d0d6      	beq.n	194fc <SystemInit+0xc8>
   1954e:	e7d0      	b.n	194f2 <SystemInit+0xbe>
            NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Wen << NVMC_CONFIG_WEN_Pos;
   19550:	4a21      	ldr	r2, [pc, #132]	; (195d8 <SystemInit+0x1a4>)
   19552:	2301      	movs	r3, #1
   19554:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
   19558:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
   1955c:	2b00      	cmp	r3, #0
   1955e:	d0fb      	beq.n	19558 <SystemInit+0x124>
            NRF_UICR->PSELRESET[0] = 21;
   19560:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
   19564:	2115      	movs	r1, #21
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
   19566:	4a1c      	ldr	r2, [pc, #112]	; (195d8 <SystemInit+0x1a4>)
            NRF_UICR->PSELRESET[0] = 21;
   19568:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
   1956c:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
   19570:	2b00      	cmp	r3, #0
   19572:	d0fb      	beq.n	1956c <SystemInit+0x138>
            NRF_UICR->PSELRESET[1] = 21;
   19574:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
   19578:	2115      	movs	r1, #21
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
   1957a:	4a17      	ldr	r2, [pc, #92]	; (195d8 <SystemInit+0x1a4>)
            NRF_UICR->PSELRESET[1] = 21;
   1957c:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
   19580:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
   19584:	2b00      	cmp	r3, #0
   19586:	d0fb      	beq.n	19580 <SystemInit+0x14c>
            NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Ren << NVMC_CONFIG_WEN_Pos;
   19588:	2300      	movs	r3, #0
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
   1958a:	4913      	ldr	r1, [pc, #76]	; (195d8 <SystemInit+0x1a4>)
            NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Ren << NVMC_CONFIG_WEN_Pos;
   1958c:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
   19590:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
   19594:	2b00      	cmp	r3, #0
   19596:	d0fb      	beq.n	19590 <SystemInit+0x15c>
  __ASM volatile ("dsb 0xF":::"memory");
   19598:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
   1959c:	490f      	ldr	r1, [pc, #60]	; (195dc <SystemInit+0x1a8>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
   1959e:	4b10      	ldr	r3, [pc, #64]	; (195e0 <SystemInit+0x1ac>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
   195a0:	68ca      	ldr	r2, [r1, #12]
   195a2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
   195a6:	4313      	orrs	r3, r2
   195a8:	60cb      	str	r3, [r1, #12]
   195aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
   195ae:	bf00      	nop
   195b0:	e7fd      	b.n	195ae <SystemInit+0x17a>
   195b2:	bf00      	nop
   195b4:	10000244 	.word	0x10000244
   195b8:	4000053c 	.word	0x4000053c
   195bc:	4000c000 	.word	0x4000c000
   195c0:	10000130 	.word	0x10000130
   195c4:	40000ee4 	.word	0x40000ee4
   195c8:	20001118 	.word	0x20001118
   195cc:	03d09000 	.word	0x03d09000
   195d0:	10000134 	.word	0x10000134
   195d4:	4000f000 	.word	0x4000f000
   195d8:	4001e000 	.word	0x4001e000
   195dc:	e000ed00 	.word	0xe000ed00
   195e0:	05fa0004 	.word	0x05fa0004

000195e4 <clock_irq_handler>:
        p_item->event_handler(evt_type);
    }
}

static void clock_irq_handler(nrfx_clock_evt_type_t evt)
{
   195e4:	b510      	push	{r4, lr}
    if (evt == NRFX_CLOCK_EVT_HFCLK_STARTED)
   195e6:	b968      	cbnz	r0, 19604 <clock_irq_handler+0x20>
    {
        m_clock_cb.hfclk_on = true;
   195e8:	4c0e      	ldr	r4, [pc, #56]	; (19624 <clock_irq_handler+0x40>)
    nrf_drv_clock_handler_item_t * p_item = *p_head;
   195ea:	68a3      	ldr	r3, [r4, #8]
        m_clock_cb.hfclk_on = true;
   195ec:	2201      	movs	r2, #1
   195ee:	7062      	strb	r2, [r4, #1]
    if (p_item)
   195f0:	b13b      	cbz	r3, 19602 <clock_irq_handler+0x1e>
        p_item->event_handler(evt_type);
   195f2:	e9d3 2300 	ldrd	r2, r3, [r3]
   195f6:	2000      	movs	r0, #0
        *p_head = p_item->p_next;
   195f8:	60a2      	str	r2, [r4, #8]
        p_item->event_handler(evt_type);
   195fa:	4798      	blx	r3
    nrf_drv_clock_handler_item_t * p_item = *p_head;
   195fc:	68a3      	ldr	r3, [r4, #8]
    if (p_item)
   195fe:	2b00      	cmp	r3, #0
   19600:	d1f7      	bne.n	195f2 <clock_irq_handler+0xe>
            m_clock_cb.cal_done_handler(aborted ?
                NRF_DRV_CLOCK_EVT_CAL_ABORTED : NRF_DRV_CLOCK_EVT_CAL_DONE);
        }
    }
#endif // CALIBRATION_SUPPORT
}
   19602:	bd10      	pop	{r4, pc}
    if (evt == NRFX_CLOCK_EVT_LFCLK_STARTED)
   19604:	2801      	cmp	r0, #1
   19606:	d1fc      	bne.n	19602 <clock_irq_handler+0x1e>
        m_clock_cb.lfclk_on = true;
   19608:	4c06      	ldr	r4, [pc, #24]	; (19624 <clock_irq_handler+0x40>)
    nrf_drv_clock_handler_item_t * p_item = *p_head;
   1960a:	6923      	ldr	r3, [r4, #16]
        m_clock_cb.lfclk_on = true;
   1960c:	70a0      	strb	r0, [r4, #2]
    if (p_item)
   1960e:	2b00      	cmp	r3, #0
   19610:	d0f7      	beq.n	19602 <clock_irq_handler+0x1e>
        p_item->event_handler(evt_type);
   19612:	e9d3 2300 	ldrd	r2, r3, [r3]
   19616:	2001      	movs	r0, #1
        *p_head = p_item->p_next;
   19618:	6122      	str	r2, [r4, #16]
        p_item->event_handler(evt_type);
   1961a:	4798      	blx	r3
    nrf_drv_clock_handler_item_t * p_item = *p_head;
   1961c:	6923      	ldr	r3, [r4, #16]
    if (p_item)
   1961e:	2b00      	cmp	r3, #0
   19620:	d1f7      	bne.n	19612 <clock_irq_handler+0x2e>
}
   19622:	bd10      	pop	{r4, pc}
   19624:	200011b8 	.word	0x200011b8

00019628 <soc_evt_handler>:
 * @param[in] evt_id    SoC event.
 * @param[in] p_context Context.
 */
static void soc_evt_handler(uint32_t evt_id, void * p_context)
{
    if (evt_id == NRF_EVT_HFCLKSTARTED)
   19628:	b970      	cbnz	r0, 19648 <soc_evt_handler+0x20>
{
   1962a:	b510      	push	{r4, lr}
    {
        m_clock_cb.hfclk_on = true;
   1962c:	4c07      	ldr	r4, [pc, #28]	; (1964c <soc_evt_handler+0x24>)
    nrf_drv_clock_handler_item_t * p_item = *p_head;
   1962e:	68a3      	ldr	r3, [r4, #8]
        m_clock_cb.hfclk_on = true;
   19630:	2201      	movs	r2, #1
   19632:	7062      	strb	r2, [r4, #1]
    if (p_item)
   19634:	b13b      	cbz	r3, 19646 <soc_evt_handler+0x1e>
        p_item->event_handler(evt_type);
   19636:	e9d3 2300 	ldrd	r2, r3, [r3]
   1963a:	2000      	movs	r0, #0
        *p_head = p_item->p_next;
   1963c:	60a2      	str	r2, [r4, #8]
        p_item->event_handler(evt_type);
   1963e:	4798      	blx	r3
    nrf_drv_clock_handler_item_t * p_item = *p_head;
   19640:	68a3      	ldr	r3, [r4, #8]
    if (p_item)
   19642:	2b00      	cmp	r3, #0
   19644:	d1f7      	bne.n	19636 <soc_evt_handler+0xe>
        clock_clk_started_notify(NRF_DRV_CLOCK_EVT_HFCLK_STARTED);
    }
}
   19646:	bd10      	pop	{r4, pc}
   19648:	4770      	bx	lr
   1964a:	bf00      	nop
   1964c:	200011b8 	.word	0x200011b8

00019650 <sd_state_evt_handler>:
 *
 * @param[in] state     State.
 * @param[in] p_context Context.
 */
static void sd_state_evt_handler(nrf_sdh_state_evt_t state, void * p_context)
{
   19650:	b530      	push	{r4, r5, lr}
    switch (state)
   19652:	2801      	cmp	r0, #1
{
   19654:	b083      	sub	sp, #12
    switch (state)
   19656:	d004      	beq.n	19662 <sd_state_evt_handler+0x12>
   19658:	2803      	cmp	r0, #3
   1965a:	d01d      	beq.n	19698 <sd_state_evt_handler+0x48>
   1965c:	b1b0      	cbz	r0, 1968c <sd_state_evt_handler+0x3c>
            break;

        default:
            break;
    }
}
   1965e:	b003      	add	sp, #12
   19660:	bd30      	pop	{r4, r5, pc}
            if (!m_clock_cb.module_initialized)
   19662:	4c22      	ldr	r4, [pc, #136]	; (196ec <sd_state_evt_handler+0x9c>)
            CRITICAL_REGION_ENTER();
   19664:	2300      	movs	r3, #0
   19666:	f10d 0007 	add.w	r0, sp, #7
   1966a:	f88d 3007 	strb.w	r3, [sp, #7]
   1966e:	f7ff fe83 	bl	19378 <app_util_critical_region_enter>
            if (!m_clock_cb.module_initialized)
   19672:	7823      	ldrb	r3, [r4, #0]
   19674:	b34b      	cbz	r3, 196ca <sd_state_evt_handler+0x7a>
            ++(m_clock_cb.lfclk_requests);
   19676:	68e3      	ldr	r3, [r4, #12]
            CRITICAL_REGION_EXIT();
   19678:	f89d 0007 	ldrb.w	r0, [sp, #7]
            ++(m_clock_cb.lfclk_requests);
   1967c:	3301      	adds	r3, #1
            m_clock_cb.lfclk_on = true;
   1967e:	2201      	movs	r2, #1
            ++(m_clock_cb.lfclk_requests);
   19680:	60e3      	str	r3, [r4, #12]
            m_clock_cb.lfclk_on = true;
   19682:	70a2      	strb	r2, [r4, #2]
            CRITICAL_REGION_EXIT();
   19684:	f7ff fe9e 	bl	193c4 <app_util_critical_region_exit>
}
   19688:	b003      	add	sp, #12
   1968a:	bd30      	pop	{r4, r5, pc}
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   1968c:	4b18      	ldr	r3, [pc, #96]	; (196f0 <sd_state_evt_handler+0xa0>)
   1968e:	2201      	movs	r2, #1
   19690:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   19694:	b003      	add	sp, #12
   19696:	bd30      	pop	{r4, r5, pc}
    --(m_clock_cb.lfclk_requests);
   19698:	4c14      	ldr	r4, [pc, #80]	; (196ec <sd_state_evt_handler+0x9c>)
            nrfx_clock_enable();
   1969a:	f000 f839 	bl	19710 <nrfx_clock_enable>
    CRITICAL_REGION_ENTER();
   1969e:	2300      	movs	r3, #0
   196a0:	f10d 0007 	add.w	r0, sp, #7
   196a4:	f88d 3007 	strb.w	r3, [sp, #7]
   196a8:	f7ff fe66 	bl	19378 <app_util_critical_region_enter>
    --(m_clock_cb.lfclk_requests);
   196ac:	68e3      	ldr	r3, [r4, #12]
   196ae:	3b01      	subs	r3, #1
   196b0:	60e3      	str	r3, [r4, #12]
    if (m_clock_cb.lfclk_requests == 0)
   196b2:	68e5      	ldr	r5, [r4, #12]
   196b4:	b12d      	cbz	r5, 196c2 <sd_state_evt_handler+0x72>
    CRITICAL_REGION_EXIT();
   196b6:	f89d 0007 	ldrb.w	r0, [sp, #7]
   196ba:	f7ff fe83 	bl	193c4 <app_util_critical_region_exit>
}
   196be:	b003      	add	sp, #12
   196c0:	bd30      	pop	{r4, r5, pc}
    nrfx_clock_lfclk_stop();
   196c2:	f000 f837 	bl	19734 <nrfx_clock_lfclk_stop>
    m_clock_cb.lfclk_on = false;
   196c6:	70a5      	strb	r5, [r4, #2]
}
   196c8:	e7f5      	b.n	196b6 <sd_state_evt_handler+0x66>
        err_code = nrfx_clock_init(clock_irq_handler);
   196ca:	480a      	ldr	r0, [pc, #40]	; (196f4 <sd_state_evt_handler+0xa4>)
        m_clock_cb.hfclk_requests = 0;
   196cc:	6063      	str	r3, [r4, #4]
        m_clock_cb.p_hf_head      = NULL;
   196ce:	60a3      	str	r3, [r4, #8]
        m_clock_cb.p_lf_head      = NULL;
   196d0:	6123      	str	r3, [r4, #16]
        m_clock_cb.lfclk_requests = 0;
   196d2:	60e3      	str	r3, [r4, #12]
        err_code = nrfx_clock_init(clock_irq_handler);
   196d4:	f000 f810 	bl	196f8 <nrfx_clock_init>
        if (!nrf_sdh_is_enabled())
   196d8:	f001 f84c 	bl	1a774 <nrf_sdh_is_enabled>
   196dc:	b110      	cbz	r0, 196e4 <sd_state_evt_handler+0x94>
        m_clock_cb.module_initialized = true;
   196de:	2301      	movs	r3, #1
   196e0:	7023      	strb	r3, [r4, #0]
    return err_code;
   196e2:	e7c8      	b.n	19676 <sd_state_evt_handler+0x26>
            nrfx_clock_enable();
   196e4:	f000 f814 	bl	19710 <nrfx_clock_enable>
   196e8:	e7f9      	b.n	196de <sd_state_evt_handler+0x8e>
   196ea:	bf00      	nop
   196ec:	200011b8 	.word	0x200011b8
   196f0:	e000e100 	.word	0xe000e100
   196f4:	000195e5 	.word	0x000195e5

000196f8 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
   196f8:	4a04      	ldr	r2, [pc, #16]	; (1970c <nrfx_clock_init+0x14>)
   196fa:	7913      	ldrb	r3, [r2, #4]
   196fc:	b923      	cbnz	r3, 19708 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
   196fe:	2101      	movs	r1, #1
        m_clock_cb.event_handler = event_handler;
   19700:	6010      	str	r0, [r2, #0]
        m_clock_cb.module_initialized = true;
   19702:	8091      	strh	r1, [r2, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
   19704:	4618      	mov	r0, r3
   19706:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
   19708:	2085      	movs	r0, #133	; 0x85
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
   1970a:	4770      	bx	lr
   1970c:	200011cc 	.word	0x200011cc

00019710 <nrfx_clock_enable>:
 * @retval false Otherwise.
 */
#define NRFX_IRQ_IS_ENABLED(irq_number)  _NRFX_IRQ_IS_ENABLED(irq_number)
static inline bool _NRFX_IRQ_IS_ENABLED(IRQn_Type irq_number)
{
    return 0 != (NVIC->ISER[irq_number / 32] & (1UL << (irq_number % 32)));
   19710:	4b07      	ldr	r3, [pc, #28]	; (19730 <nrfx_clock_enable+0x20>)
   19712:	681a      	ldr	r2, [r3, #0]
    priority = NRFX_CLOCK_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
   19714:	07d2      	lsls	r2, r2, #31
   19716:	d404      	bmi.n	19722 <nrfx_clock_enable+0x12>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   19718:	21c0      	movs	r1, #192	; 0xc0
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   1971a:	2201      	movs	r2, #1
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   1971c:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   19720:	601a      	str	r2, [r3, #0]
    return (bool)*((volatile uint32_t *)((uint8_t *)NRF_CLOCK + event));
}

__STATIC_INLINE void nrf_clock_lf_src_set(nrf_clock_lfclk_t source)
{
    NRF_CLOCK->LFCLKSRC = (uint32_t)(source);
   19722:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   19726:	2201      	movs	r2, #1
   19728:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
   1972c:	4770      	bx	lr
   1972e:	bf00      	nop
   19730:	e000e100 	.word	0xe000e100

00019734 <nrfx_clock_lfclk_stop>:
    *((volatile uint32_t *)((uint8_t *)NRF_CLOCK + task)) = 0x1UL;
   19734:	4b04      	ldr	r3, [pc, #16]	; (19748 <nrfx_clock_lfclk_stop+0x14>)
   19736:	2201      	movs	r2, #1
   19738:	601a      	str	r2, [r3, #0]
                                CLOCK_LFCLKSRCCOPY_SRC_Msk) >> CLOCK_LFCLKSRCCOPY_SRC_Pos);
}

__STATIC_INLINE bool nrf_clock_lf_is_running(void)
{
    return ((NRF_CLOCK->LFCLKSTAT &
   1973a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   1973e:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418

void nrfx_clock_lfclk_stop(void)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    nrf_clock_task_trigger(NRF_CLOCK_TASK_LFCLKSTOP);
    while (nrf_clock_lf_is_running())
   19742:	03db      	lsls	r3, r3, #15
   19744:	d4fb      	bmi.n	1973e <nrfx_clock_lfclk_stop+0xa>
    {}
}
   19746:	4770      	bx	lr
   19748:	4000000c 	.word	0x4000000c

0001974c <POWER_CLOCK_IRQHandler>:
    nrf_clock_task_trigger(NRF_CLOCK_TASK_CTSTOP);
#endif
}

void nrfx_clock_irq_handler(void)
{
   1974c:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)NRF_CLOCK + event));
   1974e:	4b17      	ldr	r3, [pc, #92]	; (197ac <POWER_CLOCK_IRQHandler+0x60>)
   19750:	681a      	ldr	r2, [r3, #0]
   19752:	b082      	sub	sp, #8
    if (nrf_clock_event_check(NRF_CLOCK_EVENT_HFCLKSTARTED))
   19754:	b162      	cbz	r2, 19770 <POWER_CLOCK_IRQHandler+0x24>
    *((volatile uint32_t *)((uint8_t *)NRF_CLOCK + event)) = 0x0UL;
   19756:	2100      	movs	r1, #0
        nrf_clock_event_clear(NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: %s.", EVT_TO_STR(NRF_CLOCK_EVENT_HFCLKSTARTED));
        nrf_clock_int_disable(NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
   19758:	4a15      	ldr	r2, [pc, #84]	; (197b0 <POWER_CLOCK_IRQHandler+0x64>)
   1975a:	6019      	str	r1, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)NRF_CLOCK + (uint32_t)event));
   1975c:	681b      	ldr	r3, [r3, #0]
   1975e:	7950      	ldrb	r0, [r2, #5]
   19760:	9300      	str	r3, [sp, #0]
    NRF_CLOCK->INTENCLR = int_mask;
   19762:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   19766:	2301      	movs	r3, #1
    (void)dummy;
   19768:	9c00      	ldr	r4, [sp, #0]
    NRF_CLOCK->INTENCLR = int_mask;
   1976a:	f8c1 3308 	str.w	r3, [r1, #776]	; 0x308
   1976e:	b198      	cbz	r0, 19798 <POWER_CLOCK_IRQHandler+0x4c>
    return (bool)*((volatile uint32_t *)((uint8_t *)NRF_CLOCK + event));
   19770:	4b10      	ldr	r3, [pc, #64]	; (197b4 <POWER_CLOCK_IRQHandler+0x68>)
   19772:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK_EVENT_LFCLKSTARTED))
   19774:	b1ba      	cbz	r2, 197a6 <POWER_CLOCK_IRQHandler+0x5a>
    *((volatile uint32_t *)((uint8_t *)NRF_CLOCK + event)) = 0x0UL;
   19776:	2200      	movs	r2, #0
   19778:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)NRF_CLOCK + (uint32_t)event));
   1977a:	681b      	ldr	r3, [r3, #0]
   1977c:	9301      	str	r3, [sp, #4]
    NRF_CLOCK->INTENCLR = int_mask;
   1977e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   19782:	2102      	movs	r1, #2
    {
        nrf_clock_event_clear(NRF_CLOCK_EVENT_LFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: %s.", EVT_TO_STR(NRF_CLOCK_EVENT_LFCLKSTARTED));
        nrf_clock_int_disable(NRF_CLOCK_INT_LF_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
   19784:	4b0a      	ldr	r3, [pc, #40]	; (197b0 <POWER_CLOCK_IRQHandler+0x64>)
    (void)dummy;
   19786:	9801      	ldr	r0, [sp, #4]
    NRF_CLOCK->INTENCLR = int_mask;
   19788:	f8c2 1308 	str.w	r1, [r2, #776]	; 0x308
   1978c:	681b      	ldr	r3, [r3, #0]
   1978e:	2001      	movs	r0, #1
        nrf_clock_int_disable(NRF_CLOCK_INT_DONE_MASK);
        m_clock_cb.cal_state = CAL_STATE_IDLE;
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif //  NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
}
   19790:	b002      	add	sp, #8
   19792:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
   19796:	4718      	bx	r3
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
   19798:	6811      	ldr	r1, [r2, #0]
            m_clock_cb.hfclk_started = true;
   1979a:	7153      	strb	r3, [r2, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
   1979c:	4788      	blx	r1
    return (bool)*((volatile uint32_t *)((uint8_t *)NRF_CLOCK + event));
   1979e:	4b05      	ldr	r3, [pc, #20]	; (197b4 <POWER_CLOCK_IRQHandler+0x68>)
   197a0:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK_EVENT_LFCLKSTARTED))
   197a2:	2a00      	cmp	r2, #0
   197a4:	d1e7      	bne.n	19776 <POWER_CLOCK_IRQHandler+0x2a>
}
   197a6:	b002      	add	sp, #8
   197a8:	bd10      	pop	{r4, pc}
   197aa:	bf00      	nop
   197ac:	40000100 	.word	0x40000100
   197b0:	200011cc 	.word	0x200011cc
   197b4:	40000104 	.word	0x40000104

000197b8 <GPIOTE_IRQHandler>:
    return nrf_gpiote_event_addr_get(event);
}


void nrfx_gpiote_irq_handler(void)
{
   197b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   197bc:	b086      	sub	sp, #24
    return ((uint32_t)NRF_GPIOTE + task);
}

__STATIC_INLINE bool nrf_gpiote_event_is_set(nrf_gpiote_events_t event)
{
    return (*(uint32_t *)nrf_gpiote_event_addr_get(event) == 0x1UL) ? true : false;
   197be:	4ac0      	ldr	r2, [pc, #768]	; (19ac0 <GPIOTE_IRQHandler+0x308>)
    uint32_t status            = 0;
    uint32_t input[GPIO_COUNT] = {0};
   197c0:	2300      	movs	r3, #0
   197c2:	9301      	str	r3, [sp, #4]
    nrf_gpiote_events_t event = NRF_GPIOTE_EVENTS_IN_0;
    uint32_t            mask  = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    for (i = 0; i < GPIOTE_CH_NUM; i++)
    {
        if (nrf_gpiote_event_is_set(event) && nrf_gpiote_int_is_enabled(mask))
   197c4:	6811      	ldr	r1, [r2, #0]
   197c6:	2901      	cmp	r1, #1
   197c8:	f000 81c8 	beq.w	19b5c <GPIOTE_IRQHandler+0x3a4>
    uint32_t status            = 0;
   197cc:	461e      	mov	r6, r3
   197ce:	4bbd      	ldr	r3, [pc, #756]	; (19ac4 <GPIOTE_IRQHandler+0x30c>)
        if (nrf_gpiote_event_is_set(event) && nrf_gpiote_int_is_enabled(mask))
   197d0:	681a      	ldr	r2, [r3, #0]
   197d2:	2a01      	cmp	r2, #1
   197d4:	f000 81b4 	beq.w	19b40 <GPIOTE_IRQHandler+0x388>
   197d8:	4bbb      	ldr	r3, [pc, #748]	; (19ac8 <GPIOTE_IRQHandler+0x310>)
   197da:	681a      	ldr	r2, [r3, #0]
   197dc:	2a01      	cmp	r2, #1
   197de:	f000 81a1 	beq.w	19b24 <GPIOTE_IRQHandler+0x36c>
   197e2:	4bba      	ldr	r3, [pc, #744]	; (19acc <GPIOTE_IRQHandler+0x314>)
   197e4:	681a      	ldr	r2, [r3, #0]
   197e6:	2a01      	cmp	r2, #1
   197e8:	f000 818e 	beq.w	19b08 <GPIOTE_IRQHandler+0x350>
   197ec:	4bb8      	ldr	r3, [pc, #736]	; (19ad0 <GPIOTE_IRQHandler+0x318>)
   197ee:	681a      	ldr	r2, [r3, #0]
   197f0:	2a01      	cmp	r2, #1
   197f2:	f000 817b 	beq.w	19aec <GPIOTE_IRQHandler+0x334>
   197f6:	4bb7      	ldr	r3, [pc, #732]	; (19ad4 <GPIOTE_IRQHandler+0x31c>)
   197f8:	681a      	ldr	r2, [r3, #0]
   197fa:	2a01      	cmp	r2, #1
   197fc:	f000 8152 	beq.w	19aa4 <GPIOTE_IRQHandler+0x2ec>
   19800:	4bb5      	ldr	r3, [pc, #724]	; (19ad8 <GPIOTE_IRQHandler+0x320>)
   19802:	681a      	ldr	r2, [r3, #0]
   19804:	2a01      	cmp	r2, #1
   19806:	f000 813f 	beq.w	19a88 <GPIOTE_IRQHandler+0x2d0>
   1980a:	4bb4      	ldr	r3, [pc, #720]	; (19adc <GPIOTE_IRQHandler+0x324>)
   1980c:	681a      	ldr	r2, [r3, #0]
   1980e:	2a01      	cmp	r2, #1
   19810:	d008      	beq.n	19824 <GPIOTE_IRQHandler+0x6c>
   19812:	4bb3      	ldr	r3, [pc, #716]	; (19ae0 <GPIOTE_IRQHandler+0x328>)
        event = (nrf_gpiote_events_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* collect PORT status event, if event is set read pins state. Processing is postponed to the
     * end of interrupt. */
    if (nrf_gpiote_event_is_set(NRF_GPIOTE_EVENTS_PORT))
   19814:	681a      	ldr	r2, [r3, #0]
   19816:	2a01      	cmp	r2, #1
   19818:	f000 81ac 	beq.w	19b74 <GPIOTE_IRQHandler+0x3bc>
        status |= (uint32_t)NRF_GPIOTE_INT_PORT_MASK;
        nrf_gpio_ports_read(0, GPIO_COUNT, input);
    }

    /* Process pin events. */
    if (status & NRF_GPIOTE_INT_IN_MASK)
   1981c:	b9f6      	cbnz	r6, 1985c <GPIOTE_IRQHandler+0xa4>
                }
            }
        }
        while (repeat);
    }
}
   1981e:	b006      	add	sp, #24
   19820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    NRF_GPIOTE->INTENCLR = mask;
}

__STATIC_INLINE uint32_t nrf_gpiote_int_is_enabled(uint32_t mask)
{
    return (NRF_GPIOTE->INTENSET & mask);
   19824:	4aaf      	ldr	r2, [pc, #700]	; (19ae4 <GPIOTE_IRQHandler+0x32c>)
   19826:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
        if (nrf_gpiote_event_is_set(event) && nrf_gpiote_int_is_enabled(mask))
   1982a:	0612      	lsls	r2, r2, #24
   1982c:	d5f1      	bpl.n	19812 <GPIOTE_IRQHandler+0x5a>
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
   1982e:	2200      	movs	r2, #0
   19830:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
   19832:	6819      	ldr	r1, [r3, #0]
   19834:	9104      	str	r1, [sp, #16]
    if (nrf_gpiote_event_is_set(NRF_GPIOTE_EVENTS_PORT))
   19836:	6e19      	ldr	r1, [r3, #96]	; 0x60
    (void)dummy;
   19838:	9804      	ldr	r0, [sp, #16]
   1983a:	2901      	cmp	r1, #1
    return (*(uint32_t *)nrf_gpiote_event_addr_get(event) == 0x1UL) ? true : false;
   1983c:	f103 0360 	add.w	r3, r3, #96	; 0x60
            status |= mask;
   19840:	f046 0680 	orr.w	r6, r6, #128	; 0x80
    if (nrf_gpiote_event_is_set(NRF_GPIOTE_EVENTS_PORT))
   19844:	d10a      	bne.n	1985c <GPIOTE_IRQHandler+0xa4>
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
   19846:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
   19848:	681b      	ldr	r3, [r3, #0]
   1984a:	9305      	str	r3, [sp, #20]
}


__STATIC_INLINE uint32_t nrf_gpio_port_in_read(NRF_GPIO_Type const * p_reg)
{
    return p_reg->IN;
   1984c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    (void)dummy;
   19850:	9a05      	ldr	r2, [sp, #20]
   19852:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
    NRFX_ASSERT(start_port + length <= GPIO_COUNT);
    uint32_t i;

    for (i = start_port; i < (start_port + length); i++)
    {
        *p_masks = nrf_gpio_port_in_read(gpio_regs[i]);
   19856:	9301      	str	r3, [sp, #4]
        status |= (uint32_t)NRF_GPIOTE_INT_PORT_MASK;
   19858:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
    return m_cb.handlers[channel];
   1985c:	4fa2      	ldr	r7, [pc, #648]	; (19ae8 <GPIOTE_IRQHandler+0x330>)
        mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
   1985e:	2501      	movs	r5, #1
        for (i = 0; i < GPIOTE_CH_NUM; i++)
   19860:	2400      	movs	r4, #0
                              ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
}

__STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(uint32_t idx)
{
    return ((NRF_GPIOTE->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
   19862:	00a3      	lsls	r3, r4, #2
   19864:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
            if (mask & status)
   19868:	422e      	tst	r6, r5
   1986a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
            mask <<= 1;
   1986e:	ea4f 0545 	mov.w	r5, r5, lsl #1
            if (mask & status)
   19872:	d00b      	beq.n	1988c <GPIOTE_IRQHandler+0xd4>
   19874:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return m_cb.handlers[channel];
   19878:	f857 2024 	ldr.w	r2, [r7, r4, lsl #2]
}

__STATIC_INLINE nrf_gpiote_polarity_t nrf_gpiote_event_polarity_get(uint32_t idx)
{
    return (nrf_gpiote_polarity_t)((NRF_GPIOTE->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >> GPIOTE_CONFIG_POLARITY_Pos);
   1987c:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
                    handler(pin, polarity);
   19880:	f3c0 2004 	ubfx	r0, r0, #8, #5
   19884:	f3c1 4101 	ubfx	r1, r1, #16, #2
                if (handler)
   19888:	b102      	cbz	r2, 1988c <GPIOTE_IRQHandler+0xd4>
                    handler(pin, polarity);
   1988a:	4790      	blx	r2
        for (i = 0; i < GPIOTE_CH_NUM; i++)
   1988c:	3401      	adds	r4, #1
   1988e:	2c08      	cmp	r4, #8
   19890:	d1e7      	bne.n	19862 <GPIOTE_IRQHandler+0xaa>
    if (status & (uint32_t)NRF_GPIOTE_INT_PORT_MASK)
   19892:	2e00      	cmp	r6, #0
   19894:	dac3      	bge.n	1981e <GPIOTE_IRQHandler+0x66>
            pins_to_check[port_idx] = 0xFFFFFFFF;
   19896:	2200      	movs	r2, #0
   19898:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1989c:	e9cd 2302 	strd	r2, r3, [sp, #8]
        for (port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
   198a0:	4c91      	ldr	r4, [pc, #580]	; (19ae8 <GPIOTE_IRQHandler+0x330>)
__STATIC_INLINE uint32_t nrf_bitmask_bit_is_set(uint32_t bit, void const * p_mask)
{
    uint8_t const * p_mask8 = (uint8_t const *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    return (1 << bit) & p_mask8[byte_idx];
   198a2:	2501      	movs	r5, #1
__STATIC_INLINE void nrf_bitmask_bit_set(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] |= (1 << bit);
   198a4:	ae02      	add	r6, sp, #8
                uint8_t           pin_and_sense = (uint8_t)m_cb.port_handlers_pins[i];
   198a6:	f994 0050 	ldrsb.w	r0, [r4, #80]	; 0x50
                if ((m_cb.port_handlers_pins[i] != PIN_NOT_USED)
   198aa:	1c47      	adds	r7, r0, #1
   198ac:	d037      	beq.n	1991e <GPIOTE_IRQHandler+0x166>
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
   198ae:	f3c0 0cc2 	ubfx	ip, r0, #3, #3
    return (1 << bit) & p_mask8[byte_idx];
   198b2:	ab06      	add	r3, sp, #24
   198b4:	eb03 070c 	add.w	r7, r3, ip
    bit = BITMASK_RELBIT_GET(bit);
   198b8:	f000 0307 	and.w	r3, r0, #7
    return (1 << bit) & p_mask8[byte_idx];
   198bc:	f817 2c0c 	ldrb.w	r2, [r7, #-12]
   198c0:	fa05 f303 	lsl.w	r3, r5, r3
                    && nrf_bitmask_bit_is_set(pin, pins_to_check))
   198c4:	421a      	tst	r2, r3
                uint8_t           pin_and_sense = (uint8_t)m_cb.port_handlers_pins[i];
   198c6:	b2c1      	uxtb	r1, r0
                nrfx_gpiote_pin_t pin           = (pin_and_sense & ~SENSE_FIELD_MASK);
   198c8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
                    && nrf_bitmask_bit_is_set(pin, pins_to_check))
   198cc:	d027      	beq.n	1991e <GPIOTE_IRQHandler+0x166>
    return m_cb.pin_assignments[pin];
   198ce:	1822      	adds	r2, r4, r0
                    nrf_gpiote_polarity_t polarity =
   198d0:	0989      	lsrs	r1, r1, #6
                        channel_handler_get((uint32_t)channel_port_get(pin));
   198d2:	f992 2030 	ldrsb.w	r2, [r2, #48]	; 0x30
    return m_cb.handlers[channel];
   198d6:	f854 8022 	ldr.w	r8, [r4, r2, lsl #2]
                    if (handler || (polarity == NRF_GPIOTE_POLARITY_TOGGLE))
   198da:	f1b8 0f00 	cmp.w	r8, #0
   198de:	f000 819d 	beq.w	19c1c <GPIOTE_IRQHandler+0x464>
                        if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   198e2:	2903      	cmp	r1, #3
   198e4:	f000 819d 	beq.w	19c22 <GPIOTE_IRQHandler+0x46a>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   198e8:	0082      	lsls	r2, r0, #2
   198ea:	f102 42a0 	add.w	r2, r2, #1342177280	; 0x50000000
   198ee:	f817 7c14 	ldrb.w	r7, [r7, #-20]
   198f2:	f8d2 c700 	ldr.w	ip, [r2, #1792]	; 0x700
                        if ((pin_state && (sense == NRF_GPIO_PIN_SENSE_HIGH)) ||
   198f6:	401f      	ands	r7, r3
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
   198f8:	f3cc 4c01 	ubfx	ip, ip, #16, #2
   198fc:	d00b      	beq.n	19916 <GPIOTE_IRQHandler+0x15e>
   198fe:	f1bc 0f02 	cmp.w	ip, #2
   19902:	d10c      	bne.n	1991e <GPIOTE_IRQHandler+0x166>
                            if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   19904:	2903      	cmp	r1, #3
   19906:	f000 81bf 	beq.w	19c88 <GPIOTE_IRQHandler+0x4d0>
            repeat = 0;
   1990a:	2700      	movs	r7, #0
                            if (handler)
   1990c:	f1b8 0f00 	cmp.w	r8, #0
   19910:	d006      	beq.n	19920 <GPIOTE_IRQHandler+0x168>
                                handler(pin, polarity);
   19912:	47c0      	blx	r8
   19914:	e004      	b.n	19920 <GPIOTE_IRQHandler+0x168>
                            (!pin_state && (sense == NRF_GPIO_PIN_SENSE_LOW))  )
   19916:	f1bc 0f03 	cmp.w	ip, #3
   1991a:	f000 81a3 	beq.w	19c64 <GPIOTE_IRQHandler+0x4ac>
            repeat = 0;
   1991e:	2700      	movs	r7, #0
                uint8_t           pin_and_sense = (uint8_t)m_cb.port_handlers_pins[i];
   19920:	f994 0051 	ldrsb.w	r0, [r4, #81]	; 0x51
                if ((m_cb.port_handlers_pins[i] != PIN_NOT_USED)
   19924:	1c41      	adds	r1, r0, #1
   19926:	d032      	beq.n	1998e <GPIOTE_IRQHandler+0x1d6>
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
   19928:	f3c0 0ec2 	ubfx	lr, r0, #3, #3
    return (1 << bit) & p_mask8[byte_idx];
   1992c:	ab06      	add	r3, sp, #24
   1992e:	eb03 0c0e 	add.w	ip, r3, lr
    bit = BITMASK_RELBIT_GET(bit);
   19932:	f000 0307 	and.w	r3, r0, #7
    return (1 << bit) & p_mask8[byte_idx];
   19936:	f81c 2c0c 	ldrb.w	r2, [ip, #-12]
   1993a:	fa05 f303 	lsl.w	r3, r5, r3
                    && nrf_bitmask_bit_is_set(pin, pins_to_check))
   1993e:	421a      	tst	r2, r3
                uint8_t           pin_and_sense = (uint8_t)m_cb.port_handlers_pins[i];
   19940:	b2c1      	uxtb	r1, r0
                nrfx_gpiote_pin_t pin           = (pin_and_sense & ~SENSE_FIELD_MASK);
   19942:	f000 003f 	and.w	r0, r0, #63	; 0x3f
                    && nrf_bitmask_bit_is_set(pin, pins_to_check))
   19946:	d022      	beq.n	1998e <GPIOTE_IRQHandler+0x1d6>
    return m_cb.pin_assignments[pin];
   19948:	1822      	adds	r2, r4, r0
                    nrf_gpiote_polarity_t polarity =
   1994a:	0989      	lsrs	r1, r1, #6
                        channel_handler_get((uint32_t)channel_port_get(pin));
   1994c:	f992 2030 	ldrsb.w	r2, [r2, #48]	; 0x30
    return m_cb.handlers[channel];
   19950:	f854 8022 	ldr.w	r8, [r4, r2, lsl #2]
                    if (handler || (polarity == NRF_GPIOTE_POLARITY_TOGGLE))
   19954:	f1b8 0f00 	cmp.w	r8, #0
   19958:	f000 817b 	beq.w	19c52 <GPIOTE_IRQHandler+0x49a>
                        if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   1995c:	2903      	cmp	r1, #3
   1995e:	f000 817b 	beq.w	19c58 <GPIOTE_IRQHandler+0x4a0>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   19962:	0082      	lsls	r2, r0, #2
   19964:	f102 4ea0 	add.w	lr, r2, #1342177280	; 0x50000000
   19968:	f81c cc14 	ldrb.w	ip, [ip, #-20]
   1996c:	f8de 2700 	ldr.w	r2, [lr, #1792]	; 0x700
                        if ((pin_state && (sense == NRF_GPIO_PIN_SENSE_HIGH)) ||
   19970:	ea1c 0f03 	tst.w	ip, r3
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
   19974:	f3c2 4201 	ubfx	r2, r2, #16, #2
   19978:	f000 813a 	beq.w	19bf0 <GPIOTE_IRQHandler+0x438>
   1997c:	2a02      	cmp	r2, #2
   1997e:	d106      	bne.n	1998e <GPIOTE_IRQHandler+0x1d6>
                            if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   19980:	2903      	cmp	r1, #3
   19982:	f000 8184 	beq.w	19c8e <GPIOTE_IRQHandler+0x4d6>
                            if (handler)
   19986:	f1b8 0f00 	cmp.w	r8, #0
   1998a:	d000      	beq.n	1998e <GPIOTE_IRQHandler+0x1d6>
                                handler(pin, polarity);
   1998c:	47c0      	blx	r8
                uint8_t           pin_and_sense = (uint8_t)m_cb.port_handlers_pins[i];
   1998e:	f994 0052 	ldrsb.w	r0, [r4, #82]	; 0x52
                if ((m_cb.port_handlers_pins[i] != PIN_NOT_USED)
   19992:	1c42      	adds	r2, r0, #1
   19994:	d032      	beq.n	199fc <GPIOTE_IRQHandler+0x244>
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
   19996:	f3c0 0ec2 	ubfx	lr, r0, #3, #3
    return (1 << bit) & p_mask8[byte_idx];
   1999a:	ab06      	add	r3, sp, #24
   1999c:	eb03 0c0e 	add.w	ip, r3, lr
    bit = BITMASK_RELBIT_GET(bit);
   199a0:	f000 0307 	and.w	r3, r0, #7
    return (1 << bit) & p_mask8[byte_idx];
   199a4:	f81c 2c0c 	ldrb.w	r2, [ip, #-12]
   199a8:	fa05 f303 	lsl.w	r3, r5, r3
                    && nrf_bitmask_bit_is_set(pin, pins_to_check))
   199ac:	421a      	tst	r2, r3
                uint8_t           pin_and_sense = (uint8_t)m_cb.port_handlers_pins[i];
   199ae:	b2c1      	uxtb	r1, r0
                nrfx_gpiote_pin_t pin           = (pin_and_sense & ~SENSE_FIELD_MASK);
   199b0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
                    && nrf_bitmask_bit_is_set(pin, pins_to_check))
   199b4:	d022      	beq.n	199fc <GPIOTE_IRQHandler+0x244>
    return m_cb.pin_assignments[pin];
   199b6:	1822      	adds	r2, r4, r0
                    nrf_gpiote_polarity_t polarity =
   199b8:	0989      	lsrs	r1, r1, #6
                        channel_handler_get((uint32_t)channel_port_get(pin));
   199ba:	f992 2030 	ldrsb.w	r2, [r2, #48]	; 0x30
    return m_cb.handlers[channel];
   199be:	f854 8022 	ldr.w	r8, [r4, r2, lsl #2]
                    if (handler || (polarity == NRF_GPIOTE_POLARITY_TOGGLE))
   199c2:	f1b8 0f00 	cmp.w	r8, #0
   199c6:	f000 813b 	beq.w	19c40 <GPIOTE_IRQHandler+0x488>
                        if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   199ca:	2903      	cmp	r1, #3
   199cc:	f000 813b 	beq.w	19c46 <GPIOTE_IRQHandler+0x48e>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   199d0:	0082      	lsls	r2, r0, #2
   199d2:	f102 4ea0 	add.w	lr, r2, #1342177280	; 0x50000000
   199d6:	f81c cc14 	ldrb.w	ip, [ip, #-20]
   199da:	f8de 2700 	ldr.w	r2, [lr, #1792]	; 0x700
                        if ((pin_state && (sense == NRF_GPIO_PIN_SENSE_HIGH)) ||
   199de:	ea1c 0f03 	tst.w	ip, r3
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
   199e2:	f3c2 4201 	ubfx	r2, r2, #16, #2
   199e6:	f000 80ed 	beq.w	19bc4 <GPIOTE_IRQHandler+0x40c>
   199ea:	2a02      	cmp	r2, #2
   199ec:	d106      	bne.n	199fc <GPIOTE_IRQHandler+0x244>
                            if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   199ee:	2903      	cmp	r1, #3
   199f0:	f000 8150 	beq.w	19c94 <GPIOTE_IRQHandler+0x4dc>
                            if (handler)
   199f4:	f1b8 0f00 	cmp.w	r8, #0
   199f8:	d000      	beq.n	199fc <GPIOTE_IRQHandler+0x244>
                                handler(pin, polarity);
   199fa:	47c0      	blx	r8
                uint8_t           pin_and_sense = (uint8_t)m_cb.port_handlers_pins[i];
   199fc:	f994 0053 	ldrsb.w	r0, [r4, #83]	; 0x53
                if ((m_cb.port_handlers_pins[i] != PIN_NOT_USED)
   19a00:	1c43      	adds	r3, r0, #1
   19a02:	d032      	beq.n	19a6a <GPIOTE_IRQHandler+0x2b2>
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
   19a04:	f3c0 0ec2 	ubfx	lr, r0, #3, #3
    return (1 << bit) & p_mask8[byte_idx];
   19a08:	ab06      	add	r3, sp, #24
   19a0a:	eb03 0c0e 	add.w	ip, r3, lr
    bit = BITMASK_RELBIT_GET(bit);
   19a0e:	f000 0207 	and.w	r2, r0, #7
    return (1 << bit) & p_mask8[byte_idx];
   19a12:	f81c 3c0c 	ldrb.w	r3, [ip, #-12]
   19a16:	fa05 f202 	lsl.w	r2, r5, r2
                    && nrf_bitmask_bit_is_set(pin, pins_to_check))
   19a1a:	4213      	tst	r3, r2
                uint8_t           pin_and_sense = (uint8_t)m_cb.port_handlers_pins[i];
   19a1c:	b2c1      	uxtb	r1, r0
                nrfx_gpiote_pin_t pin           = (pin_and_sense & ~SENSE_FIELD_MASK);
   19a1e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
                    && nrf_bitmask_bit_is_set(pin, pins_to_check))
   19a22:	d022      	beq.n	19a6a <GPIOTE_IRQHandler+0x2b2>
    return m_cb.pin_assignments[pin];
   19a24:	1823      	adds	r3, r4, r0
                    nrf_gpiote_polarity_t polarity =
   19a26:	0989      	lsrs	r1, r1, #6
                        channel_handler_get((uint32_t)channel_port_get(pin));
   19a28:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
    return m_cb.handlers[channel];
   19a2c:	f854 8023 	ldr.w	r8, [r4, r3, lsl #2]
                    if (handler || (polarity == NRF_GPIOTE_POLARITY_TOGGLE))
   19a30:	f1b8 0f00 	cmp.w	r8, #0
   19a34:	f000 80fb 	beq.w	19c2e <GPIOTE_IRQHandler+0x476>
                        if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   19a38:	2903      	cmp	r1, #3
   19a3a:	f000 80fb 	beq.w	19c34 <GPIOTE_IRQHandler+0x47c>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   19a3e:	0083      	lsls	r3, r0, #2
   19a40:	f103 4ea0 	add.w	lr, r3, #1342177280	; 0x50000000
   19a44:	f81c cc14 	ldrb.w	ip, [ip, #-20]
   19a48:	f8de 3700 	ldr.w	r3, [lr, #1792]	; 0x700
                        if ((pin_state && (sense == NRF_GPIO_PIN_SENSE_HIGH)) ||
   19a4c:	ea1c 0f02 	tst.w	ip, r2
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
   19a50:	f3c3 4301 	ubfx	r3, r3, #16, #2
   19a54:	f000 809c 	beq.w	19b90 <GPIOTE_IRQHandler+0x3d8>
   19a58:	2b02      	cmp	r3, #2
   19a5a:	d106      	bne.n	19a6a <GPIOTE_IRQHandler+0x2b2>
                            if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   19a5c:	2903      	cmp	r1, #3
   19a5e:	f000 811c 	beq.w	19c9a <GPIOTE_IRQHandler+0x4e2>
                            if (handler)
   19a62:	f1b8 0f00 	cmp.w	r8, #0
   19a66:	d000      	beq.n	19a6a <GPIOTE_IRQHandler+0x2b2>
                                handler(pin, polarity);
   19a68:	47c0      	blx	r8
            if (repeat)
   19a6a:	2f00      	cmp	r7, #0
   19a6c:	f43f aed7 	beq.w	1981e <GPIOTE_IRQHandler+0x66>
    return p_reg->IN;
   19a70:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
                    if (new_input[port_idx] != input[port_idx])
   19a74:	9a01      	ldr	r2, [sp, #4]
   19a76:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
   19a7a:	429a      	cmp	r2, r3
   19a7c:	f43f aecf 	beq.w	1981e <GPIOTE_IRQHandler+0x66>
                        pins_to_check[port_idx] = toggle_mask[port_idx];
   19a80:	9a02      	ldr	r2, [sp, #8]
                        input[port_idx]         = new_input[port_idx];
   19a82:	9301      	str	r3, [sp, #4]
                        pins_to_check[port_idx] = toggle_mask[port_idx];
   19a84:	9203      	str	r2, [sp, #12]
        while (repeat);
   19a86:	e70e      	b.n	198a6 <GPIOTE_IRQHandler+0xee>
    return (NRF_GPIOTE->INTENSET & mask);
   19a88:	4a16      	ldr	r2, [pc, #88]	; (19ae4 <GPIOTE_IRQHandler+0x32c>)
   19a8a:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
        if (nrf_gpiote_event_is_set(event) && nrf_gpiote_int_is_enabled(mask))
   19a8e:	0651      	lsls	r1, r2, #25
   19a90:	f57f aebb 	bpl.w	1980a <GPIOTE_IRQHandler+0x52>
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
   19a94:	2200      	movs	r2, #0
   19a96:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
   19a98:	681b      	ldr	r3, [r3, #0]
   19a9a:	9304      	str	r3, [sp, #16]
    (void)dummy;
   19a9c:	9b04      	ldr	r3, [sp, #16]
            status |= mask;
   19a9e:	f046 0640 	orr.w	r6, r6, #64	; 0x40
   19aa2:	e6b2      	b.n	1980a <GPIOTE_IRQHandler+0x52>
    return (NRF_GPIOTE->INTENSET & mask);
   19aa4:	4a0f      	ldr	r2, [pc, #60]	; (19ae4 <GPIOTE_IRQHandler+0x32c>)
   19aa6:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
        if (nrf_gpiote_event_is_set(event) && nrf_gpiote_int_is_enabled(mask))
   19aaa:	0690      	lsls	r0, r2, #26
   19aac:	f57f aea8 	bpl.w	19800 <GPIOTE_IRQHandler+0x48>
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
   19ab0:	2200      	movs	r2, #0
   19ab2:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
   19ab4:	681b      	ldr	r3, [r3, #0]
   19ab6:	9304      	str	r3, [sp, #16]
    (void)dummy;
   19ab8:	9b04      	ldr	r3, [sp, #16]
            status |= mask;
   19aba:	f046 0620 	orr.w	r6, r6, #32
   19abe:	e69f      	b.n	19800 <GPIOTE_IRQHandler+0x48>
   19ac0:	40006100 	.word	0x40006100
   19ac4:	40006104 	.word	0x40006104
   19ac8:	40006108 	.word	0x40006108
   19acc:	4000610c 	.word	0x4000610c
   19ad0:	40006110 	.word	0x40006110
   19ad4:	40006114 	.word	0x40006114
   19ad8:	40006118 	.word	0x40006118
   19adc:	4000611c 	.word	0x4000611c
   19ae0:	4000617c 	.word	0x4000617c
   19ae4:	40006000 	.word	0x40006000
   19ae8:	200011d8 	.word	0x200011d8
    return (NRF_GPIOTE->INTENSET & mask);
   19aec:	4a6c      	ldr	r2, [pc, #432]	; (19ca0 <GPIOTE_IRQHandler+0x4e8>)
   19aee:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
        if (nrf_gpiote_event_is_set(event) && nrf_gpiote_int_is_enabled(mask))
   19af2:	06d4      	lsls	r4, r2, #27
   19af4:	f57f ae7f 	bpl.w	197f6 <GPIOTE_IRQHandler+0x3e>
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
   19af8:	2200      	movs	r2, #0
   19afa:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
   19afc:	681b      	ldr	r3, [r3, #0]
   19afe:	9304      	str	r3, [sp, #16]
    (void)dummy;
   19b00:	9b04      	ldr	r3, [sp, #16]
            status |= mask;
   19b02:	f046 0610 	orr.w	r6, r6, #16
   19b06:	e676      	b.n	197f6 <GPIOTE_IRQHandler+0x3e>
    return (NRF_GPIOTE->INTENSET & mask);
   19b08:	4a65      	ldr	r2, [pc, #404]	; (19ca0 <GPIOTE_IRQHandler+0x4e8>)
   19b0a:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
        if (nrf_gpiote_event_is_set(event) && nrf_gpiote_int_is_enabled(mask))
   19b0e:	0715      	lsls	r5, r2, #28
   19b10:	f57f ae6c 	bpl.w	197ec <GPIOTE_IRQHandler+0x34>
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
   19b14:	2200      	movs	r2, #0
   19b16:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
   19b18:	681b      	ldr	r3, [r3, #0]
   19b1a:	9304      	str	r3, [sp, #16]
    (void)dummy;
   19b1c:	9b04      	ldr	r3, [sp, #16]
            status |= mask;
   19b1e:	f046 0608 	orr.w	r6, r6, #8
   19b22:	e663      	b.n	197ec <GPIOTE_IRQHandler+0x34>
    return (NRF_GPIOTE->INTENSET & mask);
   19b24:	4a5e      	ldr	r2, [pc, #376]	; (19ca0 <GPIOTE_IRQHandler+0x4e8>)
   19b26:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
        if (nrf_gpiote_event_is_set(event) && nrf_gpiote_int_is_enabled(mask))
   19b2a:	0757      	lsls	r7, r2, #29
   19b2c:	f57f ae59 	bpl.w	197e2 <GPIOTE_IRQHandler+0x2a>
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
   19b30:	2200      	movs	r2, #0
   19b32:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
   19b34:	681b      	ldr	r3, [r3, #0]
   19b36:	9304      	str	r3, [sp, #16]
    (void)dummy;
   19b38:	9b04      	ldr	r3, [sp, #16]
            status |= mask;
   19b3a:	f046 0604 	orr.w	r6, r6, #4
   19b3e:	e650      	b.n	197e2 <GPIOTE_IRQHandler+0x2a>
    return (NRF_GPIOTE->INTENSET & mask);
   19b40:	4a57      	ldr	r2, [pc, #348]	; (19ca0 <GPIOTE_IRQHandler+0x4e8>)
   19b42:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
        if (nrf_gpiote_event_is_set(event) && nrf_gpiote_int_is_enabled(mask))
   19b46:	0792      	lsls	r2, r2, #30
   19b48:	f57f ae46 	bpl.w	197d8 <GPIOTE_IRQHandler+0x20>
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
   19b4c:	2200      	movs	r2, #0
   19b4e:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
   19b50:	681b      	ldr	r3, [r3, #0]
   19b52:	9304      	str	r3, [sp, #16]
    (void)dummy;
   19b54:	9b04      	ldr	r3, [sp, #16]
            status |= mask;
   19b56:	f046 0602 	orr.w	r6, r6, #2
   19b5a:	e63d      	b.n	197d8 <GPIOTE_IRQHandler+0x20>
    return (NRF_GPIOTE->INTENSET & mask);
   19b5c:	4950      	ldr	r1, [pc, #320]	; (19ca0 <GPIOTE_IRQHandler+0x4e8>)
   19b5e:	f8d1 6304 	ldr.w	r6, [r1, #772]	; 0x304
        if (nrf_gpiote_event_is_set(event) && nrf_gpiote_int_is_enabled(mask))
   19b62:	f016 0601 	ands.w	r6, r6, #1
   19b66:	f43f ae32 	beq.w	197ce <GPIOTE_IRQHandler+0x16>
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
   19b6a:	6013      	str	r3, [r2, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
   19b6c:	6813      	ldr	r3, [r2, #0]
   19b6e:	9304      	str	r3, [sp, #16]
    (void)dummy;
   19b70:	9b04      	ldr	r3, [sp, #16]
            status |= mask;
   19b72:	e62c      	b.n	197ce <GPIOTE_IRQHandler+0x16>
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
   19b74:	2200      	movs	r2, #0
   19b76:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
   19b78:	681b      	ldr	r3, [r3, #0]
   19b7a:	9305      	str	r3, [sp, #20]
   19b7c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    (void)dummy;
   19b80:	9a05      	ldr	r2, [sp, #20]
   19b82:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
        *p_masks = nrf_gpio_port_in_read(gpio_regs[i]);
   19b86:	9301      	str	r3, [sp, #4]
    if (status & NRF_GPIOTE_INT_IN_MASK)
   19b88:	2e00      	cmp	r6, #0
   19b8a:	f43f ae84 	beq.w	19896 <GPIOTE_IRQHandler+0xde>
   19b8e:	e663      	b.n	19858 <GPIOTE_IRQHandler+0xa0>
                            (!pin_state && (sense == NRF_GPIO_PIN_SENSE_LOW))  )
   19b90:	2b03      	cmp	r3, #3
   19b92:	f47f af6a 	bne.w	19a6a <GPIOTE_IRQHandler+0x2b2>
                            if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   19b96:	2903      	cmp	r1, #3
   19b98:	f47f af63 	bne.w	19a62 <GPIOTE_IRQHandler+0x2aa>
   19b9c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    reg->PIN_CNF[pin_number] &= ~GPIO_PIN_CNF_SENSE_Msk;
   19ba0:	f8de 3700 	ldr.w	r3, [lr, #1792]	; 0x700
   19ba4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
   19ba8:	f8ce 3700 	str.w	r3, [lr, #1792]	; 0x700
    reg->PIN_CNF[pin_number] |= (sense_config << GPIO_PIN_CNF_SENSE_Pos);
   19bac:	f8de 3700 	ldr.w	r3, [lr, #1792]	; 0x700
   19bb0:	4313      	orrs	r3, r2
   19bb2:	f8ce 3700 	str.w	r3, [lr, #1792]	; 0x700
                            if (handler)
   19bb6:	f1b8 0f00 	cmp.w	r8, #0
   19bba:	f43f af59 	beq.w	19a70 <GPIOTE_IRQHandler+0x2b8>
                                ++repeat;
   19bbe:	3701      	adds	r7, #1
   19bc0:	b2ff      	uxtb	r7, r7
   19bc2:	e751      	b.n	19a68 <GPIOTE_IRQHandler+0x2b0>
                            (!pin_state && (sense == NRF_GPIO_PIN_SENSE_LOW))  )
   19bc4:	2a03      	cmp	r2, #3
   19bc6:	f47f af19 	bne.w	199fc <GPIOTE_IRQHandler+0x244>
                            if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   19bca:	2903      	cmp	r1, #3
   19bcc:	f47f af12 	bne.w	199f4 <GPIOTE_IRQHandler+0x23c>
   19bd0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    reg->PIN_CNF[pin_number] &= ~GPIO_PIN_CNF_SENSE_Msk;
   19bd4:	f8de 3700 	ldr.w	r3, [lr, #1792]	; 0x700
   19bd8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
   19bdc:	f8ce 3700 	str.w	r3, [lr, #1792]	; 0x700
    reg->PIN_CNF[pin_number] |= (sense_config << GPIO_PIN_CNF_SENSE_Pos);
   19be0:	f8de 3700 	ldr.w	r3, [lr, #1792]	; 0x700
                                ++repeat;
   19be4:	3701      	adds	r7, #1
   19be6:	4313      	orrs	r3, r2
   19be8:	b2ff      	uxtb	r7, r7
   19bea:	f8ce 3700 	str.w	r3, [lr, #1792]	; 0x700
   19bee:	e701      	b.n	199f4 <GPIOTE_IRQHandler+0x23c>
                            (!pin_state && (sense == NRF_GPIO_PIN_SENSE_LOW))  )
   19bf0:	2a03      	cmp	r2, #3
   19bf2:	f47f aecc 	bne.w	1998e <GPIOTE_IRQHandler+0x1d6>
                            if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   19bf6:	2903      	cmp	r1, #3
   19bf8:	f47f aec5 	bne.w	19986 <GPIOTE_IRQHandler+0x1ce>
   19bfc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    reg->PIN_CNF[pin_number] &= ~GPIO_PIN_CNF_SENSE_Msk;
   19c00:	f8de 3700 	ldr.w	r3, [lr, #1792]	; 0x700
   19c04:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
   19c08:	f8ce 3700 	str.w	r3, [lr, #1792]	; 0x700
    reg->PIN_CNF[pin_number] |= (sense_config << GPIO_PIN_CNF_SENSE_Pos);
   19c0c:	f8de 3700 	ldr.w	r3, [lr, #1792]	; 0x700
                                ++repeat;
   19c10:	3701      	adds	r7, #1
   19c12:	4313      	orrs	r3, r2
   19c14:	b2ff      	uxtb	r7, r7
   19c16:	f8ce 3700 	str.w	r3, [lr, #1792]	; 0x700
   19c1a:	e6b4      	b.n	19986 <GPIOTE_IRQHandler+0x1ce>
                    if (handler || (polarity == NRF_GPIOTE_POLARITY_TOGGLE))
   19c1c:	2903      	cmp	r1, #3
   19c1e:	f47f ae7e 	bne.w	1991e <GPIOTE_IRQHandler+0x166>
    p_mask8[byte_idx] |= (1 << bit);
   19c22:	f816 200c 	ldrb.w	r2, [r6, ip]
   19c26:	431a      	orrs	r2, r3
   19c28:	f806 200c 	strb.w	r2, [r6, ip]
   19c2c:	e65c      	b.n	198e8 <GPIOTE_IRQHandler+0x130>
   19c2e:	2903      	cmp	r1, #3
   19c30:	f47f af1b 	bne.w	19a6a <GPIOTE_IRQHandler+0x2b2>
   19c34:	f816 300e 	ldrb.w	r3, [r6, lr]
   19c38:	4313      	orrs	r3, r2
   19c3a:	f806 300e 	strb.w	r3, [r6, lr]
   19c3e:	e6fe      	b.n	19a3e <GPIOTE_IRQHandler+0x286>
   19c40:	2903      	cmp	r1, #3
   19c42:	f47f aedb 	bne.w	199fc <GPIOTE_IRQHandler+0x244>
   19c46:	f816 200e 	ldrb.w	r2, [r6, lr]
   19c4a:	431a      	orrs	r2, r3
   19c4c:	f806 200e 	strb.w	r2, [r6, lr]
   19c50:	e6be      	b.n	199d0 <GPIOTE_IRQHandler+0x218>
   19c52:	2903      	cmp	r1, #3
   19c54:	f47f ae9b 	bne.w	1998e <GPIOTE_IRQHandler+0x1d6>
   19c58:	f816 200e 	ldrb.w	r2, [r6, lr]
   19c5c:	431a      	orrs	r2, r3
   19c5e:	f806 200e 	strb.w	r2, [r6, lr]
   19c62:	e67e      	b.n	19962 <GPIOTE_IRQHandler+0x1aa>
                            if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   19c64:	2903      	cmp	r1, #3
   19c66:	f47f ae51 	bne.w	1990c <GPIOTE_IRQHandler+0x154>
   19c6a:	f44f 3700 	mov.w	r7, #131072	; 0x20000
    reg->PIN_CNF[pin_number] &= ~GPIO_PIN_CNF_SENSE_Msk;
   19c6e:	f8d2 3700 	ldr.w	r3, [r2, #1792]	; 0x700
   19c72:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
   19c76:	f8c2 3700 	str.w	r3, [r2, #1792]	; 0x700
    reg->PIN_CNF[pin_number] |= (sense_config << GPIO_PIN_CNF_SENSE_Pos);
   19c7a:	f8d2 3700 	ldr.w	r3, [r2, #1792]	; 0x700
   19c7e:	433b      	orrs	r3, r7
   19c80:	f8c2 3700 	str.w	r3, [r2, #1792]	; 0x700
                                ++repeat;
   19c84:	2701      	movs	r7, #1
   19c86:	e641      	b.n	1990c <GPIOTE_IRQHandler+0x154>
                            if (polarity == NRF_GPIOTE_POLARITY_TOGGLE)
   19c88:	f44f 3740 	mov.w	r7, #196608	; 0x30000
   19c8c:	e7ef      	b.n	19c6e <GPIOTE_IRQHandler+0x4b6>
   19c8e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
   19c92:	e7b5      	b.n	19c00 <GPIOTE_IRQHandler+0x448>
   19c94:	f44f 3240 	mov.w	r2, #196608	; 0x30000
   19c98:	e79c      	b.n	19bd4 <GPIOTE_IRQHandler+0x41c>
   19c9a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
   19c9e:	e77f      	b.n	19ba0 <GPIOTE_IRQHandler+0x3e8>
   19ca0:	40006000 	.word	0x40006000

00019ca4 <BL651tempBoard::init()>:

//------------
//  output
//------------
SA  high        ()          { reg.OUTSET = bm_; } //register wide write
SA  low         ()          { reg.OUTCLR = bm_; } //register wide write
   19ca4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    //alias for other led names already in use
    SCA &ledGreen2  { ledGreen };
    SCA &ledRed1    { ledRed };

            //someone is required to run init to setup pins
SA  init    () {
   19ca8:	b410      	push	{r4}
SA  init        (Ts... ts)  { initT it{2}; init_(it, ts...); }
   19caa:	2201      	movs	r2, #1
SA  low         ()          { reg.OUTCLR = bm_; } //register wide write
   19cac:	2480      	movs	r4, #128	; 0x80
   19cae:	f44f 7080 	mov.w	r0, #256	; 0x100
SA  init        (Ts... ts)  { initT it{2}; init_(it, ts...); }
   19cb2:	210c      	movs	r1, #12
SA  low         ()          { reg.OUTCLR = bm_; } //register wide write
   19cb4:	f8c3 450c 	str.w	r4, [r3, #1292]	; 0x50c
                    reg.PIN_CNF = it.INIT_CNF;
   19cb8:	f8c3 271c 	str.w	r2, [r3, #1820]	; 0x71c
SA  low         ()          { reg.OUTCLR = bm_; } //register wide write
   19cbc:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
                    reg.PIN_CNF = it.INIT_CNF;
   19cc0:	f8c3 2720 	str.w	r2, [r3, #1824]	; 0x720
   19cc4:	f8c3 176c 	str.w	r1, [r3, #1900]	; 0x76c
                ledRed.init( OUTPUT );
                ledGreen.init( OUTPUT );
                sw1.init( INPUT, PULLUP );
            }
   19cc8:	bc10      	pop	{r4}
   19cca:	4770      	bx	lr

00019ccc <BL651tempBoard::alive()>:

            //signal board is alive
SA  alive   () {
   19ccc:	b538      	push	{r3, r4, r5, lr}
SA  latchOn     ()          { reg.DETECTMODE = 1; }

//------------
//  status
//------------
SA  isOutput    ()          { return reg.DIRP; }
   19cce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
   19cd2:	f8d3 2720 	ldr.w	r2, [r3, #1824]	; 0x720
                //in places that sets a peripheral pin
                //  PSEL.SCA = board.sca.pinNumber();
SCA pinNumber   ()          { return Pin_; }

SA  blinkN      (uint16_t n, uint32_t mson, uint32_t msoff = 0, uint32_t lastdelayms = 0) {
                    if( not isOutput() ) return;
   19cd6:	07d0      	lsls	r0, r2, #31
   19cd8:	d52c      	bpl.n	19d34 <BL651tempBoard::alive()+0x68>
SA  toggle      ()          { if( reg.OUT ) low(); else high(); }
   19cda:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
   19cde:	4c2f      	ldr	r4, [pc, #188]	; (19d9c <BL651tempBoard::alive()+0xd0>)
   19ce0:	f412 7f80 	tst.w	r2, #256	; 0x100
SA  low         ()          { reg.OUTCLR = bm_; } //register wide write
   19ce4:	f44f 7280 	mov.w	r2, #256	; 0x100
   19ce8:	bf14      	ite	ne
   19cea:	f8c3 250c 	strne.w	r2, [r3, #1292]	; 0x50c
SA  high        ()          { reg.OUTSET = bm_; } //register wide write
   19cee:	f8c3 2508 	streq.w	r2, [r3, #1288]	; 0x508
   19cf2:	2519      	movs	r5, #25
   19cf4:	f044 0401 	orr.w	r4, r4, #1
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
   19cf8:	f44f 407a 	mov.w	r0, #64000	; 0xfa00
   19cfc:	47a0      	blx	r4
        return;
    }

    do {
        nrf_delay_us(1000);
    } while (--ms_time);
   19cfe:	3d01      	subs	r5, #1
   19d00:	d1fa      	bne.n	19cf8 <BL651tempBoard::alive()+0x2c>
SA  toggle      ()          { if( reg.OUT ) low(); else high(); }
   19d02:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
   19d06:	2519      	movs	r5, #25
   19d08:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
   19d0c:	f412 7f80 	tst.w	r2, #256	; 0x100
SA  low         ()          { reg.OUTCLR = bm_; } //register wide write
   19d10:	f44f 7280 	mov.w	r2, #256	; 0x100
   19d14:	bf14      	ite	ne
   19d16:	f8c3 250c 	strne.w	r2, [r3, #1292]	; 0x50c
SA  high        ()          { reg.OUTSET = bm_; } //register wide write
   19d1a:	f8c3 2508 	streq.w	r2, [r3, #1288]	; 0x508
   19d1e:	f44f 407a 	mov.w	r0, #64000	; 0xfa00
   19d22:	47a0      	blx	r4
   19d24:	3d01      	subs	r5, #1
   19d26:	d1fa      	bne.n	19d1e <BL651tempBoard::alive()+0x52>
   19d28:	25c8      	movs	r5, #200	; 0xc8
   19d2a:	f44f 407a 	mov.w	r0, #64000	; 0xfa00
   19d2e:	47a0      	blx	r4
   19d30:	3d01      	subs	r5, #1
   19d32:	d1fa      	bne.n	19d2a <BL651tempBoard::alive()+0x5e>
SA  isOutput    ()          { return reg.DIRP; }
   19d34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
   19d38:	f8d3 271c 	ldr.w	r2, [r3, #1820]	; 0x71c
                    if( not isOutput() ) return;
   19d3c:	07d2      	lsls	r2, r2, #31
   19d3e:	d528      	bpl.n	19d92 <BL651tempBoard::alive()+0xc6>
SA  toggle      ()          { if( reg.OUT ) low(); else high(); }
   19d40:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
   19d44:	0611      	lsls	r1, r2, #24
   19d46:	d525      	bpl.n	19d94 <BL651tempBoard::alive()+0xc8>
SA  low         ()          { reg.OUTCLR = bm_; } //register wide write
   19d48:	2280      	movs	r2, #128	; 0x80
   19d4a:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
   19d4e:	4c13      	ldr	r4, [pc, #76]	; (19d9c <BL651tempBoard::alive()+0xd0>)
   19d50:	2519      	movs	r5, #25
   19d52:	f044 0401 	orr.w	r4, r4, #1
   19d56:	f44f 407a 	mov.w	r0, #64000	; 0xfa00
   19d5a:	47a0      	blx	r4
   19d5c:	3d01      	subs	r5, #1
   19d5e:	d1fa      	bne.n	19d56 <BL651tempBoard::alive()+0x8a>
SA  toggle      ()          { if( reg.OUT ) low(); else high(); }
   19d60:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
   19d64:	2519      	movs	r5, #25
   19d66:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
   19d6a:	f012 0f80 	tst.w	r2, #128	; 0x80
SA  low         ()          { reg.OUTCLR = bm_; } //register wide write
   19d6e:	f04f 0280 	mov.w	r2, #128	; 0x80
   19d72:	bf14      	ite	ne
   19d74:	f8c3 250c 	strne.w	r2, [r3, #1292]	; 0x50c
SA  high        ()          { reg.OUTSET = bm_; } //register wide write
   19d78:	f8c3 2508 	streq.w	r2, [r3, #1288]	; 0x508
   19d7c:	f44f 407a 	mov.w	r0, #64000	; 0xfa00
   19d80:	47a0      	blx	r4
   19d82:	3d01      	subs	r5, #1
   19d84:	d1fa      	bne.n	19d7c <BL651tempBoard::alive()+0xb0>
   19d86:	25c8      	movs	r5, #200	; 0xc8
   19d88:	f44f 407a 	mov.w	r0, #64000	; 0xfa00
   19d8c:	47a0      	blx	r4
   19d8e:	3d01      	subs	r5, #1
   19d90:	d1fa      	bne.n	19d88 <BL651tempBoard::alive()+0xbc>
                ledGreen.blinkN(1,25,25,200);
                ledRed.blinkN(1,25,25,200);
            }
   19d92:	bd38      	pop	{r3, r4, r5, pc}
   19d94:	2280      	movs	r2, #128	; 0x80
   19d96:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
   19d9a:	e7d8      	b.n	19d4e <BL651tempBoard::alive()+0x82>
   19d9c:	0001c2d0 	.word	0x0001c2d0

00019da0 <Twim<1073754112ul, (GPIO::PIN)13, (GPIO::PIN)15, (GPIO::PIN)17>::init(unsigned char, Twim<1073754112ul, (GPIO::PIN)13, (GPIO::PIN)15, (GPIO::PIN)17>::FREQ)>:
SA  isDataNack      ()          { return reg.ERRORSRC bitand 4; }

//--------------------
//  init/constructors
//--------------------
SA  init            (U8 addr, FREQ f = K400) { 
   19da0:	b470      	push	{r4, r5, r6}
SA  address         (U8 v)      { reg.ADDRESS = v; } //0-127
   19da2:	4b11      	ldr	r3, [pc, #68]	; (19de8 <Twim<1073754112ul, (GPIO::PIN)13, (GPIO::PIN)15, (GPIO::PIN)17>::init(unsigned char, Twim<1073754112ul, (GPIO::PIN)13, (GPIO::PIN)15, (GPIO::PIN)17>::FREQ)+0x48>)
                    reg.PIN_CNF = it.INIT_CNF;
   19da4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
SA  init        (Ts... ts)  { initT it{2}; init_(it, ts...); }
   19da8:	f240 640c 	movw	r4, #1548	; 0x60c
   19dac:	f8c3 0588 	str.w	r0, [r3, #1416]	; 0x588
                        reg.PSEL_SDA = e;
   19db0:	260d      	movs	r6, #13
SA  frequency       (FREQ e)    { reg.FREQUENCY = e; }
   19db2:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
                        reg.PSEL_SCL = e;
   19db6:	250f      	movs	r5, #15
                    reg.PIN_CNF = it.INIT_CNF;
   19db8:	f8c2 4734 	str.w	r4, [r2, #1844]	; 0x734
SA  low         ()          { reg.OUTCLR = bm_; } //register wide write
   19dbc:	f44f 3100 	mov.w	r1, #131072	; 0x20000
                    reg.PIN_CNF = it.INIT_CNF;
   19dc0:	f8c2 473c 	str.w	r4, [r2, #1852]	; 0x73c
SA  enable          ()          { reg.ENABLE = 6; }
   19dc4:	2006      	movs	r0, #6
SA  init        (Ts... ts)  { initT it{2}; init_(it, ts...); }
   19dc6:	f240 2401 	movw	r4, #513	; 0x201
                        reg.PSEL_SDA = e;
   19dca:	f8c3 650c 	str.w	r6, [r3, #1292]	; 0x50c
                        reg.PSEL_SCL = e;
   19dce:	f8c3 5508 	str.w	r5, [r3, #1288]	; 0x508
SA  low         ()          { reg.OUTCLR = bm_; } //register wide write
   19dd2:	f8c2 150c 	str.w	r1, [r2, #1292]	; 0x50c
                    reg.PIN_CNF = it.INIT_CNF;
   19dd6:	f8c2 4744 	str.w	r4, [r2, #1860]	; 0x744
SA  high        ()          { reg.OUTSET = bm_; } //register wide write
   19dda:	f8c2 1508 	str.w	r1, [r2, #1288]	; 0x508
SA  enable          ()          { reg.ENABLE = 6; }
   19dde:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
                        if constexpr( Pwr_ != PIN(-1) ){
                            Gpio<Pwr_>::init( OUTPUT, S0H1 );
                            Gpio<Pwr_>::on();
                        }
                        enable(); 
                    }
   19de2:	bc70      	pop	{r4, r5, r6}
   19de4:	4770      	bx	lr
   19de6:	bf00      	nop
   19de8:	40003000 	.word	0x40003000

00019dec <int Markup<DevRtt<0> >(DevRtt<0>, char const*)>:
    { MKhash("underline"),  "4m" },

};

template<typename Dev_>
int Markup(Dev_ dev, const char* str){
   19dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    auto startStr = str;
    auto count = 0;
    for( ; *str; ){
   19df0:	7808      	ldrb	r0, [r1, #0]
   19df2:	2800      	cmp	r0, #0
   19df4:	f000 80c6 	beq.w	19f84 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x198>

        while ( *str and *str != '}' ){ hash = hash * 33 + *str; str++; }
        startStr = str;
        if( not *str ) break; //incomplete markup
        str++; startStr++; //skip }
        if( not markupON ) continue;
   19df8:	4e6b      	ldr	r6, [pc, #428]	; (19fa8 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1bc>)
        return SEGGER_RTT_Write(N, buf, len);
   19dfa:	4f6c      	ldr	r7, [pc, #432]	; (19fac <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1c0>)
   19dfc:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 19ff4 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x208>
   19e00:	468a      	mov	sl, r1
    for( ; *str; ){
   19e02:	460c      	mov	r4, r1
    auto count = 0;
   19e04:	f04f 0900 	mov.w	r9, #0
   19e08:	e004      	b.n	19e14 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x28>
            str++;
   19e0a:	f10a 0a01 	add.w	sl, sl, #1
    for( ; *str; ){
   19e0e:	f89a 0000 	ldrb.w	r0, [sl]
   19e12:	b348      	cbz	r0, 19e68 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x7c>
        if( *str != '{' ){ 
   19e14:	287b      	cmp	r0, #123	; 0x7b
   19e16:	d1f8      	bne.n	19e0a <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1e>
        if( n ) count += dev.write( startStr, n );
   19e18:	ebba 0204 	subs.w	r2, sl, r4
   19e1c:	d16c      	bne.n	19ef8 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x10c>
        if( *str == '{' ){ 
   19e1e:	f89a 5001 	ldrb.w	r5, [sl, #1]
   19e22:	2d7b      	cmp	r5, #123	; 0x7b
        str++; //skip {
   19e24:	f10a 0101 	add.w	r1, sl, #1
        if( *str == '{' ){ 
   19e28:	d071      	beq.n	19f0e <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x122>
        if( fg or bg ) str++;
   19e2a:	f005 03fb 	and.w	r3, r5, #251	; 0xfb
   19e2e:	2b42      	cmp	r3, #66	; 0x42
   19e30:	bf0a      	itet	eq
   19e32:	f89a 3002 	ldrbeq.w	r3, [sl, #2]
   19e36:	462b      	movne	r3, r5
   19e38:	f10a 0102 	addeq.w	r1, sl, #2
        while ( *str and *str != '}' ){ hash = hash * 33 + *str; str++; }
   19e3c:	b1bb      	cbz	r3, 19e6e <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x82>
   19e3e:	2400      	movs	r4, #0
   19e40:	e003      	b.n	19e4a <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x5e>
   19e42:	f811 3f01 	ldrb.w	r3, [r1, #1]!
   19e46:	b294      	uxth	r4, r2
   19e48:	b18b      	cbz	r3, 19e6e <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x82>
   19e4a:	eb04 1244 	add.w	r2, r4, r4, lsl #5
   19e4e:	2b7d      	cmp	r3, #125	; 0x7d
   19e50:	fa13 f282 	uxtah	r2, r3, r2
   19e54:	d1f5      	bne.n	19e42 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x56>
        if( not markupON ) continue;
   19e56:	7833      	ldrb	r3, [r6, #0]
        str++; startStr++; //skip }
   19e58:	f101 0a01 	add.w	sl, r1, #1
        if( not markupON ) continue;
   19e5c:	b953      	cbnz	r3, 19e74 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x88>
    for( ; *str; ){
   19e5e:	f89a 0000 	ldrb.w	r0, [sl]
        str++; startStr++; //skip }
   19e62:	4654      	mov	r4, sl
    for( ; *str; ){
   19e64:	2800      	cmp	r0, #0
   19e66:	d1d5      	bne.n	19e14 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x28>
            break;
        }
    }
    //print any remaining chars
    auto n = str - startStr;
    if( n ) count += dev.write( startStr, n );    
   19e68:	ebba 0204 	subs.w	r2, sl, r4
   19e6c:	d169      	bne.n	19f42 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x156>
    return count;
}
   19e6e:	4648      	mov	r0, r9
   19e70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            if( c.hash != hash ) continue;
   19e74:	f244 431d 	movw	r3, #17437	; 0x441d
   19e78:	429c      	cmp	r4, r3
   19e7a:	d050      	beq.n	19f1e <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x132>
   19e7c:	f24f 235b 	movw	r3, #62043	; 0xf25b
   19e80:	429c      	cmp	r4, r3
   19e82:	d067      	beq.n	19f54 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x168>
   19e84:	f641 2331 	movw	r3, #6705	; 0x1a31
   19e88:	429c      	cmp	r4, r3
   19e8a:	d073      	beq.n	19f74 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x188>
   19e8c:	f24f 231c 	movw	r3, #61980	; 0xf21c
   19e90:	429c      	cmp	r4, r3
   19e92:	d05d      	beq.n	19f50 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x164>
   19e94:	f649 0308 	movw	r3, #38920	; 0x9808
   19e98:	429c      	cmp	r4, r3
   19e9a:	d06f      	beq.n	19f7c <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x190>
   19e9c:	f246 439d 	movw	r3, #25757	; 0x649d
   19ea0:	429c      	cmp	r4, r3
   19ea2:	d069      	beq.n	19f78 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x18c>
   19ea4:	f645 132b 	movw	r3, #22827	; 0x592b
   19ea8:	429c      	cmp	r4, r3
   19eaa:	d069      	beq.n	19f80 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x194>
   19eac:	f643 1361 	movw	r3, #14689	; 0x3961
   19eb0:	429c      	cmp	r4, r3
   19eb2:	d06b      	beq.n	19f8c <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1a0>
   19eb4:	f649 139c 	movw	r3, #39324	; 0x999c
   19eb8:	429c      	cmp	r4, r3
   19eba:	d069      	beq.n	19f90 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1a4>
   19ebc:	f246 7358 	movw	r3, #26456	; 0x6758
   19ec0:	429c      	cmp	r4, r3
   19ec2:	d061      	beq.n	19f88 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x19c>
   19ec4:	f24b 3382 	movw	r3, #45954	; 0xb382
   19ec8:	429c      	cmp	r4, r3
   19eca:	d063      	beq.n	19f94 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1a8>
   19ecc:	f64e 6309 	movw	r3, #60937	; 0xee09
   19ed0:	429c      	cmp	r4, r3
   19ed2:	d061      	beq.n	19f98 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1ac>
   19ed4:	f244 2363 	movw	r3, #16995	; 0x4263
   19ed8:	429c      	cmp	r4, r3
   19eda:	d063      	beq.n	19fa4 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1b8>
   19edc:	f64c 6396 	movw	r3, #52886	; 0xce96
   19ee0:	429c      	cmp	r4, r3
   19ee2:	d05d      	beq.n	19fa0 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1b4>
   19ee4:	f247 43e9 	movw	r3, #29929	; 0x74e9
   19ee8:	429c      	cmp	r4, r3
   19eea:	d057      	beq.n	19f9c <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1b0>
   19eec:	f24d 03a6 	movw	r3, #53414	; 0xd0a6
   19ef0:	429c      	cmp	r4, r3
   19ef2:	d1b4      	bne.n	19e5e <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x72>
        for( auto& c : markupCodes ){
   19ef4:	4c2e      	ldr	r4, [pc, #184]	; (19fb0 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1c4>)
   19ef6:	e013      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
        return SEGGER_RTT_Write(N, buf, len);
   19ef8:	4621      	mov	r1, r4
   19efa:	2000      	movs	r0, #0
   19efc:	f000 fa12 	bl	1a324 <SEGGER_RTT_Write>
        if( *str == '{' ){ 
   19f00:	f89a 5001 	ldrb.w	r5, [sl, #1]
   19f04:	2d7b      	cmp	r5, #123	; 0x7b
        if( n ) count += dev.write( startStr, n );
   19f06:	4481      	add	r9, r0
        str++; //skip {
   19f08:	f10a 0101 	add.w	r1, sl, #1
        if( *str == '{' ){ 
   19f0c:	d18d      	bne.n	19e2a <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x3e>
        return SEGGER_RTT_Write(N, buf, len);
   19f0e:	2201      	movs	r2, #1
   19f10:	2000      	movs	r0, #0
   19f12:	f000 fa07 	bl	1a324 <SEGGER_RTT_Write>
            str++; 
   19f16:	f10a 0a02 	add.w	sl, sl, #2
            count += dev.write( str, 1 ); 
   19f1a:	4481      	add	r9, r0
            continue; 
   19f1c:	e777      	b.n	19e0e <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x22>
        for( auto& c : markupCodes ){
   19f1e:	4c25      	ldr	r4, [pc, #148]	; (19fb4 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1c8>)
        return SEGGER_RTT_Write(N, buf, len);
   19f20:	2202      	movs	r2, #2
   19f22:	4639      	mov	r1, r7
   19f24:	2000      	movs	r0, #0
   19f26:	f000 f9fd 	bl	1a324 <SEGGER_RTT_Write>
            if( fg ) count += dev.write( "38;2;", 5 );
   19f2a:	2d46      	cmp	r5, #70	; 0x46
            count += dev.write( "\033[", 2 );
   19f2c:	4481      	add	r9, r0
            if( fg ) count += dev.write( "38;2;", 5 );
   19f2e:	d01a      	beq.n	19f66 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x17a>
            if( bg ) count += dev.write( "48;2;", 5 );
   19f30:	2d42      	cmp	r5, #66	; 0x42
   19f32:	d011      	beq.n	19f58 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x16c>
        return SEGGER_RTT_WriteString(N, buf);
   19f34:	6861      	ldr	r1, [r4, #4]
   19f36:	2000      	movs	r0, #0
   19f38:	f000 fb06 	bl	1a548 <SEGGER_RTT_WriteString>
        str++; startStr++; //skip }
   19f3c:	4654      	mov	r4, sl
            count += dev.write( c.str );
   19f3e:	4481      	add	r9, r0
            break;
   19f40:	e765      	b.n	19e0e <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x22>
        return SEGGER_RTT_Write(N, buf, len);
   19f42:	4621      	mov	r1, r4
   19f44:	f000 f9ee 	bl	1a324 <SEGGER_RTT_Write>
    if( n ) count += dev.write( startStr, n );    
   19f48:	4481      	add	r9, r0
}
   19f4a:	4648      	mov	r0, r9
   19f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        for( auto& c : markupCodes ){
   19f50:	4c19      	ldr	r4, [pc, #100]	; (19fb8 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1cc>)
   19f52:	e7e5      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
   19f54:	4c19      	ldr	r4, [pc, #100]	; (19fbc <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1d0>)
   19f56:	e7e3      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
        return SEGGER_RTT_Write(N, buf, len);
   19f58:	2205      	movs	r2, #5
   19f5a:	4641      	mov	r1, r8
   19f5c:	2000      	movs	r0, #0
   19f5e:	f000 f9e1 	bl	1a324 <SEGGER_RTT_Write>
            if( bg ) count += dev.write( "48;2;", 5 );
   19f62:	4481      	add	r9, r0
   19f64:	e7e6      	b.n	19f34 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x148>
        return SEGGER_RTT_Write(N, buf, len);
   19f66:	4916      	ldr	r1, [pc, #88]	; (19fc0 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1d4>)
   19f68:	2205      	movs	r2, #5
   19f6a:	2000      	movs	r0, #0
   19f6c:	f000 f9da 	bl	1a324 <SEGGER_RTT_Write>
            if( fg ) count += dev.write( "38;2;", 5 );
   19f70:	4481      	add	r9, r0
   19f72:	e7df      	b.n	19f34 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x148>
        for( auto& c : markupCodes ){
   19f74:	4c13      	ldr	r4, [pc, #76]	; (19fc4 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1d8>)
   19f76:	e7d3      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
   19f78:	4c13      	ldr	r4, [pc, #76]	; (19fc8 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1dc>)
   19f7a:	e7d1      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
   19f7c:	4c13      	ldr	r4, [pc, #76]	; (19fcc <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1e0>)
   19f7e:	e7cf      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
   19f80:	4c13      	ldr	r4, [pc, #76]	; (19fd0 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1e4>)
   19f82:	e7cd      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
    auto count = 0;
   19f84:	4681      	mov	r9, r0
    return count;
   19f86:	e772      	b.n	19e6e <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x82>
        for( auto& c : markupCodes ){
   19f88:	4c12      	ldr	r4, [pc, #72]	; (19fd4 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1e8>)
   19f8a:	e7c9      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
   19f8c:	4c12      	ldr	r4, [pc, #72]	; (19fd8 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1ec>)
   19f8e:	e7c7      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
   19f90:	4c12      	ldr	r4, [pc, #72]	; (19fdc <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1f0>)
   19f92:	e7c5      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
   19f94:	4c12      	ldr	r4, [pc, #72]	; (19fe0 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1f4>)
   19f96:	e7c3      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
   19f98:	4c12      	ldr	r4, [pc, #72]	; (19fe4 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1f8>)
   19f9a:	e7c1      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
   19f9c:	4c12      	ldr	r4, [pc, #72]	; (19fe8 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x1fc>)
   19f9e:	e7bf      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
   19fa0:	4c12      	ldr	r4, [pc, #72]	; (19fec <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x200>)
   19fa2:	e7bd      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
   19fa4:	4c12      	ldr	r4, [pc, #72]	; (19ff0 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x204>)
   19fa6:	e7bb      	b.n	19f20 <int Markup<DevRtt<0> >(DevRtt<0>, char const*)+0x134>
   19fa8:	2000111c 	.word	0x2000111c
   19fac:	0001c1b0 	.word	0x0001c1b0
   19fb0:	0001c350 	.word	0x0001c350
   19fb4:	0001c2d8 	.word	0x0001c2d8
   19fb8:	0001c2f0 	.word	0x0001c2f0
   19fbc:	0001c2e0 	.word	0x0001c2e0
   19fc0:	0001c1b4 	.word	0x0001c1b4
   19fc4:	0001c2e8 	.word	0x0001c2e8
   19fc8:	0001c300 	.word	0x0001c300
   19fcc:	0001c2f8 	.word	0x0001c2f8
   19fd0:	0001c308 	.word	0x0001c308
   19fd4:	0001c320 	.word	0x0001c320
   19fd8:	0001c310 	.word	0x0001c310
   19fdc:	0001c318 	.word	0x0001c318
   19fe0:	0001c328 	.word	0x0001c328
   19fe4:	0001c330 	.word	0x0001c330
   19fe8:	0001c348 	.word	0x0001c348
   19fec:	0001c340 	.word	0x0001c340
   19ff0:	0001c338 	.word	0x0001c338
   19ff4:	0001c1bc 	.word	0x0001c1bc

00019ff8 <int Print<DevRtt<0>>(DevRtt<0>, char const*) [clone .isra.0]>:
            bool markupON in nRFconfig.hpp

        if disabled, the existing markup code is ignored
------------------------------------------------------------------------------*/
template<typename Dev, typename...Ts>
int Print(Dev dev, const char* fmt, Ts...ts){
   19ff8:	b510      	push	{r4, lr}
   19ffa:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
   19ffe:	4602      	mov	r2, r0
    char buf[512];
    int n = snprintf( buf, 512, fmt, ts... );
   1a000:	f44f 7100 	mov.w	r1, #512	; 0x200
   1a004:	4668      	mov	r0, sp
   1a006:	f000 fc77 	bl	1a8f8 <sniprintf>
    if( n == 0 ) return 0;
   1a00a:	b150      	cbz	r0, 1a022 <int Print<DevRtt<0>>(DevRtt<0>, char const*) [clone .isra.0]+0x2a>
    if( n < 512 or not markupON ) return Markup( dev, buf ); 
   1a00c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
   1a010:	4669      	mov	r1, sp
   1a012:	db02      	blt.n	1a01a <int Print<DevRtt<0>>(DevRtt<0>, char const*) [clone .isra.0]+0x22>
   1a014:	4c09      	ldr	r4, [pc, #36]	; (1a03c <int Print<DevRtt<0>>(DevRtt<0>, char const*) [clone .isra.0]+0x44>)
   1a016:	7823      	ldrb	r3, [r4, #0]
   1a018:	b933      	cbnz	r3, 1a028 <int Print<DevRtt<0>>(DevRtt<0>, char const*) [clone .isra.0]+0x30>
   1a01a:	f04f 0000 	mov.w	r0, #0
   1a01e:	f7ff fee5 	bl	19dec <int Markup<DevRtt<0> >(DevRtt<0>, char const*)>
    //ansi code
    markupON = false;
    n = Markup( dev, buf );
    markupON = true;
    return n;
}
   1a022:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
   1a026:	bd10      	pop	{r4, pc}
    markupON = false;
   1a028:	2300      	movs	r3, #0
    n = Markup( dev, buf );
   1a02a:	f04f 0000 	mov.w	r0, #0
    markupON = false;
   1a02e:	7023      	strb	r3, [r4, #0]
    n = Markup( dev, buf );
   1a030:	f7ff fedc 	bl	19dec <int Markup<DevRtt<0> >(DevRtt<0>, char const*)>
    markupON = true;
   1a034:	2301      	movs	r3, #1
   1a036:	7023      	strb	r3, [r4, #0]
    return n;
   1a038:	e7f3      	b.n	1a022 <int Print<DevRtt<0>>(DevRtt<0>, char const*) [clone .isra.0]+0x2a>
   1a03a:	bf00      	nop
   1a03c:	2000111c 	.word	0x2000111c

0001a040 <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.0]>:
int Print(Dev dev, const char* fmt, Ts...ts){
   1a040:	b510      	push	{r4, lr}
   1a042:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
   1a046:	4603      	mov	r3, r0
    int n = snprintf( buf, 512, fmt, ts... );
   1a048:	4a0f      	ldr	r2, [pc, #60]	; (1a088 <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.0]+0x48>)
   1a04a:	4668      	mov	r0, sp
   1a04c:	f44f 7100 	mov.w	r1, #512	; 0x200
   1a050:	f000 fc52 	bl	1a8f8 <sniprintf>
    if( n == 0 ) return 0;
   1a054:	b150      	cbz	r0, 1a06c <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.0]+0x2c>
    if( n < 512 or not markupON ) return Markup( dev, buf ); 
   1a056:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
   1a05a:	4669      	mov	r1, sp
   1a05c:	db02      	blt.n	1a064 <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.0]+0x24>
   1a05e:	4c0b      	ldr	r4, [pc, #44]	; (1a08c <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.0]+0x4c>)
   1a060:	7823      	ldrb	r3, [r4, #0]
   1a062:	b933      	cbnz	r3, 1a072 <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.0]+0x32>
   1a064:	f04f 0000 	mov.w	r0, #0
   1a068:	f7ff fec0 	bl	19dec <int Markup<DevRtt<0> >(DevRtt<0>, char const*)>
}
   1a06c:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
   1a070:	bd10      	pop	{r4, pc}
    markupON = false;
   1a072:	2300      	movs	r3, #0
    n = Markup( dev, buf );
   1a074:	f04f 0000 	mov.w	r0, #0
    markupON = false;
   1a078:	7023      	strb	r3, [r4, #0]
    n = Markup( dev, buf );
   1a07a:	f7ff feb7 	bl	19dec <int Markup<DevRtt<0> >(DevRtt<0>, char const*)>
    markupON = true;
   1a07e:	2301      	movs	r3, #1
   1a080:	7023      	strb	r3, [r4, #0]
}
   1a082:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
   1a086:	bd10      	pop	{r4, pc}
   1a088:	0001c1c4 	.word	0x0001c1c4
   1a08c:	2000111c 	.word	0x2000111c

0001a090 <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.1]>:
int Print(Dev dev, const char* fmt, Ts...ts){
   1a090:	b510      	push	{r4, lr}
   1a092:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
   1a096:	4603      	mov	r3, r0
    int n = snprintf( buf, 512, fmt, ts... );
   1a098:	4a0f      	ldr	r2, [pc, #60]	; (1a0d8 <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.1]+0x48>)
   1a09a:	4668      	mov	r0, sp
   1a09c:	f44f 7100 	mov.w	r1, #512	; 0x200
   1a0a0:	f000 fc2a 	bl	1a8f8 <sniprintf>
    if( n == 0 ) return 0;
   1a0a4:	b150      	cbz	r0, 1a0bc <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.1]+0x2c>
    if( n < 512 or not markupON ) return Markup( dev, buf ); 
   1a0a6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
   1a0aa:	4669      	mov	r1, sp
   1a0ac:	db02      	blt.n	1a0b4 <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.1]+0x24>
   1a0ae:	4c0b      	ldr	r4, [pc, #44]	; (1a0dc <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.1]+0x4c>)
   1a0b0:	7823      	ldrb	r3, [r4, #0]
   1a0b2:	b933      	cbnz	r3, 1a0c2 <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.1]+0x32>
   1a0b4:	f04f 0000 	mov.w	r0, #0
   1a0b8:	f7ff fe98 	bl	19dec <int Markup<DevRtt<0> >(DevRtt<0>, char const*)>
}
   1a0bc:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
   1a0c0:	bd10      	pop	{r4, pc}
    markupON = false;
   1a0c2:	2300      	movs	r3, #0
    n = Markup( dev, buf );
   1a0c4:	f04f 0000 	mov.w	r0, #0
    markupON = false;
   1a0c8:	7023      	strb	r3, [r4, #0]
    n = Markup( dev, buf );
   1a0ca:	f7ff fe8f 	bl	19dec <int Markup<DevRtt<0> >(DevRtt<0>, char const*)>
    markupON = true;
   1a0ce:	2301      	movs	r3, #1
   1a0d0:	7023      	strb	r3, [r4, #0]
}
   1a0d2:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
   1a0d6:	bd10      	pop	{r4, pc}
   1a0d8:	0001c1e0 	.word	0x0001c1e0
   1a0dc:	2000111c 	.word	0x2000111c

0001a0e0 <main>:


/*-----------------------------------------------------------------------------
    functions
-----------------------------------------------------------------------------*/
int main() {
   1a0e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

    Debug( "{normal}{Fgreen}\nBoot...\n" );
   1a0e4:	4852      	ldr	r0, [pc, #328]	; (1a230 <main+0x150>)
   1a0e6:	f8df 9154 	ldr.w	r9, [pc, #340]	; 1a23c <main+0x15c>
                        reg.TXD.MAXCNT = len;
   1a0ea:	4c52      	ldr	r4, [pc, #328]	; (1a234 <main+0x154>)
int main() {
   1a0ec:	b082      	sub	sp, #8
    Debug( "{normal}{Fgreen}\nBoot...\n" );
   1a0ee:	f7ff ff83 	bl	19ff8 <int Print<DevRtt<0>>(DevRtt<0>, char const*) [clone .isra.0]>
    Debug( "{Fmagenta}board.init()...\n" );
   1a0f2:	4851      	ldr	r0, [pc, #324]	; (1a238 <main+0x158>)
   1a0f4:	f7ff ff80 	bl	19ff8 <int Print<DevRtt<0>>(DevRtt<0>, char const*) [clone .isra.0]>
    board.init();           //init board pins
   1a0f8:	f7ff fdd4 	bl	19ca4 <BL651tempBoard::init()>
    board.alive();          //blink led's to show boot
   1a0fc:	f7ff fde6 	bl	19ccc <BL651tempBoard::alive()>
                            Gpio<Sda_>::init();
                            Gpio<Scl_>::init();
                        }
                    }

    Twim            (U8 addr, FREQ f = K100) { init( addr, f ); }
   1a100:	f04f 71cc 	mov.w	r1, #26738688	; 0x1980000
   1a104:	2048      	movs	r0, #72	; 0x48
   1a106:	f7ff fe4b 	bl	19da0 <Twim<1073754112ul, (GPIO::PIN)13, (GPIO::PIN)15, (GPIO::PIN)17>::init(unsigned char, Twim<1073754112ul, (GPIO::PIN)13, (GPIO::PIN)15, (GPIO::PIN)17>::FREQ)>
   1a10a:	af01      	add	r7, sp, #4
   1a10c:	f049 0801 	orr.w	r8, r9, #1

uint8_t tbuf[1]; //1 = status register, 0 = temperature
uint8_t rbuf[2]; //status value read
for(;;){
    nrf_delay_ms(1000);
    tbuf[0] = 1; //status register address
   1a110:	2601      	movs	r6, #1
int main() {
   1a112:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
   1a116:	f44f 407a 	mov.w	r0, #64000	; 0xfa00
   1a11a:	47c0      	blx	r8
   1a11c:	3d01      	subs	r5, #1
   1a11e:	d1fa      	bne.n	1a116 <main+0x36>
                        reg.RXD.MAXCNT = len;
   1a120:	2102      	movs	r1, #2
SA  clearError      ()          { reg.ERRORSRC = 7; reg.EVENTS.ERROR = 0; }
   1a122:	2207      	movs	r2, #7
SA  shortsSetup     (SHORTS e)  { reg.SHORTS = e; }
   1a124:	f44f 5384 	mov.w	r3, #4224	; 0x1080
    tbuf[0] = 1; //status register address
   1a128:	f88d 6000 	strb.w	r6, [sp]
                        reg.TXD.MAXCNT = len;
   1a12c:	f8c4 6548 	str.w	r6, [r4, #1352]	; 0x548
                        reg.TXD.PTR = addr;
   1a130:	f8c4 d544 	str.w	sp, [r4, #1348]	; 0x544
                        reg.RXD.MAXCNT = len;
   1a134:	f8c4 1538 	str.w	r1, [r4, #1336]	; 0x538
                        reg.RXD.PTR = addr;
   1a138:	f8c4 7534 	str.w	r7, [r4, #1332]	; 0x534
SA  clearError      ()          { reg.ERRORSRC = 7; reg.EVENTS.ERROR = 0; }
   1a13c:	f8c4 24c4 	str.w	r2, [r4, #1220]	; 0x4c4
   1a140:	f8c4 5124 	str.w	r5, [r4, #292]	; 0x124
SA  clearStopped    ()          { reg.EVENTS.STOPPED = 0; }
   1a144:	f8c4 5104 	str.w	r5, [r4, #260]	; 0x104
SA  clearSuspended  ()          { reg.EVENTS.SUSPENDED = 0; }
   1a148:	f8c4 5148 	str.w	r5, [r4, #328]	; 0x148
SA  clearRxStarted  ()          { reg.EVENTS.RXSTARTED = 0; }
   1a14c:	f8c4 514c 	str.w	r5, [r4, #332]	; 0x14c
SA  clearTxStarted  ()          { reg.EVENTS.TXSTARTED = 0; }
   1a150:	f8c4 5150 	str.w	r5, [r4, #336]	; 0x150
SA  clearLastRx     ()          { reg.EVENTS.LASTRX = 0; }
   1a154:	f8c4 515c 	str.w	r5, [r4, #348]	; 0x15c
SA  clearLastTx     ()          { reg.EVENTS.LASTTX = 0; }
   1a158:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
SA  shortsSetup     (SHORTS e)  { reg.SHORTS = e; }
   1a15c:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
SA  startTx         ()          { reg.TASKS.STARTTX = 1; } 
   1a160:	60a6      	str	r6, [r4, #8]
SA  startTxRxStop   ()          { clearEvents(); shortsSetup(LASTTX_STARTRX_STOP); startTx(); }
   1a162:	e003      	b.n	1a16c <main+0x8c>
SA  isError         ()          { return reg.EVENTS.ERROR; }
   1a164:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
//are blocking functions anyway
//should also add timeouts so if something wrong we don't block forever

SA  waitForStop     () {
                        while( not isStopped() ){
                            if( isError() ){
   1a168:	2b00      	cmp	r3, #0
   1a16a:	d1d2      	bne.n	1a112 <main+0x32>
SA  isStopped       ()          { return reg.EVENTS.STOPPED; }
   1a16c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
                        while( not isStopped() ){
   1a170:	2b00      	cmp	r3, #0
   1a172:	d0f7      	beq.n	1a164 <main+0x84>
SA  txAmount        ()          { return reg.TXD.AMOUNT; }
   1a174:	f8d4 554c 	ldr.w	r5, [r4, #1356]	; 0x54c
//asm("nop");
                        txBufferSet( txbuf );
                        rxBufferSet( rxbuf );
                        startTxRxStop(); 
                        if( not waitForStop() ) return false;
                        if( (txAmount() == NT) and (rxAmount() == NR) ) return true;
   1a178:	2d01      	cmp	r5, #1
   1a17a:	d006      	beq.n	1a18a <main+0xaa>
SA  disable         ()          { reg.ENABLE = 0; }
   1a17c:	2200      	movs	r2, #0
SA  enable          ()          { reg.ENABLE = 6; }
   1a17e:	2306      	movs	r3, #6
SA  disable         ()          { reg.ENABLE = 0; }
   1a180:	f8c4 2500 	str.w	r2, [r4, #1280]	; 0x500
SA  enable          ()          { reg.ENABLE = 6; }
   1a184:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
   1a188:	e7c3      	b.n	1a112 <main+0x32>
SA  rxAmount        ()          { return reg.RXD.AMOUNT; }
   1a18a:	f8d4 a53c 	ldr.w	sl, [r4, #1340]	; 0x53c
                        if( (txAmount() == NT) and (rxAmount() == NR) ) return true;
   1a18e:	f1ba 0f02 	cmp.w	sl, #2
   1a192:	d1f3      	bne.n	1a17c <main+0x9c>

    //read status to get ready bit
    if( twi.writeRead(tbuf, rbuf) ){        //if no error
        int16_t v = (rbuf[0]<<8)|rbuf[1];   //big endian-> little endian
   1a194:	f89d 3004 	ldrb.w	r3, [sp, #4]
   1a198:	f89d 0005 	ldrb.w	r0, [sp, #5]
   1a19c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
        Debug("{Fgreen} status: 0x%04X\n", v );
   1a1a0:	b200      	sxth	r0, r0
   1a1a2:	f7ff ff4d 	bl	1a040 <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.0]>
        if( not (rbuf[0] bitand 0x20) ) continue; //not ready
   1a1a6:	f89d 2004 	ldrb.w	r2, [sp, #4]
   1a1aa:	0693      	lsls	r3, r2, #26
   1a1ac:	d5b0      	bpl.n	1a110 <main+0x30>

        //ready, read temp register
        tbuf[0] = 0; //temp register address
   1a1ae:	2300      	movs	r3, #0
SA  clearError      ()          { reg.ERRORSRC = 7; reg.EVENTS.ERROR = 0; }
   1a1b0:	2007      	movs	r0, #7
SA  shortsSetup     (SHORTS e)  { reg.SHORTS = e; }
   1a1b2:	f44f 5184 	mov.w	r1, #4224	; 0x1080
   1a1b6:	f88d 3000 	strb.w	r3, [sp]
                        reg.TXD.MAXCNT = len;
   1a1ba:	f8c4 5548 	str.w	r5, [r4, #1352]	; 0x548
                        reg.TXD.PTR = addr;
   1a1be:	f8c4 d544 	str.w	sp, [r4, #1348]	; 0x544
                        reg.RXD.MAXCNT = len;
   1a1c2:	f8c4 a538 	str.w	sl, [r4, #1336]	; 0x538
                        reg.RXD.PTR = addr;
   1a1c6:	f8c4 7534 	str.w	r7, [r4, #1332]	; 0x534
SA  clearError      ()          { reg.ERRORSRC = 7; reg.EVENTS.ERROR = 0; }
   1a1ca:	f8c4 04c4 	str.w	r0, [r4, #1220]	; 0x4c4
   1a1ce:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
SA  clearStopped    ()          { reg.EVENTS.STOPPED = 0; }
   1a1d2:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
SA  clearSuspended  ()          { reg.EVENTS.SUSPENDED = 0; }
   1a1d6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
SA  clearRxStarted  ()          { reg.EVENTS.RXSTARTED = 0; }
   1a1da:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
SA  clearTxStarted  ()          { reg.EVENTS.TXSTARTED = 0; }
   1a1de:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
SA  clearLastRx     ()          { reg.EVENTS.LASTRX = 0; }
   1a1e2:	f8c4 315c 	str.w	r3, [r4, #348]	; 0x15c
SA  clearLastTx     ()          { reg.EVENTS.LASTTX = 0; }
   1a1e6:	f8c4 3160 	str.w	r3, [r4, #352]	; 0x160
SA  shortsSetup     (SHORTS e)  { reg.SHORTS = e; }
   1a1ea:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200
SA  startTx         ()          { reg.TASKS.STARTTX = 1; } 
   1a1ee:	60a5      	str	r5, [r4, #8]
SA  startTxRxStop   ()          { clearEvents(); shortsSetup(LASTTX_STARTRX_STOP); startTx(); }
   1a1f0:	e003      	b.n	1a1fa <main+0x11a>
SA  isError         ()          { return reg.EVENTS.ERROR; }
   1a1f2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
                            if( isError() ){
   1a1f6:	2b00      	cmp	r3, #0
   1a1f8:	d188      	bne.n	1a10c <main+0x2c>
SA  isStopped       ()          { return reg.EVENTS.STOPPED; }
   1a1fa:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
                        while( not isStopped() ){
   1a1fe:	2b00      	cmp	r3, #0
   1a200:	d0f7      	beq.n	1a1f2 <main+0x112>
SA  txAmount        ()          { return reg.TXD.AMOUNT; }
   1a202:	f8d4 354c 	ldr.w	r3, [r4, #1356]	; 0x54c
                        if( (txAmount() == NT) and (rxAmount() == NR) ) return true;
   1a206:	2b01      	cmp	r3, #1
   1a208:	d006      	beq.n	1a218 <main+0x138>
SA  disable         ()          { reg.ENABLE = 0; }
   1a20a:	2200      	movs	r2, #0
SA  enable          ()          { reg.ENABLE = 6; }
   1a20c:	2306      	movs	r3, #6
SA  disable         ()          { reg.ENABLE = 0; }
   1a20e:	f8c4 2500 	str.w	r2, [r4, #1280]	; 0x500
SA  enable          ()          { reg.ENABLE = 6; }
   1a212:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
   1a216:	e779      	b.n	1a10c <main+0x2c>
SA  rxAmount        ()          { return reg.RXD.AMOUNT; }
   1a218:	f8d4 353c 	ldr.w	r3, [r4, #1340]	; 0x53c
                        if( (txAmount() == NT) and (rxAmount() == NR) ) return true;
   1a21c:	2b02      	cmp	r3, #2
   1a21e:	d1f4      	bne.n	1a20a <main+0x12a>
        if( twi.writeRead(tbuf, rbuf) ){ //read temp
            v = (rbuf[0]<<8)|rbuf[1];
   1a220:	f89d 3005 	ldrb.w	r3, [sp, #5]
   1a224:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
            // v = ((v * 9L)>>6) + 320; //convert to Fx10
            Debug("{Forange} temp: 0x%04X\n", v );
   1a228:	b210      	sxth	r0, r2
   1a22a:	f7ff ff31 	bl	1a090 <int Print<DevRtt<0>, short>(DevRtt<0>, char const*, short) [clone .isra.0] [clone .constprop.1]>
   1a22e:	e76d      	b.n	1a10c <main+0x2c>
   1a230:	0001c1f8 	.word	0x0001c1f8
   1a234:	40003000 	.word	0x40003000
   1a238:	0001c214 	.word	0x0001c214
   1a23c:	0001c2d0 	.word	0x0001c2d0

0001a240 <_GLOBAL__sub_I_main>:
    SI Gpio<P0_13>  sda; 
   1a240:	4b2a      	ldr	r3, [pc, #168]	; (1a2ec <_GLOBAL__sub_I_main+0xac>)
   1a242:	681a      	ldr	r2, [r3, #0]
   1a244:	07d0      	lsls	r0, r2, #31
   1a246:	bf5c      	itt	pl
   1a248:	2201      	movpl	r2, #1
   1a24a:	601a      	strpl	r2, [r3, #0]
    SI Gpio<P0_15>  scl;
   1a24c:	4b28      	ldr	r3, [pc, #160]	; (1a2f0 <_GLOBAL__sub_I_main+0xb0>)
   1a24e:	681a      	ldr	r2, [r3, #0]
   1a250:	07d1      	lsls	r1, r2, #31
   1a252:	bf5c      	itt	pl
   1a254:	2201      	movpl	r2, #1
   1a256:	601a      	strpl	r2, [r3, #0]
    SI Gpio<P0_17>  i2cDevicePwr; 
   1a258:	4b26      	ldr	r3, [pc, #152]	; (1a2f4 <_GLOBAL__sub_I_main+0xb4>)
   1a25a:	681a      	ldr	r2, [r3, #0]
   1a25c:	07d2      	lsls	r2, r2, #31
   1a25e:	bf5c      	itt	pl
   1a260:	2201      	movpl	r2, #1
   1a262:	601a      	strpl	r2, [r3, #0]
    SI Gpio<P0_7>  ledRed; //board label 1
   1a264:	4b24      	ldr	r3, [pc, #144]	; (1a2f8 <_GLOBAL__sub_I_main+0xb8>)
   1a266:	681a      	ldr	r2, [r3, #0]
   1a268:	07d0      	lsls	r0, r2, #31
   1a26a:	bf5c      	itt	pl
   1a26c:	2201      	movpl	r2, #1
   1a26e:	601a      	strpl	r2, [r3, #0]
    SI Gpio<P0_8>  ledGreen; //board label 2
   1a270:	4b22      	ldr	r3, [pc, #136]	; (1a2fc <_GLOBAL__sub_I_main+0xbc>)
   1a272:	681a      	ldr	r2, [r3, #0]
   1a274:	07d1      	lsls	r1, r2, #31
   1a276:	bf5c      	itt	pl
   1a278:	2201      	movpl	r2, #1
   1a27a:	601a      	strpl	r2, [r3, #0]
    SI Gpio<P0_27, LOWISON>  sw1; //SW1
   1a27c:	4b20      	ldr	r3, [pc, #128]	; (1a300 <_GLOBAL__sub_I_main+0xc0>)
   1a27e:	681a      	ldr	r2, [r3, #0]
   1a280:	07d2      	lsls	r2, r2, #31
   1a282:	bf5c      	itt	pl
   1a284:	2201      	movpl	r2, #1
   1a286:	601a      	strpl	r2, [r3, #0]
    private:
//============

    SCA updateInterval_{ 60 }; //no need to read all the time
    //CH0, gain 1/6, ref = 0.6v, 10us (all default values)
    SI SaadcChan vdd_{ SaadcChan::VDD };
   1a288:	4a1e      	ldr	r2, [pc, #120]	; (1a304 <_GLOBAL__sub_I_main+0xc4>)
   1a28a:	6813      	ldr	r3, [r2, #0]
   1a28c:	f013 0301 	ands.w	r3, r3, #1
   1a290:	d11d      	bne.n	1a2ce <_GLOBAL__sub_I_main+0x8e>
        DebugFuncHeader();
        Debug("{Forange}  low power...{Fwhite} \n");
        nrf_pwr_mgmt_run();  
    }

}
   1a292:	b430      	push	{r4, r5}
                    }

                    //manual init
                    template<typename ...Ts>
SCA init            (CH ch, PSEL p, Ts... ts) { 
                        ch_ = ch;
   1a294:	4c1c      	ldr	r4, [pc, #112]	; (1a308 <_GLOBAL__sub_I_main+0xc8>)
                        pselN_ = (PSEL)it.PSELN;
   1a296:	4d1d      	ldr	r5, [pc, #116]	; (1a30c <_GLOBAL__sub_I_main+0xcc>)
                        pselP_ = (PSEL)it.PSELP;
   1a298:	491d      	ldr	r1, [pc, #116]	; (1a310 <_GLOBAL__sub_I_main+0xd0>)
                        ch_ = ch;
   1a29a:	7023      	strb	r3, [r4, #0]
                        pselN_ = (PSEL)it.PSELN;
   1a29c:	702b      	strb	r3, [r5, #0]
                        pselP_ = (PSEL)it.PSELP;
   1a29e:	2409      	movs	r4, #9
#else
    #error "Temperature source not defined in nRFconfig.hpp" 
#endif

#include "Timer.hpp"
inline Timer timerAdvUpdate;
   1a2a0:	4b1c      	ldr	r3, [pc, #112]	; (1a314 <_GLOBAL__sub_I_main+0xd4>)
   1a2a2:	700c      	strb	r4, [r1, #0]
    SI SaadcChan vdd_{ SaadcChan::VDD };
   1a2a4:	2101      	movs	r1, #1
                        config_ = it.CONFIG;
   1a2a6:	481c      	ldr	r0, [pc, #112]	; (1a318 <_GLOBAL__sub_I_main+0xd8>)
   1a2a8:	6011      	str	r1, [r2, #0]
inline Timer timerAdvUpdate;
   1a2aa:	681a      	ldr	r2, [r3, #0]
   1a2ac:	f44f 3400 	mov.w	r4, #131072	; 0x20000
   1a2b0:	6004      	str	r4, [r0, #0]
   1a2b2:	07d4      	lsls	r4, r2, #31
   1a2b4:	d403      	bmi.n	1a2be <_GLOBAL__sub_I_main+0x7e>
#undef CUO

/*------------------------------------------------------------------------------
    Timer
------------------------------------------------------------------------------*/
struct Timer {
   1a2b6:	4a19      	ldr	r2, [pc, #100]	; (1a31c <_GLOBAL__sub_I_main+0xdc>)
   1a2b8:	2101      	movs	r1, #1
   1a2ba:	6212      	str	r2, [r2, #32]
   1a2bc:	6019      	str	r1, [r3, #0]
    SI TempDriver_ temp_;
   1a2be:	4b18      	ldr	r3, [pc, #96]	; (1a320 <_GLOBAL__sub_I_main+0xe0>)
   1a2c0:	681a      	ldr	r2, [r3, #0]
   1a2c2:	07d0      	lsls	r0, r2, #31
   1a2c4:	bf5c      	itt	pl
   1a2c6:	2201      	movpl	r2, #1
   1a2c8:	601a      	strpl	r2, [r3, #0]
   1a2ca:	bc30      	pop	{r4, r5}
   1a2cc:	4770      	bx	lr
inline Timer timerAdvUpdate;
   1a2ce:	4b11      	ldr	r3, [pc, #68]	; (1a314 <_GLOBAL__sub_I_main+0xd4>)
   1a2d0:	681a      	ldr	r2, [r3, #0]
   1a2d2:	07d1      	lsls	r1, r2, #31
   1a2d4:	d403      	bmi.n	1a2de <_GLOBAL__sub_I_main+0x9e>
   1a2d6:	4a11      	ldr	r2, [pc, #68]	; (1a31c <_GLOBAL__sub_I_main+0xdc>)
   1a2d8:	2101      	movs	r1, #1
   1a2da:	6212      	str	r2, [r2, #32]
   1a2dc:	6019      	str	r1, [r3, #0]
    SI TempDriver_ temp_;
   1a2de:	4b10      	ldr	r3, [pc, #64]	; (1a320 <_GLOBAL__sub_I_main+0xe0>)
   1a2e0:	681a      	ldr	r2, [r3, #0]
   1a2e2:	07d2      	lsls	r2, r2, #31
   1a2e4:	bf5c      	itt	pl
   1a2e6:	2201      	movpl	r2, #1
   1a2e8:	601a      	strpl	r2, [r3, #0]

//============
    protected:
//============

    Temperature(){} //cannot use this class directly
   1a2ea:	4770      	bx	lr
   1a2ec:	20001254 	.word	0x20001254
   1a2f0:	20001250 	.word	0x20001250
   1a2f4:	2000124c 	.word	0x2000124c
   1a2f8:	20001248 	.word	0x20001248
   1a2fc:	20001244 	.word	0x20001244
   1a300:	20001240 	.word	0x20001240
   1a304:	2000123c 	.word	0x2000123c
   1a308:	20001286 	.word	0x20001286
   1a30c:	20001284 	.word	0x20001284
   1a310:	20001285 	.word	0x20001285
   1a314:	20001238 	.word	0x20001238
   1a318:	20001280 	.word	0x20001280
   1a31c:	20001258 	.word	0x20001258
   1a320:	20001234 	.word	0x20001234

0001a324 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1a324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  unsigned Status;
  //
  INIT();
   1a328:	4f81      	ldr	r7, [pc, #516]	; (1a530 <SEGGER_RTT_Write+0x20c>)
   1a32a:	783b      	ldrb	r3, [r7, #0]
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1a32c:	b085      	sub	sp, #20
   1a32e:	4680      	mov	r8, r0
   1a330:	468a      	mov	sl, r1
   1a332:	4691      	mov	r9, r2
  INIT();
   1a334:	b1eb      	cbz	r3, 1a372 <SEGGER_RTT_Write+0x4e>
  switch (pRing->Flags) {
   1a336:	eb08 0548 	add.w	r5, r8, r8, lsl #1
   1a33a:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
  SEGGER_RTT_LOCK();
   1a33e:	f04f 0b00 	mov.w	fp, #0
   1a342:	f10d 000f 	add.w	r0, sp, #15
   1a346:	f88d b00f 	strb.w	fp, [sp, #15]
   1a34a:	f7ff f815 	bl	19378 <app_util_critical_region_enter>
  switch (pRing->Flags) {
   1a34e:	6aee      	ldr	r6, [r5, #44]	; 0x2c
   1a350:	2e01      	cmp	r6, #1
   1a352:	ea4f 0448 	mov.w	r4, r8, lsl #1
   1a356:	f000 808d 	beq.w	1a474 <SEGGER_RTT_Write+0x150>
   1a35a:	2e02      	cmp	r6, #2
   1a35c:	d04f      	beq.n	1a3fe <SEGGER_RTT_Write+0xda>
   1a35e:	b346      	cbz	r6, 1a3b2 <SEGGER_RTT_Write+0x8e>
   1a360:	465e      	mov	r6, fp
  //
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
   1a362:	f89d 000f 	ldrb.w	r0, [sp, #15]
   1a366:	f7ff f82d 	bl	193c4 <app_util_critical_region_exit>
  //
  return Status;
}
   1a36a:	4630      	mov	r0, r6
   1a36c:	b005      	add	sp, #20
   1a36e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
   1a372:	2202      	movs	r2, #2
  p->aUp[0].RdOff         = 0u;
   1a374:	62bb      	str	r3, [r7, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
   1a376:	627b      	str	r3, [r7, #36]	; 0x24
  p->aDown[0].RdOff         = 0u;
   1a378:	65bb      	str	r3, [r7, #88]	; 0x58
  p->aDown[0].WrOff         = 0u;
   1a37a:	657b      	str	r3, [r7, #84]	; 0x54
  p->aUp[0].pBuffer       = _acUpBuffer;
   1a37c:	4b6d      	ldr	r3, [pc, #436]	; (1a534 <SEGGER_RTT_Write+0x210>)
  p->aUp[0].sName         = "Terminal";
   1a37e:	496e      	ldr	r1, [pc, #440]	; (1a538 <SEGGER_RTT_Write+0x214>)
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   1a380:	62fa      	str	r2, [r7, #44]	; 0x2c
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
   1a382:	e9c7 2204 	strd	r2, r2, [r7, #16]
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   1a386:	65fa      	str	r2, [r7, #92]	; 0x5c
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
   1a388:	f44f 7000 	mov.w	r0, #512	; 0x200
  p->aDown[0].pBuffer       = _acDownBuffer;
   1a38c:	4a6b      	ldr	r2, [pc, #428]	; (1a53c <SEGGER_RTT_Write+0x218>)
  p->aUp[0].pBuffer       = _acUpBuffer;
   1a38e:	61fb      	str	r3, [r7, #28]
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
   1a390:	2310      	movs	r3, #16
   1a392:	653b      	str	r3, [r7, #80]	; 0x50
  p->aUp[0].sName         = "Terminal";
   1a394:	61b9      	str	r1, [r7, #24]
  p->aDown[0].sName         = "Terminal";
   1a396:	64b9      	str	r1, [r7, #72]	; 0x48
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
   1a398:	6238      	str	r0, [r7, #32]
  strcpy(&p->acID[7], "RTT");
   1a39a:	4969      	ldr	r1, [pc, #420]	; (1a540 <SEGGER_RTT_Write+0x21c>)
  p->aDown[0].pBuffer       = _acDownBuffer;
   1a39c:	64fa      	str	r2, [r7, #76]	; 0x4c
  strcpy(&p->acID[7], "RTT");
   1a39e:	1df8      	adds	r0, r7, #7
   1a3a0:	f000 fade 	bl	1a960 <strcpy>
  strcpy(&p->acID[0], "SEGGER");
   1a3a4:	4967      	ldr	r1, [pc, #412]	; (1a544 <SEGGER_RTT_Write+0x220>)
   1a3a6:	4638      	mov	r0, r7
   1a3a8:	f000 fada 	bl	1a960 <strcpy>
  p->acID[6] = ' ';
   1a3ac:	2320      	movs	r3, #32
   1a3ae:	71bb      	strb	r3, [r7, #6]
}
   1a3b0:	e7c1      	b.n	1a336 <SEGGER_RTT_Write+0x12>
  RdOff = pRing->RdOff;
   1a3b2:	6aab      	ldr	r3, [r5, #40]	; 0x28
  WrOff = pRing->WrOff;
   1a3b4:	f8d5 b024 	ldr.w	fp, [r5, #36]	; 0x24
  if (RdOff <= WrOff) {
   1a3b8:	455b      	cmp	r3, fp
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
   1a3ba:	bf9c      	itt	ls
   1a3bc:	6a2a      	ldrls	r2, [r5, #32]
   1a3be:	189b      	addls	r3, r3, r2
    r = RdOff - WrOff - 1u;
   1a3c0:	3b01      	subs	r3, #1
   1a3c2:	eba3 030b 	sub.w	r3, r3, fp
    if (Avail < NumBytes) {
   1a3c6:	4599      	cmp	r9, r3
   1a3c8:	d8cb      	bhi.n	1a362 <SEGGER_RTT_Write+0x3e>
  Rem = pRing->SizeOfBuffer - WrOff;
   1a3ca:	4444      	add	r4, r8
   1a3cc:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a3d0:	f108 0801 	add.w	r8, r8, #1
  Rem = pRing->SizeOfBuffer - WrOff;
   1a3d4:	6a25      	ldr	r5, [r4, #32]
   1a3d6:	eba5 060b 	sub.w	r6, r5, fp
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a3da:	eb08 0848 	add.w	r8, r8, r8, lsl #1
  if (Rem > NumBytes) {
   1a3de:	45b1      	cmp	r9, r6
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a3e0:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
  if (Rem > NumBytes) {
   1a3e4:	f080 8091 	bcs.w	1a50a <SEGGER_RTT_Write+0x1e6>
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a3e8:	6878      	ldr	r0, [r7, #4]
   1a3ea:	4651      	mov	r1, sl
   1a3ec:	464a      	mov	r2, r9
   1a3ee:	4458      	add	r0, fp
   1a3f0:	f000 fa6c 	bl	1a8cc <memcpy>
    pRing->WrOff = WrOff + NumBytes;
   1a3f4:	eb09 030b 	add.w	r3, r9, fp
   1a3f8:	6263      	str	r3, [r4, #36]	; 0x24
   1a3fa:	464e      	mov	r6, r9
   1a3fc:	e7b1      	b.n	1a362 <SEGGER_RTT_Write+0x3e>
  WrOff = pRing->WrOff;
   1a3fe:	f108 0801 	add.w	r8, r8, #1
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
   1a402:	eb08 0848 	add.w	r8, r8, r8, lsl #1
  WrOff = pRing->WrOff;
   1a406:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
   1a408:	ea4f 08c8 	mov.w	r8, r8, lsl #3
  NumBytesWritten = 0u;
   1a40c:	465e      	mov	r6, fp
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
   1a40e:	6aab      	ldr	r3, [r5, #40]	; 0x28
    if (RdOff > WrOff) {
   1a410:	42a3      	cmp	r3, r4
      NumBytesToWrite = RdOff - WrOff - 1u;
   1a412:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
    if (RdOff > WrOff) {
   1a416:	d922      	bls.n	1a45e <SEGGER_RTT_Write+0x13a>
      NumBytesToWrite = RdOff - WrOff - 1u;
   1a418:	1b13      	subs	r3, r2, r4
   1a41a:	6a2a      	ldr	r2, [r5, #32]
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
   1a41c:	454b      	cmp	r3, r9
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
   1a41e:	eb07 0108 	add.w	r1, r7, r8
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
   1a422:	eba2 0b04 	sub.w	fp, r2, r4
   1a426:	bf28      	it	cs
   1a428:	464b      	movcs	r3, r9
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
   1a42a:	459b      	cmp	fp, r3
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
   1a42c:	6848      	ldr	r0, [r1, #4]
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
   1a42e:	bf28      	it	cs
   1a430:	469b      	movcs	fp, r3
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
   1a432:	4420      	add	r0, r4
   1a434:	4651      	mov	r1, sl
   1a436:	465a      	mov	r2, fp
   1a438:	f000 fa48 	bl	1a8cc <memcpy>
    if (WrOff == pRing->SizeOfBuffer) {
   1a43c:	6a2b      	ldr	r3, [r5, #32]
    WrOff           += NumBytesToWrite;
   1a43e:	445c      	add	r4, fp
    if (WrOff == pRing->SizeOfBuffer) {
   1a440:	429c      	cmp	r4, r3
    NumBytesWritten += NumBytesToWrite;
   1a442:	445e      	add	r6, fp
    NumBytes        -= NumBytesToWrite;
   1a444:	eba9 090b 	sub.w	r9, r9, fp
    pBuffer         += NumBytesToWrite;
   1a448:	44da      	add	sl, fp
    if (WrOff == pRing->SizeOfBuffer) {
   1a44a:	d00d      	beq.n	1a468 <SEGGER_RTT_Write+0x144>
    pRing->WrOff = WrOff;
   1a44c:	626c      	str	r4, [r5, #36]	; 0x24
  } while (NumBytes);
   1a44e:	f1b9 0f00 	cmp.w	r9, #0
   1a452:	d086      	beq.n	1a362 <SEGGER_RTT_Write+0x3e>
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
   1a454:	6aab      	ldr	r3, [r5, #40]	; 0x28
    if (RdOff > WrOff) {
   1a456:	42a3      	cmp	r3, r4
      NumBytesToWrite = RdOff - WrOff - 1u;
   1a458:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
    if (RdOff > WrOff) {
   1a45c:	d8dc      	bhi.n	1a418 <SEGGER_RTT_Write+0xf4>
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
   1a45e:	6a2a      	ldr	r2, [r5, #32]
   1a460:	4413      	add	r3, r2
   1a462:	3b01      	subs	r3, #1
   1a464:	1b1b      	subs	r3, r3, r4
   1a466:	e7d9      	b.n	1a41c <SEGGER_RTT_Write+0xf8>
    pRing->WrOff = WrOff;
   1a468:	2400      	movs	r4, #0
   1a46a:	626c      	str	r4, [r5, #36]	; 0x24
  } while (NumBytes);
   1a46c:	f1b9 0f00 	cmp.w	r9, #0
   1a470:	d1cd      	bne.n	1a40e <SEGGER_RTT_Write+0xea>
   1a472:	e776      	b.n	1a362 <SEGGER_RTT_Write+0x3e>
  RdOff = pRing->RdOff;
   1a474:	6aae      	ldr	r6, [r5, #40]	; 0x28
  WrOff = pRing->WrOff;
   1a476:	f8d5 b024 	ldr.w	fp, [r5, #36]	; 0x24
  if (RdOff <= WrOff) {
   1a47a:	455e      	cmp	r6, fp
   1a47c:	d91d      	bls.n	1a4ba <SEGGER_RTT_Write+0x196>
    r = RdOff - WrOff - 1u;
   1a47e:	3e01      	subs	r6, #1
   1a480:	eba6 060b 	sub.w	r6, r6, fp
    Status = Avail < NumBytes ? Avail : NumBytes;
   1a484:	6a2d      	ldr	r5, [r5, #32]
   1a486:	454e      	cmp	r6, r9
   1a488:	bf28      	it	cs
   1a48a:	464e      	movcs	r6, r9
  Rem = pRing->SizeOfBuffer - WrOff;
   1a48c:	eba5 020b 	sub.w	r2, r5, fp
  if (Rem > NumBytes) {
   1a490:	4296      	cmp	r6, r2
   1a492:	d21e      	bcs.n	1a4d2 <SEGGER_RTT_Write+0x1ae>
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a494:	f108 0301 	add.w	r3, r8, #1
   1a498:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   1a49c:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
    pRing->WrOff = WrOff + NumBytes;
   1a4a0:	44a0      	add	r8, r4
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a4a2:	6858      	ldr	r0, [r3, #4]
   1a4a4:	4632      	mov	r2, r6
   1a4a6:	4651      	mov	r1, sl
   1a4a8:	4458      	add	r0, fp
    pRing->WrOff = WrOff + NumBytes;
   1a4aa:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a4ae:	f000 fa0d 	bl	1a8cc <memcpy>
    pRing->WrOff = WrOff + NumBytes;
   1a4b2:	eb0b 0206 	add.w	r2, fp, r6
   1a4b6:	627a      	str	r2, [r7, #36]	; 0x24
   1a4b8:	e753      	b.n	1a362 <SEGGER_RTT_Write+0x3e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
   1a4ba:	6a2d      	ldr	r5, [r5, #32]
   1a4bc:	442e      	add	r6, r5
   1a4be:	3e01      	subs	r6, #1
   1a4c0:	eba6 060b 	sub.w	r6, r6, fp
    Status = Avail < NumBytes ? Avail : NumBytes;
   1a4c4:	454e      	cmp	r6, r9
   1a4c6:	bf28      	it	cs
   1a4c8:	464e      	movcs	r6, r9
  Rem = pRing->SizeOfBuffer - WrOff;
   1a4ca:	eba5 020b 	sub.w	r2, r5, fp
  if (Rem > NumBytes) {
   1a4ce:	4296      	cmp	r6, r2
   1a4d0:	d3e0      	bcc.n	1a494 <SEGGER_RTT_Write+0x170>
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
   1a4d2:	f108 0901 	add.w	r9, r8, #1
   1a4d6:	eb09 0949 	add.w	r9, r9, r9, lsl #1
   1a4da:	eb07 09c9 	add.w	r9, r7, r9, lsl #3
   1a4de:	4651      	mov	r1, sl
   1a4e0:	f8d9 0004 	ldr.w	r0, [r9, #4]
   1a4e4:	9201      	str	r2, [sp, #4]
   1a4e6:	4458      	add	r0, fp
   1a4e8:	f000 f9f0 	bl	1a8cc <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
   1a4ec:	1b75      	subs	r5, r6, r5
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
   1a4ee:	9a01      	ldr	r2, [sp, #4]
   1a4f0:	f8d9 0004 	ldr.w	r0, [r9, #4]
    pRing->WrOff = NumBytesAtOnce;
   1a4f4:	44a0      	add	r8, r4
    NumBytesAtOnce = NumBytes - Rem;
   1a4f6:	445d      	add	r5, fp
    pRing->WrOff = NumBytesAtOnce;
   1a4f8:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
   1a4fc:	eb0a 0102 	add.w	r1, sl, r2
   1a500:	462a      	mov	r2, r5
   1a502:	f000 f9e3 	bl	1a8cc <memcpy>
    pRing->WrOff = NumBytesAtOnce;
   1a506:	627d      	str	r5, [r7, #36]	; 0x24
   1a508:	e72b      	b.n	1a362 <SEGGER_RTT_Write+0x3e>
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
   1a50a:	6878      	ldr	r0, [r7, #4]
   1a50c:	4458      	add	r0, fp
    NumBytesAtOnce = NumBytes - Rem;
   1a50e:	44cb      	add	fp, r9
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
   1a510:	4632      	mov	r2, r6
   1a512:	4651      	mov	r1, sl
    NumBytesAtOnce = NumBytes - Rem;
   1a514:	ebab 0505 	sub.w	r5, fp, r5
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
   1a518:	f000 f9d8 	bl	1a8cc <memcpy>
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
   1a51c:	eb0a 0106 	add.w	r1, sl, r6
   1a520:	6878      	ldr	r0, [r7, #4]
   1a522:	462a      	mov	r2, r5
   1a524:	f000 f9d2 	bl	1a8cc <memcpy>
    pRing->WrOff = NumBytesAtOnce;
   1a528:	464e      	mov	r6, r9
   1a52a:	6265      	str	r5, [r4, #36]	; 0x24
   1a52c:	e719      	b.n	1a362 <SEGGER_RTT_Write+0x3e>
   1a52e:	bf00      	nop
   1a530:	200014b4 	.word	0x200014b4
   1a534:	20001298 	.word	0x20001298
   1a538:	0001c358 	.word	0x0001c358
   1a53c:	20001288 	.word	0x20001288
   1a540:	0001c364 	.word	0x0001c364
   1a544:	0001c368 	.word	0x0001c368

0001a548 <SEGGER_RTT_WriteString>:
*  Notes
*    (1) Data is stored according to buffer flags.
*    (2) String passed to this function has to be \0 terminated
*    (3) \0 termination character is *not* stored in RTT buffer
*/
unsigned SEGGER_RTT_WriteString(unsigned BufferIndex, const char* s) {
   1a548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  INIT();
   1a54c:	4f83      	ldr	r7, [pc, #524]	; (1a75c <SEGGER_RTT_WriteString+0x214>)
unsigned SEGGER_RTT_WriteString(unsigned BufferIndex, const char* s) {
   1a54e:	b085      	sub	sp, #20
   1a550:	4680      	mov	r8, r0
  unsigned Len;

  Len = STRLEN(s);
   1a552:	4608      	mov	r0, r1
unsigned SEGGER_RTT_WriteString(unsigned BufferIndex, const char* s) {
   1a554:	468a      	mov	sl, r1
  Len = STRLEN(s);
   1a556:	f000 fa0b 	bl	1a970 <strlen>
  INIT();
   1a55a:	783b      	ldrb	r3, [r7, #0]
  Len = STRLEN(s);
   1a55c:	4681      	mov	r9, r0
  INIT();
   1a55e:	b1eb      	cbz	r3, 1a59c <SEGGER_RTT_WriteString+0x54>
  switch (pRing->Flags) {
   1a560:	eb08 0548 	add.w	r5, r8, r8, lsl #1
   1a564:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
  SEGGER_RTT_LOCK();
   1a568:	f04f 0b00 	mov.w	fp, #0
   1a56c:	f10d 000f 	add.w	r0, sp, #15
   1a570:	f88d b00f 	strb.w	fp, [sp, #15]
   1a574:	f7fe ff00 	bl	19378 <app_util_critical_region_enter>
  switch (pRing->Flags) {
   1a578:	6aee      	ldr	r6, [r5, #44]	; 0x2c
   1a57a:	2e01      	cmp	r6, #1
   1a57c:	ea4f 0448 	mov.w	r4, r8, lsl #1
   1a580:	f000 808d 	beq.w	1a69e <SEGGER_RTT_WriteString+0x156>
   1a584:	2e02      	cmp	r6, #2
   1a586:	d04f      	beq.n	1a628 <SEGGER_RTT_WriteString+0xe0>
   1a588:	b346      	cbz	r6, 1a5dc <SEGGER_RTT_WriteString+0x94>
   1a58a:	465e      	mov	r6, fp
  SEGGER_RTT_UNLOCK();
   1a58c:	f89d 000f 	ldrb.w	r0, [sp, #15]
   1a590:	f7fe ff18 	bl	193c4 <app_util_critical_region_exit>
  return SEGGER_RTT_Write(BufferIndex, s, Len);
}
   1a594:	4630      	mov	r0, r6
   1a596:	b005      	add	sp, #20
   1a598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
   1a59c:	2202      	movs	r2, #2
  p->aUp[0].RdOff         = 0u;
   1a59e:	62bb      	str	r3, [r7, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
   1a5a0:	627b      	str	r3, [r7, #36]	; 0x24
  p->aDown[0].RdOff         = 0u;
   1a5a2:	65bb      	str	r3, [r7, #88]	; 0x58
  p->aDown[0].WrOff         = 0u;
   1a5a4:	657b      	str	r3, [r7, #84]	; 0x54
  p->aUp[0].pBuffer       = _acUpBuffer;
   1a5a6:	4b6e      	ldr	r3, [pc, #440]	; (1a760 <SEGGER_RTT_WriteString+0x218>)
  p->aUp[0].sName         = "Terminal";
   1a5a8:	496e      	ldr	r1, [pc, #440]	; (1a764 <SEGGER_RTT_WriteString+0x21c>)
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   1a5aa:	62fa      	str	r2, [r7, #44]	; 0x2c
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
   1a5ac:	e9c7 2204 	strd	r2, r2, [r7, #16]
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   1a5b0:	65fa      	str	r2, [r7, #92]	; 0x5c
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
   1a5b2:	f44f 7000 	mov.w	r0, #512	; 0x200
  p->aDown[0].pBuffer       = _acDownBuffer;
   1a5b6:	4a6c      	ldr	r2, [pc, #432]	; (1a768 <SEGGER_RTT_WriteString+0x220>)
  p->aUp[0].pBuffer       = _acUpBuffer;
   1a5b8:	61fb      	str	r3, [r7, #28]
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
   1a5ba:	2310      	movs	r3, #16
   1a5bc:	653b      	str	r3, [r7, #80]	; 0x50
  p->aUp[0].sName         = "Terminal";
   1a5be:	61b9      	str	r1, [r7, #24]
  p->aDown[0].sName         = "Terminal";
   1a5c0:	64b9      	str	r1, [r7, #72]	; 0x48
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
   1a5c2:	6238      	str	r0, [r7, #32]
  strcpy(&p->acID[7], "RTT");
   1a5c4:	4969      	ldr	r1, [pc, #420]	; (1a76c <SEGGER_RTT_WriteString+0x224>)
  p->aDown[0].pBuffer       = _acDownBuffer;
   1a5c6:	64fa      	str	r2, [r7, #76]	; 0x4c
  strcpy(&p->acID[7], "RTT");
   1a5c8:	1df8      	adds	r0, r7, #7
   1a5ca:	f000 f9c9 	bl	1a960 <strcpy>
  strcpy(&p->acID[0], "SEGGER");
   1a5ce:	4968      	ldr	r1, [pc, #416]	; (1a770 <SEGGER_RTT_WriteString+0x228>)
   1a5d0:	4638      	mov	r0, r7
   1a5d2:	f000 f9c5 	bl	1a960 <strcpy>
  p->acID[6] = ' ';
   1a5d6:	2320      	movs	r3, #32
   1a5d8:	71bb      	strb	r3, [r7, #6]
}
   1a5da:	e7c1      	b.n	1a560 <SEGGER_RTT_WriteString+0x18>
  RdOff = pRing->RdOff;
   1a5dc:	6aab      	ldr	r3, [r5, #40]	; 0x28
  WrOff = pRing->WrOff;
   1a5de:	f8d5 b024 	ldr.w	fp, [r5, #36]	; 0x24
  if (RdOff <= WrOff) {
   1a5e2:	455b      	cmp	r3, fp
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
   1a5e4:	bf9c      	itt	ls
   1a5e6:	6a2a      	ldrls	r2, [r5, #32]
   1a5e8:	189b      	addls	r3, r3, r2
    r = RdOff - WrOff - 1u;
   1a5ea:	3b01      	subs	r3, #1
   1a5ec:	eba3 030b 	sub.w	r3, r3, fp
    if (Avail < NumBytes) {
   1a5f0:	4599      	cmp	r9, r3
   1a5f2:	d8cb      	bhi.n	1a58c <SEGGER_RTT_WriteString+0x44>
  Rem = pRing->SizeOfBuffer - WrOff;
   1a5f4:	4444      	add	r4, r8
   1a5f6:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a5fa:	f108 0801 	add.w	r8, r8, #1
  Rem = pRing->SizeOfBuffer - WrOff;
   1a5fe:	6a25      	ldr	r5, [r4, #32]
   1a600:	eba5 060b 	sub.w	r6, r5, fp
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a604:	eb08 0848 	add.w	r8, r8, r8, lsl #1
  if (Rem > NumBytes) {
   1a608:	45b1      	cmp	r9, r6
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a60a:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
  if (Rem > NumBytes) {
   1a60e:	f080 8091 	bcs.w	1a734 <SEGGER_RTT_WriteString+0x1ec>
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a612:	6878      	ldr	r0, [r7, #4]
   1a614:	4651      	mov	r1, sl
   1a616:	464a      	mov	r2, r9
   1a618:	4458      	add	r0, fp
   1a61a:	f000 f957 	bl	1a8cc <memcpy>
    pRing->WrOff = WrOff + NumBytes;
   1a61e:	eb09 030b 	add.w	r3, r9, fp
   1a622:	6263      	str	r3, [r4, #36]	; 0x24
   1a624:	464e      	mov	r6, r9
   1a626:	e7b1      	b.n	1a58c <SEGGER_RTT_WriteString+0x44>
  WrOff = pRing->WrOff;
   1a628:	f108 0801 	add.w	r8, r8, #1
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
   1a62c:	eb08 0848 	add.w	r8, r8, r8, lsl #1
  WrOff = pRing->WrOff;
   1a630:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
   1a632:	ea4f 08c8 	mov.w	r8, r8, lsl #3
  NumBytesWritten = 0u;
   1a636:	465e      	mov	r6, fp
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
   1a638:	6aab      	ldr	r3, [r5, #40]	; 0x28
    if (RdOff > WrOff) {
   1a63a:	42a3      	cmp	r3, r4
      NumBytesToWrite = RdOff - WrOff - 1u;
   1a63c:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
    if (RdOff > WrOff) {
   1a640:	d922      	bls.n	1a688 <SEGGER_RTT_WriteString+0x140>
   1a642:	6a29      	ldr	r1, [r5, #32]
      NumBytesToWrite = RdOff - WrOff - 1u;
   1a644:	1b12      	subs	r2, r2, r4
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
   1a646:	454a      	cmp	r2, r9
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
   1a648:	eb07 0308 	add.w	r3, r7, r8
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
   1a64c:	eba1 0b04 	sub.w	fp, r1, r4
   1a650:	bf28      	it	cs
   1a652:	464a      	movcs	r2, r9
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
   1a654:	4593      	cmp	fp, r2
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
   1a656:	6858      	ldr	r0, [r3, #4]
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
   1a658:	bf28      	it	cs
   1a65a:	4693      	movcs	fp, r2
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
   1a65c:	4420      	add	r0, r4
   1a65e:	4651      	mov	r1, sl
   1a660:	465a      	mov	r2, fp
   1a662:	f000 f933 	bl	1a8cc <memcpy>
    if (WrOff == pRing->SizeOfBuffer) {
   1a666:	6a2b      	ldr	r3, [r5, #32]
    WrOff           += NumBytesToWrite;
   1a668:	445c      	add	r4, fp
    if (WrOff == pRing->SizeOfBuffer) {
   1a66a:	429c      	cmp	r4, r3
    NumBytesWritten += NumBytesToWrite;
   1a66c:	445e      	add	r6, fp
    NumBytes        -= NumBytesToWrite;
   1a66e:	eba9 090b 	sub.w	r9, r9, fp
    pBuffer         += NumBytesToWrite;
   1a672:	44da      	add	sl, fp
    if (WrOff == pRing->SizeOfBuffer) {
   1a674:	d00d      	beq.n	1a692 <SEGGER_RTT_WriteString+0x14a>
    pRing->WrOff = WrOff;
   1a676:	626c      	str	r4, [r5, #36]	; 0x24
  } while (NumBytes);
   1a678:	f1b9 0f00 	cmp.w	r9, #0
   1a67c:	d086      	beq.n	1a58c <SEGGER_RTT_WriteString+0x44>
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
   1a67e:	6aab      	ldr	r3, [r5, #40]	; 0x28
    if (RdOff > WrOff) {
   1a680:	42a3      	cmp	r3, r4
      NumBytesToWrite = RdOff - WrOff - 1u;
   1a682:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
    if (RdOff > WrOff) {
   1a686:	d8dc      	bhi.n	1a642 <SEGGER_RTT_WriteString+0xfa>
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
   1a688:	6a29      	ldr	r1, [r5, #32]
   1a68a:	185a      	adds	r2, r3, r1
   1a68c:	3a01      	subs	r2, #1
   1a68e:	1b12      	subs	r2, r2, r4
   1a690:	e7d9      	b.n	1a646 <SEGGER_RTT_WriteString+0xfe>
    pRing->WrOff = WrOff;
   1a692:	2400      	movs	r4, #0
   1a694:	626c      	str	r4, [r5, #36]	; 0x24
  } while (NumBytes);
   1a696:	f1b9 0f00 	cmp.w	r9, #0
   1a69a:	d1cd      	bne.n	1a638 <SEGGER_RTT_WriteString+0xf0>
   1a69c:	e776      	b.n	1a58c <SEGGER_RTT_WriteString+0x44>
  RdOff = pRing->RdOff;
   1a69e:	6aae      	ldr	r6, [r5, #40]	; 0x28
  WrOff = pRing->WrOff;
   1a6a0:	f8d5 b024 	ldr.w	fp, [r5, #36]	; 0x24
  if (RdOff <= WrOff) {
   1a6a4:	455e      	cmp	r6, fp
   1a6a6:	d91d      	bls.n	1a6e4 <SEGGER_RTT_WriteString+0x19c>
    r = RdOff - WrOff - 1u;
   1a6a8:	3e01      	subs	r6, #1
   1a6aa:	eba6 060b 	sub.w	r6, r6, fp
    Status = Avail < NumBytes ? Avail : NumBytes;
   1a6ae:	6a2d      	ldr	r5, [r5, #32]
   1a6b0:	454e      	cmp	r6, r9
   1a6b2:	bf28      	it	cs
   1a6b4:	464e      	movcs	r6, r9
  Rem = pRing->SizeOfBuffer - WrOff;
   1a6b6:	eba5 020b 	sub.w	r2, r5, fp
  if (Rem > NumBytes) {
   1a6ba:	4296      	cmp	r6, r2
   1a6bc:	d21e      	bcs.n	1a6fc <SEGGER_RTT_WriteString+0x1b4>
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a6be:	f108 0301 	add.w	r3, r8, #1
   1a6c2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   1a6c6:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
    pRing->WrOff = WrOff + NumBytes;
   1a6ca:	44a0      	add	r8, r4
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a6cc:	6858      	ldr	r0, [r3, #4]
   1a6ce:	4632      	mov	r2, r6
   1a6d0:	4651      	mov	r1, sl
   1a6d2:	4458      	add	r0, fp
    pRing->WrOff = WrOff + NumBytes;
   1a6d4:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
   1a6d8:	f000 f8f8 	bl	1a8cc <memcpy>
    pRing->WrOff = WrOff + NumBytes;
   1a6dc:	eb0b 0206 	add.w	r2, fp, r6
   1a6e0:	627a      	str	r2, [r7, #36]	; 0x24
   1a6e2:	e753      	b.n	1a58c <SEGGER_RTT_WriteString+0x44>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
   1a6e4:	6a2d      	ldr	r5, [r5, #32]
   1a6e6:	442e      	add	r6, r5
   1a6e8:	3e01      	subs	r6, #1
   1a6ea:	eba6 060b 	sub.w	r6, r6, fp
    Status = Avail < NumBytes ? Avail : NumBytes;
   1a6ee:	454e      	cmp	r6, r9
   1a6f0:	bf28      	it	cs
   1a6f2:	464e      	movcs	r6, r9
  Rem = pRing->SizeOfBuffer - WrOff;
   1a6f4:	eba5 020b 	sub.w	r2, r5, fp
  if (Rem > NumBytes) {
   1a6f8:	4296      	cmp	r6, r2
   1a6fa:	d3e0      	bcc.n	1a6be <SEGGER_RTT_WriteString+0x176>
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
   1a6fc:	f108 0901 	add.w	r9, r8, #1
   1a700:	eb09 0949 	add.w	r9, r9, r9, lsl #1
   1a704:	eb07 09c9 	add.w	r9, r7, r9, lsl #3
   1a708:	4651      	mov	r1, sl
   1a70a:	f8d9 0004 	ldr.w	r0, [r9, #4]
   1a70e:	9201      	str	r2, [sp, #4]
   1a710:	4458      	add	r0, fp
   1a712:	f000 f8db 	bl	1a8cc <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
   1a716:	1b75      	subs	r5, r6, r5
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
   1a718:	9a01      	ldr	r2, [sp, #4]
   1a71a:	f8d9 0004 	ldr.w	r0, [r9, #4]
    pRing->WrOff = NumBytesAtOnce;
   1a71e:	44a0      	add	r8, r4
    NumBytesAtOnce = NumBytes - Rem;
   1a720:	445d      	add	r5, fp
    pRing->WrOff = NumBytesAtOnce;
   1a722:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
   1a726:	eb0a 0102 	add.w	r1, sl, r2
   1a72a:	462a      	mov	r2, r5
   1a72c:	f000 f8ce 	bl	1a8cc <memcpy>
    pRing->WrOff = NumBytesAtOnce;
   1a730:	627d      	str	r5, [r7, #36]	; 0x24
   1a732:	e72b      	b.n	1a58c <SEGGER_RTT_WriteString+0x44>
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
   1a734:	6878      	ldr	r0, [r7, #4]
   1a736:	4458      	add	r0, fp
    NumBytesAtOnce = NumBytes - Rem;
   1a738:	ebab 0b05 	sub.w	fp, fp, r5
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
   1a73c:	4632      	mov	r2, r6
   1a73e:	4651      	mov	r1, sl
    NumBytesAtOnce = NumBytes - Rem;
   1a740:	eb0b 0509 	add.w	r5, fp, r9
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
   1a744:	f000 f8c2 	bl	1a8cc <memcpy>
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
   1a748:	eb0a 0106 	add.w	r1, sl, r6
   1a74c:	6878      	ldr	r0, [r7, #4]
   1a74e:	462a      	mov	r2, r5
   1a750:	f000 f8bc 	bl	1a8cc <memcpy>
    pRing->WrOff = NumBytesAtOnce;
   1a754:	464e      	mov	r6, r9
   1a756:	6265      	str	r5, [r4, #36]	; 0x24
   1a758:	e718      	b.n	1a58c <SEGGER_RTT_WriteString+0x44>
   1a75a:	bf00      	nop
   1a75c:	200014b4 	.word	0x200014b4
   1a760:	20001298 	.word	0x20001298
   1a764:	0001c358 	.word	0x0001c358
   1a768:	20001288 	.word	0x20001288
   1a76c:	0001c364 	.word	0x0001c364
   1a770:	0001c368 	.word	0x0001c368

0001a774 <nrf_sdh_is_enabled>:
}


bool nrf_sdh_is_enabled(void)
{
    return m_nrf_sdh_enabled;
   1a774:	4b01      	ldr	r3, [pc, #4]	; (1a77c <nrf_sdh_is_enabled+0x8>)
}
   1a776:	7818      	ldrb	r0, [r3, #0]
   1a778:	4770      	bx	lr
   1a77a:	bf00      	nop
   1a77c:	20001498 	.word	0x20001498

0001a780 <SWI2_IRQHandler>:


#if (NRF_SDH_DISPATCH_MODEL == NRF_SDH_DISPATCH_MODEL_INTERRUPT)

void SD_EVT_IRQHandler(void)
{
   1a780:	b500      	push	{lr}
   1a782:	b083      	sub	sp, #12
    for (nrf_section_iter_init(&iter, &sdh_stack_observers);
   1a784:	4908      	ldr	r1, [pc, #32]	; (1a7a8 <SWI2_IRQHandler+0x28>)
   1a786:	4668      	mov	r0, sp
   1a788:	f7fe fe3e 	bl	19408 <nrf_section_iter_init>
         nrf_section_iter_get(&iter) != NULL;
   1a78c:	9b01      	ldr	r3, [sp, #4]
    for (nrf_section_iter_init(&iter, &sdh_stack_observers);
   1a78e:	b143      	cbz	r3, 1a7a2 <SWI2_IRQHandler+0x22>
        handler(p_observer->p_context);
   1a790:	e9d3 2000 	ldrd	r2, r0, [r3]
   1a794:	4790      	blx	r2
         nrf_section_iter_next(&iter))
   1a796:	4668      	mov	r0, sp
   1a798:	f7fe fe40 	bl	1941c <nrf_section_iter_next>
         nrf_section_iter_get(&iter) != NULL;
   1a79c:	9b01      	ldr	r3, [sp, #4]
    for (nrf_section_iter_init(&iter, &sdh_stack_observers);
   1a79e:	2b00      	cmp	r3, #0
   1a7a0:	d1f6      	bne.n	1a790 <SWI2_IRQHandler+0x10>
    nrf_sdh_evts_poll();
}
   1a7a2:	b003      	add	sp, #12
   1a7a4:	f85d fb04 	ldr.w	pc, [sp], #4
   1a7a8:	0001c370 	.word	0x0001c370

0001a7ac <sd_ble_evt_get>:
 * @retval ::NRF_SUCCESS Event pulled and stored into the supplied buffer.
 * @retval ::NRF_ERROR_INVALID_ADDR Invalid or not sufficiently aligned pointer supplied.
 * @retval ::NRF_ERROR_NOT_FOUND No events ready to be pulled.
 * @retval ::NRF_ERROR_DATA_SIZE Event ready but could not fit into the supplied buffer.
 */
SVCALL(SD_BLE_EVT_GET, uint32_t, sd_ble_evt_get(uint8_t *p_dest, uint16_t *p_len));
   1a7ac:	df61      	svc	97	; 0x61
   1a7ae:	4770      	bx	lr

0001a7b0 <nrf_sdh_ble_evts_poll>:
{
    UNUSED_VARIABLE(p_context);

    ret_code_t ret_code;

    if (!m_stack_is_enabled)
   1a7b0:	4b14      	ldr	r3, [pc, #80]	; (1a804 <nrf_sdh_ble_evts_poll+0x54>)
   1a7b2:	781b      	ldrb	r3, [r3, #0]
   1a7b4:	b32b      	cbz	r3, 1a802 <nrf_sdh_ble_evts_poll+0x52>
{
   1a7b6:	b530      	push	{r4, r5, lr}

        NRF_LOG_DEBUG("BLE event: 0x%x.", p_ble_evt->header.evt_id);

        // Forward the event to BLE observers.
        nrf_section_iter_t  iter;
        for (nrf_section_iter_init(&iter, &sdh_ble_observers);
   1a7b8:	4d13      	ldr	r5, [pc, #76]	; (1a808 <nrf_sdh_ble_evts_poll+0x58>)
{
   1a7ba:	b091      	sub	sp, #68	; 0x44
        uint16_t    evt_len = (uint16_t)sizeof(evt_buffer);
   1a7bc:	2434      	movs	r4, #52	; 0x34
        ret_code = sd_ble_evt_get(evt_buffer, &evt_len);
   1a7be:	f10d 0102 	add.w	r1, sp, #2
   1a7c2:	a803      	add	r0, sp, #12
        uint16_t    evt_len = (uint16_t)sizeof(evt_buffer);
   1a7c4:	f8ad 4002 	strh.w	r4, [sp, #2]
        ret_code = sd_ble_evt_get(evt_buffer, &evt_len);
   1a7c8:	f7ff fff0 	bl	1a7ac <sd_ble_evt_get>
        if (ret_code != NRF_SUCCESS)
   1a7cc:	b988      	cbnz	r0, 1a7f2 <nrf_sdh_ble_evts_poll+0x42>
        for (nrf_section_iter_init(&iter, &sdh_ble_observers);
   1a7ce:	4629      	mov	r1, r5
   1a7d0:	a801      	add	r0, sp, #4
   1a7d2:	f7fe fe19 	bl	19408 <nrf_section_iter_init>
             nrf_section_iter_get(&iter) != NULL;
   1a7d6:	9b02      	ldr	r3, [sp, #8]
        for (nrf_section_iter_init(&iter, &sdh_ble_observers);
   1a7d8:	2b00      	cmp	r3, #0
   1a7da:	d0f0      	beq.n	1a7be <nrf_sdh_ble_evts_poll+0xe>
            nrf_sdh_ble_evt_handler_t    handler;

            p_observer = (nrf_sdh_ble_evt_observer_t *)nrf_section_iter_get(&iter);
            handler    = p_observer->handler;

            handler(p_ble_evt, p_observer->p_context);
   1a7dc:	e9d3 2100 	ldrd	r2, r1, [r3]
   1a7e0:	a803      	add	r0, sp, #12
   1a7e2:	4790      	blx	r2
             nrf_section_iter_next(&iter))
   1a7e4:	a801      	add	r0, sp, #4
   1a7e6:	f7fe fe19 	bl	1941c <nrf_section_iter_next>
             nrf_section_iter_get(&iter) != NULL;
   1a7ea:	9b02      	ldr	r3, [sp, #8]
        for (nrf_section_iter_init(&iter, &sdh_ble_observers);
   1a7ec:	2b00      	cmp	r3, #0
   1a7ee:	d1f5      	bne.n	1a7dc <nrf_sdh_ble_evts_poll+0x2c>
   1a7f0:	e7e5      	b.n	1a7be <nrf_sdh_ble_evts_poll+0xe>
        }
    }

    if (ret_code != NRF_ERROR_NOT_FOUND)
   1a7f2:	2805      	cmp	r0, #5
   1a7f4:	d101      	bne.n	1a7fa <nrf_sdh_ble_evts_poll+0x4a>
    {
        APP_ERROR_HANDLER(ret_code);
    }
}
   1a7f6:	b011      	add	sp, #68	; 0x44
   1a7f8:	bd30      	pop	{r4, r5, pc}
        APP_ERROR_HANDLER(ret_code);
   1a7fa:	f7fe fd93 	bl	19324 <app_error_handler_bare>
}
   1a7fe:	b011      	add	sp, #68	; 0x44
   1a800:	bd30      	pop	{r4, r5, pc}
   1a802:	4770      	bx	lr
   1a804:	20001499 	.word	0x20001499
   1a808:	0001c37c 	.word	0x0001c37c

0001a80c <sd_evt_get>:
 * @param[out] p_evt_id Set to one of the values in @ref NRF_SOC_EVTS, if any events are pending.
 *
 * @retval ::NRF_SUCCESS An event was pending. The event id is written in the p_evt_id parameter.
 * @retval ::NRF_ERROR_NOT_FOUND No pending events.
 */
SVCALL(SD_EVT_GET, uint32_t, sd_evt_get(uint32_t * p_evt_id));
   1a80c:	df4b      	svc	75	; 0x4b
   1a80e:	4770      	bx	lr

0001a810 <nrf_sdh_soc_evts_poll>:
/**@brief   Function for polling SoC events.
 *
 * @param[in]   p_context   Context of the observer.
 */
static void nrf_sdh_soc_evts_poll(void * p_context)
{
   1a810:	b510      	push	{r4, lr}

        NRF_LOG_DEBUG("SoC event: 0x%x.", evt_id);

        // Forward the event to SoC observers.
        nrf_section_iter_t  iter;
        for (nrf_section_iter_init(&iter, &sdh_soc_observers);
   1a812:	4c11      	ldr	r4, [pc, #68]	; (1a858 <nrf_sdh_soc_evts_poll+0x48>)
{
   1a814:	b084      	sub	sp, #16
        ret_code = sd_evt_get(&evt_id);
   1a816:	a801      	add	r0, sp, #4
   1a818:	f7ff fff8 	bl	1a80c <sd_evt_get>
        if (ret_code != NRF_SUCCESS)
   1a81c:	b9a8      	cbnz	r0, 1a84a <nrf_sdh_soc_evts_poll+0x3a>
        for (nrf_section_iter_init(&iter, &sdh_soc_observers);
   1a81e:	4621      	mov	r1, r4
   1a820:	a802      	add	r0, sp, #8
   1a822:	f7fe fdf1 	bl	19408 <nrf_section_iter_init>
             nrf_section_iter_get(&iter) != NULL;
   1a826:	9b03      	ldr	r3, [sp, #12]
        for (nrf_section_iter_init(&iter, &sdh_soc_observers);
   1a828:	2b00      	cmp	r3, #0
   1a82a:	d0f4      	beq.n	1a816 <nrf_sdh_soc_evts_poll+0x6>
            nrf_sdh_soc_evt_handler_t    handler;

            p_observer = (nrf_sdh_soc_evt_observer_t *) nrf_section_iter_get(&iter);
            handler    = p_observer->handler;

            handler(evt_id, p_observer->p_context);
   1a82c:	e9d3 2100 	ldrd	r2, r1, [r3]
   1a830:	9801      	ldr	r0, [sp, #4]
   1a832:	4790      	blx	r2
             nrf_section_iter_next(&iter))
   1a834:	a802      	add	r0, sp, #8
   1a836:	f7fe fdf1 	bl	1941c <nrf_section_iter_next>
             nrf_section_iter_get(&iter) != NULL;
   1a83a:	9b03      	ldr	r3, [sp, #12]
        for (nrf_section_iter_init(&iter, &sdh_soc_observers);
   1a83c:	2b00      	cmp	r3, #0
   1a83e:	d1f5      	bne.n	1a82c <nrf_sdh_soc_evts_poll+0x1c>
        ret_code = sd_evt_get(&evt_id);
   1a840:	a801      	add	r0, sp, #4
   1a842:	f7ff ffe3 	bl	1a80c <sd_evt_get>
        if (ret_code != NRF_SUCCESS)
   1a846:	2800      	cmp	r0, #0
   1a848:	d0e9      	beq.n	1a81e <nrf_sdh_soc_evts_poll+0xe>
        }
    }

    if (ret_code != NRF_ERROR_NOT_FOUND)
   1a84a:	2805      	cmp	r0, #5
   1a84c:	d001      	beq.n	1a852 <nrf_sdh_soc_evts_poll+0x42>
    {
        APP_ERROR_HANDLER(ret_code);
   1a84e:	f7fe fd69 	bl	19324 <app_error_handler_bare>
    }
}
   1a852:	b004      	add	sp, #16
   1a854:	bd10      	pop	{r4, pc}
   1a856:	bf00      	nop
   1a858:	0001c388 	.word	0x0001c388

0001a85c <exit>:
   1a85c:	b508      	push	{r3, lr}
   1a85e:	4b07      	ldr	r3, [pc, #28]	; (1a87c <exit+0x20>)
   1a860:	4604      	mov	r4, r0
   1a862:	b113      	cbz	r3, 1a86a <exit+0xe>
   1a864:	2100      	movs	r1, #0
   1a866:	f3af 8000 	nop.w
   1a86a:	4b05      	ldr	r3, [pc, #20]	; (1a880 <exit+0x24>)
   1a86c:	6818      	ldr	r0, [r3, #0]
   1a86e:	6a83      	ldr	r3, [r0, #40]	; 0x28
   1a870:	b103      	cbz	r3, 1a874 <exit+0x18>
   1a872:	4798      	blx	r3
   1a874:	4620      	mov	r0, r4
   1a876:	f000 fcdf 	bl	1b238 <_exit>
   1a87a:	bf00      	nop
   1a87c:	00000000 	.word	0x00000000
   1a880:	0001c394 	.word	0x0001c394

0001a884 <__libc_init_array>:
   1a884:	b570      	push	{r4, r5, r6, lr}
   1a886:	4d0d      	ldr	r5, [pc, #52]	; (1a8bc <__libc_init_array+0x38>)
   1a888:	4c0d      	ldr	r4, [pc, #52]	; (1a8c0 <__libc_init_array+0x3c>)
   1a88a:	1b64      	subs	r4, r4, r5
   1a88c:	10a4      	asrs	r4, r4, #2
   1a88e:	2600      	movs	r6, #0
   1a890:	42a6      	cmp	r6, r4
   1a892:	d109      	bne.n	1a8a8 <__libc_init_array+0x24>
   1a894:	4d0b      	ldr	r5, [pc, #44]	; (1a8c4 <__libc_init_array+0x40>)
   1a896:	4c0c      	ldr	r4, [pc, #48]	; (1a8c8 <__libc_init_array+0x44>)
   1a898:	f001 fc7e 	bl	1c198 <_init>
   1a89c:	1b64      	subs	r4, r4, r5
   1a89e:	10a4      	asrs	r4, r4, #2
   1a8a0:	2600      	movs	r6, #0
   1a8a2:	42a6      	cmp	r6, r4
   1a8a4:	d105      	bne.n	1a8b2 <__libc_init_array+0x2e>
   1a8a6:	bd70      	pop	{r4, r5, r6, pc}
   1a8a8:	f855 3b04 	ldr.w	r3, [r5], #4
   1a8ac:	4798      	blx	r3
   1a8ae:	3601      	adds	r6, #1
   1a8b0:	e7ee      	b.n	1a890 <__libc_init_array+0xc>
   1a8b2:	f855 3b04 	ldr.w	r3, [r5], #4
   1a8b6:	4798      	blx	r3
   1a8b8:	3601      	adds	r6, #1
   1a8ba:	e7f2      	b.n	1a8a2 <__libc_init_array+0x1e>
   1a8bc:	20001184 	.word	0x20001184
   1a8c0:	20001184 	.word	0x20001184
   1a8c4:	20001184 	.word	0x20001184
   1a8c8:	2000118c 	.word	0x2000118c

0001a8cc <memcpy>:
   1a8cc:	440a      	add	r2, r1
   1a8ce:	4291      	cmp	r1, r2
   1a8d0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
   1a8d4:	d100      	bne.n	1a8d8 <memcpy+0xc>
   1a8d6:	4770      	bx	lr
   1a8d8:	b510      	push	{r4, lr}
   1a8da:	f811 4b01 	ldrb.w	r4, [r1], #1
   1a8de:	f803 4f01 	strb.w	r4, [r3, #1]!
   1a8e2:	4291      	cmp	r1, r2
   1a8e4:	d1f9      	bne.n	1a8da <memcpy+0xe>
   1a8e6:	bd10      	pop	{r4, pc}

0001a8e8 <memset>:
   1a8e8:	4402      	add	r2, r0
   1a8ea:	4603      	mov	r3, r0
   1a8ec:	4293      	cmp	r3, r2
   1a8ee:	d100      	bne.n	1a8f2 <memset+0xa>
   1a8f0:	4770      	bx	lr
   1a8f2:	f803 1b01 	strb.w	r1, [r3], #1
   1a8f6:	e7f9      	b.n	1a8ec <memset+0x4>

0001a8f8 <sniprintf>:
   1a8f8:	b40c      	push	{r2, r3}
   1a8fa:	b530      	push	{r4, r5, lr}
   1a8fc:	4b17      	ldr	r3, [pc, #92]	; (1a95c <sniprintf+0x64>)
   1a8fe:	1e0c      	subs	r4, r1, #0
   1a900:	681d      	ldr	r5, [r3, #0]
   1a902:	b09d      	sub	sp, #116	; 0x74
   1a904:	da08      	bge.n	1a918 <sniprintf+0x20>
   1a906:	238b      	movs	r3, #139	; 0x8b
   1a908:	602b      	str	r3, [r5, #0]
   1a90a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1a90e:	b01d      	add	sp, #116	; 0x74
   1a910:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   1a914:	b002      	add	sp, #8
   1a916:	4770      	bx	lr
   1a918:	f44f 7302 	mov.w	r3, #520	; 0x208
   1a91c:	f8ad 3014 	strh.w	r3, [sp, #20]
   1a920:	bf14      	ite	ne
   1a922:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
   1a926:	4623      	moveq	r3, r4
   1a928:	9304      	str	r3, [sp, #16]
   1a92a:	9307      	str	r3, [sp, #28]
   1a92c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1a930:	9002      	str	r0, [sp, #8]
   1a932:	9006      	str	r0, [sp, #24]
   1a934:	f8ad 3016 	strh.w	r3, [sp, #22]
   1a938:	9a20      	ldr	r2, [sp, #128]	; 0x80
   1a93a:	ab21      	add	r3, sp, #132	; 0x84
   1a93c:	a902      	add	r1, sp, #8
   1a93e:	4628      	mov	r0, r5
   1a940:	9301      	str	r3, [sp, #4]
   1a942:	f000 f879 	bl	1aa38 <_svfiprintf_r>
   1a946:	1c43      	adds	r3, r0, #1
   1a948:	bfbc      	itt	lt
   1a94a:	238b      	movlt	r3, #139	; 0x8b
   1a94c:	602b      	strlt	r3, [r5, #0]
   1a94e:	2c00      	cmp	r4, #0
   1a950:	d0dd      	beq.n	1a90e <sniprintf+0x16>
   1a952:	9b02      	ldr	r3, [sp, #8]
   1a954:	2200      	movs	r2, #0
   1a956:	701a      	strb	r2, [r3, #0]
   1a958:	e7d9      	b.n	1a90e <sniprintf+0x16>
   1a95a:	bf00      	nop
   1a95c:	20001120 	.word	0x20001120

0001a960 <strcpy>:
   1a960:	4603      	mov	r3, r0
   1a962:	f811 2b01 	ldrb.w	r2, [r1], #1
   1a966:	f803 2b01 	strb.w	r2, [r3], #1
   1a96a:	2a00      	cmp	r2, #0
   1a96c:	d1f9      	bne.n	1a962 <strcpy+0x2>
   1a96e:	4770      	bx	lr

0001a970 <strlen>:
   1a970:	4603      	mov	r3, r0
   1a972:	f813 2b01 	ldrb.w	r2, [r3], #1
   1a976:	2a00      	cmp	r2, #0
   1a978:	d1fb      	bne.n	1a972 <strlen+0x2>
   1a97a:	1a18      	subs	r0, r3, r0
   1a97c:	3801      	subs	r0, #1
   1a97e:	4770      	bx	lr

0001a980 <__ssputs_r>:
   1a980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1a984:	688e      	ldr	r6, [r1, #8]
   1a986:	429e      	cmp	r6, r3
   1a988:	4682      	mov	sl, r0
   1a98a:	460c      	mov	r4, r1
   1a98c:	4690      	mov	r8, r2
   1a98e:	461f      	mov	r7, r3
   1a990:	d838      	bhi.n	1aa04 <__ssputs_r+0x84>
   1a992:	898a      	ldrh	r2, [r1, #12]
   1a994:	f412 6f90 	tst.w	r2, #1152	; 0x480
   1a998:	d032      	beq.n	1aa00 <__ssputs_r+0x80>
   1a99a:	6825      	ldr	r5, [r4, #0]
   1a99c:	6909      	ldr	r1, [r1, #16]
   1a99e:	eba5 0901 	sub.w	r9, r5, r1
   1a9a2:	6965      	ldr	r5, [r4, #20]
   1a9a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   1a9a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
   1a9ac:	3301      	adds	r3, #1
   1a9ae:	444b      	add	r3, r9
   1a9b0:	106d      	asrs	r5, r5, #1
   1a9b2:	429d      	cmp	r5, r3
   1a9b4:	bf38      	it	cc
   1a9b6:	461d      	movcc	r5, r3
   1a9b8:	0553      	lsls	r3, r2, #21
   1a9ba:	d531      	bpl.n	1aa20 <__ssputs_r+0xa0>
   1a9bc:	4629      	mov	r1, r5
   1a9be:	f000 fb87 	bl	1b0d0 <_malloc_r>
   1a9c2:	4606      	mov	r6, r0
   1a9c4:	b950      	cbnz	r0, 1a9dc <__ssputs_r+0x5c>
   1a9c6:	230c      	movs	r3, #12
   1a9c8:	f8ca 3000 	str.w	r3, [sl]
   1a9cc:	89a3      	ldrh	r3, [r4, #12]
   1a9ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1a9d2:	81a3      	strh	r3, [r4, #12]
   1a9d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1a9d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1a9dc:	6921      	ldr	r1, [r4, #16]
   1a9de:	464a      	mov	r2, r9
   1a9e0:	f7ff ff74 	bl	1a8cc <memcpy>
   1a9e4:	89a3      	ldrh	r3, [r4, #12]
   1a9e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   1a9ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   1a9ee:	81a3      	strh	r3, [r4, #12]
   1a9f0:	6126      	str	r6, [r4, #16]
   1a9f2:	6165      	str	r5, [r4, #20]
   1a9f4:	444e      	add	r6, r9
   1a9f6:	eba5 0509 	sub.w	r5, r5, r9
   1a9fa:	6026      	str	r6, [r4, #0]
   1a9fc:	60a5      	str	r5, [r4, #8]
   1a9fe:	463e      	mov	r6, r7
   1aa00:	42be      	cmp	r6, r7
   1aa02:	d900      	bls.n	1aa06 <__ssputs_r+0x86>
   1aa04:	463e      	mov	r6, r7
   1aa06:	4632      	mov	r2, r6
   1aa08:	6820      	ldr	r0, [r4, #0]
   1aa0a:	4641      	mov	r1, r8
   1aa0c:	f000 faf8 	bl	1b000 <memmove>
   1aa10:	68a3      	ldr	r3, [r4, #8]
   1aa12:	6822      	ldr	r2, [r4, #0]
   1aa14:	1b9b      	subs	r3, r3, r6
   1aa16:	4432      	add	r2, r6
   1aa18:	60a3      	str	r3, [r4, #8]
   1aa1a:	6022      	str	r2, [r4, #0]
   1aa1c:	2000      	movs	r0, #0
   1aa1e:	e7db      	b.n	1a9d8 <__ssputs_r+0x58>
   1aa20:	462a      	mov	r2, r5
   1aa22:	f000 fbaf 	bl	1b184 <_realloc_r>
   1aa26:	4606      	mov	r6, r0
   1aa28:	2800      	cmp	r0, #0
   1aa2a:	d1e1      	bne.n	1a9f0 <__ssputs_r+0x70>
   1aa2c:	6921      	ldr	r1, [r4, #16]
   1aa2e:	4650      	mov	r0, sl
   1aa30:	f000 fb00 	bl	1b034 <_free_r>
   1aa34:	e7c7      	b.n	1a9c6 <__ssputs_r+0x46>
	...

0001aa38 <_svfiprintf_r>:
   1aa38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa3c:	4698      	mov	r8, r3
   1aa3e:	898b      	ldrh	r3, [r1, #12]
   1aa40:	061b      	lsls	r3, r3, #24
   1aa42:	b09d      	sub	sp, #116	; 0x74
   1aa44:	4607      	mov	r7, r0
   1aa46:	460d      	mov	r5, r1
   1aa48:	4614      	mov	r4, r2
   1aa4a:	d50e      	bpl.n	1aa6a <_svfiprintf_r+0x32>
   1aa4c:	690b      	ldr	r3, [r1, #16]
   1aa4e:	b963      	cbnz	r3, 1aa6a <_svfiprintf_r+0x32>
   1aa50:	2140      	movs	r1, #64	; 0x40
   1aa52:	f000 fb3d 	bl	1b0d0 <_malloc_r>
   1aa56:	6028      	str	r0, [r5, #0]
   1aa58:	6128      	str	r0, [r5, #16]
   1aa5a:	b920      	cbnz	r0, 1aa66 <_svfiprintf_r+0x2e>
   1aa5c:	230c      	movs	r3, #12
   1aa5e:	603b      	str	r3, [r7, #0]
   1aa60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1aa64:	e0d1      	b.n	1ac0a <_svfiprintf_r+0x1d2>
   1aa66:	2340      	movs	r3, #64	; 0x40
   1aa68:	616b      	str	r3, [r5, #20]
   1aa6a:	2300      	movs	r3, #0
   1aa6c:	9309      	str	r3, [sp, #36]	; 0x24
   1aa6e:	2320      	movs	r3, #32
   1aa70:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   1aa74:	f8cd 800c 	str.w	r8, [sp, #12]
   1aa78:	2330      	movs	r3, #48	; 0x30
   1aa7a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 1ac24 <_svfiprintf_r+0x1ec>
   1aa7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   1aa82:	f04f 0901 	mov.w	r9, #1
   1aa86:	4623      	mov	r3, r4
   1aa88:	469a      	mov	sl, r3
   1aa8a:	f813 2b01 	ldrb.w	r2, [r3], #1
   1aa8e:	b10a      	cbz	r2, 1aa94 <_svfiprintf_r+0x5c>
   1aa90:	2a25      	cmp	r2, #37	; 0x25
   1aa92:	d1f9      	bne.n	1aa88 <_svfiprintf_r+0x50>
   1aa94:	ebba 0b04 	subs.w	fp, sl, r4
   1aa98:	d00b      	beq.n	1aab2 <_svfiprintf_r+0x7a>
   1aa9a:	465b      	mov	r3, fp
   1aa9c:	4622      	mov	r2, r4
   1aa9e:	4629      	mov	r1, r5
   1aaa0:	4638      	mov	r0, r7
   1aaa2:	f7ff ff6d 	bl	1a980 <__ssputs_r>
   1aaa6:	3001      	adds	r0, #1
   1aaa8:	f000 80aa 	beq.w	1ac00 <_svfiprintf_r+0x1c8>
   1aaac:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1aaae:	445a      	add	r2, fp
   1aab0:	9209      	str	r2, [sp, #36]	; 0x24
   1aab2:	f89a 3000 	ldrb.w	r3, [sl]
   1aab6:	2b00      	cmp	r3, #0
   1aab8:	f000 80a2 	beq.w	1ac00 <_svfiprintf_r+0x1c8>
   1aabc:	2300      	movs	r3, #0
   1aabe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   1aac2:	e9cd 2305 	strd	r2, r3, [sp, #20]
   1aac6:	f10a 0a01 	add.w	sl, sl, #1
   1aaca:	9304      	str	r3, [sp, #16]
   1aacc:	9307      	str	r3, [sp, #28]
   1aace:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   1aad2:	931a      	str	r3, [sp, #104]	; 0x68
   1aad4:	4654      	mov	r4, sl
   1aad6:	2205      	movs	r2, #5
   1aad8:	f814 1b01 	ldrb.w	r1, [r4], #1
   1aadc:	4851      	ldr	r0, [pc, #324]	; (1ac24 <_svfiprintf_r+0x1ec>)
   1aade:	f000 fa3f 	bl	1af60 <memchr>
   1aae2:	9a04      	ldr	r2, [sp, #16]
   1aae4:	b9d8      	cbnz	r0, 1ab1e <_svfiprintf_r+0xe6>
   1aae6:	06d0      	lsls	r0, r2, #27
   1aae8:	bf44      	itt	mi
   1aaea:	2320      	movmi	r3, #32
   1aaec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
   1aaf0:	0711      	lsls	r1, r2, #28
   1aaf2:	bf44      	itt	mi
   1aaf4:	232b      	movmi	r3, #43	; 0x2b
   1aaf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
   1aafa:	f89a 3000 	ldrb.w	r3, [sl]
   1aafe:	2b2a      	cmp	r3, #42	; 0x2a
   1ab00:	d015      	beq.n	1ab2e <_svfiprintf_r+0xf6>
   1ab02:	9a07      	ldr	r2, [sp, #28]
   1ab04:	4654      	mov	r4, sl
   1ab06:	2000      	movs	r0, #0
   1ab08:	f04f 0c0a 	mov.w	ip, #10
   1ab0c:	4621      	mov	r1, r4
   1ab0e:	f811 3b01 	ldrb.w	r3, [r1], #1
   1ab12:	3b30      	subs	r3, #48	; 0x30
   1ab14:	2b09      	cmp	r3, #9
   1ab16:	d94e      	bls.n	1abb6 <_svfiprintf_r+0x17e>
   1ab18:	b1b0      	cbz	r0, 1ab48 <_svfiprintf_r+0x110>
   1ab1a:	9207      	str	r2, [sp, #28]
   1ab1c:	e014      	b.n	1ab48 <_svfiprintf_r+0x110>
   1ab1e:	eba0 0308 	sub.w	r3, r0, r8
   1ab22:	fa09 f303 	lsl.w	r3, r9, r3
   1ab26:	4313      	orrs	r3, r2
   1ab28:	9304      	str	r3, [sp, #16]
   1ab2a:	46a2      	mov	sl, r4
   1ab2c:	e7d2      	b.n	1aad4 <_svfiprintf_r+0x9c>
   1ab2e:	9b03      	ldr	r3, [sp, #12]
   1ab30:	1d19      	adds	r1, r3, #4
   1ab32:	681b      	ldr	r3, [r3, #0]
   1ab34:	9103      	str	r1, [sp, #12]
   1ab36:	2b00      	cmp	r3, #0
   1ab38:	bfbb      	ittet	lt
   1ab3a:	425b      	neglt	r3, r3
   1ab3c:	f042 0202 	orrlt.w	r2, r2, #2
   1ab40:	9307      	strge	r3, [sp, #28]
   1ab42:	9307      	strlt	r3, [sp, #28]
   1ab44:	bfb8      	it	lt
   1ab46:	9204      	strlt	r2, [sp, #16]
   1ab48:	7823      	ldrb	r3, [r4, #0]
   1ab4a:	2b2e      	cmp	r3, #46	; 0x2e
   1ab4c:	d10c      	bne.n	1ab68 <_svfiprintf_r+0x130>
   1ab4e:	7863      	ldrb	r3, [r4, #1]
   1ab50:	2b2a      	cmp	r3, #42	; 0x2a
   1ab52:	d135      	bne.n	1abc0 <_svfiprintf_r+0x188>
   1ab54:	9b03      	ldr	r3, [sp, #12]
   1ab56:	1d1a      	adds	r2, r3, #4
   1ab58:	681b      	ldr	r3, [r3, #0]
   1ab5a:	9203      	str	r2, [sp, #12]
   1ab5c:	2b00      	cmp	r3, #0
   1ab5e:	bfb8      	it	lt
   1ab60:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
   1ab64:	3402      	adds	r4, #2
   1ab66:	9305      	str	r3, [sp, #20]
   1ab68:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 1ac34 <_svfiprintf_r+0x1fc>
   1ab6c:	7821      	ldrb	r1, [r4, #0]
   1ab6e:	2203      	movs	r2, #3
   1ab70:	4650      	mov	r0, sl
   1ab72:	f000 f9f5 	bl	1af60 <memchr>
   1ab76:	b140      	cbz	r0, 1ab8a <_svfiprintf_r+0x152>
   1ab78:	2340      	movs	r3, #64	; 0x40
   1ab7a:	eba0 000a 	sub.w	r0, r0, sl
   1ab7e:	fa03 f000 	lsl.w	r0, r3, r0
   1ab82:	9b04      	ldr	r3, [sp, #16]
   1ab84:	4303      	orrs	r3, r0
   1ab86:	3401      	adds	r4, #1
   1ab88:	9304      	str	r3, [sp, #16]
   1ab8a:	f814 1b01 	ldrb.w	r1, [r4], #1
   1ab8e:	4826      	ldr	r0, [pc, #152]	; (1ac28 <_svfiprintf_r+0x1f0>)
   1ab90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   1ab94:	2206      	movs	r2, #6
   1ab96:	f000 f9e3 	bl	1af60 <memchr>
   1ab9a:	2800      	cmp	r0, #0
   1ab9c:	d038      	beq.n	1ac10 <_svfiprintf_r+0x1d8>
   1ab9e:	4b23      	ldr	r3, [pc, #140]	; (1ac2c <_svfiprintf_r+0x1f4>)
   1aba0:	bb1b      	cbnz	r3, 1abea <_svfiprintf_r+0x1b2>
   1aba2:	9b03      	ldr	r3, [sp, #12]
   1aba4:	3307      	adds	r3, #7
   1aba6:	f023 0307 	bic.w	r3, r3, #7
   1abaa:	3308      	adds	r3, #8
   1abac:	9303      	str	r3, [sp, #12]
   1abae:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1abb0:	4433      	add	r3, r6
   1abb2:	9309      	str	r3, [sp, #36]	; 0x24
   1abb4:	e767      	b.n	1aa86 <_svfiprintf_r+0x4e>
   1abb6:	fb0c 3202 	mla	r2, ip, r2, r3
   1abba:	460c      	mov	r4, r1
   1abbc:	2001      	movs	r0, #1
   1abbe:	e7a5      	b.n	1ab0c <_svfiprintf_r+0xd4>
   1abc0:	2300      	movs	r3, #0
   1abc2:	3401      	adds	r4, #1
   1abc4:	9305      	str	r3, [sp, #20]
   1abc6:	4619      	mov	r1, r3
   1abc8:	f04f 0c0a 	mov.w	ip, #10
   1abcc:	4620      	mov	r0, r4
   1abce:	f810 2b01 	ldrb.w	r2, [r0], #1
   1abd2:	3a30      	subs	r2, #48	; 0x30
   1abd4:	2a09      	cmp	r2, #9
   1abd6:	d903      	bls.n	1abe0 <_svfiprintf_r+0x1a8>
   1abd8:	2b00      	cmp	r3, #0
   1abda:	d0c5      	beq.n	1ab68 <_svfiprintf_r+0x130>
   1abdc:	9105      	str	r1, [sp, #20]
   1abde:	e7c3      	b.n	1ab68 <_svfiprintf_r+0x130>
   1abe0:	fb0c 2101 	mla	r1, ip, r1, r2
   1abe4:	4604      	mov	r4, r0
   1abe6:	2301      	movs	r3, #1
   1abe8:	e7f0      	b.n	1abcc <_svfiprintf_r+0x194>
   1abea:	ab03      	add	r3, sp, #12
   1abec:	9300      	str	r3, [sp, #0]
   1abee:	462a      	mov	r2, r5
   1abf0:	4b0f      	ldr	r3, [pc, #60]	; (1ac30 <_svfiprintf_r+0x1f8>)
   1abf2:	a904      	add	r1, sp, #16
   1abf4:	4638      	mov	r0, r7
   1abf6:	f3af 8000 	nop.w
   1abfa:	1c42      	adds	r2, r0, #1
   1abfc:	4606      	mov	r6, r0
   1abfe:	d1d6      	bne.n	1abae <_svfiprintf_r+0x176>
   1ac00:	89ab      	ldrh	r3, [r5, #12]
   1ac02:	065b      	lsls	r3, r3, #25
   1ac04:	f53f af2c 	bmi.w	1aa60 <_svfiprintf_r+0x28>
   1ac08:	9809      	ldr	r0, [sp, #36]	; 0x24
   1ac0a:	b01d      	add	sp, #116	; 0x74
   1ac0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac10:	ab03      	add	r3, sp, #12
   1ac12:	9300      	str	r3, [sp, #0]
   1ac14:	462a      	mov	r2, r5
   1ac16:	4b06      	ldr	r3, [pc, #24]	; (1ac30 <_svfiprintf_r+0x1f8>)
   1ac18:	a904      	add	r1, sp, #16
   1ac1a:	4638      	mov	r0, r7
   1ac1c:	f000 f87a 	bl	1ad14 <_printf_i>
   1ac20:	e7eb      	b.n	1abfa <_svfiprintf_r+0x1c2>
   1ac22:	bf00      	nop
   1ac24:	0001c398 	.word	0x0001c398
   1ac28:	0001c3a2 	.word	0x0001c3a2
   1ac2c:	00000000 	.word	0x00000000
   1ac30:	0001a981 	.word	0x0001a981
   1ac34:	0001c39e 	.word	0x0001c39e

0001ac38 <_printf_common>:
   1ac38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1ac3c:	4616      	mov	r6, r2
   1ac3e:	4699      	mov	r9, r3
   1ac40:	688a      	ldr	r2, [r1, #8]
   1ac42:	690b      	ldr	r3, [r1, #16]
   1ac44:	f8dd 8020 	ldr.w	r8, [sp, #32]
   1ac48:	4293      	cmp	r3, r2
   1ac4a:	bfb8      	it	lt
   1ac4c:	4613      	movlt	r3, r2
   1ac4e:	6033      	str	r3, [r6, #0]
   1ac50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   1ac54:	4607      	mov	r7, r0
   1ac56:	460c      	mov	r4, r1
   1ac58:	b10a      	cbz	r2, 1ac5e <_printf_common+0x26>
   1ac5a:	3301      	adds	r3, #1
   1ac5c:	6033      	str	r3, [r6, #0]
   1ac5e:	6823      	ldr	r3, [r4, #0]
   1ac60:	0699      	lsls	r1, r3, #26
   1ac62:	bf42      	ittt	mi
   1ac64:	6833      	ldrmi	r3, [r6, #0]
   1ac66:	3302      	addmi	r3, #2
   1ac68:	6033      	strmi	r3, [r6, #0]
   1ac6a:	6825      	ldr	r5, [r4, #0]
   1ac6c:	f015 0506 	ands.w	r5, r5, #6
   1ac70:	d106      	bne.n	1ac80 <_printf_common+0x48>
   1ac72:	f104 0a19 	add.w	sl, r4, #25
   1ac76:	68e3      	ldr	r3, [r4, #12]
   1ac78:	6832      	ldr	r2, [r6, #0]
   1ac7a:	1a9b      	subs	r3, r3, r2
   1ac7c:	42ab      	cmp	r3, r5
   1ac7e:	dc26      	bgt.n	1acce <_printf_common+0x96>
   1ac80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
   1ac84:	1e13      	subs	r3, r2, #0
   1ac86:	6822      	ldr	r2, [r4, #0]
   1ac88:	bf18      	it	ne
   1ac8a:	2301      	movne	r3, #1
   1ac8c:	0692      	lsls	r2, r2, #26
   1ac8e:	d42b      	bmi.n	1ace8 <_printf_common+0xb0>
   1ac90:	f104 0243 	add.w	r2, r4, #67	; 0x43
   1ac94:	4649      	mov	r1, r9
   1ac96:	4638      	mov	r0, r7
   1ac98:	47c0      	blx	r8
   1ac9a:	3001      	adds	r0, #1
   1ac9c:	d01e      	beq.n	1acdc <_printf_common+0xa4>
   1ac9e:	6823      	ldr	r3, [r4, #0]
   1aca0:	68e5      	ldr	r5, [r4, #12]
   1aca2:	6832      	ldr	r2, [r6, #0]
   1aca4:	f003 0306 	and.w	r3, r3, #6
   1aca8:	2b04      	cmp	r3, #4
   1acaa:	bf08      	it	eq
   1acac:	1aad      	subeq	r5, r5, r2
   1acae:	68a3      	ldr	r3, [r4, #8]
   1acb0:	6922      	ldr	r2, [r4, #16]
   1acb2:	bf0c      	ite	eq
   1acb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   1acb8:	2500      	movne	r5, #0
   1acba:	4293      	cmp	r3, r2
   1acbc:	bfc4      	itt	gt
   1acbe:	1a9b      	subgt	r3, r3, r2
   1acc0:	18ed      	addgt	r5, r5, r3
   1acc2:	2600      	movs	r6, #0
   1acc4:	341a      	adds	r4, #26
   1acc6:	42b5      	cmp	r5, r6
   1acc8:	d11a      	bne.n	1ad00 <_printf_common+0xc8>
   1acca:	2000      	movs	r0, #0
   1accc:	e008      	b.n	1ace0 <_printf_common+0xa8>
   1acce:	2301      	movs	r3, #1
   1acd0:	4652      	mov	r2, sl
   1acd2:	4649      	mov	r1, r9
   1acd4:	4638      	mov	r0, r7
   1acd6:	47c0      	blx	r8
   1acd8:	3001      	adds	r0, #1
   1acda:	d103      	bne.n	1ace4 <_printf_common+0xac>
   1acdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1ace0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1ace4:	3501      	adds	r5, #1
   1ace6:	e7c6      	b.n	1ac76 <_printf_common+0x3e>
   1ace8:	18e1      	adds	r1, r4, r3
   1acea:	1c5a      	adds	r2, r3, #1
   1acec:	2030      	movs	r0, #48	; 0x30
   1acee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   1acf2:	4422      	add	r2, r4
   1acf4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   1acf8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   1acfc:	3302      	adds	r3, #2
   1acfe:	e7c7      	b.n	1ac90 <_printf_common+0x58>
   1ad00:	2301      	movs	r3, #1
   1ad02:	4622      	mov	r2, r4
   1ad04:	4649      	mov	r1, r9
   1ad06:	4638      	mov	r0, r7
   1ad08:	47c0      	blx	r8
   1ad0a:	3001      	adds	r0, #1
   1ad0c:	d0e6      	beq.n	1acdc <_printf_common+0xa4>
   1ad0e:	3601      	adds	r6, #1
   1ad10:	e7d9      	b.n	1acc6 <_printf_common+0x8e>
	...

0001ad14 <_printf_i>:
   1ad14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   1ad18:	460c      	mov	r4, r1
   1ad1a:	4691      	mov	r9, r2
   1ad1c:	7e27      	ldrb	r7, [r4, #24]
   1ad1e:	990c      	ldr	r1, [sp, #48]	; 0x30
   1ad20:	2f78      	cmp	r7, #120	; 0x78
   1ad22:	4680      	mov	r8, r0
   1ad24:	469a      	mov	sl, r3
   1ad26:	f104 0243 	add.w	r2, r4, #67	; 0x43
   1ad2a:	d807      	bhi.n	1ad3c <_printf_i+0x28>
   1ad2c:	2f62      	cmp	r7, #98	; 0x62
   1ad2e:	d80a      	bhi.n	1ad46 <_printf_i+0x32>
   1ad30:	2f00      	cmp	r7, #0
   1ad32:	f000 80d8 	beq.w	1aee6 <_printf_i+0x1d2>
   1ad36:	2f58      	cmp	r7, #88	; 0x58
   1ad38:	f000 80a3 	beq.w	1ae82 <_printf_i+0x16e>
   1ad3c:	f104 0642 	add.w	r6, r4, #66	; 0x42
   1ad40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
   1ad44:	e03a      	b.n	1adbc <_printf_i+0xa8>
   1ad46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
   1ad4a:	2b15      	cmp	r3, #21
   1ad4c:	d8f6      	bhi.n	1ad3c <_printf_i+0x28>
   1ad4e:	a001      	add	r0, pc, #4	; (adr r0, 1ad54 <_printf_i+0x40>)
   1ad50:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
   1ad54:	0001adad 	.word	0x0001adad
   1ad58:	0001adc1 	.word	0x0001adc1
   1ad5c:	0001ad3d 	.word	0x0001ad3d
   1ad60:	0001ad3d 	.word	0x0001ad3d
   1ad64:	0001ad3d 	.word	0x0001ad3d
   1ad68:	0001ad3d 	.word	0x0001ad3d
   1ad6c:	0001adc1 	.word	0x0001adc1
   1ad70:	0001ad3d 	.word	0x0001ad3d
   1ad74:	0001ad3d 	.word	0x0001ad3d
   1ad78:	0001ad3d 	.word	0x0001ad3d
   1ad7c:	0001ad3d 	.word	0x0001ad3d
   1ad80:	0001aecd 	.word	0x0001aecd
   1ad84:	0001adf1 	.word	0x0001adf1
   1ad88:	0001aeaf 	.word	0x0001aeaf
   1ad8c:	0001ad3d 	.word	0x0001ad3d
   1ad90:	0001ad3d 	.word	0x0001ad3d
   1ad94:	0001aeef 	.word	0x0001aeef
   1ad98:	0001ad3d 	.word	0x0001ad3d
   1ad9c:	0001adf1 	.word	0x0001adf1
   1ada0:	0001ad3d 	.word	0x0001ad3d
   1ada4:	0001ad3d 	.word	0x0001ad3d
   1ada8:	0001aeb7 	.word	0x0001aeb7
   1adac:	680b      	ldr	r3, [r1, #0]
   1adae:	1d1a      	adds	r2, r3, #4
   1adb0:	681b      	ldr	r3, [r3, #0]
   1adb2:	600a      	str	r2, [r1, #0]
   1adb4:	f104 0642 	add.w	r6, r4, #66	; 0x42
   1adb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   1adbc:	2301      	movs	r3, #1
   1adbe:	e0a3      	b.n	1af08 <_printf_i+0x1f4>
   1adc0:	6825      	ldr	r5, [r4, #0]
   1adc2:	6808      	ldr	r0, [r1, #0]
   1adc4:	062e      	lsls	r6, r5, #24
   1adc6:	f100 0304 	add.w	r3, r0, #4
   1adca:	d50a      	bpl.n	1ade2 <_printf_i+0xce>
   1adcc:	6805      	ldr	r5, [r0, #0]
   1adce:	600b      	str	r3, [r1, #0]
   1add0:	2d00      	cmp	r5, #0
   1add2:	da03      	bge.n	1addc <_printf_i+0xc8>
   1add4:	232d      	movs	r3, #45	; 0x2d
   1add6:	426d      	negs	r5, r5
   1add8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   1addc:	485e      	ldr	r0, [pc, #376]	; (1af58 <_printf_i+0x244>)
   1adde:	230a      	movs	r3, #10
   1ade0:	e019      	b.n	1ae16 <_printf_i+0x102>
   1ade2:	f015 0f40 	tst.w	r5, #64	; 0x40
   1ade6:	6805      	ldr	r5, [r0, #0]
   1ade8:	600b      	str	r3, [r1, #0]
   1adea:	bf18      	it	ne
   1adec:	b22d      	sxthne	r5, r5
   1adee:	e7ef      	b.n	1add0 <_printf_i+0xbc>
   1adf0:	680b      	ldr	r3, [r1, #0]
   1adf2:	6825      	ldr	r5, [r4, #0]
   1adf4:	1d18      	adds	r0, r3, #4
   1adf6:	6008      	str	r0, [r1, #0]
   1adf8:	0628      	lsls	r0, r5, #24
   1adfa:	d501      	bpl.n	1ae00 <_printf_i+0xec>
   1adfc:	681d      	ldr	r5, [r3, #0]
   1adfe:	e002      	b.n	1ae06 <_printf_i+0xf2>
   1ae00:	0669      	lsls	r1, r5, #25
   1ae02:	d5fb      	bpl.n	1adfc <_printf_i+0xe8>
   1ae04:	881d      	ldrh	r5, [r3, #0]
   1ae06:	4854      	ldr	r0, [pc, #336]	; (1af58 <_printf_i+0x244>)
   1ae08:	2f6f      	cmp	r7, #111	; 0x6f
   1ae0a:	bf0c      	ite	eq
   1ae0c:	2308      	moveq	r3, #8
   1ae0e:	230a      	movne	r3, #10
   1ae10:	2100      	movs	r1, #0
   1ae12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
   1ae16:	6866      	ldr	r6, [r4, #4]
   1ae18:	60a6      	str	r6, [r4, #8]
   1ae1a:	2e00      	cmp	r6, #0
   1ae1c:	bfa2      	ittt	ge
   1ae1e:	6821      	ldrge	r1, [r4, #0]
   1ae20:	f021 0104 	bicge.w	r1, r1, #4
   1ae24:	6021      	strge	r1, [r4, #0]
   1ae26:	b90d      	cbnz	r5, 1ae2c <_printf_i+0x118>
   1ae28:	2e00      	cmp	r6, #0
   1ae2a:	d04d      	beq.n	1aec8 <_printf_i+0x1b4>
   1ae2c:	4616      	mov	r6, r2
   1ae2e:	fbb5 f1f3 	udiv	r1, r5, r3
   1ae32:	fb03 5711 	mls	r7, r3, r1, r5
   1ae36:	5dc7      	ldrb	r7, [r0, r7]
   1ae38:	f806 7d01 	strb.w	r7, [r6, #-1]!
   1ae3c:	462f      	mov	r7, r5
   1ae3e:	42bb      	cmp	r3, r7
   1ae40:	460d      	mov	r5, r1
   1ae42:	d9f4      	bls.n	1ae2e <_printf_i+0x11a>
   1ae44:	2b08      	cmp	r3, #8
   1ae46:	d10b      	bne.n	1ae60 <_printf_i+0x14c>
   1ae48:	6823      	ldr	r3, [r4, #0]
   1ae4a:	07df      	lsls	r7, r3, #31
   1ae4c:	d508      	bpl.n	1ae60 <_printf_i+0x14c>
   1ae4e:	6923      	ldr	r3, [r4, #16]
   1ae50:	6861      	ldr	r1, [r4, #4]
   1ae52:	4299      	cmp	r1, r3
   1ae54:	bfde      	ittt	le
   1ae56:	2330      	movle	r3, #48	; 0x30
   1ae58:	f806 3c01 	strble.w	r3, [r6, #-1]
   1ae5c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
   1ae60:	1b92      	subs	r2, r2, r6
   1ae62:	6122      	str	r2, [r4, #16]
   1ae64:	f8cd a000 	str.w	sl, [sp]
   1ae68:	464b      	mov	r3, r9
   1ae6a:	aa03      	add	r2, sp, #12
   1ae6c:	4621      	mov	r1, r4
   1ae6e:	4640      	mov	r0, r8
   1ae70:	f7ff fee2 	bl	1ac38 <_printf_common>
   1ae74:	3001      	adds	r0, #1
   1ae76:	d14c      	bne.n	1af12 <_printf_i+0x1fe>
   1ae78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1ae7c:	b004      	add	sp, #16
   1ae7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1ae82:	4835      	ldr	r0, [pc, #212]	; (1af58 <_printf_i+0x244>)
   1ae84:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
   1ae88:	6823      	ldr	r3, [r4, #0]
   1ae8a:	680e      	ldr	r6, [r1, #0]
   1ae8c:	061f      	lsls	r7, r3, #24
   1ae8e:	f856 5b04 	ldr.w	r5, [r6], #4
   1ae92:	600e      	str	r6, [r1, #0]
   1ae94:	d514      	bpl.n	1aec0 <_printf_i+0x1ac>
   1ae96:	07d9      	lsls	r1, r3, #31
   1ae98:	bf44      	itt	mi
   1ae9a:	f043 0320 	orrmi.w	r3, r3, #32
   1ae9e:	6023      	strmi	r3, [r4, #0]
   1aea0:	b91d      	cbnz	r5, 1aeaa <_printf_i+0x196>
   1aea2:	6823      	ldr	r3, [r4, #0]
   1aea4:	f023 0320 	bic.w	r3, r3, #32
   1aea8:	6023      	str	r3, [r4, #0]
   1aeaa:	2310      	movs	r3, #16
   1aeac:	e7b0      	b.n	1ae10 <_printf_i+0xfc>
   1aeae:	6823      	ldr	r3, [r4, #0]
   1aeb0:	f043 0320 	orr.w	r3, r3, #32
   1aeb4:	6023      	str	r3, [r4, #0]
   1aeb6:	2378      	movs	r3, #120	; 0x78
   1aeb8:	4828      	ldr	r0, [pc, #160]	; (1af5c <_printf_i+0x248>)
   1aeba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
   1aebe:	e7e3      	b.n	1ae88 <_printf_i+0x174>
   1aec0:	065e      	lsls	r6, r3, #25
   1aec2:	bf48      	it	mi
   1aec4:	b2ad      	uxthmi	r5, r5
   1aec6:	e7e6      	b.n	1ae96 <_printf_i+0x182>
   1aec8:	4616      	mov	r6, r2
   1aeca:	e7bb      	b.n	1ae44 <_printf_i+0x130>
   1aecc:	680b      	ldr	r3, [r1, #0]
   1aece:	6826      	ldr	r6, [r4, #0]
   1aed0:	6960      	ldr	r0, [r4, #20]
   1aed2:	1d1d      	adds	r5, r3, #4
   1aed4:	600d      	str	r5, [r1, #0]
   1aed6:	0635      	lsls	r5, r6, #24
   1aed8:	681b      	ldr	r3, [r3, #0]
   1aeda:	d501      	bpl.n	1aee0 <_printf_i+0x1cc>
   1aedc:	6018      	str	r0, [r3, #0]
   1aede:	e002      	b.n	1aee6 <_printf_i+0x1d2>
   1aee0:	0671      	lsls	r1, r6, #25
   1aee2:	d5fb      	bpl.n	1aedc <_printf_i+0x1c8>
   1aee4:	8018      	strh	r0, [r3, #0]
   1aee6:	2300      	movs	r3, #0
   1aee8:	6123      	str	r3, [r4, #16]
   1aeea:	4616      	mov	r6, r2
   1aeec:	e7ba      	b.n	1ae64 <_printf_i+0x150>
   1aeee:	680b      	ldr	r3, [r1, #0]
   1aef0:	1d1a      	adds	r2, r3, #4
   1aef2:	600a      	str	r2, [r1, #0]
   1aef4:	681e      	ldr	r6, [r3, #0]
   1aef6:	6862      	ldr	r2, [r4, #4]
   1aef8:	2100      	movs	r1, #0
   1aefa:	4630      	mov	r0, r6
   1aefc:	f000 f830 	bl	1af60 <memchr>
   1af00:	b108      	cbz	r0, 1af06 <_printf_i+0x1f2>
   1af02:	1b80      	subs	r0, r0, r6
   1af04:	6060      	str	r0, [r4, #4]
   1af06:	6863      	ldr	r3, [r4, #4]
   1af08:	6123      	str	r3, [r4, #16]
   1af0a:	2300      	movs	r3, #0
   1af0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   1af10:	e7a8      	b.n	1ae64 <_printf_i+0x150>
   1af12:	6923      	ldr	r3, [r4, #16]
   1af14:	4632      	mov	r2, r6
   1af16:	4649      	mov	r1, r9
   1af18:	4640      	mov	r0, r8
   1af1a:	47d0      	blx	sl
   1af1c:	3001      	adds	r0, #1
   1af1e:	d0ab      	beq.n	1ae78 <_printf_i+0x164>
   1af20:	6823      	ldr	r3, [r4, #0]
   1af22:	079b      	lsls	r3, r3, #30
   1af24:	d413      	bmi.n	1af4e <_printf_i+0x23a>
   1af26:	68e0      	ldr	r0, [r4, #12]
   1af28:	9b03      	ldr	r3, [sp, #12]
   1af2a:	4298      	cmp	r0, r3
   1af2c:	bfb8      	it	lt
   1af2e:	4618      	movlt	r0, r3
   1af30:	e7a4      	b.n	1ae7c <_printf_i+0x168>
   1af32:	2301      	movs	r3, #1
   1af34:	4632      	mov	r2, r6
   1af36:	4649      	mov	r1, r9
   1af38:	4640      	mov	r0, r8
   1af3a:	47d0      	blx	sl
   1af3c:	3001      	adds	r0, #1
   1af3e:	d09b      	beq.n	1ae78 <_printf_i+0x164>
   1af40:	3501      	adds	r5, #1
   1af42:	68e3      	ldr	r3, [r4, #12]
   1af44:	9903      	ldr	r1, [sp, #12]
   1af46:	1a5b      	subs	r3, r3, r1
   1af48:	42ab      	cmp	r3, r5
   1af4a:	dcf2      	bgt.n	1af32 <_printf_i+0x21e>
   1af4c:	e7eb      	b.n	1af26 <_printf_i+0x212>
   1af4e:	2500      	movs	r5, #0
   1af50:	f104 0619 	add.w	r6, r4, #25
   1af54:	e7f5      	b.n	1af42 <_printf_i+0x22e>
   1af56:	bf00      	nop
   1af58:	0001c3a9 	.word	0x0001c3a9
   1af5c:	0001c3ba 	.word	0x0001c3ba

0001af60 <memchr>:
   1af60:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   1af64:	2a10      	cmp	r2, #16
   1af66:	db2b      	blt.n	1afc0 <memchr+0x60>
   1af68:	f010 0f07 	tst.w	r0, #7
   1af6c:	d008      	beq.n	1af80 <memchr+0x20>
   1af6e:	f810 3b01 	ldrb.w	r3, [r0], #1
   1af72:	3a01      	subs	r2, #1
   1af74:	428b      	cmp	r3, r1
   1af76:	d02d      	beq.n	1afd4 <memchr+0x74>
   1af78:	f010 0f07 	tst.w	r0, #7
   1af7c:	b342      	cbz	r2, 1afd0 <memchr+0x70>
   1af7e:	d1f6      	bne.n	1af6e <memchr+0xe>
   1af80:	b4f0      	push	{r4, r5, r6, r7}
   1af82:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
   1af86:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   1af8a:	f022 0407 	bic.w	r4, r2, #7
   1af8e:	f07f 0700 	mvns.w	r7, #0
   1af92:	2300      	movs	r3, #0
   1af94:	e8f0 5602 	ldrd	r5, r6, [r0], #8
   1af98:	3c08      	subs	r4, #8
   1af9a:	ea85 0501 	eor.w	r5, r5, r1
   1af9e:	ea86 0601 	eor.w	r6, r6, r1
   1afa2:	fa85 f547 	uadd8	r5, r5, r7
   1afa6:	faa3 f587 	sel	r5, r3, r7
   1afaa:	fa86 f647 	uadd8	r6, r6, r7
   1afae:	faa5 f687 	sel	r6, r5, r7
   1afb2:	b98e      	cbnz	r6, 1afd8 <memchr+0x78>
   1afb4:	d1ee      	bne.n	1af94 <memchr+0x34>
   1afb6:	bcf0      	pop	{r4, r5, r6, r7}
   1afb8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   1afbc:	f002 0207 	and.w	r2, r2, #7
   1afc0:	b132      	cbz	r2, 1afd0 <memchr+0x70>
   1afc2:	f810 3b01 	ldrb.w	r3, [r0], #1
   1afc6:	3a01      	subs	r2, #1
   1afc8:	ea83 0301 	eor.w	r3, r3, r1
   1afcc:	b113      	cbz	r3, 1afd4 <memchr+0x74>
   1afce:	d1f8      	bne.n	1afc2 <memchr+0x62>
   1afd0:	2000      	movs	r0, #0
   1afd2:	4770      	bx	lr
   1afd4:	3801      	subs	r0, #1
   1afd6:	4770      	bx	lr
   1afd8:	2d00      	cmp	r5, #0
   1afda:	bf06      	itte	eq
   1afdc:	4635      	moveq	r5, r6
   1afde:	3803      	subeq	r0, #3
   1afe0:	3807      	subne	r0, #7
   1afe2:	f015 0f01 	tst.w	r5, #1
   1afe6:	d107      	bne.n	1aff8 <memchr+0x98>
   1afe8:	3001      	adds	r0, #1
   1afea:	f415 7f80 	tst.w	r5, #256	; 0x100
   1afee:	bf02      	ittt	eq
   1aff0:	3001      	addeq	r0, #1
   1aff2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
   1aff6:	3001      	addeq	r0, #1
   1aff8:	bcf0      	pop	{r4, r5, r6, r7}
   1affa:	3801      	subs	r0, #1
   1affc:	4770      	bx	lr
   1affe:	bf00      	nop

0001b000 <memmove>:
   1b000:	4288      	cmp	r0, r1
   1b002:	b510      	push	{r4, lr}
   1b004:	eb01 0402 	add.w	r4, r1, r2
   1b008:	d902      	bls.n	1b010 <memmove+0x10>
   1b00a:	4284      	cmp	r4, r0
   1b00c:	4623      	mov	r3, r4
   1b00e:	d807      	bhi.n	1b020 <memmove+0x20>
   1b010:	1e43      	subs	r3, r0, #1
   1b012:	42a1      	cmp	r1, r4
   1b014:	d008      	beq.n	1b028 <memmove+0x28>
   1b016:	f811 2b01 	ldrb.w	r2, [r1], #1
   1b01a:	f803 2f01 	strb.w	r2, [r3, #1]!
   1b01e:	e7f8      	b.n	1b012 <memmove+0x12>
   1b020:	4402      	add	r2, r0
   1b022:	4601      	mov	r1, r0
   1b024:	428a      	cmp	r2, r1
   1b026:	d100      	bne.n	1b02a <memmove+0x2a>
   1b028:	bd10      	pop	{r4, pc}
   1b02a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   1b02e:	f802 4d01 	strb.w	r4, [r2, #-1]!
   1b032:	e7f7      	b.n	1b024 <memmove+0x24>

0001b034 <_free_r>:
   1b034:	b538      	push	{r3, r4, r5, lr}
   1b036:	4605      	mov	r5, r0
   1b038:	2900      	cmp	r1, #0
   1b03a:	d045      	beq.n	1b0c8 <_free_r+0x94>
   1b03c:	f851 3c04 	ldr.w	r3, [r1, #-4]
   1b040:	1f0c      	subs	r4, r1, #4
   1b042:	2b00      	cmp	r3, #0
   1b044:	bfb8      	it	lt
   1b046:	18e4      	addlt	r4, r4, r3
   1b048:	f000 f8d2 	bl	1b1f0 <__malloc_lock>
   1b04c:	4a1f      	ldr	r2, [pc, #124]	; (1b0cc <_free_r+0x98>)
   1b04e:	6813      	ldr	r3, [r2, #0]
   1b050:	4610      	mov	r0, r2
   1b052:	b933      	cbnz	r3, 1b062 <_free_r+0x2e>
   1b054:	6063      	str	r3, [r4, #4]
   1b056:	6014      	str	r4, [r2, #0]
   1b058:	4628      	mov	r0, r5
   1b05a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   1b05e:	f000 b8cd 	b.w	1b1fc <__malloc_unlock>
   1b062:	42a3      	cmp	r3, r4
   1b064:	d90b      	bls.n	1b07e <_free_r+0x4a>
   1b066:	6821      	ldr	r1, [r4, #0]
   1b068:	1862      	adds	r2, r4, r1
   1b06a:	4293      	cmp	r3, r2
   1b06c:	bf04      	itt	eq
   1b06e:	681a      	ldreq	r2, [r3, #0]
   1b070:	685b      	ldreq	r3, [r3, #4]
   1b072:	6063      	str	r3, [r4, #4]
   1b074:	bf04      	itt	eq
   1b076:	1852      	addeq	r2, r2, r1
   1b078:	6022      	streq	r2, [r4, #0]
   1b07a:	6004      	str	r4, [r0, #0]
   1b07c:	e7ec      	b.n	1b058 <_free_r+0x24>
   1b07e:	461a      	mov	r2, r3
   1b080:	685b      	ldr	r3, [r3, #4]
   1b082:	b10b      	cbz	r3, 1b088 <_free_r+0x54>
   1b084:	42a3      	cmp	r3, r4
   1b086:	d9fa      	bls.n	1b07e <_free_r+0x4a>
   1b088:	6811      	ldr	r1, [r2, #0]
   1b08a:	1850      	adds	r0, r2, r1
   1b08c:	42a0      	cmp	r0, r4
   1b08e:	d10b      	bne.n	1b0a8 <_free_r+0x74>
   1b090:	6820      	ldr	r0, [r4, #0]
   1b092:	4401      	add	r1, r0
   1b094:	1850      	adds	r0, r2, r1
   1b096:	4283      	cmp	r3, r0
   1b098:	6011      	str	r1, [r2, #0]
   1b09a:	d1dd      	bne.n	1b058 <_free_r+0x24>
   1b09c:	6818      	ldr	r0, [r3, #0]
   1b09e:	685b      	ldr	r3, [r3, #4]
   1b0a0:	6053      	str	r3, [r2, #4]
   1b0a2:	4401      	add	r1, r0
   1b0a4:	6011      	str	r1, [r2, #0]
   1b0a6:	e7d7      	b.n	1b058 <_free_r+0x24>
   1b0a8:	d902      	bls.n	1b0b0 <_free_r+0x7c>
   1b0aa:	230c      	movs	r3, #12
   1b0ac:	602b      	str	r3, [r5, #0]
   1b0ae:	e7d3      	b.n	1b058 <_free_r+0x24>
   1b0b0:	6820      	ldr	r0, [r4, #0]
   1b0b2:	1821      	adds	r1, r4, r0
   1b0b4:	428b      	cmp	r3, r1
   1b0b6:	bf04      	itt	eq
   1b0b8:	6819      	ldreq	r1, [r3, #0]
   1b0ba:	685b      	ldreq	r3, [r3, #4]
   1b0bc:	6063      	str	r3, [r4, #4]
   1b0be:	bf04      	itt	eq
   1b0c0:	1809      	addeq	r1, r1, r0
   1b0c2:	6021      	streq	r1, [r4, #0]
   1b0c4:	6054      	str	r4, [r2, #4]
   1b0c6:	e7c7      	b.n	1b058 <_free_r+0x24>
   1b0c8:	bd38      	pop	{r3, r4, r5, pc}
   1b0ca:	bf00      	nop
   1b0cc:	2000149c 	.word	0x2000149c

0001b0d0 <_malloc_r>:
   1b0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b0d2:	1ccd      	adds	r5, r1, #3
   1b0d4:	f025 0503 	bic.w	r5, r5, #3
   1b0d8:	3508      	adds	r5, #8
   1b0da:	2d0c      	cmp	r5, #12
   1b0dc:	bf38      	it	cc
   1b0de:	250c      	movcc	r5, #12
   1b0e0:	2d00      	cmp	r5, #0
   1b0e2:	4606      	mov	r6, r0
   1b0e4:	db01      	blt.n	1b0ea <_malloc_r+0x1a>
   1b0e6:	42a9      	cmp	r1, r5
   1b0e8:	d903      	bls.n	1b0f2 <_malloc_r+0x22>
   1b0ea:	230c      	movs	r3, #12
   1b0ec:	6033      	str	r3, [r6, #0]
   1b0ee:	2000      	movs	r0, #0
   1b0f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b0f2:	f000 f87d 	bl	1b1f0 <__malloc_lock>
   1b0f6:	4921      	ldr	r1, [pc, #132]	; (1b17c <_malloc_r+0xac>)
   1b0f8:	680a      	ldr	r2, [r1, #0]
   1b0fa:	4614      	mov	r4, r2
   1b0fc:	b99c      	cbnz	r4, 1b126 <_malloc_r+0x56>
   1b0fe:	4f20      	ldr	r7, [pc, #128]	; (1b180 <_malloc_r+0xb0>)
   1b100:	683b      	ldr	r3, [r7, #0]
   1b102:	b923      	cbnz	r3, 1b10e <_malloc_r+0x3e>
   1b104:	4621      	mov	r1, r4
   1b106:	4630      	mov	r0, r6
   1b108:	f000 f862 	bl	1b1d0 <_sbrk_r>
   1b10c:	6038      	str	r0, [r7, #0]
   1b10e:	4629      	mov	r1, r5
   1b110:	4630      	mov	r0, r6
   1b112:	f000 f85d 	bl	1b1d0 <_sbrk_r>
   1b116:	1c43      	adds	r3, r0, #1
   1b118:	d123      	bne.n	1b162 <_malloc_r+0x92>
   1b11a:	230c      	movs	r3, #12
   1b11c:	6033      	str	r3, [r6, #0]
   1b11e:	4630      	mov	r0, r6
   1b120:	f000 f86c 	bl	1b1fc <__malloc_unlock>
   1b124:	e7e3      	b.n	1b0ee <_malloc_r+0x1e>
   1b126:	6823      	ldr	r3, [r4, #0]
   1b128:	1b5b      	subs	r3, r3, r5
   1b12a:	d417      	bmi.n	1b15c <_malloc_r+0x8c>
   1b12c:	2b0b      	cmp	r3, #11
   1b12e:	d903      	bls.n	1b138 <_malloc_r+0x68>
   1b130:	6023      	str	r3, [r4, #0]
   1b132:	441c      	add	r4, r3
   1b134:	6025      	str	r5, [r4, #0]
   1b136:	e004      	b.n	1b142 <_malloc_r+0x72>
   1b138:	6863      	ldr	r3, [r4, #4]
   1b13a:	42a2      	cmp	r2, r4
   1b13c:	bf0c      	ite	eq
   1b13e:	600b      	streq	r3, [r1, #0]
   1b140:	6053      	strne	r3, [r2, #4]
   1b142:	4630      	mov	r0, r6
   1b144:	f000 f85a 	bl	1b1fc <__malloc_unlock>
   1b148:	f104 000b 	add.w	r0, r4, #11
   1b14c:	1d23      	adds	r3, r4, #4
   1b14e:	f020 0007 	bic.w	r0, r0, #7
   1b152:	1ac2      	subs	r2, r0, r3
   1b154:	d0cc      	beq.n	1b0f0 <_malloc_r+0x20>
   1b156:	1a1b      	subs	r3, r3, r0
   1b158:	50a3      	str	r3, [r4, r2]
   1b15a:	e7c9      	b.n	1b0f0 <_malloc_r+0x20>
   1b15c:	4622      	mov	r2, r4
   1b15e:	6864      	ldr	r4, [r4, #4]
   1b160:	e7cc      	b.n	1b0fc <_malloc_r+0x2c>
   1b162:	1cc4      	adds	r4, r0, #3
   1b164:	f024 0403 	bic.w	r4, r4, #3
   1b168:	42a0      	cmp	r0, r4
   1b16a:	d0e3      	beq.n	1b134 <_malloc_r+0x64>
   1b16c:	1a21      	subs	r1, r4, r0
   1b16e:	4630      	mov	r0, r6
   1b170:	f000 f82e 	bl	1b1d0 <_sbrk_r>
   1b174:	3001      	adds	r0, #1
   1b176:	d1dd      	bne.n	1b134 <_malloc_r+0x64>
   1b178:	e7cf      	b.n	1b11a <_malloc_r+0x4a>
   1b17a:	bf00      	nop
   1b17c:	2000149c 	.word	0x2000149c
   1b180:	200014a0 	.word	0x200014a0

0001b184 <_realloc_r>:
   1b184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b186:	4607      	mov	r7, r0
   1b188:	4614      	mov	r4, r2
   1b18a:	460e      	mov	r6, r1
   1b18c:	b921      	cbnz	r1, 1b198 <_realloc_r+0x14>
   1b18e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   1b192:	4611      	mov	r1, r2
   1b194:	f7ff bf9c 	b.w	1b0d0 <_malloc_r>
   1b198:	b922      	cbnz	r2, 1b1a4 <_realloc_r+0x20>
   1b19a:	f7ff ff4b 	bl	1b034 <_free_r>
   1b19e:	4625      	mov	r5, r4
   1b1a0:	4628      	mov	r0, r5
   1b1a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b1a4:	f000 f830 	bl	1b208 <_malloc_usable_size_r>
   1b1a8:	42a0      	cmp	r0, r4
   1b1aa:	d20f      	bcs.n	1b1cc <_realloc_r+0x48>
   1b1ac:	4621      	mov	r1, r4
   1b1ae:	4638      	mov	r0, r7
   1b1b0:	f7ff ff8e 	bl	1b0d0 <_malloc_r>
   1b1b4:	4605      	mov	r5, r0
   1b1b6:	2800      	cmp	r0, #0
   1b1b8:	d0f2      	beq.n	1b1a0 <_realloc_r+0x1c>
   1b1ba:	4631      	mov	r1, r6
   1b1bc:	4622      	mov	r2, r4
   1b1be:	f7ff fb85 	bl	1a8cc <memcpy>
   1b1c2:	4631      	mov	r1, r6
   1b1c4:	4638      	mov	r0, r7
   1b1c6:	f7ff ff35 	bl	1b034 <_free_r>
   1b1ca:	e7e9      	b.n	1b1a0 <_realloc_r+0x1c>
   1b1cc:	4635      	mov	r5, r6
   1b1ce:	e7e7      	b.n	1b1a0 <_realloc_r+0x1c>

0001b1d0 <_sbrk_r>:
   1b1d0:	b538      	push	{r3, r4, r5, lr}
   1b1d2:	4d06      	ldr	r5, [pc, #24]	; (1b1ec <_sbrk_r+0x1c>)
   1b1d4:	2300      	movs	r3, #0
   1b1d6:	4604      	mov	r4, r0
   1b1d8:	4608      	mov	r0, r1
   1b1da:	602b      	str	r3, [r5, #0]
   1b1dc:	f000 f81e 	bl	1b21c <_sbrk>
   1b1e0:	1c43      	adds	r3, r0, #1
   1b1e2:	d102      	bne.n	1b1ea <_sbrk_r+0x1a>
   1b1e4:	682b      	ldr	r3, [r5, #0]
   1b1e6:	b103      	cbz	r3, 1b1ea <_sbrk_r+0x1a>
   1b1e8:	6023      	str	r3, [r4, #0]
   1b1ea:	bd38      	pop	{r3, r4, r5, pc}
   1b1ec:	2000152c 	.word	0x2000152c

0001b1f0 <__malloc_lock>:
   1b1f0:	4801      	ldr	r0, [pc, #4]	; (1b1f8 <__malloc_lock+0x8>)
   1b1f2:	f000 b811 	b.w	1b218 <__retarget_lock_acquire_recursive>
   1b1f6:	bf00      	nop
   1b1f8:	20001534 	.word	0x20001534

0001b1fc <__malloc_unlock>:
   1b1fc:	4801      	ldr	r0, [pc, #4]	; (1b204 <__malloc_unlock+0x8>)
   1b1fe:	f000 b80c 	b.w	1b21a <__retarget_lock_release_recursive>
   1b202:	bf00      	nop
   1b204:	20001534 	.word	0x20001534

0001b208 <_malloc_usable_size_r>:
   1b208:	f851 3c04 	ldr.w	r3, [r1, #-4]
   1b20c:	1f18      	subs	r0, r3, #4
   1b20e:	2b00      	cmp	r3, #0
   1b210:	bfbc      	itt	lt
   1b212:	580b      	ldrlt	r3, [r1, r0]
   1b214:	18c0      	addlt	r0, r0, r3
   1b216:	4770      	bx	lr

0001b218 <__retarget_lock_acquire_recursive>:
   1b218:	4770      	bx	lr

0001b21a <__retarget_lock_release_recursive>:
   1b21a:	4770      	bx	lr

0001b21c <_sbrk>:
   1b21c:	4a04      	ldr	r2, [pc, #16]	; (1b230 <_sbrk+0x14>)
   1b21e:	4905      	ldr	r1, [pc, #20]	; (1b234 <_sbrk+0x18>)
   1b220:	6813      	ldr	r3, [r2, #0]
   1b222:	2b00      	cmp	r3, #0
   1b224:	bf08      	it	eq
   1b226:	460b      	moveq	r3, r1
   1b228:	4418      	add	r0, r3
   1b22a:	6010      	str	r0, [r2, #0]
   1b22c:	4618      	mov	r0, r3
   1b22e:	4770      	bx	lr
   1b230:	200014a4 	.word	0x200014a4
   1b234:	20001540 	.word	0x20001540

0001b238 <_exit>:
   1b238:	e7fe      	b.n	1b238 <_exit>
   1b23a:	bf00      	nop

0001b23c <selfrel_offset31>:
   1b23c:	6803      	ldr	r3, [r0, #0]
   1b23e:	005a      	lsls	r2, r3, #1
   1b240:	bf4c      	ite	mi
   1b242:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
   1b246:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
   1b24a:	4418      	add	r0, r3
   1b24c:	4770      	bx	lr
   1b24e:	bf00      	nop

0001b250 <search_EIT_table>:
   1b250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1b254:	b329      	cbz	r1, 1b2a2 <search_EIT_table+0x52>
   1b256:	1e4f      	subs	r7, r1, #1
   1b258:	4604      	mov	r4, r0
   1b25a:	4615      	mov	r5, r2
   1b25c:	463e      	mov	r6, r7
   1b25e:	f04f 0800 	mov.w	r8, #0
   1b262:	eb08 0106 	add.w	r1, r8, r6
   1b266:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
   1b26a:	1049      	asrs	r1, r1, #1
   1b26c:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
   1b270:	4648      	mov	r0, r9
   1b272:	f7ff ffe3 	bl	1b23c <selfrel_offset31>
   1b276:	4603      	mov	r3, r0
   1b278:	00c8      	lsls	r0, r1, #3
   1b27a:	3008      	adds	r0, #8
   1b27c:	428f      	cmp	r7, r1
   1b27e:	4420      	add	r0, r4
   1b280:	d009      	beq.n	1b296 <search_EIT_table+0x46>
   1b282:	42ab      	cmp	r3, r5
   1b284:	d809      	bhi.n	1b29a <search_EIT_table+0x4a>
   1b286:	f7ff ffd9 	bl	1b23c <selfrel_offset31>
   1b28a:	3801      	subs	r0, #1
   1b28c:	42a8      	cmp	r0, r5
   1b28e:	d20a      	bcs.n	1b2a6 <search_EIT_table+0x56>
   1b290:	f101 0801 	add.w	r8, r1, #1
   1b294:	e7e5      	b.n	1b262 <search_EIT_table+0x12>
   1b296:	42ab      	cmp	r3, r5
   1b298:	d905      	bls.n	1b2a6 <search_EIT_table+0x56>
   1b29a:	4588      	cmp	r8, r1
   1b29c:	d001      	beq.n	1b2a2 <search_EIT_table+0x52>
   1b29e:	1e4e      	subs	r6, r1, #1
   1b2a0:	e7df      	b.n	1b262 <search_EIT_table+0x12>
   1b2a2:	f04f 0900 	mov.w	r9, #0
   1b2a6:	4648      	mov	r0, r9
   1b2a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0001b2ac <__gnu_unwind_get_pr_addr>:
   1b2ac:	2801      	cmp	r0, #1
   1b2ae:	d007      	beq.n	1b2c0 <__gnu_unwind_get_pr_addr+0x14>
   1b2b0:	2802      	cmp	r0, #2
   1b2b2:	d007      	beq.n	1b2c4 <__gnu_unwind_get_pr_addr+0x18>
   1b2b4:	4b04      	ldr	r3, [pc, #16]	; (1b2c8 <__gnu_unwind_get_pr_addr+0x1c>)
   1b2b6:	2800      	cmp	r0, #0
   1b2b8:	bf0c      	ite	eq
   1b2ba:	4618      	moveq	r0, r3
   1b2bc:	2000      	movne	r0, #0
   1b2be:	4770      	bx	lr
   1b2c0:	4802      	ldr	r0, [pc, #8]	; (1b2cc <__gnu_unwind_get_pr_addr+0x20>)
   1b2c2:	4770      	bx	lr
   1b2c4:	4802      	ldr	r0, [pc, #8]	; (1b2d0 <__gnu_unwind_get_pr_addr+0x24>)
   1b2c6:	4770      	bx	lr
   1b2c8:	0001b971 	.word	0x0001b971
   1b2cc:	0001b975 	.word	0x0001b975
   1b2d0:	0001b979 	.word	0x0001b979

0001b2d4 <get_eit_entry>:
   1b2d4:	b530      	push	{r4, r5, lr}
   1b2d6:	4b23      	ldr	r3, [pc, #140]	; (1b364 <get_eit_entry+0x90>)
   1b2d8:	b083      	sub	sp, #12
   1b2da:	4604      	mov	r4, r0
   1b2dc:	1e8d      	subs	r5, r1, #2
   1b2de:	b33b      	cbz	r3, 1b330 <get_eit_entry+0x5c>
   1b2e0:	a901      	add	r1, sp, #4
   1b2e2:	4628      	mov	r0, r5
   1b2e4:	f3af 8000 	nop.w
   1b2e8:	b1e8      	cbz	r0, 1b326 <get_eit_entry+0x52>
   1b2ea:	9901      	ldr	r1, [sp, #4]
   1b2ec:	462a      	mov	r2, r5
   1b2ee:	f7ff ffaf 	bl	1b250 <search_EIT_table>
   1b2f2:	4601      	mov	r1, r0
   1b2f4:	b1b8      	cbz	r0, 1b326 <get_eit_entry+0x52>
   1b2f6:	f7ff ffa1 	bl	1b23c <selfrel_offset31>
   1b2fa:	684b      	ldr	r3, [r1, #4]
   1b2fc:	64a0      	str	r0, [r4, #72]	; 0x48
   1b2fe:	2b01      	cmp	r3, #1
   1b300:	d02b      	beq.n	1b35a <get_eit_entry+0x86>
   1b302:	2b00      	cmp	r3, #0
   1b304:	f101 0004 	add.w	r0, r1, #4
   1b308:	db23      	blt.n	1b352 <get_eit_entry+0x7e>
   1b30a:	f7ff ff97 	bl	1b23c <selfrel_offset31>
   1b30e:	2300      	movs	r3, #0
   1b310:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
   1b314:	6803      	ldr	r3, [r0, #0]
   1b316:	2b00      	cmp	r3, #0
   1b318:	db10      	blt.n	1b33c <get_eit_entry+0x68>
   1b31a:	f7ff ff8f 	bl	1b23c <selfrel_offset31>
   1b31e:	6120      	str	r0, [r4, #16]
   1b320:	2000      	movs	r0, #0
   1b322:	b003      	add	sp, #12
   1b324:	bd30      	pop	{r4, r5, pc}
   1b326:	2300      	movs	r3, #0
   1b328:	2009      	movs	r0, #9
   1b32a:	6123      	str	r3, [r4, #16]
   1b32c:	b003      	add	sp, #12
   1b32e:	bd30      	pop	{r4, r5, pc}
   1b330:	490d      	ldr	r1, [pc, #52]	; (1b368 <get_eit_entry+0x94>)
   1b332:	480e      	ldr	r0, [pc, #56]	; (1b36c <get_eit_entry+0x98>)
   1b334:	1a09      	subs	r1, r1, r0
   1b336:	10c9      	asrs	r1, r1, #3
   1b338:	9101      	str	r1, [sp, #4]
   1b33a:	e7d7      	b.n	1b2ec <get_eit_entry+0x18>
   1b33c:	f3c3 6003 	ubfx	r0, r3, #24, #4
   1b340:	f7ff ffb4 	bl	1b2ac <__gnu_unwind_get_pr_addr>
   1b344:	2800      	cmp	r0, #0
   1b346:	6120      	str	r0, [r4, #16]
   1b348:	bf14      	ite	ne
   1b34a:	2000      	movne	r0, #0
   1b34c:	2009      	moveq	r0, #9
   1b34e:	b003      	add	sp, #12
   1b350:	bd30      	pop	{r4, r5, pc}
   1b352:	2301      	movs	r3, #1
   1b354:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
   1b358:	e7dc      	b.n	1b314 <get_eit_entry+0x40>
   1b35a:	2300      	movs	r3, #0
   1b35c:	6123      	str	r3, [r4, #16]
   1b35e:	2005      	movs	r0, #5
   1b360:	e7df      	b.n	1b322 <get_eit_entry+0x4e>
   1b362:	bf00      	nop
   1b364:	00000000 	.word	0x00000000
   1b368:	0001c4f0 	.word	0x0001c4f0
   1b36c:	0001c408 	.word	0x0001c408

0001b370 <restore_non_core_regs>:
   1b370:	6803      	ldr	r3, [r0, #0]
   1b372:	07da      	lsls	r2, r3, #31
   1b374:	b510      	push	{r4, lr}
   1b376:	4604      	mov	r4, r0
   1b378:	d406      	bmi.n	1b388 <restore_non_core_regs+0x18>
   1b37a:	079b      	lsls	r3, r3, #30
   1b37c:	f100 0048 	add.w	r0, r0, #72	; 0x48
   1b380:	d509      	bpl.n	1b396 <restore_non_core_regs+0x26>
   1b382:	f000 fc4b 	bl	1bc1c <__gnu_Unwind_Restore_VFP_D>
   1b386:	6823      	ldr	r3, [r4, #0]
   1b388:	0759      	lsls	r1, r3, #29
   1b38a:	d509      	bpl.n	1b3a0 <restore_non_core_regs+0x30>
   1b38c:	071a      	lsls	r2, r3, #28
   1b38e:	d50e      	bpl.n	1b3ae <restore_non_core_regs+0x3e>
   1b390:	06db      	lsls	r3, r3, #27
   1b392:	d513      	bpl.n	1b3bc <restore_non_core_regs+0x4c>
   1b394:	bd10      	pop	{r4, pc}
   1b396:	f000 fc39 	bl	1bc0c <__gnu_Unwind_Restore_VFP>
   1b39a:	6823      	ldr	r3, [r4, #0]
   1b39c:	0759      	lsls	r1, r3, #29
   1b39e:	d4f5      	bmi.n	1b38c <restore_non_core_regs+0x1c>
   1b3a0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
   1b3a4:	f000 fc42 	bl	1bc2c <__gnu_Unwind_Restore_VFP_D_16_to_31>
   1b3a8:	6823      	ldr	r3, [r4, #0]
   1b3aa:	071a      	lsls	r2, r3, #28
   1b3ac:	d4f0      	bmi.n	1b390 <restore_non_core_regs+0x20>
   1b3ae:	f504 70a8 	add.w	r0, r4, #336	; 0x150
   1b3b2:	f000 fc43 	bl	1bc3c <__gnu_Unwind_Restore_WMMXD>
   1b3b6:	6823      	ldr	r3, [r4, #0]
   1b3b8:	06db      	lsls	r3, r3, #27
   1b3ba:	d4eb      	bmi.n	1b394 <restore_non_core_regs+0x24>
   1b3bc:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
   1b3c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1b3c4:	f000 bc7e 	b.w	1bcc4 <__gnu_Unwind_Restore_WMMXC>

0001b3c8 <_Unwind_decode_typeinfo_ptr.isra.0>:
   1b3c8:	4603      	mov	r3, r0
   1b3ca:	6800      	ldr	r0, [r0, #0]
   1b3cc:	b100      	cbz	r0, 1b3d0 <_Unwind_decode_typeinfo_ptr.isra.0+0x8>
   1b3ce:	4418      	add	r0, r3
   1b3d0:	4770      	bx	lr
   1b3d2:	bf00      	nop

0001b3d4 <__gnu_unwind_24bit.isra.0>:
   1b3d4:	2009      	movs	r0, #9
   1b3d6:	4770      	bx	lr

0001b3d8 <_Unwind_DebugHook>:
   1b3d8:	4770      	bx	lr
   1b3da:	bf00      	nop

0001b3dc <unwind_phase2>:
   1b3dc:	b570      	push	{r4, r5, r6, lr}
   1b3de:	4604      	mov	r4, r0
   1b3e0:	460e      	mov	r6, r1
   1b3e2:	6c31      	ldr	r1, [r6, #64]	; 0x40
   1b3e4:	4620      	mov	r0, r4
   1b3e6:	f7ff ff75 	bl	1b2d4 <get_eit_entry>
   1b3ea:	4605      	mov	r5, r0
   1b3ec:	b988      	cbnz	r0, 1b412 <unwind_phase2+0x36>
   1b3ee:	6c33      	ldr	r3, [r6, #64]	; 0x40
   1b3f0:	6163      	str	r3, [r4, #20]
   1b3f2:	4632      	mov	r2, r6
   1b3f4:	6923      	ldr	r3, [r4, #16]
   1b3f6:	4621      	mov	r1, r4
   1b3f8:	2001      	movs	r0, #1
   1b3fa:	4798      	blx	r3
   1b3fc:	2808      	cmp	r0, #8
   1b3fe:	d0f0      	beq.n	1b3e2 <unwind_phase2+0x6>
   1b400:	2807      	cmp	r0, #7
   1b402:	d106      	bne.n	1b412 <unwind_phase2+0x36>
   1b404:	4628      	mov	r0, r5
   1b406:	6c31      	ldr	r1, [r6, #64]	; 0x40
   1b408:	f7ff ffe6 	bl	1b3d8 <_Unwind_DebugHook>
   1b40c:	1d30      	adds	r0, r6, #4
   1b40e:	f000 fbf1 	bl	1bbf4 <__restore_core_regs>
   1b412:	f000 fe65 	bl	1c0e0 <abort>
   1b416:	bf00      	nop

0001b418 <unwind_phase2_forced>:
   1b418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1b41c:	1d0d      	adds	r5, r1, #4
   1b41e:	4606      	mov	r6, r0
   1b420:	4614      	mov	r4, r2
   1b422:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   1b424:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
   1b428:	f10d 0c0c 	add.w	ip, sp, #12
   1b42c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
   1b430:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   1b432:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
   1b436:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   1b438:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
   1b43c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   1b440:	ad02      	add	r5, sp, #8
   1b442:	68f7      	ldr	r7, [r6, #12]
   1b444:	f8d6 8018 	ldr.w	r8, [r6, #24]
   1b448:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
   1b44c:	2300      	movs	r3, #0
   1b44e:	602b      	str	r3, [r5, #0]
   1b450:	e021      	b.n	1b496 <unwind_phase2_forced+0x7e>
   1b452:	6c2b      	ldr	r3, [r5, #64]	; 0x40
   1b454:	6173      	str	r3, [r6, #20]
   1b456:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
   1b45a:	4629      	mov	r1, r5
   1b45c:	a87a      	add	r0, sp, #488	; 0x1e8
   1b45e:	f7ff fa35 	bl	1a8cc <memcpy>
   1b462:	6933      	ldr	r3, [r6, #16]
   1b464:	aa7a      	add	r2, sp, #488	; 0x1e8
   1b466:	4631      	mov	r1, r6
   1b468:	4650      	mov	r0, sl
   1b46a:	4798      	blx	r3
   1b46c:	9b88      	ldr	r3, [sp, #544]	; 0x220
   1b46e:	e9cd 5800 	strd	r5, r8, [sp]
   1b472:	4621      	mov	r1, r4
   1b474:	646b      	str	r3, [r5, #68]	; 0x44
   1b476:	4681      	mov	r9, r0
   1b478:	4633      	mov	r3, r6
   1b47a:	4632      	mov	r2, r6
   1b47c:	2001      	movs	r0, #1
   1b47e:	47b8      	blx	r7
   1b480:	4604      	mov	r4, r0
   1b482:	b9e8      	cbnz	r0, 1b4c0 <unwind_phase2_forced+0xa8>
   1b484:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
   1b488:	a97a      	add	r1, sp, #488	; 0x1e8
   1b48a:	4628      	mov	r0, r5
   1b48c:	f7ff fa1e 	bl	1a8cc <memcpy>
   1b490:	f1b9 0f08 	cmp.w	r9, #8
   1b494:	d11b      	bne.n	1b4ce <unwind_phase2_forced+0xb6>
   1b496:	6c29      	ldr	r1, [r5, #64]	; 0x40
   1b498:	4630      	mov	r0, r6
   1b49a:	f7ff ff1b 	bl	1b2d4 <get_eit_entry>
   1b49e:	3409      	adds	r4, #9
   1b4a0:	fa5f fa84 	uxtb.w	sl, r4
   1b4a4:	4681      	mov	r9, r0
   1b4a6:	2800      	cmp	r0, #0
   1b4a8:	d0d3      	beq.n	1b452 <unwind_phase2_forced+0x3a>
   1b4aa:	6bab      	ldr	r3, [r5, #56]	; 0x38
   1b4ac:	f04a 0110 	orr.w	r1, sl, #16
   1b4b0:	e9cd 5800 	strd	r5, r8, [sp]
   1b4b4:	4632      	mov	r2, r6
   1b4b6:	646b      	str	r3, [r5, #68]	; 0x44
   1b4b8:	2001      	movs	r0, #1
   1b4ba:	4633      	mov	r3, r6
   1b4bc:	47b8      	blx	r7
   1b4be:	b108      	cbz	r0, 1b4c4 <unwind_phase2_forced+0xac>
   1b4c0:	f04f 0909 	mov.w	r9, #9
   1b4c4:	4648      	mov	r0, r9
   1b4c6:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
   1b4ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1b4ce:	f1b9 0f07 	cmp.w	r9, #7
   1b4d2:	d1f5      	bne.n	1b4c0 <unwind_phase2_forced+0xa8>
   1b4d4:	4620      	mov	r0, r4
   1b4d6:	6c29      	ldr	r1, [r5, #64]	; 0x40
   1b4d8:	f7ff ff7e 	bl	1b3d8 <_Unwind_DebugHook>
   1b4dc:	a803      	add	r0, sp, #12
   1b4de:	f000 fb89 	bl	1bbf4 <__restore_core_regs>
   1b4e2:	bf00      	nop

0001b4e4 <_Unwind_GetCFA>:
   1b4e4:	6c40      	ldr	r0, [r0, #68]	; 0x44
   1b4e6:	4770      	bx	lr

0001b4e8 <__gnu_Unwind_RaiseException>:
   1b4e8:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b4ea:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   1b4ec:	640b      	str	r3, [r1, #64]	; 0x40
   1b4ee:	1d0e      	adds	r6, r1, #4
   1b4f0:	460f      	mov	r7, r1
   1b4f2:	4605      	mov	r5, r0
   1b4f4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   1b4f6:	b0f9      	sub	sp, #484	; 0x1e4
   1b4f8:	ac01      	add	r4, sp, #4
   1b4fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   1b4fc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   1b4fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   1b500:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   1b502:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   1b504:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
   1b508:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
   1b50c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
   1b510:	9600      	str	r6, [sp, #0]
   1b512:	e006      	b.n	1b522 <__gnu_Unwind_RaiseException+0x3a>
   1b514:	692b      	ldr	r3, [r5, #16]
   1b516:	466a      	mov	r2, sp
   1b518:	4629      	mov	r1, r5
   1b51a:	4798      	blx	r3
   1b51c:	2808      	cmp	r0, #8
   1b51e:	4604      	mov	r4, r0
   1b520:	d108      	bne.n	1b534 <__gnu_Unwind_RaiseException+0x4c>
   1b522:	9910      	ldr	r1, [sp, #64]	; 0x40
   1b524:	4628      	mov	r0, r5
   1b526:	f7ff fed5 	bl	1b2d4 <get_eit_entry>
   1b52a:	2800      	cmp	r0, #0
   1b52c:	d0f2      	beq.n	1b514 <__gnu_Unwind_RaiseException+0x2c>
   1b52e:	2009      	movs	r0, #9
   1b530:	b079      	add	sp, #484	; 0x1e4
   1b532:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b534:	4668      	mov	r0, sp
   1b536:	f7ff ff1b 	bl	1b370 <restore_non_core_regs>
   1b53a:	2c06      	cmp	r4, #6
   1b53c:	d1f7      	bne.n	1b52e <__gnu_Unwind_RaiseException+0x46>
   1b53e:	4639      	mov	r1, r7
   1b540:	4628      	mov	r0, r5
   1b542:	f7ff ff4b 	bl	1b3dc <unwind_phase2>
   1b546:	bf00      	nop

0001b548 <__gnu_Unwind_ForcedUnwind>:
   1b548:	b430      	push	{r4, r5}
   1b54a:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
   1b54c:	60c1      	str	r1, [r0, #12]
   1b54e:	6182      	str	r2, [r0, #24]
   1b550:	4619      	mov	r1, r3
   1b552:	641d      	str	r5, [r3, #64]	; 0x40
   1b554:	2200      	movs	r2, #0
   1b556:	bc30      	pop	{r4, r5}
   1b558:	e75e      	b.n	1b418 <unwind_phase2_forced>
   1b55a:	bf00      	nop

0001b55c <__gnu_Unwind_Resume>:
   1b55c:	b570      	push	{r4, r5, r6, lr}
   1b55e:	68c6      	ldr	r6, [r0, #12]
   1b560:	6943      	ldr	r3, [r0, #20]
   1b562:	640b      	str	r3, [r1, #64]	; 0x40
   1b564:	b9ae      	cbnz	r6, 1b592 <__gnu_Unwind_Resume+0x36>
   1b566:	6903      	ldr	r3, [r0, #16]
   1b568:	460a      	mov	r2, r1
   1b56a:	4604      	mov	r4, r0
   1b56c:	460d      	mov	r5, r1
   1b56e:	4601      	mov	r1, r0
   1b570:	2002      	movs	r0, #2
   1b572:	4798      	blx	r3
   1b574:	2807      	cmp	r0, #7
   1b576:	d005      	beq.n	1b584 <__gnu_Unwind_Resume+0x28>
   1b578:	2808      	cmp	r0, #8
   1b57a:	d10f      	bne.n	1b59c <__gnu_Unwind_Resume+0x40>
   1b57c:	4629      	mov	r1, r5
   1b57e:	4620      	mov	r0, r4
   1b580:	f7ff ff2c 	bl	1b3dc <unwind_phase2>
   1b584:	4630      	mov	r0, r6
   1b586:	6c29      	ldr	r1, [r5, #64]	; 0x40
   1b588:	f7ff ff26 	bl	1b3d8 <_Unwind_DebugHook>
   1b58c:	1d28      	adds	r0, r5, #4
   1b58e:	f000 fb31 	bl	1bbf4 <__restore_core_regs>
   1b592:	2201      	movs	r2, #1
   1b594:	f7ff ff40 	bl	1b418 <unwind_phase2_forced>
   1b598:	f000 fda2 	bl	1c0e0 <abort>
   1b59c:	f000 fda0 	bl	1c0e0 <abort>

0001b5a0 <__gnu_Unwind_Resume_or_Rethrow>:
   1b5a0:	68c2      	ldr	r2, [r0, #12]
   1b5a2:	b11a      	cbz	r2, 1b5ac <__gnu_Unwind_Resume_or_Rethrow+0xc>
   1b5a4:	6bca      	ldr	r2, [r1, #60]	; 0x3c
   1b5a6:	640a      	str	r2, [r1, #64]	; 0x40
   1b5a8:	2200      	movs	r2, #0
   1b5aa:	e735      	b.n	1b418 <unwind_phase2_forced>
   1b5ac:	e79c      	b.n	1b4e8 <__gnu_Unwind_RaiseException>
   1b5ae:	bf00      	nop

0001b5b0 <_Unwind_Complete>:
   1b5b0:	4770      	bx	lr
   1b5b2:	bf00      	nop

0001b5b4 <_Unwind_DeleteException>:
   1b5b4:	6883      	ldr	r3, [r0, #8]
   1b5b6:	4601      	mov	r1, r0
   1b5b8:	b10b      	cbz	r3, 1b5be <_Unwind_DeleteException+0xa>
   1b5ba:	2001      	movs	r0, #1
   1b5bc:	4718      	bx	r3
   1b5be:	4770      	bx	lr

0001b5c0 <_Unwind_VRS_Get>:
   1b5c0:	2901      	cmp	r1, #1
   1b5c2:	d012      	beq.n	1b5ea <_Unwind_VRS_Get+0x2a>
   1b5c4:	d809      	bhi.n	1b5da <_Unwind_VRS_Get+0x1a>
   1b5c6:	b973      	cbnz	r3, 1b5e6 <_Unwind_VRS_Get+0x26>
   1b5c8:	2a0f      	cmp	r2, #15
   1b5ca:	d80c      	bhi.n	1b5e6 <_Unwind_VRS_Get+0x26>
   1b5cc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
   1b5d0:	4618      	mov	r0, r3
   1b5d2:	6853      	ldr	r3, [r2, #4]
   1b5d4:	9a00      	ldr	r2, [sp, #0]
   1b5d6:	6013      	str	r3, [r2, #0]
   1b5d8:	4770      	bx	lr
   1b5da:	3903      	subs	r1, #3
   1b5dc:	2901      	cmp	r1, #1
   1b5de:	bf94      	ite	ls
   1b5e0:	2001      	movls	r0, #1
   1b5e2:	2002      	movhi	r0, #2
   1b5e4:	4770      	bx	lr
   1b5e6:	2002      	movs	r0, #2
   1b5e8:	4770      	bx	lr
   1b5ea:	4608      	mov	r0, r1
   1b5ec:	4770      	bx	lr
   1b5ee:	bf00      	nop

0001b5f0 <_Unwind_GetGR>:
   1b5f0:	b510      	push	{r4, lr}
   1b5f2:	b084      	sub	sp, #16
   1b5f4:	2300      	movs	r3, #0
   1b5f6:	ac03      	add	r4, sp, #12
   1b5f8:	460a      	mov	r2, r1
   1b5fa:	9400      	str	r4, [sp, #0]
   1b5fc:	4619      	mov	r1, r3
   1b5fe:	f7ff ffdf 	bl	1b5c0 <_Unwind_VRS_Get>
   1b602:	9803      	ldr	r0, [sp, #12]
   1b604:	b004      	add	sp, #16
   1b606:	bd10      	pop	{r4, pc}

0001b608 <_Unwind_VRS_Set>:
   1b608:	2901      	cmp	r1, #1
   1b60a:	d012      	beq.n	1b632 <_Unwind_VRS_Set+0x2a>
   1b60c:	d809      	bhi.n	1b622 <_Unwind_VRS_Set+0x1a>
   1b60e:	b973      	cbnz	r3, 1b62e <_Unwind_VRS_Set+0x26>
   1b610:	2a0f      	cmp	r2, #15
   1b612:	d80c      	bhi.n	1b62e <_Unwind_VRS_Set+0x26>
   1b614:	eb00 0082 	add.w	r0, r0, r2, lsl #2
   1b618:	9a00      	ldr	r2, [sp, #0]
   1b61a:	6812      	ldr	r2, [r2, #0]
   1b61c:	6042      	str	r2, [r0, #4]
   1b61e:	4618      	mov	r0, r3
   1b620:	4770      	bx	lr
   1b622:	3903      	subs	r1, #3
   1b624:	2901      	cmp	r1, #1
   1b626:	bf94      	ite	ls
   1b628:	2001      	movls	r0, #1
   1b62a:	2002      	movhi	r0, #2
   1b62c:	4770      	bx	lr
   1b62e:	2002      	movs	r0, #2
   1b630:	4770      	bx	lr
   1b632:	4608      	mov	r0, r1
   1b634:	4770      	bx	lr
   1b636:	bf00      	nop

0001b638 <_Unwind_SetGR>:
   1b638:	b510      	push	{r4, lr}
   1b63a:	b084      	sub	sp, #16
   1b63c:	2300      	movs	r3, #0
   1b63e:	ac03      	add	r4, sp, #12
   1b640:	9203      	str	r2, [sp, #12]
   1b642:	9400      	str	r4, [sp, #0]
   1b644:	460a      	mov	r2, r1
   1b646:	4619      	mov	r1, r3
   1b648:	f7ff ffde 	bl	1b608 <_Unwind_VRS_Set>
   1b64c:	b004      	add	sp, #16
   1b64e:	bd10      	pop	{r4, pc}

0001b650 <__gnu_Unwind_Backtrace>:
   1b650:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b652:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
   1b654:	6413      	str	r3, [r2, #64]	; 0x40
   1b656:	1d15      	adds	r5, r2, #4
   1b658:	468c      	mov	ip, r1
   1b65a:	4606      	mov	r6, r0
   1b65c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   1b65e:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
   1b662:	ac17      	add	r4, sp, #92	; 0x5c
   1b664:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   1b666:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   1b668:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   1b66a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   1b66c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   1b66e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   1b672:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
   1b676:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
   1b67a:	4665      	mov	r5, ip
   1b67c:	9716      	str	r7, [sp, #88]	; 0x58
   1b67e:	e010      	b.n	1b6a2 <__gnu_Unwind_Backtrace+0x52>
   1b680:	f7ff ffda 	bl	1b638 <_Unwind_SetGR>
   1b684:	4629      	mov	r1, r5
   1b686:	a816      	add	r0, sp, #88	; 0x58
   1b688:	47b0      	blx	r6
   1b68a:	4603      	mov	r3, r0
   1b68c:	aa16      	add	r2, sp, #88	; 0x58
   1b68e:	4669      	mov	r1, sp
   1b690:	2008      	movs	r0, #8
   1b692:	b983      	cbnz	r3, 1b6b6 <__gnu_Unwind_Backtrace+0x66>
   1b694:	9b04      	ldr	r3, [sp, #16]
   1b696:	4798      	blx	r3
   1b698:	2805      	cmp	r0, #5
   1b69a:	4604      	mov	r4, r0
   1b69c:	d00c      	beq.n	1b6b8 <__gnu_Unwind_Backtrace+0x68>
   1b69e:	2809      	cmp	r0, #9
   1b6a0:	d009      	beq.n	1b6b6 <__gnu_Unwind_Backtrace+0x66>
   1b6a2:	9926      	ldr	r1, [sp, #152]	; 0x98
   1b6a4:	4668      	mov	r0, sp
   1b6a6:	f7ff fe15 	bl	1b2d4 <get_eit_entry>
   1b6aa:	4603      	mov	r3, r0
   1b6ac:	466a      	mov	r2, sp
   1b6ae:	210c      	movs	r1, #12
   1b6b0:	a816      	add	r0, sp, #88	; 0x58
   1b6b2:	2b00      	cmp	r3, #0
   1b6b4:	d0e4      	beq.n	1b680 <__gnu_Unwind_Backtrace+0x30>
   1b6b6:	2409      	movs	r4, #9
   1b6b8:	a816      	add	r0, sp, #88	; 0x58
   1b6ba:	f7ff fe59 	bl	1b370 <restore_non_core_regs>
   1b6be:	4620      	mov	r0, r4
   1b6c0:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
   1b6c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b6c6:	bf00      	nop

0001b6c8 <__gnu_unwind_pr_common>:
   1b6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b6cc:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
   1b6ce:	b089      	sub	sp, #36	; 0x24
   1b6d0:	460d      	mov	r5, r1
   1b6d2:	f854 1b04 	ldr.w	r1, [r4], #4
   1b6d6:	9406      	str	r4, [sp, #24]
   1b6d8:	4617      	mov	r7, r2
   1b6da:	f000 0803 	and.w	r8, r0, #3
   1b6de:	461e      	mov	r6, r3
   1b6e0:	2b00      	cmp	r3, #0
   1b6e2:	d079      	beq.n	1b7d8 <__gnu_unwind_pr_common+0x110>
   1b6e4:	0c0b      	lsrs	r3, r1, #16
   1b6e6:	b2da      	uxtb	r2, r3
   1b6e8:	0409      	lsls	r1, r1, #16
   1b6ea:	f88d 301d 	strb.w	r3, [sp, #29]
   1b6ee:	2302      	movs	r3, #2
   1b6f0:	eb04 0482 	add.w	r4, r4, r2, lsl #2
   1b6f4:	9105      	str	r1, [sp, #20]
   1b6f6:	f88d 301c 	strb.w	r3, [sp, #28]
   1b6fa:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   1b6fc:	f1b8 0f02 	cmp.w	r8, #2
   1b700:	bf08      	it	eq
   1b702:	6bac      	ldreq	r4, [r5, #56]	; 0x38
   1b704:	f013 0301 	ands.w	r3, r3, #1
   1b708:	d00c      	beq.n	1b724 <__gnu_unwind_pr_common+0x5c>
   1b70a:	4638      	mov	r0, r7
   1b70c:	a905      	add	r1, sp, #20
   1b70e:	f000 fb73 	bl	1bdf8 <__gnu_unwind_execute>
   1b712:	b918      	cbnz	r0, 1b71c <__gnu_unwind_pr_common+0x54>
   1b714:	2008      	movs	r0, #8
   1b716:	b009      	add	sp, #36	; 0x24
   1b718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b71c:	2009      	movs	r0, #9
   1b71e:	b009      	add	sp, #36	; 0x24
   1b720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b724:	f8d4 a000 	ldr.w	sl, [r4]
   1b728:	f1ba 0f00 	cmp.w	sl, #0
   1b72c:	d0ed      	beq.n	1b70a <__gnu_unwind_pr_common+0x42>
   1b72e:	9301      	str	r3, [sp, #4]
   1b730:	f000 0308 	and.w	r3, r0, #8
   1b734:	9302      	str	r3, [sp, #8]
   1b736:	2e02      	cmp	r6, #2
   1b738:	d04a      	beq.n	1b7d0 <__gnu_unwind_pr_common+0x108>
   1b73a:	f8b4 a000 	ldrh.w	sl, [r4]
   1b73e:	f8b4 9002 	ldrh.w	r9, [r4, #2]
   1b742:	3404      	adds	r4, #4
   1b744:	6caa      	ldr	r2, [r5, #72]	; 0x48
   1b746:	f029 0b01 	bic.w	fp, r9, #1
   1b74a:	210f      	movs	r1, #15
   1b74c:	4638      	mov	r0, r7
   1b74e:	4493      	add	fp, r2
   1b750:	f7ff ff4e 	bl	1b5f0 <_Unwind_GetGR>
   1b754:	4583      	cmp	fp, r0
   1b756:	d839      	bhi.n	1b7cc <__gnu_unwind_pr_common+0x104>
   1b758:	f02a 0201 	bic.w	r2, sl, #1
   1b75c:	445a      	add	r2, fp
   1b75e:	4282      	cmp	r2, r0
   1b760:	bf94      	ite	ls
   1b762:	2000      	movls	r0, #0
   1b764:	2001      	movhi	r0, #1
   1b766:	ea4f 0349 	mov.w	r3, r9, lsl #1
   1b76a:	f003 0302 	and.w	r3, r3, #2
   1b76e:	f00a 0a01 	and.w	sl, sl, #1
   1b772:	ea43 030a 	orr.w	r3, r3, sl
   1b776:	2b01      	cmp	r3, #1
   1b778:	d049      	beq.n	1b80e <__gnu_unwind_pr_common+0x146>
   1b77a:	2b02      	cmp	r3, #2
   1b77c:	d032      	beq.n	1b7e4 <__gnu_unwind_pr_common+0x11c>
   1b77e:	2b00      	cmp	r3, #0
   1b780:	d1cc      	bne.n	1b71c <__gnu_unwind_pr_common+0x54>
   1b782:	f1b8 0f00 	cmp.w	r8, #0
   1b786:	d002      	beq.n	1b78e <__gnu_unwind_pr_common+0xc6>
   1b788:	2800      	cmp	r0, #0
   1b78a:	f040 80cd 	bne.w	1b928 <__gnu_unwind_pr_common+0x260>
   1b78e:	3404      	adds	r4, #4
   1b790:	f8d4 a000 	ldr.w	sl, [r4]
   1b794:	f1ba 0f00 	cmp.w	sl, #0
   1b798:	d1cd      	bne.n	1b736 <__gnu_unwind_pr_common+0x6e>
   1b79a:	a905      	add	r1, sp, #20
   1b79c:	4638      	mov	r0, r7
   1b79e:	f000 fb2b 	bl	1bdf8 <__gnu_unwind_execute>
   1b7a2:	2800      	cmp	r0, #0
   1b7a4:	d1ba      	bne.n	1b71c <__gnu_unwind_pr_common+0x54>
   1b7a6:	9b01      	ldr	r3, [sp, #4]
   1b7a8:	2b00      	cmp	r3, #0
   1b7aa:	d0b3      	beq.n	1b714 <__gnu_unwind_pr_common+0x4c>
   1b7ac:	210f      	movs	r1, #15
   1b7ae:	4638      	mov	r0, r7
   1b7b0:	f7ff ff1e 	bl	1b5f0 <_Unwind_GetGR>
   1b7b4:	210e      	movs	r1, #14
   1b7b6:	4602      	mov	r2, r0
   1b7b8:	4638      	mov	r0, r7
   1b7ba:	f7ff ff3d 	bl	1b638 <_Unwind_SetGR>
   1b7be:	4638      	mov	r0, r7
   1b7c0:	4a6a      	ldr	r2, [pc, #424]	; (1b96c <__gnu_unwind_pr_common+0x2a4>)
   1b7c2:	210f      	movs	r1, #15
   1b7c4:	f7ff ff38 	bl	1b638 <_Unwind_SetGR>
   1b7c8:	2007      	movs	r0, #7
   1b7ca:	e7a8      	b.n	1b71e <__gnu_unwind_pr_common+0x56>
   1b7cc:	2000      	movs	r0, #0
   1b7ce:	e7ca      	b.n	1b766 <__gnu_unwind_pr_common+0x9e>
   1b7d0:	f8d4 9004 	ldr.w	r9, [r4, #4]
   1b7d4:	3408      	adds	r4, #8
   1b7d6:	e7b5      	b.n	1b744 <__gnu_unwind_pr_common+0x7c>
   1b7d8:	0209      	lsls	r1, r1, #8
   1b7da:	2303      	movs	r3, #3
   1b7dc:	9105      	str	r1, [sp, #20]
   1b7de:	f8ad 301c 	strh.w	r3, [sp, #28]
   1b7e2:	e78a      	b.n	1b6fa <__gnu_unwind_pr_common+0x32>
   1b7e4:	6823      	ldr	r3, [r4, #0]
   1b7e6:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
   1b7ea:	f1b8 0f00 	cmp.w	r8, #0
   1b7ee:	d145      	bne.n	1b87c <__gnu_unwind_pr_common+0x1b4>
   1b7f0:	b128      	cbz	r0, 1b7fe <__gnu_unwind_pr_common+0x136>
   1b7f2:	9a02      	ldr	r2, [sp, #8]
   1b7f4:	2a00      	cmp	r2, #0
   1b7f6:	d05c      	beq.n	1b8b2 <__gnu_unwind_pr_common+0x1ea>
   1b7f8:	f1bb 0f00 	cmp.w	fp, #0
   1b7fc:	d074      	beq.n	1b8e8 <__gnu_unwind_pr_common+0x220>
   1b7fe:	2b00      	cmp	r3, #0
   1b800:	da00      	bge.n	1b804 <__gnu_unwind_pr_common+0x13c>
   1b802:	3404      	adds	r4, #4
   1b804:	f10b 0b01 	add.w	fp, fp, #1
   1b808:	eb04 048b 	add.w	r4, r4, fp, lsl #2
   1b80c:	e7c0      	b.n	1b790 <__gnu_unwind_pr_common+0xc8>
   1b80e:	f1b8 0f00 	cmp.w	r8, #0
   1b812:	d119      	bne.n	1b848 <__gnu_unwind_pr_common+0x180>
   1b814:	b1b0      	cbz	r0, 1b844 <__gnu_unwind_pr_common+0x17c>
   1b816:	e9d4 2300 	ldrd	r2, r3, [r4]
   1b81a:	1c99      	adds	r1, r3, #2
   1b81c:	ea4f 72d2 	mov.w	r2, r2, lsr #31
   1b820:	f43f af7c 	beq.w	1b71c <__gnu_unwind_pr_common+0x54>
   1b824:	f105 0158 	add.w	r1, r5, #88	; 0x58
   1b828:	3301      	adds	r3, #1
   1b82a:	9104      	str	r1, [sp, #16]
   1b82c:	f000 8090 	beq.w	1b950 <__gnu_unwind_pr_common+0x288>
   1b830:	1d20      	adds	r0, r4, #4
   1b832:	f7ff fdc9 	bl	1b3c8 <_Unwind_decode_typeinfo_ptr.isra.0>
   1b836:	ab04      	add	r3, sp, #16
   1b838:	4601      	mov	r1, r0
   1b83a:	4628      	mov	r0, r5
   1b83c:	f3af 8000 	nop.w
   1b840:	2800      	cmp	r0, #0
   1b842:	d15b      	bne.n	1b8fc <__gnu_unwind_pr_common+0x234>
   1b844:	3408      	adds	r4, #8
   1b846:	e7a3      	b.n	1b790 <__gnu_unwind_pr_common+0xc8>
   1b848:	210d      	movs	r1, #13
   1b84a:	4638      	mov	r0, r7
   1b84c:	f8d5 9020 	ldr.w	r9, [r5, #32]
   1b850:	f7ff fece 	bl	1b5f0 <_Unwind_GetGR>
   1b854:	4581      	cmp	r9, r0
   1b856:	d1f5      	bne.n	1b844 <__gnu_unwind_pr_common+0x17c>
   1b858:	6aab      	ldr	r3, [r5, #40]	; 0x28
   1b85a:	429c      	cmp	r4, r3
   1b85c:	d1f2      	bne.n	1b844 <__gnu_unwind_pr_common+0x17c>
   1b85e:	4620      	mov	r0, r4
   1b860:	f7ff fcec 	bl	1b23c <selfrel_offset31>
   1b864:	210f      	movs	r1, #15
   1b866:	4602      	mov	r2, r0
   1b868:	4638      	mov	r0, r7
   1b86a:	f7ff fee5 	bl	1b638 <_Unwind_SetGR>
   1b86e:	4638      	mov	r0, r7
   1b870:	462a      	mov	r2, r5
   1b872:	2100      	movs	r1, #0
   1b874:	f7ff fee0 	bl	1b638 <_Unwind_SetGR>
   1b878:	2007      	movs	r0, #7
   1b87a:	e750      	b.n	1b71e <__gnu_unwind_pr_common+0x56>
   1b87c:	210d      	movs	r1, #13
   1b87e:	4638      	mov	r0, r7
   1b880:	f8d5 9020 	ldr.w	r9, [r5, #32]
   1b884:	f7ff feb4 	bl	1b5f0 <_Unwind_GetGR>
   1b888:	4581      	cmp	r9, r0
   1b88a:	d001      	beq.n	1b890 <__gnu_unwind_pr_common+0x1c8>
   1b88c:	6823      	ldr	r3, [r4, #0]
   1b88e:	e7b6      	b.n	1b7fe <__gnu_unwind_pr_common+0x136>
   1b890:	6aab      	ldr	r3, [r5, #40]	; 0x28
   1b892:	429c      	cmp	r4, r3
   1b894:	d1fa      	bne.n	1b88c <__gnu_unwind_pr_common+0x1c4>
   1b896:	2204      	movs	r2, #4
   1b898:	2100      	movs	r1, #0
   1b89a:	e9c5 120b 	strd	r1, r2, [r5, #44]	; 0x2c
   1b89e:	18a3      	adds	r3, r4, r2
   1b8a0:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
   1b8a4:	636b      	str	r3, [r5, #52]	; 0x34
   1b8a6:	6823      	ldr	r3, [r4, #0]
   1b8a8:	428b      	cmp	r3, r1
   1b8aa:	db59      	blt.n	1b960 <__gnu_unwind_pr_common+0x298>
   1b8ac:	2301      	movs	r3, #1
   1b8ae:	9301      	str	r3, [sp, #4]
   1b8b0:	e7a8      	b.n	1b804 <__gnu_unwind_pr_common+0x13c>
   1b8b2:	f105 0358 	add.w	r3, r5, #88	; 0x58
   1b8b6:	f8cd 800c 	str.w	r8, [sp, #12]
   1b8ba:	f104 0a04 	add.w	sl, r4, #4
   1b8be:	46b0      	mov	r8, r6
   1b8c0:	4691      	mov	r9, r2
   1b8c2:	461e      	mov	r6, r3
   1b8c4:	e00d      	b.n	1b8e2 <__gnu_unwind_pr_common+0x21a>
   1b8c6:	9604      	str	r6, [sp, #16]
   1b8c8:	f7ff fd7e 	bl	1b3c8 <_Unwind_decode_typeinfo_ptr.isra.0>
   1b8cc:	ab04      	add	r3, sp, #16
   1b8ce:	4601      	mov	r1, r0
   1b8d0:	2200      	movs	r2, #0
   1b8d2:	4628      	mov	r0, r5
   1b8d4:	f3af 8000 	nop.w
   1b8d8:	f109 0901 	add.w	r9, r9, #1
   1b8dc:	f10a 0a04 	add.w	sl, sl, #4
   1b8e0:	b9e8      	cbnz	r0, 1b91e <__gnu_unwind_pr_common+0x256>
   1b8e2:	45d9      	cmp	r9, fp
   1b8e4:	4650      	mov	r0, sl
   1b8e6:	d1ee      	bne.n	1b8c6 <__gnu_unwind_pr_common+0x1fe>
   1b8e8:	4638      	mov	r0, r7
   1b8ea:	210d      	movs	r1, #13
   1b8ec:	f7ff fe80 	bl	1b5f0 <_Unwind_GetGR>
   1b8f0:	9b04      	ldr	r3, [sp, #16]
   1b8f2:	6228      	str	r0, [r5, #32]
   1b8f4:	e9c5 3409 	strd	r3, r4, [r5, #36]	; 0x24
   1b8f8:	2006      	movs	r0, #6
   1b8fa:	e710      	b.n	1b71e <__gnu_unwind_pr_common+0x56>
   1b8fc:	4681      	mov	r9, r0
   1b8fe:	210d      	movs	r1, #13
   1b900:	4638      	mov	r0, r7
   1b902:	f7ff fe75 	bl	1b5f0 <_Unwind_GetGR>
   1b906:	f1b9 0f02 	cmp.w	r9, #2
   1b90a:	6228      	str	r0, [r5, #32]
   1b90c:	d125      	bne.n	1b95a <__gnu_unwind_pr_common+0x292>
   1b90e:	462b      	mov	r3, r5
   1b910:	9a04      	ldr	r2, [sp, #16]
   1b912:	f843 2f2c 	str.w	r2, [r3, #44]!
   1b916:	626b      	str	r3, [r5, #36]	; 0x24
   1b918:	62ac      	str	r4, [r5, #40]	; 0x28
   1b91a:	2006      	movs	r0, #6
   1b91c:	e6ff      	b.n	1b71e <__gnu_unwind_pr_common+0x56>
   1b91e:	4646      	mov	r6, r8
   1b920:	6823      	ldr	r3, [r4, #0]
   1b922:	f8dd 800c 	ldr.w	r8, [sp, #12]
   1b926:	e76a      	b.n	1b7fe <__gnu_unwind_pr_common+0x136>
   1b928:	4620      	mov	r0, r4
   1b92a:	f7ff fc87 	bl	1b23c <selfrel_offset31>
   1b92e:	3404      	adds	r4, #4
   1b930:	4602      	mov	r2, r0
   1b932:	63ac      	str	r4, [r5, #56]	; 0x38
   1b934:	4628      	mov	r0, r5
   1b936:	4614      	mov	r4, r2
   1b938:	f3af 8000 	nop.w
   1b93c:	2800      	cmp	r0, #0
   1b93e:	f43f aeed 	beq.w	1b71c <__gnu_unwind_pr_common+0x54>
   1b942:	4638      	mov	r0, r7
   1b944:	4622      	mov	r2, r4
   1b946:	210f      	movs	r1, #15
   1b948:	f7ff fe76 	bl	1b638 <_Unwind_SetGR>
   1b94c:	2007      	movs	r0, #7
   1b94e:	e6e6      	b.n	1b71e <__gnu_unwind_pr_common+0x56>
   1b950:	4638      	mov	r0, r7
   1b952:	210d      	movs	r1, #13
   1b954:	f7ff fe4c 	bl	1b5f0 <_Unwind_GetGR>
   1b958:	6228      	str	r0, [r5, #32]
   1b95a:	9b04      	ldr	r3, [sp, #16]
   1b95c:	626b      	str	r3, [r5, #36]	; 0x24
   1b95e:	e7db      	b.n	1b918 <__gnu_unwind_pr_common+0x250>
   1b960:	f10b 0001 	add.w	r0, fp, #1
   1b964:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   1b968:	e77a      	b.n	1b860 <__gnu_unwind_pr_common+0x198>
   1b96a:	bf00      	nop
   1b96c:	00000000 	.word	0x00000000

0001b970 <__aeabi_unwind_cpp_pr0>:
   1b970:	2300      	movs	r3, #0
   1b972:	e6a9      	b.n	1b6c8 <__gnu_unwind_pr_common>

0001b974 <__aeabi_unwind_cpp_pr1>:
   1b974:	2301      	movs	r3, #1
   1b976:	e6a7      	b.n	1b6c8 <__gnu_unwind_pr_common>

0001b978 <__aeabi_unwind_cpp_pr2>:
   1b978:	2302      	movs	r3, #2
   1b97a:	e6a5      	b.n	1b6c8 <__gnu_unwind_pr_common>

0001b97c <_Unwind_VRS_Pop>:
   1b97c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1b980:	4606      	mov	r6, r0
   1b982:	b0c3      	sub	sp, #268	; 0x10c
   1b984:	4615      	mov	r5, r2
   1b986:	461c      	mov	r4, r3
   1b988:	2904      	cmp	r1, #4
   1b98a:	f200 80b9 	bhi.w	1bb00 <_Unwind_VRS_Pop+0x184>
   1b98e:	e8df f001 	tbb	[pc, r1]
   1b992:	539a      	.short	0x539a
   1b994:	29b7      	.short	0x29b7
   1b996:	03          	.byte	0x03
   1b997:	00          	.byte	0x00
   1b998:	2c00      	cmp	r4, #0
   1b99a:	f040 80b1 	bne.w	1bb00 <_Unwind_VRS_Pop+0x184>
   1b99e:	2a10      	cmp	r2, #16
   1b9a0:	f200 80ae 	bhi.w	1bb00 <_Unwind_VRS_Pop+0x184>
   1b9a4:	6803      	ldr	r3, [r0, #0]
   1b9a6:	06d8      	lsls	r0, r3, #27
   1b9a8:	f100 80f3 	bmi.w	1bb92 <_Unwind_VRS_Pop+0x216>
   1b9ac:	af20      	add	r7, sp, #128	; 0x80
   1b9ae:	4638      	mov	r0, r7
   1b9b0:	f000 f992 	bl	1bcd8 <__gnu_Unwind_Save_WMMXC>
   1b9b4:	6bb0      	ldr	r0, [r6, #56]	; 0x38
   1b9b6:	2300      	movs	r3, #0
   1b9b8:	2401      	movs	r4, #1
   1b9ba:	fa04 f203 	lsl.w	r2, r4, r3
   1b9be:	422a      	tst	r2, r5
   1b9c0:	4601      	mov	r1, r0
   1b9c2:	d004      	beq.n	1b9ce <_Unwind_VRS_Pop+0x52>
   1b9c4:	f851 2b04 	ldr.w	r2, [r1], #4
   1b9c8:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
   1b9cc:	4608      	mov	r0, r1
   1b9ce:	3301      	adds	r3, #1
   1b9d0:	2b04      	cmp	r3, #4
   1b9d2:	d1f2      	bne.n	1b9ba <_Unwind_VRS_Pop+0x3e>
   1b9d4:	63b0      	str	r0, [r6, #56]	; 0x38
   1b9d6:	4638      	mov	r0, r7
   1b9d8:	f000 f974 	bl	1bcc4 <__gnu_Unwind_Restore_WMMXC>
   1b9dc:	2000      	movs	r0, #0
   1b9de:	b043      	add	sp, #268	; 0x10c
   1b9e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1b9e4:	2c03      	cmp	r4, #3
   1b9e6:	f040 808b 	bne.w	1bb00 <_Unwind_VRS_Pop+0x184>
   1b9ea:	b294      	uxth	r4, r2
   1b9ec:	eb04 4312 	add.w	r3, r4, r2, lsr #16
   1b9f0:	2b10      	cmp	r3, #16
   1b9f2:	ea4f 4512 	mov.w	r5, r2, lsr #16
   1b9f6:	f200 8083 	bhi.w	1bb00 <_Unwind_VRS_Pop+0x184>
   1b9fa:	6803      	ldr	r3, [r0, #0]
   1b9fc:	071f      	lsls	r7, r3, #28
   1b9fe:	f100 80d0 	bmi.w	1bba2 <_Unwind_VRS_Pop+0x226>
   1ba02:	af20      	add	r7, sp, #128	; 0x80
   1ba04:	4638      	mov	r0, r7
   1ba06:	f000 f93b 	bl	1bc80 <__gnu_Unwind_Save_WMMXD>
   1ba0a:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
   1ba0e:	6bb5      	ldr	r5, [r6, #56]	; 0x38
   1ba10:	b154      	cbz	r4, 1ba28 <_Unwind_VRS_Pop+0xac>
   1ba12:	460b      	mov	r3, r1
   1ba14:	1ae8      	subs	r0, r5, r3
   1ba16:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
   1ba1a:	00e4      	lsls	r4, r4, #3
   1ba1c:	581a      	ldr	r2, [r3, r0]
   1ba1e:	f843 2b04 	str.w	r2, [r3], #4
   1ba22:	428b      	cmp	r3, r1
   1ba24:	d1fa      	bne.n	1ba1c <_Unwind_VRS_Pop+0xa0>
   1ba26:	4425      	add	r5, r4
   1ba28:	4638      	mov	r0, r7
   1ba2a:	63b5      	str	r5, [r6, #56]	; 0x38
   1ba2c:	f000 f906 	bl	1bc3c <__gnu_Unwind_Restore_WMMXD>
   1ba30:	2000      	movs	r0, #0
   1ba32:	b043      	add	sp, #268	; 0x10c
   1ba34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1ba38:	2c01      	cmp	r4, #1
   1ba3a:	ea4f 4812 	mov.w	r8, r2, lsr #16
   1ba3e:	b295      	uxth	r5, r2
   1ba40:	d05a      	beq.n	1baf8 <_Unwind_VRS_Pop+0x17c>
   1ba42:	2c05      	cmp	r4, #5
   1ba44:	d15c      	bne.n	1bb00 <_Unwind_VRS_Pop+0x184>
   1ba46:	eb08 0905 	add.w	r9, r8, r5
   1ba4a:	f1b9 0f20 	cmp.w	r9, #32
   1ba4e:	d857      	bhi.n	1bb00 <_Unwind_VRS_Pop+0x184>
   1ba50:	f1b8 0f0f 	cmp.w	r8, #15
   1ba54:	d977      	bls.n	1bb46 <_Unwind_VRS_Pop+0x1ca>
   1ba56:	46a9      	mov	r9, r5
   1ba58:	2d00      	cmp	r5, #0
   1ba5a:	f040 8088 	bne.w	1bb6e <_Unwind_VRS_Pop+0x1f2>
   1ba5e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   1ba60:	b36d      	cbz	r5, 1babe <_Unwind_VRS_Pop+0x142>
   1ba62:	af20      	add	r7, sp, #128	; 0x80
   1ba64:	f04f 0900 	mov.w	r9, #0
   1ba68:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
   1ba6c:	3f04      	subs	r7, #4
   1ba6e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
   1ba72:	f853 1b04 	ldr.w	r1, [r3], #4
   1ba76:	f847 1f04 	str.w	r1, [r7, #4]!
   1ba7a:	42ab      	cmp	r3, r5
   1ba7c:	d1f9      	bne.n	1ba72 <_Unwind_VRS_Pop+0xf6>
   1ba7e:	f1b9 0f00 	cmp.w	r9, #0
   1ba82:	d00f      	beq.n	1baa4 <_Unwind_VRS_Pop+0x128>
   1ba84:	466f      	mov	r7, sp
   1ba86:	4641      	mov	r1, r8
   1ba88:	2910      	cmp	r1, #16
   1ba8a:	bf38      	it	cc
   1ba8c:	2110      	movcc	r1, #16
   1ba8e:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
   1ba92:	3984      	subs	r1, #132	; 0x84
   1ba94:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
   1ba98:	f853 0b04 	ldr.w	r0, [r3], #4
   1ba9c:	f841 0f04 	str.w	r0, [r1, #4]!
   1baa0:	42ab      	cmp	r3, r5
   1baa2:	d1f9      	bne.n	1ba98 <_Unwind_VRS_Pop+0x11c>
   1baa4:	2c01      	cmp	r4, #1
   1baa6:	f000 8084 	beq.w	1bbb2 <_Unwind_VRS_Pop+0x236>
   1baaa:	f1b8 0f0f 	cmp.w	r8, #15
   1baae:	63b5      	str	r5, [r6, #56]	; 0x38
   1bab0:	d945      	bls.n	1bb3e <_Unwind_VRS_Pop+0x1c2>
   1bab2:	f1b9 0f00 	cmp.w	r9, #0
   1bab6:	d002      	beq.n	1babe <_Unwind_VRS_Pop+0x142>
   1bab8:	4668      	mov	r0, sp
   1baba:	f000 f8b7 	bl	1bc2c <__gnu_Unwind_Restore_VFP_D_16_to_31>
   1babe:	2000      	movs	r0, #0
   1bac0:	b043      	add	sp, #268	; 0x10c
   1bac2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1bac6:	b9dc      	cbnz	r4, 1bb00 <_Unwind_VRS_Pop+0x184>
   1bac8:	6b87      	ldr	r7, [r0, #56]	; 0x38
   1baca:	4623      	mov	r3, r4
   1bacc:	2001      	movs	r0, #1
   1bace:	b294      	uxth	r4, r2
   1bad0:	f106 0c04 	add.w	ip, r6, #4
   1bad4:	fa00 f203 	lsl.w	r2, r0, r3
   1bad8:	4222      	tst	r2, r4
   1bada:	4639      	mov	r1, r7
   1badc:	d004      	beq.n	1bae8 <_Unwind_VRS_Pop+0x16c>
   1bade:	f851 2b04 	ldr.w	r2, [r1], #4
   1bae2:	f84c 2023 	str.w	r2, [ip, r3, lsl #2]
   1bae6:	460f      	mov	r7, r1
   1bae8:	3301      	adds	r3, #1
   1baea:	2b10      	cmp	r3, #16
   1baec:	d1f2      	bne.n	1bad4 <_Unwind_VRS_Pop+0x158>
   1baee:	f415 5000 	ands.w	r0, r5, #8192	; 0x2000
   1baf2:	d1e4      	bne.n	1babe <_Unwind_VRS_Pop+0x142>
   1baf4:	63b7      	str	r7, [r6, #56]	; 0x38
   1baf6:	e004      	b.n	1bb02 <_Unwind_VRS_Pop+0x186>
   1baf8:	eb08 0305 	add.w	r3, r8, r5
   1bafc:	2b10      	cmp	r3, #16
   1bafe:	d903      	bls.n	1bb08 <_Unwind_VRS_Pop+0x18c>
   1bb00:	2002      	movs	r0, #2
   1bb02:	b043      	add	sp, #268	; 0x10c
   1bb04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1bb08:	f1b8 0f0f 	cmp.w	r8, #15
   1bb0c:	d8f8      	bhi.n	1bb00 <_Unwind_VRS_Pop+0x184>
   1bb0e:	6833      	ldr	r3, [r6, #0]
   1bb10:	07da      	lsls	r2, r3, #31
   1bb12:	d506      	bpl.n	1bb22 <_Unwind_VRS_Pop+0x1a6>
   1bb14:	4630      	mov	r0, r6
   1bb16:	f023 0303 	bic.w	r3, r3, #3
   1bb1a:	f840 3b48 	str.w	r3, [r0], #72
   1bb1e:	f000 f879 	bl	1bc14 <__gnu_Unwind_Save_VFP>
   1bb22:	af20      	add	r7, sp, #128	; 0x80
   1bb24:	4638      	mov	r0, r7
   1bb26:	f000 f875 	bl	1bc14 <__gnu_Unwind_Save_VFP>
   1bb2a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   1bb2c:	2d00      	cmp	r5, #0
   1bb2e:	d199      	bne.n	1ba64 <_Unwind_VRS_Pop+0xe8>
   1bb30:	461d      	mov	r5, r3
   1bb32:	3504      	adds	r5, #4
   1bb34:	63b5      	str	r5, [r6, #56]	; 0x38
   1bb36:	4638      	mov	r0, r7
   1bb38:	f000 f868 	bl	1bc0c <__gnu_Unwind_Restore_VFP>
   1bb3c:	e7bf      	b.n	1babe <_Unwind_VRS_Pop+0x142>
   1bb3e:	a820      	add	r0, sp, #128	; 0x80
   1bb40:	f000 f86c 	bl	1bc1c <__gnu_Unwind_Restore_VFP_D>
   1bb44:	e7b5      	b.n	1bab2 <_Unwind_VRS_Pop+0x136>
   1bb46:	f1b9 0f10 	cmp.w	r9, #16
   1bb4a:	d940      	bls.n	1bbce <_Unwind_VRS_Pop+0x252>
   1bb4c:	f1a9 0910 	sub.w	r9, r9, #16
   1bb50:	6833      	ldr	r3, [r6, #0]
   1bb52:	07d9      	lsls	r1, r3, #31
   1bb54:	d508      	bpl.n	1bb68 <_Unwind_VRS_Pop+0x1ec>
   1bb56:	f023 0301 	bic.w	r3, r3, #1
   1bb5a:	4630      	mov	r0, r6
   1bb5c:	f043 0302 	orr.w	r3, r3, #2
   1bb60:	f840 3b48 	str.w	r3, [r0], #72
   1bb64:	f000 f85e 	bl	1bc24 <__gnu_Unwind_Save_VFP_D>
   1bb68:	f1b9 0f00 	cmp.w	r9, #0
   1bb6c:	d032      	beq.n	1bbd4 <_Unwind_VRS_Pop+0x258>
   1bb6e:	6833      	ldr	r3, [r6, #0]
   1bb70:	075a      	lsls	r2, r3, #29
   1bb72:	d420      	bmi.n	1bbb6 <_Unwind_VRS_Pop+0x23a>
   1bb74:	f1b8 0f0f 	cmp.w	r8, #15
   1bb78:	d925      	bls.n	1bbc6 <_Unwind_VRS_Pop+0x24a>
   1bb7a:	466f      	mov	r7, sp
   1bb7c:	4638      	mov	r0, r7
   1bb7e:	f1c8 0510 	rsb	r5, r8, #16
   1bb82:	f000 f857 	bl	1bc34 <__gnu_Unwind_Save_VFP_D_16_to_31>
   1bb86:	2d00      	cmp	r5, #0
   1bb88:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   1bb8a:	f77f af7c 	ble.w	1ba86 <_Unwind_VRS_Pop+0x10a>
   1bb8e:	af20      	add	r7, sp, #128	; 0x80
   1bb90:	e76a      	b.n	1ba68 <_Unwind_VRS_Pop+0xec>
   1bb92:	f023 0310 	bic.w	r3, r3, #16
   1bb96:	6033      	str	r3, [r6, #0]
   1bb98:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
   1bb9c:	f000 f89c 	bl	1bcd8 <__gnu_Unwind_Save_WMMXC>
   1bba0:	e704      	b.n	1b9ac <_Unwind_VRS_Pop+0x30>
   1bba2:	f023 0308 	bic.w	r3, r3, #8
   1bba6:	6003      	str	r3, [r0, #0]
   1bba8:	f500 70a8 	add.w	r0, r0, #336	; 0x150
   1bbac:	f000 f868 	bl	1bc80 <__gnu_Unwind_Save_WMMXD>
   1bbb0:	e727      	b.n	1ba02 <_Unwind_VRS_Pop+0x86>
   1bbb2:	af20      	add	r7, sp, #128	; 0x80
   1bbb4:	e7bd      	b.n	1bb32 <_Unwind_VRS_Pop+0x1b6>
   1bbb6:	4630      	mov	r0, r6
   1bbb8:	f023 0304 	bic.w	r3, r3, #4
   1bbbc:	f840 3bd0 	str.w	r3, [r0], #208
   1bbc0:	f000 f838 	bl	1bc34 <__gnu_Unwind_Save_VFP_D_16_to_31>
   1bbc4:	e7d6      	b.n	1bb74 <_Unwind_VRS_Pop+0x1f8>
   1bbc6:	a820      	add	r0, sp, #128	; 0x80
   1bbc8:	f000 f82c 	bl	1bc24 <__gnu_Unwind_Save_VFP_D>
   1bbcc:	e7d5      	b.n	1bb7a <_Unwind_VRS_Pop+0x1fe>
   1bbce:	f04f 0900 	mov.w	r9, #0
   1bbd2:	e7bd      	b.n	1bb50 <_Unwind_VRS_Pop+0x1d4>
   1bbd4:	f1b8 0f0f 	cmp.w	r8, #15
   1bbd8:	f63f af41 	bhi.w	1ba5e <_Unwind_VRS_Pop+0xe2>
   1bbdc:	af20      	add	r7, sp, #128	; 0x80
   1bbde:	4638      	mov	r0, r7
   1bbe0:	f000 f820 	bl	1bc24 <__gnu_Unwind_Save_VFP_D>
   1bbe4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   1bbe6:	2d00      	cmp	r5, #0
   1bbe8:	f47f af3c 	bne.w	1ba64 <_Unwind_VRS_Pop+0xe8>
   1bbec:	4638      	mov	r0, r7
   1bbee:	f000 f815 	bl	1bc1c <__gnu_Unwind_Restore_VFP_D>
   1bbf2:	e764      	b.n	1babe <_Unwind_VRS_Pop+0x142>

0001bbf4 <__restore_core_regs>:
   1bbf4:	f100 0134 	add.w	r1, r0, #52	; 0x34
   1bbf8:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
   1bbfc:	469c      	mov	ip, r3
   1bbfe:	46a6      	mov	lr, r4
   1bc00:	f84c 5d04 	str.w	r5, [ip, #-4]!
   1bc04:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
   1bc08:	46e5      	mov	sp, ip
   1bc0a:	bd00      	pop	{pc}

0001bc0c <__gnu_Unwind_Restore_VFP>:
   1bc0c:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
   1bc10:	4770      	bx	lr
   1bc12:	bf00      	nop

0001bc14 <__gnu_Unwind_Save_VFP>:
   1bc14:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
   1bc18:	4770      	bx	lr
   1bc1a:	bf00      	nop

0001bc1c <__gnu_Unwind_Restore_VFP_D>:
   1bc1c:	ec90 0b20 	vldmia	r0, {d0-d15}
   1bc20:	4770      	bx	lr
   1bc22:	bf00      	nop

0001bc24 <__gnu_Unwind_Save_VFP_D>:
   1bc24:	ec80 0b20 	vstmia	r0, {d0-d15}
   1bc28:	4770      	bx	lr
   1bc2a:	bf00      	nop

0001bc2c <__gnu_Unwind_Restore_VFP_D_16_to_31>:
   1bc2c:	ecd0 0b20 	vldmia	r0, {d16-d31}
   1bc30:	4770      	bx	lr
   1bc32:	bf00      	nop

0001bc34 <__gnu_Unwind_Save_VFP_D_16_to_31>:
   1bc34:	ecc0 0b20 	vstmia	r0, {d16-d31}
   1bc38:	4770      	bx	lr
   1bc3a:	bf00      	nop

0001bc3c <__gnu_Unwind_Restore_WMMXD>:
   1bc3c:	ecf0 0102 	ldfe	f0, [r0], #8
   1bc40:	ecf0 1102 	ldfe	f1, [r0], #8
   1bc44:	ecf0 2102 	ldfe	f2, [r0], #8
   1bc48:	ecf0 3102 	ldfe	f3, [r0], #8
   1bc4c:	ecf0 4102 	ldfe	f4, [r0], #8
   1bc50:	ecf0 5102 	ldfe	f5, [r0], #8
   1bc54:	ecf0 6102 	ldfe	f6, [r0], #8
   1bc58:	ecf0 7102 	ldfe	f7, [r0], #8
   1bc5c:	ecf0 8102 	ldfp	f0, [r0], #8
   1bc60:	ecf0 9102 	ldfp	f1, [r0], #8
   1bc64:	ecf0 a102 	ldfp	f2, [r0], #8
   1bc68:	ecf0 b102 	ldfp	f3, [r0], #8
   1bc6c:	ecf0 c102 	ldfp	f4, [r0], #8
   1bc70:	ecf0 d102 	ldfp	f5, [r0], #8
   1bc74:	ecf0 e102 	ldfp	f6, [r0], #8
   1bc78:	ecf0 f102 	ldfp	f7, [r0], #8
   1bc7c:	4770      	bx	lr
   1bc7e:	bf00      	nop

0001bc80 <__gnu_Unwind_Save_WMMXD>:
   1bc80:	ece0 0102 	stfe	f0, [r0], #8
   1bc84:	ece0 1102 	stfe	f1, [r0], #8
   1bc88:	ece0 2102 	stfe	f2, [r0], #8
   1bc8c:	ece0 3102 	stfe	f3, [r0], #8
   1bc90:	ece0 4102 	stfe	f4, [r0], #8
   1bc94:	ece0 5102 	stfe	f5, [r0], #8
   1bc98:	ece0 6102 	stfe	f6, [r0], #8
   1bc9c:	ece0 7102 	stfe	f7, [r0], #8
   1bca0:	ece0 8102 	stfp	f0, [r0], #8
   1bca4:	ece0 9102 	stfp	f1, [r0], #8
   1bca8:	ece0 a102 	stfp	f2, [r0], #8
   1bcac:	ece0 b102 	stfp	f3, [r0], #8
   1bcb0:	ece0 c102 	stfp	f4, [r0], #8
   1bcb4:	ece0 d102 	stfp	f5, [r0], #8
   1bcb8:	ece0 e102 	stfp	f6, [r0], #8
   1bcbc:	ece0 f102 	stfp	f7, [r0], #8
   1bcc0:	4770      	bx	lr
   1bcc2:	bf00      	nop

0001bcc4 <__gnu_Unwind_Restore_WMMXC>:
   1bcc4:	fcb0 8101 	ldc2	1, cr8, [r0], #4
   1bcc8:	fcb0 9101 	ldc2	1, cr9, [r0], #4
   1bccc:	fcb0 a101 	ldc2	1, cr10, [r0], #4
   1bcd0:	fcb0 b101 	ldc2	1, cr11, [r0], #4
   1bcd4:	4770      	bx	lr
   1bcd6:	bf00      	nop

0001bcd8 <__gnu_Unwind_Save_WMMXC>:
   1bcd8:	fca0 8101 	stc2	1, cr8, [r0], #4
   1bcdc:	fca0 9101 	stc2	1, cr9, [r0], #4
   1bce0:	fca0 a101 	stc2	1, cr10, [r0], #4
   1bce4:	fca0 b101 	stc2	1, cr11, [r0], #4
   1bce8:	4770      	bx	lr
   1bcea:	bf00      	nop

0001bcec <_Unwind_RaiseException>:
   1bcec:	46ec      	mov	ip, sp
   1bcee:	b500      	push	{lr}
   1bcf0:	e92d 5000 	stmdb	sp!, {ip, lr}
   1bcf4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   1bcf8:	f04f 0300 	mov.w	r3, #0
   1bcfc:	e92d 000c 	stmdb	sp!, {r2, r3}
   1bd00:	a901      	add	r1, sp, #4
   1bd02:	f7ff fbf1 	bl	1b4e8 <__gnu_Unwind_RaiseException>
   1bd06:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
   1bd0a:	b012      	add	sp, #72	; 0x48
   1bd0c:	4770      	bx	lr
   1bd0e:	bf00      	nop

0001bd10 <_Unwind_Resume>:
   1bd10:	46ec      	mov	ip, sp
   1bd12:	b500      	push	{lr}
   1bd14:	e92d 5000 	stmdb	sp!, {ip, lr}
   1bd18:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   1bd1c:	f04f 0300 	mov.w	r3, #0
   1bd20:	e92d 000c 	stmdb	sp!, {r2, r3}
   1bd24:	a901      	add	r1, sp, #4
   1bd26:	f7ff fc19 	bl	1b55c <__gnu_Unwind_Resume>
   1bd2a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
   1bd2e:	b012      	add	sp, #72	; 0x48
   1bd30:	4770      	bx	lr
   1bd32:	bf00      	nop

0001bd34 <_Unwind_Resume_or_Rethrow>:
   1bd34:	46ec      	mov	ip, sp
   1bd36:	b500      	push	{lr}
   1bd38:	e92d 5000 	stmdb	sp!, {ip, lr}
   1bd3c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   1bd40:	f04f 0300 	mov.w	r3, #0
   1bd44:	e92d 000c 	stmdb	sp!, {r2, r3}
   1bd48:	a901      	add	r1, sp, #4
   1bd4a:	f7ff fc29 	bl	1b5a0 <__gnu_Unwind_Resume_or_Rethrow>
   1bd4e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
   1bd52:	b012      	add	sp, #72	; 0x48
   1bd54:	4770      	bx	lr
   1bd56:	bf00      	nop

0001bd58 <_Unwind_ForcedUnwind>:
   1bd58:	46ec      	mov	ip, sp
   1bd5a:	b500      	push	{lr}
   1bd5c:	e92d 5000 	stmdb	sp!, {ip, lr}
   1bd60:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   1bd64:	f04f 0300 	mov.w	r3, #0
   1bd68:	e92d 000c 	stmdb	sp!, {r2, r3}
   1bd6c:	ab01      	add	r3, sp, #4
   1bd6e:	f7ff fbeb 	bl	1b548 <__gnu_Unwind_ForcedUnwind>
   1bd72:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
   1bd76:	b012      	add	sp, #72	; 0x48
   1bd78:	4770      	bx	lr
   1bd7a:	bf00      	nop

0001bd7c <_Unwind_Backtrace>:
   1bd7c:	46ec      	mov	ip, sp
   1bd7e:	b500      	push	{lr}
   1bd80:	e92d 5000 	stmdb	sp!, {ip, lr}
   1bd84:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   1bd88:	f04f 0300 	mov.w	r3, #0
   1bd8c:	e92d 000c 	stmdb	sp!, {r2, r3}
   1bd90:	aa01      	add	r2, sp, #4
   1bd92:	f7ff fc5d 	bl	1b650 <__gnu_Unwind_Backtrace>
   1bd96:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
   1bd9a:	b012      	add	sp, #72	; 0x48
   1bd9c:	4770      	bx	lr
   1bd9e:	bf00      	nop

0001bda0 <next_unwind_byte>:
   1bda0:	7a02      	ldrb	r2, [r0, #8]
   1bda2:	b97a      	cbnz	r2, 1bdc4 <next_unwind_byte+0x24>
   1bda4:	7a43      	ldrb	r3, [r0, #9]
   1bda6:	b1a3      	cbz	r3, 1bdd2 <next_unwind_byte+0x32>
   1bda8:	6842      	ldr	r2, [r0, #4]
   1bdaa:	3b01      	subs	r3, #1
   1bdac:	b410      	push	{r4}
   1bdae:	7243      	strb	r3, [r0, #9]
   1bdb0:	6813      	ldr	r3, [r2, #0]
   1bdb2:	2103      	movs	r1, #3
   1bdb4:	1d14      	adds	r4, r2, #4
   1bdb6:	7201      	strb	r1, [r0, #8]
   1bdb8:	021a      	lsls	r2, r3, #8
   1bdba:	6044      	str	r4, [r0, #4]
   1bdbc:	6002      	str	r2, [r0, #0]
   1bdbe:	bc10      	pop	{r4}
   1bdc0:	0e18      	lsrs	r0, r3, #24
   1bdc2:	4770      	bx	lr
   1bdc4:	6803      	ldr	r3, [r0, #0]
   1bdc6:	3a01      	subs	r2, #1
   1bdc8:	7202      	strb	r2, [r0, #8]
   1bdca:	021a      	lsls	r2, r3, #8
   1bdcc:	6002      	str	r2, [r0, #0]
   1bdce:	0e18      	lsrs	r0, r3, #24
   1bdd0:	4770      	bx	lr
   1bdd2:	20b0      	movs	r0, #176	; 0xb0
   1bdd4:	4770      	bx	lr
   1bdd6:	bf00      	nop

0001bdd8 <_Unwind_GetGR.constprop.0>:
   1bdd8:	b500      	push	{lr}
   1bdda:	b085      	sub	sp, #20
   1bddc:	aa03      	add	r2, sp, #12
   1bdde:	2300      	movs	r3, #0
   1bde0:	9200      	str	r2, [sp, #0]
   1bde2:	4619      	mov	r1, r3
   1bde4:	220c      	movs	r2, #12
   1bde6:	f7ff fbeb 	bl	1b5c0 <_Unwind_VRS_Get>
   1bdea:	9803      	ldr	r0, [sp, #12]
   1bdec:	b005      	add	sp, #20
   1bdee:	f85d fb04 	ldr.w	pc, [sp], #4
   1bdf2:	bf00      	nop

0001bdf4 <unwind_UCB_from_context>:
   1bdf4:	e7f0      	b.n	1bdd8 <_Unwind_GetGR.constprop.0>
   1bdf6:	bf00      	nop

0001bdf8 <__gnu_unwind_execute>:
   1bdf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1bdfc:	4605      	mov	r5, r0
   1bdfe:	b085      	sub	sp, #20
   1be00:	460e      	mov	r6, r1
   1be02:	f04f 0800 	mov.w	r8, #0
   1be06:	4630      	mov	r0, r6
   1be08:	f7ff ffca 	bl	1bda0 <next_unwind_byte>
   1be0c:	28b0      	cmp	r0, #176	; 0xb0
   1be0e:	4604      	mov	r4, r0
   1be10:	f000 80b2 	beq.w	1bf78 <__gnu_unwind_execute+0x180>
   1be14:	0607      	lsls	r7, r0, #24
   1be16:	d520      	bpl.n	1be5a <__gnu_unwind_execute+0x62>
   1be18:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
   1be1c:	2b80      	cmp	r3, #128	; 0x80
   1be1e:	d04d      	beq.n	1bebc <__gnu_unwind_execute+0xc4>
   1be20:	2b90      	cmp	r3, #144	; 0x90
   1be22:	d036      	beq.n	1be92 <__gnu_unwind_execute+0x9a>
   1be24:	2ba0      	cmp	r3, #160	; 0xa0
   1be26:	d060      	beq.n	1beea <__gnu_unwind_execute+0xf2>
   1be28:	2bb0      	cmp	r3, #176	; 0xb0
   1be2a:	d074      	beq.n	1bf16 <__gnu_unwind_execute+0x11e>
   1be2c:	2bc0      	cmp	r3, #192	; 0xc0
   1be2e:	f000 808b 	beq.w	1bf48 <__gnu_unwind_execute+0x150>
   1be32:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
   1be36:	2bd0      	cmp	r3, #208	; 0xd0
   1be38:	d10b      	bne.n	1be52 <__gnu_unwind_execute+0x5a>
   1be3a:	f000 0207 	and.w	r2, r0, #7
   1be3e:	3201      	adds	r2, #1
   1be40:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   1be44:	2305      	movs	r3, #5
   1be46:	2101      	movs	r1, #1
   1be48:	4628      	mov	r0, r5
   1be4a:	f7ff fd97 	bl	1b97c <_Unwind_VRS_Pop>
   1be4e:	2800      	cmp	r0, #0
   1be50:	d0d9      	beq.n	1be06 <__gnu_unwind_execute+0xe>
   1be52:	2009      	movs	r0, #9
   1be54:	b005      	add	sp, #20
   1be56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1be5a:	f10d 090c 	add.w	r9, sp, #12
   1be5e:	2300      	movs	r3, #0
   1be60:	4619      	mov	r1, r3
   1be62:	0087      	lsls	r7, r0, #2
   1be64:	f8cd 9000 	str.w	r9, [sp]
   1be68:	220d      	movs	r2, #13
   1be6a:	4628      	mov	r0, r5
   1be6c:	f7ff fba8 	bl	1b5c0 <_Unwind_VRS_Get>
   1be70:	b2ff      	uxtb	r7, r7
   1be72:	9b03      	ldr	r3, [sp, #12]
   1be74:	f8cd 9000 	str.w	r9, [sp]
   1be78:	3704      	adds	r7, #4
   1be7a:	0660      	lsls	r0, r4, #25
   1be7c:	bf4c      	ite	mi
   1be7e:	1bdf      	submi	r7, r3, r7
   1be80:	18ff      	addpl	r7, r7, r3
   1be82:	2300      	movs	r3, #0
   1be84:	4619      	mov	r1, r3
   1be86:	220d      	movs	r2, #13
   1be88:	4628      	mov	r0, r5
   1be8a:	9703      	str	r7, [sp, #12]
   1be8c:	f7ff fbbc 	bl	1b608 <_Unwind_VRS_Set>
   1be90:	e7b9      	b.n	1be06 <__gnu_unwind_execute+0xe>
   1be92:	f000 030d 	and.w	r3, r0, #13
   1be96:	2b0d      	cmp	r3, #13
   1be98:	d0db      	beq.n	1be52 <__gnu_unwind_execute+0x5a>
   1be9a:	af03      	add	r7, sp, #12
   1be9c:	2300      	movs	r3, #0
   1be9e:	f000 020f 	and.w	r2, r0, #15
   1bea2:	4619      	mov	r1, r3
   1bea4:	9700      	str	r7, [sp, #0]
   1bea6:	4628      	mov	r0, r5
   1bea8:	f7ff fb8a 	bl	1b5c0 <_Unwind_VRS_Get>
   1beac:	2300      	movs	r3, #0
   1beae:	9700      	str	r7, [sp, #0]
   1beb0:	4619      	mov	r1, r3
   1beb2:	220d      	movs	r2, #13
   1beb4:	4628      	mov	r0, r5
   1beb6:	f7ff fba7 	bl	1b608 <_Unwind_VRS_Set>
   1beba:	e7a4      	b.n	1be06 <__gnu_unwind_execute+0xe>
   1bebc:	4630      	mov	r0, r6
   1bebe:	f7ff ff6f 	bl	1bda0 <next_unwind_byte>
   1bec2:	0224      	lsls	r4, r4, #8
   1bec4:	4320      	orrs	r0, r4
   1bec6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
   1beca:	d0c2      	beq.n	1be52 <__gnu_unwind_execute+0x5a>
   1becc:	0104      	lsls	r4, r0, #4
   1bece:	2300      	movs	r3, #0
   1bed0:	b2a2      	uxth	r2, r4
   1bed2:	4619      	mov	r1, r3
   1bed4:	4628      	mov	r0, r5
   1bed6:	f7ff fd51 	bl	1b97c <_Unwind_VRS_Pop>
   1beda:	2800      	cmp	r0, #0
   1bedc:	d1b9      	bne.n	1be52 <__gnu_unwind_execute+0x5a>
   1bede:	f414 4f00 	tst.w	r4, #32768	; 0x8000
   1bee2:	bf18      	it	ne
   1bee4:	f04f 0801 	movne.w	r8, #1
   1bee8:	e78d      	b.n	1be06 <__gnu_unwind_execute+0xe>
   1beea:	43c2      	mvns	r2, r0
   1beec:	f002 0307 	and.w	r3, r2, #7
   1bef0:	f44f 627f 	mov.w	r2, #4080	; 0xff0
   1bef4:	411a      	asrs	r2, r3
   1bef6:	0701      	lsls	r1, r0, #28
   1bef8:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
   1befc:	f04f 0300 	mov.w	r3, #0
   1bf00:	bf48      	it	mi
   1bf02:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
   1bf06:	4619      	mov	r1, r3
   1bf08:	4628      	mov	r0, r5
   1bf0a:	f7ff fd37 	bl	1b97c <_Unwind_VRS_Pop>
   1bf0e:	2800      	cmp	r0, #0
   1bf10:	f43f af79 	beq.w	1be06 <__gnu_unwind_execute+0xe>
   1bf14:	e79d      	b.n	1be52 <__gnu_unwind_execute+0x5a>
   1bf16:	28b1      	cmp	r0, #177	; 0xb1
   1bf18:	d033      	beq.n	1bf82 <__gnu_unwind_execute+0x18a>
   1bf1a:	28b2      	cmp	r0, #178	; 0xb2
   1bf1c:	f000 808b 	beq.w	1c036 <__gnu_unwind_execute+0x23e>
   1bf20:	28b3      	cmp	r0, #179	; 0xb3
   1bf22:	d039      	beq.n	1bf98 <__gnu_unwind_execute+0x1a0>
   1bf24:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
   1bf28:	2bb4      	cmp	r3, #180	; 0xb4
   1bf2a:	d092      	beq.n	1be52 <__gnu_unwind_execute+0x5a>
   1bf2c:	f000 0207 	and.w	r2, r0, #7
   1bf30:	3201      	adds	r2, #1
   1bf32:	2301      	movs	r3, #1
   1bf34:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   1bf38:	4619      	mov	r1, r3
   1bf3a:	4628      	mov	r0, r5
   1bf3c:	f7ff fd1e 	bl	1b97c <_Unwind_VRS_Pop>
   1bf40:	2800      	cmp	r0, #0
   1bf42:	f43f af60 	beq.w	1be06 <__gnu_unwind_execute+0xe>
   1bf46:	e784      	b.n	1be52 <__gnu_unwind_execute+0x5a>
   1bf48:	28c6      	cmp	r0, #198	; 0xc6
   1bf4a:	d042      	beq.n	1bfd2 <__gnu_unwind_execute+0x1da>
   1bf4c:	28c7      	cmp	r0, #199	; 0xc7
   1bf4e:	d04c      	beq.n	1bfea <__gnu_unwind_execute+0x1f2>
   1bf50:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
   1bf54:	2bc0      	cmp	r3, #192	; 0xc0
   1bf56:	d05b      	beq.n	1c010 <__gnu_unwind_execute+0x218>
   1bf58:	28c8      	cmp	r0, #200	; 0xc8
   1bf5a:	d060      	beq.n	1c01e <__gnu_unwind_execute+0x226>
   1bf5c:	28c9      	cmp	r0, #201	; 0xc9
   1bf5e:	f47f af78 	bne.w	1be52 <__gnu_unwind_execute+0x5a>
   1bf62:	4630      	mov	r0, r6
   1bf64:	f7ff ff1c 	bl	1bda0 <next_unwind_byte>
   1bf68:	0302      	lsls	r2, r0, #12
   1bf6a:	f000 000f 	and.w	r0, r0, #15
   1bf6e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   1bf72:	3001      	adds	r0, #1
   1bf74:	4302      	orrs	r2, r0
   1bf76:	e765      	b.n	1be44 <__gnu_unwind_execute+0x4c>
   1bf78:	f1b8 0f00 	cmp.w	r8, #0
   1bf7c:	d018      	beq.n	1bfb0 <__gnu_unwind_execute+0x1b8>
   1bf7e:	2000      	movs	r0, #0
   1bf80:	e768      	b.n	1be54 <__gnu_unwind_execute+0x5c>
   1bf82:	4630      	mov	r0, r6
   1bf84:	f7ff ff0c 	bl	1bda0 <next_unwind_byte>
   1bf88:	4602      	mov	r2, r0
   1bf8a:	2800      	cmp	r0, #0
   1bf8c:	f43f af61 	beq.w	1be52 <__gnu_unwind_execute+0x5a>
   1bf90:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
   1bf94:	d0d0      	beq.n	1bf38 <__gnu_unwind_execute+0x140>
   1bf96:	e75c      	b.n	1be52 <__gnu_unwind_execute+0x5a>
   1bf98:	4630      	mov	r0, r6
   1bf9a:	f7ff ff01 	bl	1bda0 <next_unwind_byte>
   1bf9e:	0301      	lsls	r1, r0, #12
   1bfa0:	f000 000f 	and.w	r0, r0, #15
   1bfa4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
   1bfa8:	1c42      	adds	r2, r0, #1
   1bfaa:	2301      	movs	r3, #1
   1bfac:	430a      	orrs	r2, r1
   1bfae:	e7c3      	b.n	1bf38 <__gnu_unwind_execute+0x140>
   1bfb0:	ac03      	add	r4, sp, #12
   1bfb2:	4643      	mov	r3, r8
   1bfb4:	220e      	movs	r2, #14
   1bfb6:	4641      	mov	r1, r8
   1bfb8:	9400      	str	r4, [sp, #0]
   1bfba:	4628      	mov	r0, r5
   1bfbc:	f7ff fb00 	bl	1b5c0 <_Unwind_VRS_Get>
   1bfc0:	9400      	str	r4, [sp, #0]
   1bfc2:	4628      	mov	r0, r5
   1bfc4:	4643      	mov	r3, r8
   1bfc6:	220f      	movs	r2, #15
   1bfc8:	4641      	mov	r1, r8
   1bfca:	f7ff fb1d 	bl	1b608 <_Unwind_VRS_Set>
   1bfce:	4640      	mov	r0, r8
   1bfd0:	e740      	b.n	1be54 <__gnu_unwind_execute+0x5c>
   1bfd2:	4630      	mov	r0, r6
   1bfd4:	f7ff fee4 	bl	1bda0 <next_unwind_byte>
   1bfd8:	0301      	lsls	r1, r0, #12
   1bfda:	f000 000f 	and.w	r0, r0, #15
   1bfde:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
   1bfe2:	1c42      	adds	r2, r0, #1
   1bfe4:	2303      	movs	r3, #3
   1bfe6:	430a      	orrs	r2, r1
   1bfe8:	e7a6      	b.n	1bf38 <__gnu_unwind_execute+0x140>
   1bfea:	4630      	mov	r0, r6
   1bfec:	f7ff fed8 	bl	1bda0 <next_unwind_byte>
   1bff0:	4602      	mov	r2, r0
   1bff2:	2800      	cmp	r0, #0
   1bff4:	f43f af2d 	beq.w	1be52 <__gnu_unwind_execute+0x5a>
   1bff8:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
   1bffc:	f47f af29 	bne.w	1be52 <__gnu_unwind_execute+0x5a>
   1c000:	2104      	movs	r1, #4
   1c002:	4628      	mov	r0, r5
   1c004:	f7ff fcba 	bl	1b97c <_Unwind_VRS_Pop>
   1c008:	2800      	cmp	r0, #0
   1c00a:	f43f aefc 	beq.w	1be06 <__gnu_unwind_execute+0xe>
   1c00e:	e720      	b.n	1be52 <__gnu_unwind_execute+0x5a>
   1c010:	f000 020f 	and.w	r2, r0, #15
   1c014:	3201      	adds	r2, #1
   1c016:	2303      	movs	r3, #3
   1c018:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
   1c01c:	e78c      	b.n	1bf38 <__gnu_unwind_execute+0x140>
   1c01e:	4630      	mov	r0, r6
   1c020:	f7ff febe 	bl	1bda0 <next_unwind_byte>
   1c024:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
   1c028:	f000 030f 	and.w	r3, r0, #15
   1c02c:	3210      	adds	r2, #16
   1c02e:	3301      	adds	r3, #1
   1c030:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
   1c034:	e706      	b.n	1be44 <__gnu_unwind_execute+0x4c>
   1c036:	2300      	movs	r3, #0
   1c038:	f10d 090c 	add.w	r9, sp, #12
   1c03c:	220d      	movs	r2, #13
   1c03e:	4619      	mov	r1, r3
   1c040:	f8cd 9000 	str.w	r9, [sp]
   1c044:	4628      	mov	r0, r5
   1c046:	f7ff fabb 	bl	1b5c0 <_Unwind_VRS_Get>
   1c04a:	4630      	mov	r0, r6
   1c04c:	f7ff fea8 	bl	1bda0 <next_unwind_byte>
   1c050:	0602      	lsls	r2, r0, #24
   1c052:	f04f 0702 	mov.w	r7, #2
   1c056:	d50c      	bpl.n	1c072 <__gnu_unwind_execute+0x27a>
   1c058:	9b03      	ldr	r3, [sp, #12]
   1c05a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   1c05e:	40b8      	lsls	r0, r7
   1c060:	4403      	add	r3, r0
   1c062:	4630      	mov	r0, r6
   1c064:	9303      	str	r3, [sp, #12]
   1c066:	f7ff fe9b 	bl	1bda0 <next_unwind_byte>
   1c06a:	0603      	lsls	r3, r0, #24
   1c06c:	f107 0707 	add.w	r7, r7, #7
   1c070:	d4f2      	bmi.n	1c058 <__gnu_unwind_execute+0x260>
   1c072:	9b03      	ldr	r3, [sp, #12]
   1c074:	f8cd 9000 	str.w	r9, [sp]
   1c078:	f000 047f 	and.w	r4, r0, #127	; 0x7f
   1c07c:	f503 7201 	add.w	r2, r3, #516	; 0x204
   1c080:	40bc      	lsls	r4, r7
   1c082:	2300      	movs	r3, #0
   1c084:	4414      	add	r4, r2
   1c086:	4619      	mov	r1, r3
   1c088:	220d      	movs	r2, #13
   1c08a:	4628      	mov	r0, r5
   1c08c:	9403      	str	r4, [sp, #12]
   1c08e:	f7ff fabb 	bl	1b608 <_Unwind_VRS_Set>
   1c092:	e6b8      	b.n	1be06 <__gnu_unwind_execute+0xe>

0001c094 <__gnu_unwind_frame>:
   1c094:	b510      	push	{r4, lr}
   1c096:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
   1c098:	b084      	sub	sp, #16
   1c09a:	6853      	ldr	r3, [r2, #4]
   1c09c:	2403      	movs	r4, #3
   1c09e:	f88d 400c 	strb.w	r4, [sp, #12]
   1c0a2:	021b      	lsls	r3, r3, #8
   1c0a4:	f102 0408 	add.w	r4, r2, #8
   1c0a8:	4608      	mov	r0, r1
   1c0aa:	79d2      	ldrb	r2, [r2, #7]
   1c0ac:	9301      	str	r3, [sp, #4]
   1c0ae:	a901      	add	r1, sp, #4
   1c0b0:	9402      	str	r4, [sp, #8]
   1c0b2:	f88d 200d 	strb.w	r2, [sp, #13]
   1c0b6:	f7ff fe9f 	bl	1bdf8 <__gnu_unwind_execute>
   1c0ba:	b004      	add	sp, #16
   1c0bc:	bd10      	pop	{r4, pc}
   1c0be:	bf00      	nop

0001c0c0 <_Unwind_GetRegionStart>:
   1c0c0:	b508      	push	{r3, lr}
   1c0c2:	f7ff fe97 	bl	1bdf4 <unwind_UCB_from_context>
   1c0c6:	6c80      	ldr	r0, [r0, #72]	; 0x48
   1c0c8:	bd08      	pop	{r3, pc}
   1c0ca:	bf00      	nop

0001c0cc <_Unwind_GetLanguageSpecificData>:
   1c0cc:	b508      	push	{r3, lr}
   1c0ce:	f7ff fe91 	bl	1bdf4 <unwind_UCB_from_context>
   1c0d2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
   1c0d4:	79c3      	ldrb	r3, [r0, #7]
   1c0d6:	3302      	adds	r3, #2
   1c0d8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   1c0dc:	bd08      	pop	{r3, pc}
   1c0de:	bf00      	nop

0001c0e0 <abort>:
   1c0e0:	b508      	push	{r3, lr}
   1c0e2:	2006      	movs	r0, #6
   1c0e4:	f000 f82c 	bl	1c140 <raise>
   1c0e8:	2001      	movs	r0, #1
   1c0ea:	f7ff f8a5 	bl	1b238 <_exit>

0001c0ee <_raise_r>:
   1c0ee:	291f      	cmp	r1, #31
   1c0f0:	b538      	push	{r3, r4, r5, lr}
   1c0f2:	4604      	mov	r4, r0
   1c0f4:	460d      	mov	r5, r1
   1c0f6:	d904      	bls.n	1c102 <_raise_r+0x14>
   1c0f8:	2316      	movs	r3, #22
   1c0fa:	6003      	str	r3, [r0, #0]
   1c0fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1c100:	bd38      	pop	{r3, r4, r5, pc}
   1c102:	6c42      	ldr	r2, [r0, #68]	; 0x44
   1c104:	b112      	cbz	r2, 1c10c <_raise_r+0x1e>
   1c106:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   1c10a:	b94b      	cbnz	r3, 1c120 <_raise_r+0x32>
   1c10c:	4620      	mov	r0, r4
   1c10e:	f000 f831 	bl	1c174 <_getpid_r>
   1c112:	462a      	mov	r2, r5
   1c114:	4601      	mov	r1, r0
   1c116:	4620      	mov	r0, r4
   1c118:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   1c11c:	f000 b818 	b.w	1c150 <_kill_r>
   1c120:	2b01      	cmp	r3, #1
   1c122:	d00a      	beq.n	1c13a <_raise_r+0x4c>
   1c124:	1c59      	adds	r1, r3, #1
   1c126:	d103      	bne.n	1c130 <_raise_r+0x42>
   1c128:	2316      	movs	r3, #22
   1c12a:	6003      	str	r3, [r0, #0]
   1c12c:	2001      	movs	r0, #1
   1c12e:	e7e7      	b.n	1c100 <_raise_r+0x12>
   1c130:	2400      	movs	r4, #0
   1c132:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
   1c136:	4628      	mov	r0, r5
   1c138:	4798      	blx	r3
   1c13a:	2000      	movs	r0, #0
   1c13c:	e7e0      	b.n	1c100 <_raise_r+0x12>
	...

0001c140 <raise>:
   1c140:	4b02      	ldr	r3, [pc, #8]	; (1c14c <raise+0xc>)
   1c142:	4601      	mov	r1, r0
   1c144:	6818      	ldr	r0, [r3, #0]
   1c146:	f7ff bfd2 	b.w	1c0ee <_raise_r>
   1c14a:	bf00      	nop
   1c14c:	20001120 	.word	0x20001120

0001c150 <_kill_r>:
   1c150:	b538      	push	{r3, r4, r5, lr}
   1c152:	4d07      	ldr	r5, [pc, #28]	; (1c170 <_kill_r+0x20>)
   1c154:	2300      	movs	r3, #0
   1c156:	4604      	mov	r4, r0
   1c158:	4608      	mov	r0, r1
   1c15a:	4611      	mov	r1, r2
   1c15c:	602b      	str	r3, [r5, #0]
   1c15e:	f000 f813 	bl	1c188 <_kill>
   1c162:	1c43      	adds	r3, r0, #1
   1c164:	d102      	bne.n	1c16c <_kill_r+0x1c>
   1c166:	682b      	ldr	r3, [r5, #0]
   1c168:	b103      	cbz	r3, 1c16c <_kill_r+0x1c>
   1c16a:	6023      	str	r3, [r4, #0]
   1c16c:	bd38      	pop	{r3, r4, r5, pc}
   1c16e:	bf00      	nop
   1c170:	2000152c 	.word	0x2000152c

0001c174 <_getpid_r>:
   1c174:	f000 b800 	b.w	1c178 <_getpid>

0001c178 <_getpid>:
   1c178:	4b02      	ldr	r3, [pc, #8]	; (1c184 <_getpid+0xc>)
   1c17a:	2258      	movs	r2, #88	; 0x58
   1c17c:	601a      	str	r2, [r3, #0]
   1c17e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1c182:	4770      	bx	lr
   1c184:	2000152c 	.word	0x2000152c

0001c188 <_kill>:
   1c188:	4b02      	ldr	r3, [pc, #8]	; (1c194 <_kill+0xc>)
   1c18a:	2258      	movs	r2, #88	; 0x58
   1c18c:	601a      	str	r2, [r3, #0]
   1c18e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1c192:	4770      	bx	lr
   1c194:	2000152c 	.word	0x2000152c

0001c198 <_init>:
   1c198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1c19a:	bf00      	nop
   1c19c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1c19e:	bc08      	pop	{r3}
   1c1a0:	469e      	mov	lr, r3
   1c1a2:	4770      	bx	lr

0001c1a4 <_fini>:
   1c1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1c1a6:	bf00      	nop
   1c1a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1c1aa:	bc08      	pop	{r3}
   1c1ac:	469e      	mov	lr, r3
   1c1ae:	4770      	bx	lr
   1c1b0:	00005b1b 	.word	0x00005b1b
   1c1b4:	323b3833 	.word	0x323b3833
   1c1b8:	0000003b 	.word	0x0000003b
   1c1bc:	323b3834 	.word	0x323b3834
   1c1c0:	0000003b 	.word	0x0000003b
   1c1c4:	7267467b 	.word	0x7267467b
   1c1c8:	7d6e6565 	.word	0x7d6e6565
   1c1cc:	61747320 	.word	0x61747320
   1c1d0:	3a737574 	.word	0x3a737574
   1c1d4:	25783020 	.word	0x25783020
   1c1d8:	0a583430 	.word	0x0a583430
   1c1dc:	00000000 	.word	0x00000000
   1c1e0:	726f467b 	.word	0x726f467b
   1c1e4:	65676e61 	.word	0x65676e61
   1c1e8:	6574207d 	.word	0x6574207d
   1c1ec:	203a706d 	.word	0x203a706d
   1c1f0:	30257830 	.word	0x30257830
   1c1f4:	000a5834 	.word	0x000a5834
   1c1f8:	726f6e7b 	.word	0x726f6e7b
   1c1fc:	7d6c616d 	.word	0x7d6c616d
   1c200:	7267467b 	.word	0x7267467b
   1c204:	7d6e6565 	.word	0x7d6e6565
   1c208:	6f6f420a 	.word	0x6f6f420a
   1c20c:	2e2e2e74 	.word	0x2e2e2e74
   1c210:	0000000a 	.word	0x0000000a
   1c214:	616d467b 	.word	0x616d467b
   1c218:	746e6567 	.word	0x746e6567
   1c21c:	6f627d61 	.word	0x6f627d61
   1c220:	2e647261 	.word	0x2e647261
   1c224:	74696e69 	.word	0x74696e69
   1c228:	2e2e2928 	.word	0x2e2e2928
   1c22c:	00000a2e 	.word	0x00000a2e
   1c230:	3b303b30 	.word	0x3b303b30
   1c234:	00006d30 	.word	0x00006d30
   1c238:	3b353532 	.word	0x3b353532
   1c23c:	6d303b30 	.word	0x6d303b30
   1c240:	00000000 	.word	0x00000000
   1c244:	35323b30 	.word	0x35323b30
   1c248:	6d303b35 	.word	0x6d303b35
   1c24c:	00000000 	.word	0x00000000
   1c250:	3b353532 	.word	0x3b353532
   1c254:	3b353532 	.word	0x3b353532
   1c258:	00006d30 	.word	0x00006d30
   1c25c:	3b303b30 	.word	0x3b303b30
   1c260:	6d353532 	.word	0x6d353532
   1c264:	00000000 	.word	0x00000000
   1c268:	3b353532 	.word	0x3b353532
   1c26c:	35323b30 	.word	0x35323b30
   1c270:	00006d35 	.word	0x00006d35
   1c274:	33313b30 	.word	0x33313b30
   1c278:	31323b35 	.word	0x31323b35
   1c27c:	00006d35 	.word	0x00006d35
   1c280:	3b353532 	.word	0x3b353532
   1c284:	3b353532 	.word	0x3b353532
   1c288:	6d353532 	.word	0x6d353532
   1c28c:	00000000 	.word	0x00000000
   1c290:	3b353532 	.word	0x3b353532
   1c294:	373b3939 	.word	0x373b3939
   1c298:	00006d31 	.word	0x00006d31
   1c29c:	3b333431 	.word	0x3b333431
   1c2a0:	31323b30 	.word	0x31323b30
   1c2a4:	00006d31 	.word	0x00006d31
   1c2a8:	00004a32 	.word	0x00004a32
   1c2ac:	48313b31 	.word	0x48313b31
   1c2b0:	00000000 	.word	0x00000000
   1c2b4:	5b1b4a32 	.word	0x5b1b4a32
   1c2b8:	48313b31 	.word	0x48313b31
   1c2bc:	6d305b1b 	.word	0x6d305b1b
   1c2c0:	00000000 	.word	0x00000000
   1c2c4:	00006d33 	.word	0x00006d33
   1c2c8:	00006d34 	.word	0x00006d34
   1c2cc:	00000000 	.word	0x00000000

0001c2d0 <nrfx_coredep_delay_us::delay_machine_code>:
   1c2d0:	d8fd3807 00004770                       .8..pG..

0001c2d8 <markupCodes>:
   1c2d8:	0000441d 0001c230 0000f25b 0001c238     .D..0...[...8...
   1c2e8:	00001a31 0001c244 0000f21c 0001c250     1...D.......P...
   1c2f8:	00009808 0001c25c 0000649d 0001c268     ....\....d..h...
   1c308:	0000592b 0001c274 00003961 0001c280     +Y..t...a9......
   1c318:	0000999c 0001c290 00006758 0001c29c     ........Xg......
   1c328:	0000b382 0001c2a8 0000ee09 0001c2ac     ................
   1c338:	00004263 0001c2b4 0000ce96 0001c2c4     cB..............
   1c348:	000074e9 0001c234 0000d0a6 0001c2c8     .t..4...........
   1c358:	6d726554 6c616e69 00000000 00545452     Terminal....RTT.
   1c368:	47474553 00005245                       SEGGER..

0001c370 <sdh_stack_observers>:
   1c370:	0001c3e0 0001c3f0 00000008              ............

0001c37c <sdh_ble_observers>:
   1c37c:	0001c3d8 0001c3d8 00000008              ............

0001c388 <sdh_soc_observers>:
   1c388:	0001c3d0 0001c3d8 00000008              ............

0001c394 <_global_impure_ptr>:
   1c394:	20001124 2b302d23 6c680020 6665004c     $.. #-0+ .hlL.ef
   1c3a4:	47464567 32313000 36353433 41393837     gEFG.0123456789A
   1c3b4:	45444342 31300046 35343332 39383736     BCDEF.0123456789
   1c3c4:	64636261 00006665                       abcdef..

0001c3cc <__EH_FRAME_BEGIN__>:
   1c3cc:	00000000                                ....
