{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "riscv_fetch": {
            "ucxdY_d": {
                "mod": "riscv_fetch",
                "bytes": 39053,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "ucxdY_d.o"
            }
        },
        "tb_tcm_riscv_top": {
            "cvb2u_d": {
                "mod": "tb_tcm_riscv_top",
                "bytes": 366403,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "cvb2u_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "mod": "std",
                "bytes": 35035,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "riscv_trace_sim": {
            "Qacj7_d": {
                "mod": "riscv_trace_sim",
                "bytes": 6156,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "Qacj7_d.o"
            }
        },
        "riscv_divider": {
            "CJAps_d": {
                "mod": "riscv_divider",
                "bytes": 28994,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "CJAps_d.o"
            }
        },
        "dport_axi": {
            "Mvsdu_d": {
                "mod": "dport_axi",
                "bytes": 44843,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "Mvsdu_d.o"
            }
        },
        "riscv_decode_0000": {
            "Y6SGY_d": {
                "mod": "riscv_decode_0000",
                "bytes": 35134,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "Y6SGY_d.o"
            }
        },
        "dport_mux": {
            "aaYnL_d": {
                "mod": "dport_mux",
                "bytes": 30153,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "aaYnL_d.o"
            }
        },
        "dcache_core_data_ram": {
            "fDyH7_d": {
                "mod": "dcache_core_data_ram",
                "bytes": 17187,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "fDyH7_d.o"
            }
        },
        "riscv_multiplier": {
            "FBcGz_d": {
                "mod": "riscv_multiplier",
                "bytes": 25389,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "FBcGz_d.o"
            }
        },
        "riscv_csr": {
            "TEvF4_d": {
                "mod": "riscv_csr",
                "bytes": 113358,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "TEvF4_d.o"
            }
        },
        "riscv_lsu": {
            "ezcpV_d": {
                "mod": "riscv_lsu",
                "bytes": 76174,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "ezcpV_d.o"
            }
        },
        "dcache": {
            "W975R_d": {
                "mod": "dcache",
                "bytes": 252296,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "W975R_d.o"
            }
        },
        "icache": {
            "sbRVE_d": {
                "mod": "icache",
                "bytes": 66880,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "sbRVE_d.o"
            }
        },
        "riscv_mmu_0000": {
            "WT7Yr_d": {
                "mod": "riscv_mmu_0000",
                "bytes": 11608,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.64/_prev_archive_1.a",
                "out": "WT7Yr_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 11871,
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 4294967295
            }
        }
    },
    "NameTable": {
        "tb_tcm_riscv_top": [
            "tb_tcm_riscv_top",
            "cvb2u",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "riscv_fetch": [
            "riscv_fetch",
            "ucxdY",
            "module"
        ],
        "dcache_core_data_ram": [
            "dcache_core_data_ram",
            "fDyH7",
            "module"
        ],
        "icache": [
            "icache",
            "sbRVE",
            "module"
        ],
        "dcache": [
            "dcache",
            "W975R",
            "module"
        ],
        "riscv_multiplier": [
            "riscv_multiplier",
            "FBcGz",
            "module"
        ],
        "riscv_csr": [
            "riscv_csr",
            "TEvF4",
            "module"
        ],
        "riscv_decode_0000": [
            "riscv_decode_0000",
            "Y6SGY",
            "module"
        ],
        "dport_mux": [
            "dport_mux",
            "aaYnL",
            "module"
        ],
        "riscv_divider": [
            "riscv_divider",
            "CJAps",
            "module"
        ],
        "dport_axi": [
            "dport_axi",
            "Mvsdu",
            "module"
        ],
        "riscv_lsu": [
            "riscv_lsu",
            "ezcpV",
            "module"
        ],
        "riscv_mmu_0000": [
            "riscv_mmu_0000",
            "WT7Yr",
            "module"
        ],
        "riscv_trace_sim": [
            "riscv_trace_sim",
            "Qacj7",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 98884
    },
    "CompileStatus": "Successful",
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "stat": {
        "ru_self_cgstart": {
            "ru_majflt": 0,
            "ru_minflt": 20778,
            "ru_utime_sec": 0.80287699999999995,
            "ru_stime_sec": 0.025995999999999998,
            "ru_nivcsw": 60,
            "ru_maxrss_kb": 67940,
            "ru_nvcsw": 49
        },
        "ru_childs_end": {
            "ru_majflt": 0,
            "ru_minflt": 1850,
            "ru_utime_sec": 0.0019989999999999999,
            "ru_stime_sec": 0.0019989999999999999,
            "ru_nivcsw": 8,
            "ru_maxrss_kb": 29528,
            "ru_nvcsw": 2
        },
        "ru_childs_cgstart": {
            "ru_majflt": 0,
            "ru_minflt": 1850,
            "ru_utime_sec": 0.0019989999999999999,
            "ru_stime_sec": 0.0019989999999999999,
            "ru_nivcsw": 8,
            "ru_maxrss_kb": 29528,
            "ru_nvcsw": 2
        },
        "nQuads": 69,
        "totalObjSize": 110755,
        "ru_self_end": {
            "ru_majflt": 0,
            "ru_minflt": 22097,
            "ru_utime_sec": 0.81087600000000004,
            "ru_stime_sec": 0.025995999999999998,
            "ru_nivcsw": 61,
            "ru_maxrss_kb": 67940,
            "ru_nvcsw": 52
        },
        "Frontend(%)": 99.013535978374009,
        "nMops": 53,
        "outputSizePerQuad": 1605.0,
        "CodeGen(%)": 0.98646402162600555
    },
    "Misc": {
        "cwd": "/home/uho/workspace/RISCV_RTL_SIM/sim",
        "csrc": "csrc",
        "archive_dir": "archive.64",
        "csrc_abs": "/home/uho/workspace/RISCV_RTL_SIM/sim/csrc",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/uho/workspace/RISCV_RTL_SIM/sim/simv.daidir",
        "daidir": "simv.daidir"
    },
    "PEModules": [],
    "LVLData": [
        "SIM"
    ],
    "CurCompileModules": [
        "...MASTER..."
    ],
    "CompileProcesses": [
        "cgproc.21337.json"
    ]
}