m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC
Ealu
Z0 w1594079361
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC
Z4 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
Z5 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
l0
L10
VN2`l^_Z_MC9Z1mQG_N72Z0
!s100 <cJEA:5:SA2CPR?PR>hM<3
Z6 OV;C;10.4b;61
32
Z7 !s110 1594090076
!i10b 1
Z8 !s108 1594090076.000000
Z9 !s90 -reportprogress|300|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd|
Z10 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd|
!i113 1
Z11 o-work work
Z12 tExplicit 1
Aaluarch
Z13 DEx4 work 8 blockxor 0 22 nd[2zXnNo;h]1nLX[al621
Z14 DEx4 work 7 blockor 0 22 OmU6f>]a:aDRBG4:f5aG20
Z15 DEx4 work 8 blockand 0 22 <?e8aD7Imb48m^95M9PQA1
Z16 DEx4 work 16 multiplier32bits 0 22 GB3`PF2XHbeNOXCaomgZG2
Z17 DEx4 work 20 arithmeticshiftright 0 22 66B9oH^aT:FJoY@kHz:T00
Z18 DEx4 work 9 leftshift 0 22 Mof_YgoF]H@Q@`OmJhb5d1
Z19 DEx4 work 17 logicalshiftright 0 22 J_S<5SQe0@n`EP3?GZjgR3
Z20 DEx4 work 10 craadder32 0 22 :6N:4Yni^J>86QAzz:@fA3
Z21 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z22 DPx6 altera 11 dffeas_pack 0 22 VGN[`NdbD557>Wc5mPGc93
Z23 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z24 DPx6 altera 28 altera_primitives_components 0 22 z;MfmOU0<abV50UVn9d221
Z25 DEx4 work 10 mulcounter 0 22 P:H3VoBMYIO^^9mS?cozB3
R1
R2
Z26 DEx4 work 3 alu 0 22 N2`l^_Z_MC9Z1mQG_N72Z0
l169
L67
VPOG2mDc9F:mElFk9Ne0zM2
!s100 OB_<nDGBkknbJX?2E@LLk0
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Earithmeticshiftright
Z27 w1594048564
R1
R2
R3
Z28 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
Z29 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
l0
L9
V66B9oH^aT:FJoY@kHz:T00
!s100 1;LVfA3`G1IoUOVKdhHgM1
R6
32
Z30 !s110 1594090077
!i10b 1
Z31 !s108 1594090077.000000
Z32 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd|
Z33 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd|
!i113 1
R11
R12
Aarithmeticshiftrightarch
R1
R2
R17
l52
L38
V?z2:5;<PQzIz`=TZVN2m82
!s100 Mg4IOJ8;H3?oWUQoEdVn`2
R6
32
R30
!i10b 1
R31
R32
R33
!i113 1
R11
R12
Eblockand
Z34 w1593890360
R1
R2
R3
Z35 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
Z36 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
l0
L9
V<?e8aD7Imb48m^95M9PQA1
!s100 a]C;aJ>Ja5ZPJ95@kWcMd3
R6
32
R30
!i10b 1
R31
Z37 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd|
Z38 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd|
!i113 1
R11
R12
Ablockandarch
R1
R2
R15
l40
L31
V3]IR_32JN<dC;Q@j`mY>f0
!s100 a?`L@FL5HPLQhzo6MV_9M2
R6
32
R30
!i10b 1
R31
R37
R38
!i113 1
R11
R12
Eblockor
R34
R1
R2
R3
Z39 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
Z40 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
l0
L9
VOmU6f>]a:aDRBG4:f5aG20
!s100 mUH[OGcXei[A==c_hCXPC3
R6
32
R30
!i10b 1
R31
Z41 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd|
Z42 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd|
!i113 1
R11
R12
Ablockorarch
R1
R2
R14
l42
L31
Vk0c5Ojnga@93f;1b:J?o00
!s100 7^dN47L_E0;2LfUiLN<g91
R6
32
R30
!i10b 1
R31
R41
R42
!i113 1
R11
R12
Eblockxor
R34
R1
R2
R3
Z43 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
Z44 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
l0
L9
Vnd[2zXnNo;h]1nLX[al621
!s100 NXG^z3^[L[Jf5O><Kl67I2
R6
32
R30
!i10b 1
R31
Z45 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd|
Z46 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd|
!i113 1
R11
R12
Ablockxorarch
R1
R2
R13
l42
L31
VEm=WHDon][leh=478PJ7b2
!s100 TfXNV@fVoIVf][0ELlLEU3
R6
32
R30
!i10b 1
R31
R45
R46
!i113 1
R11
R12
Eboothdecoder
Z47 w1593815985
R1
R2
R3
Z48 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
Z49 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
l0
L9
V>X_;Z:CF4:G3@E<m4WSZd2
!s100 zl_VTgY<O3I9zzgm8Y[3n2
R6
32
R30
!i10b 1
R31
Z50 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd|
Z51 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd|
!i113 1
R11
R12
Aboothdecoderarch
R1
R2
DEx4 work 12 boothdecoder 0 22 >X_;Z:CF4:G3@E<m4WSZd2
l46
L37
V6d6z?[?bXha1H`I9aOZ?:2
!s100 =?z^:bY0:Ubk:aL8RPD1l2
R6
32
R30
!i10b 1
R31
R50
R51
!i113 1
R11
R12
Econtrolunit
Z52 w1594080342
R21
R22
R23
R24
R1
R2
R3
Z53 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
Z54 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
l0
L21
VWY>Pa;7?1iZ4Io8;S12eZ0
!s100 >@0K33SGoCUAIKkFj_a1U3
R6
32
R30
!i10b 1
R31
Z55 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd|
Z56 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd|
!i113 1
R11
R12
Acontrolunitarch
R21
R22
R23
R24
R1
R2
Z57 DEx4 work 11 controlunit 0 22 WY>Pa;7?1iZ4Io8;S12eZ0
l72
L47
VIZXFFlkeKO>^l;biTCaI32
!s100 DhHT2lFemfXCIoZ]kZnHm2
R6
32
R30
!i10b 1
R31
R55
R56
!i113 1
R11
R12
Ecounter
R47
R21
R22
R23
R24
R1
R2
R3
Z58 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
Z59 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
l0
L11
VMg^Sz6Rh=`]PYN:@24]i71
!s100 ihKATfgbbAzXo42IGe49c0
R6
32
Z60 !s110 1594090078
!i10b 1
R31
Z61 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd|
Z62 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd|
!i113 1
R11
R12
Acounterarch
R21
R22
R23
R24
R1
R2
Z63 DEx4 work 7 counter 0 22 Mg^Sz6Rh=`]PYN:@24]i71
l44
L34
VMdJ@551DzQ]_@GEFH>jD<2
!s100 EH<3kC[h`VbJFUfOoacJL3
R6
32
R60
!i10b 1
R31
R61
R62
!i113 1
R11
R12
Ecraadder10
Z64 w1593816684
R1
R2
R3
Z65 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
Z66 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
l0
L9
Vi>@iTO@?CF8PdbULJkkJb3
!s100 6>^O9>>HQh:FTm]W5zgJe2
R6
32
R60
!i10b 1
Z67 !s108 1594090078.000000
Z68 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd|
Z69 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd|
!i113 1
R11
R12
Acraadder10arch
R1
R2
DEx4 work 10 craadder10 0 22 i>@iTO@?CF8PdbULJkkJb3
l46
L35
V_W@2BMB90NE?LV5KX9f=a1
!s100 CYHlk]:d`5`N3GNFG2^zO2
R6
32
R60
!i10b 1
R67
R68
R69
!i113 1
R11
R12
Ecraadder14
Z70 w1593816669
R1
R2
R3
Z71 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
Z72 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
l0
L9
V=Xc1CeNIAz1cOV1@o@NXz2
!s100 c^8D7?UA2S<_1VZAKzZ3j3
R6
32
R60
!i10b 1
R67
Z73 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd|
Z74 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd|
!i113 1
R11
R12
Acraadder14arch
R1
R2
DEx4 work 10 craadder14 0 22 =Xc1CeNIAz1cOV1@o@NXz2
l46
L35
V<d6NgWN1EMF6IP7h2>__?1
!s100 6]ak_AX2]=NXR8[L`E0ja2
R6
32
R60
!i10b 1
R67
R73
R74
!i113 1
R11
R12
Ecraadder18
Z75 w1593816591
R1
R2
R3
Z76 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
Z77 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
l0
L9
V?7n:`14WY0a4I1aPQo@DU1
!s100 JlH897ZEQ?z@]de9n6fT00
R6
32
R60
!i10b 1
R67
Z78 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd|
Z79 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd|
!i113 1
R11
R12
Acraadder18arch
R1
R2
DEx4 work 10 craadder18 0 22 ?7n:`14WY0a4I1aPQo@DU1
l46
L35
V=X3jjl?@5iYoLMAC>L8oX2
!s100 DTjao?gS75:55FPT>:Rjf2
R6
32
R60
!i10b 1
R67
R78
R79
!i113 1
R11
R12
Ecraadder22
R34
R1
R2
R3
Z80 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
Z81 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
l0
L9
VTok89BE=m^8UES2ONIDzl1
!s100 fm<FQIAX6HE<XkFhjnnMM0
R6
32
R60
!i10b 1
R67
Z82 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd|
Z83 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd|
!i113 1
R11
R12
Acraadder22arch
R1
R2
DEx4 work 10 craadder22 0 22 Tok89BE=m^8UES2ONIDzl1
l46
L35
VYnM=fk?IVmJ0];1XBK0]X3
!s100 bC<8DUM5CoTfXzc]famlU0
R6
32
R60
!i10b 1
R67
R82
R83
!i113 1
R11
R12
Ecraadder26
Z84 w1593816524
R1
R2
R3
Z85 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
Z86 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
l0
L9
V0>PGczWCeYW17?K6OkXF50
!s100 SAjNo]GbQXmRST_MHT`8h2
R6
32
Z87 !s110 1594090079
!i10b 1
R67
Z88 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd|
Z89 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd|
!i113 1
R11
R12
Acraadder26arch
R1
R2
DEx4 work 10 craadder26 0 22 0>PGczWCeYW17?K6OkXF50
l46
L35
V7SCM8dDE5lJ>6KjZE2cEZ1
!s100 P8M<[S[@FlQ[nC];]APE13
R6
32
R87
!i10b 1
R67
R88
R89
!i113 1
R11
R12
Ecraadder30
Z90 w1593816487
R1
R2
R3
Z91 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
Z92 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
l0
L9
VlK1D;^bWTIFK22oX;@a?m0
!s100 ;C`HBg4MkQj9nmHfBOz8c3
R6
32
R87
!i10b 1
Z93 !s108 1594090079.000000
Z94 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd|
Z95 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd|
!i113 1
R11
R12
Acraadder30arch
R1
R2
DEx4 work 10 craadder30 0 22 lK1D;^bWTIFK22oX;@a?m0
l46
L35
V_k]a8LZ9JY`7:7nLm6R2d0
!s100 fM82glR:[hY7fN>o?db@41
R6
32
R87
!i10b 1
R93
R94
R95
!i113 1
R11
R12
Ecraadder32
R34
R1
R2
R3
Z96 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
Z97 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
l0
L9
V:6N:4Yni^J>86QAzz:@fA3
!s100 GBb]HL0NJ_nf?]e2T1Pel0
R6
32
R87
!i10b 1
R93
Z98 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd|
Z99 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd|
!i113 1
R11
R12
Acraadder32arch
R1
R2
R20
l46
L35
VDehdO>ZOThd0Jje[GfD<V3
!s100 2l;@afVg`8@SFSnK9j7383
R6
32
R87
!i10b 1
R93
R98
R99
!i113 1
R11
R12
Ecraadder6
Z100 w1593816705
R1
R2
R3
Z101 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
Z102 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
l0
L9
VgHHjRfN>0M2WFmi0Vl_WI1
!s100 ?C9]fhFS[O7eC9nAC]ISC3
R6
32
R60
!i10b 1
R67
Z103 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd|
Z104 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd|
!i113 1
R11
R12
Acraadder6arch
R1
R2
DEx4 work 9 craadder6 0 22 gHHjRfN>0M2WFmi0Vl_WI1
l46
L35
V]=@GMgWcIQ^zA:NddC7ki2
!s100 z]gK>Ig7CH<G7NIlhPlQJ3
R6
32
R60
!i10b 1
R67
R103
R104
!i113 1
R11
R12
Ecsr
R27
R21
R22
R23
R24
R1
R2
R3
Z105 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
Z106 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
l0
L36
V9K?j?VIX853<zNej4gagm0
!s100 XO;NBF>l96AFnZ5=6`OaX2
R6
32
R87
!i10b 1
R93
Z107 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd|
Z108 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd|
!i113 1
R11
R12
Acsrarch
R21
R22
R23
R24
R1
R2
Z109 DEx4 work 3 csr 0 22 9K?j?VIX853<zNej4gagm0
l96
L53
VLAOM>V8:ZTm63[eNgIoJ51
!s100 8a8?ZJ[U<B4XOiMPVLnY<3
R6
32
R87
!i10b 1
R93
R107
R108
!i113 1
R11
R12
Efullpartialproduct
R47
R1
R2
R3
Z110 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
Z111 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
l0
L9
VaHIIUNMb`Ib=QJiAFmQR?1
!s100 =_YdA>`LnhEDE:Od`PdmI3
R6
32
R87
!i10b 1
R93
Z112 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd|
Z113 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd|
!i113 1
R11
R12
Afullpartialproductarch
R1
R2
DEx4 work 18 fullpartialproduct 0 22 aHIIUNMb`Ib=QJiAFmQR?1
l56
L37
Vd3IDb9o>jYJzPOYaaezbX0
!s100 QAmF92SKFNOPadAEKJbg30
R6
32
R87
!i10b 1
R93
R112
R113
!i113 1
R11
R12
Einputmanager
Z114 w1594063080
Z115 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z116 DPx4 work 16 registerspackage 0 22 [Q92`fMdha;PcL[ZDfbN_3
R1
R2
R3
Z117 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
Z118 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
l0
L20
V>99joeOV>fOmUz3MzL=RF0
!s100 dQ>PN9dZN_5B97GV8WcJ91
R6
32
R87
!i10b 1
R93
Z119 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd|
Z120 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd|
!i113 1
R11
R12
Ainputmanagerarch
R115
R116
R1
R2
Z121 DEx4 work 12 inputmanager 0 22 >99joeOV>fOmUz3MzL=RF0
l58
L34
Vn>11]81BA9c0HLdXfK1W?1
!s100 k`[;GOSBMQRohWW74>7zX1
R6
32
R87
!i10b 1
R93
R119
R120
!i113 1
R11
R12
Eir
R47
R1
R2
R3
Z122 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
Z123 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
l0
L10
V:EO@7dNk6cmU6?3UT20TW3
!s100 <JXTj5e185eTP437K]0Ab3
R6
32
R87
!i10b 1
R93
Z124 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd|
Z125 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd|
!i113 1
R11
R12
Airarch
R1
R2
Z126 DEx4 work 2 ir 0 22 :EO@7dNk6cmU6?3UT20TW3
l55
L41
V0WZBK6O:F8zaEceQ1m3Sh0
!s100 gHc1EjUDCe>@^0VYBia:c3
R6
32
R87
!i10b 1
R93
R124
R125
!i113 1
R11
R12
Eleftshift
R27
R1
R2
R3
Z127 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
Z128 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
l0
L9
VMof_YgoF]H@Q@`OmJhb5d1
!s100 ;n:eTg>P12PGGD[ATZ8d@3
R6
32
Z129 !s110 1594090080
!i10b 1
Z130 !s108 1594090080.000000
Z131 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd|
Z132 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd|
!i113 1
R11
R12
Aleftshiftarch
R1
R2
R18
l52
L38
Vmz:^E<DSGO;PL9cG`P47l1
!s100 ZVLP><LQeVX<HzJe@5Dj62
R6
32
R129
!i10b 1
R130
R131
R132
!i113 1
R11
R12
Elogicalshiftright
R27
R1
R2
R3
Z133 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
Z134 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
l0
L9
VJ_S<5SQe0@n`EP3?GZjgR3
!s100 zOCAk2=Go>2EiBWN`Y[3T2
R6
32
R129
!i10b 1
R130
Z135 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd|
Z136 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd|
!i113 1
R11
R12
Alogicalshiftrightarch
R1
R2
R19
l52
L38
VMIbCOKZz9D[o=mG9>jYBi2
!s100 ]9]0?;5JL7EW0GQ]LONiZ1
R6
32
R129
!i10b 1
R130
R135
R136
!i113 1
R11
R12
Emar
R47
R21
R22
R23
R24
R1
R2
R3
Z137 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
Z138 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
l0
L11
Vg9M]TFV1XmQccE]hTM[:@0
!s100 ;eT`3LKTmj[<YoG2h]Pa;2
R6
32
R129
!i10b 1
R130
Z139 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd|
Z140 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd|
!i113 1
R11
R12
Amararch
R21
R22
R23
R24
R1
R2
Z141 DEx4 work 3 mar 0 22 g9M]TFV1XmQccE]hTM[:@0
l41
L33
VQ8W=>cSY9LnJMc@Z``]O@3
!s100 <9:_1[b?:H>bnN5WW35KP0
R6
32
R129
!i10b 1
R130
R139
R140
!i113 1
R11
R12
Emulcounter
R47
R21
R22
R23
R24
R1
R2
R3
Z142 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
Z143 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
l0
L11
VP:H3VoBMYIO^^9mS?cozB3
!s100 2^RKnaB0D]ghS[5fodc^P3
R6
32
R129
!i10b 1
R130
Z144 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd|
Z145 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd|
!i113 1
R11
R12
Amulcounterarch
R21
R22
R23
R24
R1
R2
R25
l30
L23
VAAFILEF<[`5_[3am]2:m=2
!s100 >DbXoZBQlemBhBCfP^^890
R6
32
R129
!i10b 1
R130
R144
R145
!i113 1
R11
R12
Emultiplier32bits
Z146 w1593890361
R1
R2
R3
Z147 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
Z148 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
l0
L9
VGB3`PF2XHbeNOXCaomgZG2
!s100 T_m@cjgYIjT>_]lGlR32V1
R6
32
R129
!i10b 1
R130
Z149 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd|
Z150 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd|
!i113 1
R11
R12
Amultiplier32bitsarch
R1
R2
R16
l222
L30
V>:XRZK=[4Pd^oj^VcUXS;0
!s100 `Pl^S797:T5Aa4@aRoX0<1
R6
32
R129
!i10b 1
R130
R149
R150
!i113 1
R11
R12
Emymemory
R47
Z151 DPx9 altera_mf 20 altera_mf_components 0 22 fl]K:;aLOKh<2_iC2;_MH3
R1
R2
R3
Z152 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
Z153 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
l0
L43
Vk11F=J6kkEo=VmXC]W[LV2
!s100 BAf2e29eGWNG;@DZ3B>CP2
R6
32
Z154 !s110 1594090081
!i10b 1
R130
Z155 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd|
Z156 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd|
!i113 1
R11
R12
Asyn
R151
R1
R2
Z157 DEx4 work 8 mymemory 0 22 k11F=J6kkEo=VmXC]W[LV2
l59
L55
Vjke[UW?2OI;[2W;lcTYLR1
!s100 3m^KJh[]m84_8bEF:]8[71
R6
32
R154
!i10b 1
R130
R155
R156
!i113 1
R11
R12
Poutputcontrolpackage
R115
R1
R2
R47
R3
Z158 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
Z159 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
l0
L18
VE>U^<XfLI[9GdeJ9C2Y_c3
!s100 Jc8Z53U`ToodEgbiQTD5L2
R6
32
R154
!i10b 1
Z160 !s108 1594090081.000000
Z161 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd|
Z162 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd|
!i113 1
R11
R12
Bbody
Z163 DPx4 work 20 outputcontrolpackage 0 22 E>U^<XfLI[9GdeJ9C2Y_c3
R115
R1
R2
l0
L48
VADSK[LcjPM6jKgCTz_[=<2
!s100 ?3BP]VR8diM05_OgZAkc_1
R6
32
R154
!i10b 1
R160
R161
R162
!i113 1
R11
R12
Z164 nbody
Eoutputmanager
R47
R115
R116
R1
R2
R3
Z165 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
Z166 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
l0
L20
V>?@4X>DfUF_foBJ?Pc4ED3
!s100 :H=J>@[lgW<>PkKCShIbD3
R6
32
R154
!i10b 1
R160
Z167 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd|
Z168 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd|
!i113 1
R11
R12
Aoutputmanagerarch
R115
R116
R1
R2
Z169 DEx4 work 13 outputmanager 0 22 >?@4X>DfUF_foBJ?Pc4ED3
l55
L36
VJ^^>>>K<0EE[OgNHMm]0=0
!s100 CRCH]JKZQf@`DW<eVMH@62
R6
32
R154
!i10b 1
R160
R167
R168
!i113 1
R11
R12
Epc
R47
R115
R1
R2
R3
Z170 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
Z171 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
l0
L20
V>c^bnP:hSB52;5JQ]@C<m2
!s100 6oc0QM=mdbX12M8YD_[6T2
R6
32
R154
!i10b 1
R160
Z172 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd|
Z173 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd|
!i113 1
R11
R12
Apcarch
R115
R1
R2
Z174 DEx4 work 2 pc 0 22 >c^bnP:hSB52;5JQ]@C<m2
l46
L35
VB6<Ngcm4S?G1c72Bzl8cN2
!s100 8Y=FOVm4Q;nTlVBgDBGWB2
R6
32
R154
!i10b 1
R160
R172
R173
!i113 1
R11
R12
Eperiphericcircuit
R47
R1
R2
R3
Z175 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
Z176 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
l0
L22
VJhzfKIa5Izi4^IHhj;V]L1
!s100 N5jBA?S2XJce=>N43H:W20
R6
32
R154
!i10b 1
R160
Z177 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd|
Z178 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd|
!i113 1
R11
R12
Aperiphericcircuitarch
R1
R2
Z179 DEx4 work 17 periphericcircuit 0 22 JhzfKIa5Izi4^IHhj;V]L1
l49
L36
Vgz;efd2eE<nF4DRhBfm>O0
!s100 oOXVMl>IZl`N]bbgnF>S]2
R6
32
R154
!i10b 1
R160
R177
R178
!i113 1
R11
R12
Eregisters
R47
R115
R116
R1
R2
R3
Z180 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
Z181 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
l0
L20
V>k^WW6VeKb1CPh<HZ_f902
!s100 Jh5WjNG^^]R50[icf9_C_3
R6
32
R154
!i10b 1
R160
Z182 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd|
Z183 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd|
!i113 1
R11
R12
Aregistersarch
R169
Z184 DEx4 work 14 registersblock 0 22 PkGAj3ChmB8=27z;eBjnV3
R121
R115
R116
R1
R2
Z185 DEx4 work 9 registers 0 22 >k^WW6VeKb1CPh<HZ_f902
l49
L41
VO[Ue5Am9^X@c>VgN3M7kT3
!s100 [l3]J^c0=Oh33NSVL66@z3
R6
32
R154
!i10b 1
R160
R182
R183
!i113 1
R11
R12
Eregistersblock
R47
R115
R116
R1
R2
R3
Z186 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
Z187 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
l0
L20
VPkGAj3ChmB8=27z;eBjnV3
!s100 P_VBRlKkAM]=5]n_D`bPQ0
R6
32
Z188 !s110 1594090082
!i10b 1
R160
Z189 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd|
Z190 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd|
!i113 1
R11
R12
Aregistersblockarch
Z191 DEx4 work 2 sp 0 22 MZ=`9IEXj?`mTl9jCALYD3
Z192 DEx4 work 4 word 0 22 MXc_JWUzI^=T^>]nVX]OT0
R115
R116
R1
R2
R184
l37
L33
VeZ4oJ<>X5Og5J^<b?]1D43
!s100 6LG60caaVabLkJdnYlC[C1
R6
32
R188
!i10b 1
R160
R189
R190
!i113 1
R11
R12
Pregisterspackage
R115
R1
R2
R47
R3
Z193 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
Z194 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
l0
L18
V[Q92`fMdha;PcL[ZDfbN_3
!s100 SI?jToFj5Hm@FH_6zjQ>53
R6
32
b1
R188
!i10b 1
Z195 !s108 1594090082.000000
Z196 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd|
Z197 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd|
!i113 1
R11
R12
Bbody
R116
R115
R1
R2
l0
L61
V7nLW@c8^cXBSNM:I<k[1S3
!s100 Z?UzTb8e9:eB<e6C78i3N2
R6
32
R188
!i10b 1
R195
R196
R197
!i113 1
R11
R12
R164
Eriscv
R47
R115
R163
R1
R2
R3
Z198 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
Z199 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
l0
L21
V1lmWnWN1:PO^E^`J0X@oC1
!s100 dX]8QNPFPK^@BnAF:faK;0
R6
32
R188
!i10b 1
R195
Z200 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd|
Z201 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd|
!i113 1
R11
R12
Ariscvarch
R26
R141
R63
R174
R126
R109
R116
R185
R21
R22
R23
R24
R57
R115
R163
R1
R2
Z202 DEx4 work 5 riscv 0 22 1lmWnWN1:PO^E^`J0X@oC1
l77
L39
ViT44UVVLWLVEQ7TZ98GBJ3
!s100 SU7d?oANEQ[[0=DCBYVgG2
R6
32
R188
!i10b 1
R195
R200
R201
!i113 1
R11
R12
Esinglepartialproduct
R47
R1
R2
R3
Z203 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
Z204 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
l0
L9
VB`LgYBbfCemVK;<^[mc]^0
!s100 KSOX1<P_F5oXEzY:2<I0f3
R6
32
R188
!i10b 1
R195
Z205 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd|
Z206 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd|
!i113 1
R11
R12
Asinglepartialproductarch
R1
R2
DEx4 work 20 singlepartialproduct 0 22 B`LgYBbfCemVK;<^[mc]^0
l50
L41
VcdEzKjGL`b<B`5gbozjA[1
!s100 >6nIhezEFJ9J9m>_SE>i32
R6
32
R188
!i10b 1
R195
R205
R206
!i113 1
R11
R12
Esoc
R47
R115
R163
R1
R2
R3
Z207 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
Z208 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
l0
L21
VgTCfE6lPn=CzFkbk<hh]60
!s100 z=L:mQZ>8ifKLN8J8HL^I2
R6
32
R188
!i10b 1
R195
Z209 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd|
Z210 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd|
!i113 1
R11
R12
Asocarch
R179
R151
R157
R202
R115
R163
R1
R2
Z211 DEx4 work 3 soc 0 22 gTCfE6lPn=CzFkbk<hh]60
l43
L33
VhYM?LZlgNFLM0z>BGdm1:0
!s100 a@e6Dg04jaKVX4mn`I=;U1
R6
32
R188
!i10b 1
R195
R209
R210
!i113 1
R11
R12
Esp
R47
R115
R1
R2
R3
Z212 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
Z213 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
l0
L20
VMZ=`9IEXj?`mTl9jCALYD3
!s100 =keGzCh]AAAS5[MRC6a[?1
R6
32
R188
!i10b 1
R195
Z214 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd|
Z215 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd|
!i113 1
R11
R12
Asparch
R115
R1
R2
R191
l50
L41
Vm3kaK_Mafi2Oo^D_EdTc_2
!s100 FFZj5S<7?KF>defg`0[0f2
R6
32
R188
!i10b 1
R195
R214
R215
!i113 1
R11
R12
Etestprotocol
Z216 w1594065038
R163
R115
R1
R2
R3
Z217 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd
Z218 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd
l0
L16
V>o<B]:D@d6TOQImmD]mag0
!s100 :E]n]d``4]VzDQB[zG6S83
R6
32
Z219 !s110 1594090083
!i10b 1
Z220 !s108 1594090083.000000
Z221 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd|
Z222 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd|
!i113 1
R11
R12
Atestprotocolarch
R211
R163
R115
R1
R2
DEx4 work 12 testprotocol 0 22 >o<B]:D@d6TOQImmD]mag0
l31
L19
V_;SA]fZ=2L=AX6OAPlWEg0
!s100 >6>dzO8aQ=:Z7ZnBF7:hl1
R6
32
R219
!i10b 1
R220
R221
R222
!i113 1
R11
R12
Eword
R47
R1
R2
R3
Z223 8C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
Z224 FC:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
l0
L19
VMXc_JWUzI^=T^>]nVX]OT0
!s100 =`LjQI=>ZR@]i[09;cdeb2
R6
32
R219
!i10b 1
R220
Z225 !s90 -reportprogress|30|-work|work|C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd|
Z226 !s107 C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd|
!i113 1
R11
R12
Awordarch
R1
R2
R192
l35
L31
Z227 VoABJ5nTCl0ja=UN?zGMfW2
Z228 !s100 :ZX1CC?G9K^95K8Vn]UZc1
R6
32
R219
!i10b 1
R220
R225
R226
!i113 1
R11
R12
