<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/esp32/include/periph_cpu.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <!--BEGIN SEARCHENGINE hidden-sm hidden-xs"-->
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
                        var rhtml=document.getElementById('MSearchResults').contentWindow.document.body.innerHTML;
                        document.getElementById('MSearchResultsWindow').style.display='none';
                        document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
                        document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
                        document.getElementById('doc-content').innerHTML=rhtml;
                        }finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event);
                              r=document.getElementById('MSearchResultsWindow');
                              if(parseInt(r.style.left)<0)r.style.left=0;">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('esp32_2include_2periph__cpu_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__esp32.html">ESP32</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CPU specific definitions and functions for peripheral handling.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPU specific definitions and functions for peripheral handling. </p>
<dl class="section author"><dt>Author</dt><dd>Gunar Schorcht <a href="#" onclick="location.href='mai'+'lto:'+'gun'+'ar'+'@sc'+'ho'+'rch'+'t.'+'net'; return false;">gunar<span style="display: none;">.nosp@m.</span>@sch<span style="display: none;">.nosp@m.</span>orcht<span style="display: none;">.nosp@m.</span>.net</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="esp32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div><div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="esp32_2include_2periph__cpu_8h__incl.svg" width="178" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="esp32_2include_2periph__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__conf__t.html">i2c_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C configuration options.  <a href="structi2c__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html">spi_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI configuration structure type.  <a href="structspi__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__conf__t.html">uart_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device configuration.  <a href="structuart__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1943715eaeaa63e28b7b4e207f655fca"><td class="memItemLeft" align="right" valign="top"><a id="a1943715eaeaa63e28b7b4e207f655fca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a1943715eaeaa63e28b7b4e207f655fca">CPUID_LEN</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:a1943715eaeaa63e28b7b4e207f655fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of the CPU_ID in octets. <br /></td></tr>
<tr class="separator:a1943715eaeaa63e28b7b4e207f655fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd04a76b55e9fef358e904400cde4db7"><td class="memItemLeft" align="right" valign="top"><a id="afd04a76b55e9fef358e904400cde4db7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#afd04a76b55e9fef358e904400cde4db7">PERIPH_TIMER_PROVIDES_SET</a></td></tr>
<tr class="memdesc:afd04a76b55e9fef358e904400cde4db7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent shared timer functions from being used. <br /></td></tr>
<tr class="separator:afd04a76b55e9fef358e904400cde4db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Power management configuration</h2></td></tr>
<tr class="memitem:a04211208eb7863ce1c522440a91c745c"><td class="memItemLeft" align="right" valign="top"><a id="a04211208eb7863ce1c522440a91c745c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROVIDES_PM_SET_LOWEST</b></td></tr>
<tr class="separator:a04211208eb7863ce1c522440a91c745c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8775ffe47b6ea299c337d2de369e13"><td class="memItemLeft" align="right" valign="top"><a id="abb8775ffe47b6ea299c337d2de369e13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROVIDES_PM_RESTART</b></td></tr>
<tr class="separator:abb8775ffe47b6ea299c337d2de369e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d28a07b2898cf543c068c890ab7da0"><td class="memItemLeft" align="right" valign="top"><a id="a19d28a07b2898cf543c068c890ab7da0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROVIDES_PM_OFF</b></td></tr>
<tr class="separator:a19d28a07b2898cf543c068c890ab7da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0ac9ba49fa45f1faab835edc15d5ed"><td class="memItemLeft" align="right" valign="top"><a id="a0c0ac9ba49fa45f1faab835edc15d5ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PROVIDES_PM_LAYERED_OFF</b></td></tr>
<tr class="separator:a0c0ac9ba49fa45f1faab835edc15d5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1931627629f3c43bd898da0be6075b"><td class="memItemLeft" align="right" valign="top"><a id="a3d1931627629f3c43bd898da0be6075b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a3d1931627629f3c43bd898da0be6075b">PM_NUM_MODES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a3d1931627629f3c43bd898da0be6075b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of usable low power modes. <br /></td></tr>
<tr class="separator:a3d1931627629f3c43bd898da0be6075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Power modes</h2></td></tr>
<tr class="memitem:aa46086d6003b622e23e6123974d8dffc"><td class="memItemLeft" align="right" valign="top"><a id="aa46086d6003b622e23e6123974d8dffc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ESP_PM_MODEM_SLEEP</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:aa46086d6003b622e23e6123974d8dffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2376d94f6767ae6e7602687fcff12c4"><td class="memItemLeft" align="right" valign="top"><a id="ae2376d94f6767ae6e7602687fcff12c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ESP_PM_LIGHT_SLEEP</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ae2376d94f6767ae6e7602687fcff12c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3553a08e62f0817da0df1c1683295a0"><td class="memItemLeft" align="right" valign="top"><a id="ae3553a08e62f0817da0df1c1683295a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ESP_PM_DEEP_SLEEP</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ae3553a08e62f0817da0df1c1683295a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
GPIO configuration</h2></td></tr>
<tr class="memitem:a759f553fbddd2915b49e50c967661fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a759f553fbddd2915b49e50c967661fb1">HAVE_GPIO_T</a></td></tr>
<tr class="memdesc:a759f553fbddd2915b49e50c967661fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override the default gpio_t type definition.  <a href="#a759f553fbddd2915b49e50c967661fb1">More...</a><br /></td></tr>
<tr class="separator:a759f553fbddd2915b49e50c967661fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adacfc0deb08affff1e88f9549c8e2823"><td class="memItemLeft" align="right" valign="top"><a id="adacfc0deb08affff1e88f9549c8e2823"></a>
typedef unsigned int&#160;</td><td class="memItemRight" valign="bottom"><b>gpio_t</b></td></tr>
<tr class="separator:adacfc0deb08affff1e88f9549c8e2823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3969ce1e494a72d3c2925b10ddeb4604"><td class="memItemLeft" align="right" valign="top"><a id="a3969ce1e494a72d3c2925b10ddeb4604"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>&#160;&#160;&#160;(0xffffffff)</td></tr>
<tr class="memdesc:a3969ce1e494a72d3c2925b10ddeb4604"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of a fitting UNDEF value. <br /></td></tr>
<tr class="separator:a3969ce1e494a72d3c2925b10ddeb4604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memItemLeft" align="right" valign="top"><a id="ae29846b3ecd19a0b7c44ff80a37ae7c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(x,  y)&#160;&#160;&#160;((x &amp; 0) | y)</td></tr>
<tr class="memdesc:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define a CPU specific GPIO pin generator macro. <br /></td></tr>
<tr class="separator:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77546a5cc91deda999da3cb862fc3f98"><td class="memItemLeft" align="right" valign="top"><a id="a77546a5cc91deda999da3cb862fc3f98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a77546a5cc91deda999da3cb862fc3f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available GPIO ports on ESP32. <br /></td></tr>
<tr class="separator:a77546a5cc91deda999da3cb862fc3f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868f2d79bdced071714fb44a357c0018"><td class="memItemLeft" align="right" valign="top"><a id="a868f2d79bdced071714fb44a357c0018"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a868f2d79bdced071714fb44a357c0018">GPIO_PIN_NUMOF</a>&#160;&#160;&#160;(40)</td></tr>
<tr class="memdesc:a868f2d79bdced071714fb44a357c0018"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CPU specific number of GPIO pins. <br /></td></tr>
<tr class="separator:a868f2d79bdced071714fb44a357c0018"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Predefined GPIO names</h2></td></tr>
<tr class="memitem:a20f88dbc839eb32b5fec903474befdd7"><td class="memItemLeft" align="right" valign="top"><a id="a20f88dbc839eb32b5fec903474befdd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO0</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,0))</td></tr>
<tr class="separator:a20f88dbc839eb32b5fec903474befdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe59d3a7ce7a18e9440bd54cae1f3fc8"><td class="memItemLeft" align="right" valign="top"><a id="abe59d3a7ce7a18e9440bd54cae1f3fc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO1</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,1))</td></tr>
<tr class="separator:abe59d3a7ce7a18e9440bd54cae1f3fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a95401ea8409c83cbda42f31450cd0"><td class="memItemLeft" align="right" valign="top"><a id="a88a95401ea8409c83cbda42f31450cd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO2</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,2))</td></tr>
<tr class="separator:a88a95401ea8409c83cbda42f31450cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cc04d651b622d5323d74dc2f0999a0"><td class="memItemLeft" align="right" valign="top"><a id="af3cc04d651b622d5323d74dc2f0999a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO3</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,3))</td></tr>
<tr class="separator:af3cc04d651b622d5323d74dc2f0999a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98aeff9c8b3bbdfd119e4ec4d3f615c8"><td class="memItemLeft" align="right" valign="top"><a id="a98aeff9c8b3bbdfd119e4ec4d3f615c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO4</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,4))</td></tr>
<tr class="separator:a98aeff9c8b3bbdfd119e4ec4d3f615c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a96368c99d63b0e715b7e0421f4a209"><td class="memItemLeft" align="right" valign="top"><a id="a1a96368c99d63b0e715b7e0421f4a209"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO5</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,5))</td></tr>
<tr class="separator:a1a96368c99d63b0e715b7e0421f4a209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46027cd97ff756e5ddadcc10811b5699"><td class="memItemLeft" align="right" valign="top"><a id="a46027cd97ff756e5ddadcc10811b5699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO6</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,6))</td></tr>
<tr class="separator:a46027cd97ff756e5ddadcc10811b5699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3820cacb614277004870fc37b33ad084"><td class="memItemLeft" align="right" valign="top"><a id="a3820cacb614277004870fc37b33ad084"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO7</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,7))</td></tr>
<tr class="separator:a3820cacb614277004870fc37b33ad084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa951be0ce26f788049a86e407a70ae20"><td class="memItemLeft" align="right" valign="top"><a id="aa951be0ce26f788049a86e407a70ae20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO8</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,8))</td></tr>
<tr class="separator:aa951be0ce26f788049a86e407a70ae20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a4c4d28729daf18e1923a1878e7352"><td class="memItemLeft" align="right" valign="top"><a id="ae2a4c4d28729daf18e1923a1878e7352"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO9</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,9))</td></tr>
<tr class="separator:ae2a4c4d28729daf18e1923a1878e7352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae285b2475841ecb1ac23d8511b360d0e"><td class="memItemLeft" align="right" valign="top"><a id="ae285b2475841ecb1ac23d8511b360d0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO10</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,10))</td></tr>
<tr class="separator:ae285b2475841ecb1ac23d8511b360d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac376b1c124378935df7b3c171b2bef35"><td class="memItemLeft" align="right" valign="top"><a id="ac376b1c124378935df7b3c171b2bef35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO11</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,11))</td></tr>
<tr class="separator:ac376b1c124378935df7b3c171b2bef35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dfa6e5489489f2797d3d80c718716ce"><td class="memItemLeft" align="right" valign="top"><a id="a1dfa6e5489489f2797d3d80c718716ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO12</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,12))</td></tr>
<tr class="separator:a1dfa6e5489489f2797d3d80c718716ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7d9a3961712ddd2a58532f4dcedc1d"><td class="memItemLeft" align="right" valign="top"><a id="a4b7d9a3961712ddd2a58532f4dcedc1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO13</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,13))</td></tr>
<tr class="separator:a4b7d9a3961712ddd2a58532f4dcedc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42a78782c6bb99ad7e7c1ec975b5b96"><td class="memItemLeft" align="right" valign="top"><a id="ad42a78782c6bb99ad7e7c1ec975b5b96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO14</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,14))</td></tr>
<tr class="separator:ad42a78782c6bb99ad7e7c1ec975b5b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc2f003b1495cd03eef1fae31e6847a"><td class="memItemLeft" align="right" valign="top"><a id="aabc2f003b1495cd03eef1fae31e6847a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO15</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,15))</td></tr>
<tr class="separator:aabc2f003b1495cd03eef1fae31e6847a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209f1a013588f481824ff0f57d2fc21e"><td class="memItemLeft" align="right" valign="top"><a id="a209f1a013588f481824ff0f57d2fc21e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO16</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,16))</td></tr>
<tr class="separator:a209f1a013588f481824ff0f57d2fc21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf972cfb05a7f86e9a69db243792cbac"><td class="memItemLeft" align="right" valign="top"><a id="abf972cfb05a7f86e9a69db243792cbac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO17</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,17))</td></tr>
<tr class="separator:abf972cfb05a7f86e9a69db243792cbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3c86348d99077ec718c2461f0d4a91"><td class="memItemLeft" align="right" valign="top"><a id="aaa3c86348d99077ec718c2461f0d4a91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO18</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,18))</td></tr>
<tr class="separator:aaa3c86348d99077ec718c2461f0d4a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546be0d3be4335be87bd46b9d6442edd"><td class="memItemLeft" align="right" valign="top"><a id="a546be0d3be4335be87bd46b9d6442edd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO19</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,19))</td></tr>
<tr class="separator:a546be0d3be4335be87bd46b9d6442edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9ee0b882294530e8d2f343af3ba0fe"><td class="memItemLeft" align="right" valign="top"><a id="a3b9ee0b882294530e8d2f343af3ba0fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO21</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,21))</td></tr>
<tr class="separator:a3b9ee0b882294530e8d2f343af3ba0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcdabfb67b100b20bd0326d730b69bb"><td class="memItemLeft" align="right" valign="top"><a id="abdcdabfb67b100b20bd0326d730b69bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO22</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,22))</td></tr>
<tr class="separator:abdcdabfb67b100b20bd0326d730b69bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd64ab501b16d9074764973f71adde81"><td class="memItemLeft" align="right" valign="top"><a id="abd64ab501b16d9074764973f71adde81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO23</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,23))</td></tr>
<tr class="separator:abd64ab501b16d9074764973f71adde81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36cff7d300b200f71fcf3341651c4ae1"><td class="memItemLeft" align="right" valign="top"><a id="a36cff7d300b200f71fcf3341651c4ae1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO25</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,25))</td></tr>
<tr class="separator:a36cff7d300b200f71fcf3341651c4ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1471cf2ee224d707874fa19c68b3d5dc"><td class="memItemLeft" align="right" valign="top"><a id="a1471cf2ee224d707874fa19c68b3d5dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO26</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,26))</td></tr>
<tr class="separator:a1471cf2ee224d707874fa19c68b3d5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a715cbedcbaadfd991b28b3ce1caa07"><td class="memItemLeft" align="right" valign="top"><a id="a0a715cbedcbaadfd991b28b3ce1caa07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO27</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,27))</td></tr>
<tr class="separator:a0a715cbedcbaadfd991b28b3ce1caa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add94d751eb4de930da2b5aa79f4f4bd8"><td class="memItemLeft" align="right" valign="top"><a id="add94d751eb4de930da2b5aa79f4f4bd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO32</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,32))</td></tr>
<tr class="separator:add94d751eb4de930da2b5aa79f4f4bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e87e40559cc923e46486fa86bcadf9"><td class="memItemLeft" align="right" valign="top"><a id="ab6e87e40559cc923e46486fa86bcadf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO33</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,33))</td></tr>
<tr class="separator:ab6e87e40559cc923e46486fa86bcadf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d665498578395157b9ee9eec2f344b"><td class="memItemLeft" align="right" valign="top"><a id="ad4d665498578395157b9ee9eec2f344b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO34</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,34))</td></tr>
<tr class="separator:ad4d665498578395157b9ee9eec2f344b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668af6a21490572fe22baa1c62753e04"><td class="memItemLeft" align="right" valign="top"><a id="a668af6a21490572fe22baa1c62753e04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO35</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,35))</td></tr>
<tr class="separator:a668af6a21490572fe22baa1c62753e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c1fe37f9bae676f097c771f05007a2"><td class="memItemLeft" align="right" valign="top"><a id="a68c1fe37f9bae676f097c771f05007a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO36</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,36))</td></tr>
<tr class="separator:a68c1fe37f9bae676f097c771f05007a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e51b40f9629a5dd9a88b2d7a923169"><td class="memItemLeft" align="right" valign="top"><a id="a50e51b40f9629a5dd9a88b2d7a923169"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO37</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,37))</td></tr>
<tr class="separator:a50e51b40f9629a5dd9a88b2d7a923169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89e4e56ac6e497ae6314bea860f8956"><td class="memItemLeft" align="right" valign="top"><a id="ad89e4e56ac6e497ae6314bea860f8956"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO38</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,38))</td></tr>
<tr class="separator:ad89e4e56ac6e497ae6314bea860f8956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad175ea6c5a33a1337a4b0ef35242248"><td class="memItemLeft" align="right" valign="top"><a id="aad175ea6c5a33a1337a4b0ef35242248"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO39</b>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp8266_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>,39))</td></tr>
<tr class="separator:aad175ea6c5a33a1337a4b0ef35242248"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ADC configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp469c0c7aaf26a1bfe51046c19f57492d"></a>ESP32 integrates two 12-bit ADCs (ADC1 and ADC2) capable of measuring up to 18 analog signals in total.</p>
<p>Most of these ADC channels are either connected to a number of integrated sensors like a Hall sensors, touch sensors and a temperature sensor or can be connected with certain GPIOs. Integrated sensors are disabled in RIOT's implementation and are not accessible. Thus, up to 18 GPIOs, the RTC GPIOs, can be used as ADC inputs:</p>
<ul>
<li>ADC1 supports 8 channels: GPIO 32-39</li>
<li>ADC2 supports 10 channels: GPIO 0, 2, 4, 12-15, 25-27</li>
</ul>
<p>For each ADC line, an attenuation of the input signal can be defined separately unsing function <em>adc_set_attenuation</em>, see file <code>$RIOTBASE/cpu/esp32/include/adc_arch.h</code>. This results in different full ranges of the measurable voltage at the input. The attenuation can be set to 0 dB, 3 dB, 6 dB and 11 dB, with 11 dB being the standard attenuation. Since an ADC input is measured against a reference voltage Vref of 1.1 V, approximately the following measurement ranges are given when using a corresponding attenuation:</p>
<center></center><center><table class="doxtable">
<tr>
<th>Attenuation </th><th>Voltage Range </th><th>Symbol  </th></tr>
<tr>
<td>0 dB </td><td>0 ... 1.1V (Vref) </td><td>ADC_ATTENUATION_0_DB </td></tr>
<tr>
<td>3 dB </td><td>0 ... 1.5V </td><td>ADC_ATTENUATION_3_DB </td></tr>
<tr>
<td>6 dB </td><td>0 ... 2.2V </td><td>ADC_ATTENUATION_6_DB </td></tr>
<tr>
<td>11 dB (default) </td><td>0 ... 3.3V </td><td>ADC_ATTENUATION_11_DB </td></tr>
</table>
</center><p>Please note: The reference voltage Vref can vary from device to device in the range of 1.0V and 1.2V. The Vref of a device can be read with the function <em>adc_vref_to_gpio25</em> at the pin GPIO 25, see file <code>$RIOTBASE/cpu/esp32/include/adc_arch.h</code>. The results of the ADC input can then be adjusted accordingly.</p>
<p>ADC_GPIOS in the board-specific peripheral configuration defines a list of GPIOs that can be used as ADC channels. The order of the listed GPIOs determines the mapping between the RIOT's ADC lines and the GPIOs.</p>
<dl class="section note"><dt>Note</dt><dd>ADC_GPIOS must be defined even if there are no GPIOs that could be used as ADC channels on the board. In this case, an empty list hast to be defined which just contains the curly braces.</dd></dl>
<p>ADC_NUMOF is determined automatically from the ADC_GPIOS definition.</p>
<dl class="section note"><dt>Note</dt><dd>As long as the GPIOs listed in ADC_GPIOS are not initialized as ADC channels with the <em>adc_init</em> function, they can be used for other purposes. </dd></dl>
</td></tr>
<tr class="memitem:aea6c293fdfb3bbb0f41e759577366d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#aea6c293fdfb3bbb0f41e759577366d6f">ADC_NUMOF_MAX</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:aea6c293fdfb3bbb0f41e759577366d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of ADC channels that could be used at maximum.  <a href="#aea6c293fdfb3bbb0f41e759577366d6f">More...</a><br /></td></tr>
<tr class="separator:aea6c293fdfb3bbb0f41e759577366d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DAC configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc243b37b1a6e34fa74b2dd89caadd44d"></a>ESP32 supports 2 DAC lines at GPIO25 and GPIO26.</p>
<p>These DACs have a width of 8 bits and produce voltages in the range from 0 V to 3.3 V (VDD_A). The 16 bits DAC values given as parameter of function <em>dac_set</em> are down-scaled to 8 bit.</p>
<p>DAC_GPIOS in the board-specific peripheral configuration defines a list of GPIOs that can be used as DAC channels. The order of the listed GPIOs determines the mapping between the RIOT's DAC lines and the GPIOs.</p>
<dl class="section note"><dt>Note</dt><dd>DAC_GPIOS must be defined even if there are no GPIOs that could be used as DAC channels on the board. In this case, an empty list hast to be defined which just contains the curly braces.</dd></dl>
<p>DAC_NUMOF is determined automatically from the DAC_GPIOS definition.</p>
<dl class="section note"><dt>Note</dt><dd>As long as the GPIOs listed in DAC_GPIOS are not initialized as DAC channels with the <em>dac_init</em> function, they can be used for other purposes. </dd></dl>
</td></tr>
<tr class="memitem:afe6215885cf4c6bc1cbbbefdf19ccc80"><td class="memItemLeft" align="right" valign="top"><a id="afe6215885cf4c6bc1cbbbefdf19ccc80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#afe6215885cf4c6bc1cbbbefdf19ccc80">DAC_NUMOF_MAX</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:afe6215885cf4c6bc1cbbbefdf19ccc80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of DAC channels that could be used at maximum. <br /></td></tr>
<tr class="separator:afe6215885cf4c6bc1cbbbefdf19ccc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
I2C configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp73fbd374b1f57149dfa859716e9864c4"></a>ESP32 has two built-in I2C interfaces.</p>
<p>The board-specific configuration of the I2C interface <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(n)</a> requires the definition of</p>
<p>I2Cn_SPEED, the bus speed, I2Cn_SCL, the GPIO used as SCL signal, and I2Cn_SDA, the GPIO used as SDA signal,</p>
<p>where n can be 0 or 1. If they are not defined, the I2C interface <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(n)</a> is not used.</p>
<dl class="section note"><dt>Note</dt><dd>The configuration of the I2C interfaces <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(n)</a> must be in continuous ascending order of n.</dd></dl>
<p>I2C_NUMOF is determined automatically from board-specific peripheral definitions of I2Cn_SPEED, I2Cn_SCK, and I2Cn_SDA. </p>
</td></tr>
<tr class="memitem:aadb90ea077587669088351156a157867"><td class="memItemLeft" align="right" valign="top"><a id="aadb90ea077587669088351156a157867"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#aadb90ea077587669088351156a157867">I2C_NUMOF_MAX</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:aadb90ea077587669088351156a157867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of I2C interfaces that can be used by board definitions. <br /></td></tr>
<tr class="separator:aadb90ea077587669088351156a157867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee5980de0aba9d9d03729b400287755"><td class="memItemLeft" align="right" valign="top"><a id="a5ee5980de0aba9d9d03729b400287755"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a5ee5980de0aba9d9d03729b400287755">PERIPH_I2C_NEED_READ_REG</a></td></tr>
<tr class="memdesc:a5ee5980de0aba9d9d03729b400287755"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_read_reg required <br /></td></tr>
<tr class="separator:a5ee5980de0aba9d9d03729b400287755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df7b75f47f1d07ab97efc582ab242c6"><td class="memItemLeft" align="right" valign="top"><a id="a9df7b75f47f1d07ab97efc582ab242c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a9df7b75f47f1d07ab97efc582ab242c6">PERIPH_I2C_NEED_READ_REGS</a></td></tr>
<tr class="memdesc:a9df7b75f47f1d07ab97efc582ab242c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_read_regs required <br /></td></tr>
<tr class="separator:a9df7b75f47f1d07ab97efc582ab242c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826c22d1182510f6ff3129f831b1107b"><td class="memItemLeft" align="right" valign="top"><a id="a826c22d1182510f6ff3129f831b1107b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a826c22d1182510f6ff3129f831b1107b">PERIPH_I2C_NEED_WRITE_REG</a></td></tr>
<tr class="memdesc:a826c22d1182510f6ff3129f831b1107b"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_write_reg required <br /></td></tr>
<tr class="separator:a826c22d1182510f6ff3129f831b1107b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="memItemLeft" align="right" valign="top"><a id="a2d5896b5b60b2972fe3bc25ee53fa823"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a2d5896b5b60b2972fe3bc25ee53fa823">PERIPH_I2C_NEED_WRITE_REGS</a></td></tr>
<tr class="memdesc:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_write_regs required <br /></td></tr>
<tr class="separator:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PWM configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8202ae6e7ac07103d48a6453db628654"></a>PWM implementation uses ESP32's high-speed MCPWM modules.</p>
<p>ESP32 has 2 such modules, each with up to 6 channels (PWM_CHANNEL_NUM_DEV_MAX). Thus, the maximum number of PWM devices is 2 and the maximum total number of PWM channels is 12.</p>
<p>PWM0_GPIOS and PWM1_GPIOS in the board-specific peripheral configuration each define a list of GPIOs that can be used with the respective PWM devices as PWM channels. The order of the listed GPIOs determines the association between the RIOT PWM channels and the GPIOs.</p>
<dl class="section note"><dt>Note</dt><dd>The definition of PWM0_GPIOS and PWM1_GPIOS can be omitted or empty. In the latter case, they must at least contain the curly braces. The corresponding PWM device can not be used in this case.</dd></dl>
<p>PWM_NUMOF is determined automatically from the PWM0_GPIOS and PWM1_GPIOS definitions.</p>
<dl class="section note"><dt>Note</dt><dd>As long as the GPIOs listed in PWM0_GPIOS and PMW1_GPIOS are not initialized as PWM channels with the <em>pwm_init</em> function, they can be used other purposes. </dd></dl>
</td></tr>
<tr class="memitem:a384d72c648cf3953b0d71fd122c57a29"><td class="memItemLeft" align="right" valign="top"><a id="a384d72c648cf3953b0d71fd122c57a29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a384d72c648cf3953b0d71fd122c57a29">PWM_NUMOF_MAX</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:a384d72c648cf3953b0d71fd122c57a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of PWM devices. <br /></td></tr>
<tr class="separator:a384d72c648cf3953b0d71fd122c57a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacede99ec22cd5fe15ab9eb4e1a86da0"><td class="memItemLeft" align="right" valign="top"><a id="aacede99ec22cd5fe15ab9eb4e1a86da0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#aacede99ec22cd5fe15ab9eb4e1a86da0">PWM_CHANNEL_NUM_DEV_MAX</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:aacede99ec22cd5fe15ab9eb4e1a86da0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of channels per PWM device. <br /></td></tr>
<tr class="separator:aacede99ec22cd5fe15ab9eb4e1a86da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RNG configuration</h2></td></tr>
<tr class="memitem:a1c8140ba01d43a1872af952c3e61d9b2"><td class="memItemLeft" align="right" valign="top"><a id="a1c8140ba01d43a1872af952c3e61d9b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a1c8140ba01d43a1872af952c3e61d9b2">RNG_DATA_REG_ADDR</a>&#160;&#160;&#160;(0x3ff75144)</td></tr>
<tr class="memdesc:a1c8140ba01d43a1872af952c3e61d9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The address of the register for accessing the hardware RNG. <br /></td></tr>
<tr class="separator:a1c8140ba01d43a1872af952c3e61d9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTT and RTC configuration</h2></td></tr>
<tr class="memitem:afec7c948b8c70db3c9394fc3dc145a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#afec7c948b8c70db3c9394fc3dc145a99">RTT_FREQUENCY</a>&#160;&#160;&#160;(32768UL)</td></tr>
<tr class="memdesc:afec7c948b8c70db3c9394fc3dc145a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTT frequency definition.  <a href="#afec7c948b8c70db3c9394fc3dc145a99">More...</a><br /></td></tr>
<tr class="separator:afec7c948b8c70db3c9394fc3dc145a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memItemLeft" align="right" valign="top"><a id="a57f384110fe2e8f4b3c4b9ba246517c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a57f384110fe2e8f4b3c4b9ba246517c6">RTT_MAX_VALUE</a>&#160;&#160;&#160;(0xFFFFFFFFUL)</td></tr>
<tr class="memdesc:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTT is a 32-bit counter. <br /></td></tr>
<tr class="separator:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5c303292f2f3a27a2c901333aa4b560c"></a>ESP32 has four SPI controllers:</p>
<ul>
<li>controller SPI0 is reserved for caching the flash memory (CPSI)</li>
<li>controller SPI1 is reserved for external memories like flash and PSRAM (FSPI)</li>
<li>controller SPI2 realizes interface HSPI that can be used for peripherals</li>
<li>controller SPI3 realizes interface VSPI that can be used for peripherals</li>
</ul>
<p>Thus, a maximum of two SPI controllers can be used as peripheral interfaces:</p>
<ul>
<li>VSPI</li>
<li>HSPI</li>
</ul>
<p>SPI interfaces could be used in quad SPI mode, but RIOT's low level device driver doesn't support it.</p>
<p>The board-specific configuration of the SPI interface <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(n)</a> requires the definition of</p>
<ul>
<li>SPIn_CTRL, the SPI controller which is used for the interface (VSPI or HSPI),</li>
<li>SPIn_SCK, the GPIO used as clock signal</li>
<li>SPIn_MISO, the GPIO used as MISO signal</li>
<li>SPIn_MOSI, the GPIO used as MOSI signal, and</li>
<li>SPIn_CS0, the GPIO used as CS signal when the cs parameter in spi_aquire is GPIO_UNDEF,</li>
</ul>
<p>where n can be 0 or 1. If they are not defined, the according SPI interface <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(n)</a> is not used.</p>
<p>SPI_NUMOF is determined automatically from the board-specific peripheral definitions of SPIn_*. </p>
</td></tr>
<tr class="memitem:a4ca218aaab0f949219155ba184ee0ecf"><td class="memItemLeft" align="right" valign="top"><a id="a4ca218aaab0f949219155ba184ee0ecf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a4ca218aaab0f949219155ba184ee0ecf">SPI_NUMOF_MAX</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a4ca218aaab0f949219155ba184ee0ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of SPI interfaces that can be used by board definitions. <br /></td></tr>
<tr class="separator:a4ca218aaab0f949219155ba184ee0ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memItemLeft" align="right" valign="top"><a id="af3d9c2b9cf24ed0b13807d63f5e9b11f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#af3d9c2b9cf24ed0b13807d63f5e9b11f">PERIPH_SPI_NEEDS_TRANSFER_BYTE</a></td></tr>
<tr class="memdesc:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">requires function spi_transfer_byte <br /></td></tr>
<tr class="separator:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memItemLeft" align="right" valign="top"><a id="ac68c30cec18f4abf11cc4bb09c13df17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#ac68c30cec18f4abf11cc4bb09c13df17">PERIPH_SPI_NEEDS_TRANSFER_REG</a></td></tr>
<tr class="memdesc:ac68c30cec18f4abf11cc4bb09c13df17"><td class="mdescLeft">&#160;</td><td class="mdescRight">requires function spi_transfer_reg <br /></td></tr>
<tr class="separator:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb6291046cbd0102e8c87af75e4200d"><td class="memItemLeft" align="right" valign="top"><a id="afeb6291046cbd0102e8c87af75e4200d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#afeb6291046cbd0102e8c87af75e4200d">PERIPH_SPI_NEEDS_TRANSFER_REGS</a></td></tr>
<tr class="memdesc:afeb6291046cbd0102e8c87af75e4200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">requires function spi_transfer_regs <br /></td></tr>
<tr class="separator:afeb6291046cbd0102e8c87af75e4200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad268301d3b918e279269ec49f803488d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488d">spi_ctrl_t</a> { <a class="el" href="esp32_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316">HSPI</a> = 2, 
<a class="el" href="esp32_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488dad6f41e700a83c6ec2b976fb121fc9a0a">VSPI</a> = 3, 
<a class="el" href="esp8266_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316">HSPI</a> = 1
 }<tr class="memdesc:ad268301d3b918e279269ec49f803488d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI controllers that can be used for peripheral interfaces.  <a href="esp32_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488d">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ad268301d3b918e279269ec49f803488d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Timer configuration depenend on which implementation is used</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8406e709bdc84880c65f5fbcd000b9bf"></a>Timers are MCU built-in feature and not board-specific.</p>
<p>They are therefore configured here. </p>
</td></tr>
<tr class="memitem:a6e2f66f5b6f5c835dd11f9766c4ed897"><td class="memItemLeft" align="right" valign="top"><a id="a6e2f66f5b6f5c835dd11f9766c4ed897"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a6e2f66f5b6f5c835dd11f9766c4ed897">TIMER_NUMOF</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:a6e2f66f5b6f5c835dd11f9766c4ed897"><td class="mdescLeft">&#160;</td><td class="mdescRight">hardware timer modules are used for timer implementation (default) <br /></td></tr>
<tr class="separator:a6e2f66f5b6f5c835dd11f9766c4ed897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="memItemLeft" align="right" valign="top"><a id="a4b87241cfc8f0eb706ef97888f30ed0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER_CHANNEL_NUMOF</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b2f6205b5e6158a178f0ae472c6ee8"><td class="memItemLeft" align="right" valign="top"><a id="a90b2f6205b5e6158a178f0ae472c6ee8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a90b2f6205b5e6158a178f0ae472c6ee8">TIMER_SYSTEM</a>&#160;&#160;&#160;TIMERG0.hw_timer[0]</td></tr>
<tr class="memdesc:a90b2f6205b5e6158a178f0ae472c6ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer used for system time. <br /></td></tr>
<tr class="separator:a90b2f6205b5e6158a178f0ae472c6ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UART configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp407a5b3e285fd5f1acd0d75745831cfa"></a>ESP32 supports up to three UART devices.</p>
<p><a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(0)</a> has a fixed pin configuration and is always available. All ESP32 boards use it as standard configuration for the console. </p><pre class="fragment"> UART_DEV(0).TXD      GPIO1
 UART_DEV(0).RXD      GPIO3
</pre><p>The pin configuration of <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(1)</a> and <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(2)</a> are defined in board specific peripheral configuration by</p>
<ul>
<li>UARTn_TXD, the GPIO used as TxD signal, and</li>
<li>UARTn_RXD, the GPIO used as RxD signal,</li>
</ul>
<p>where n can be 1 or 2. If they are not defined, the according UART interface <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(n)</a> is not used.</p>
<p>UART_NUMOF is determined automatically from the board-specific peripheral definitions of UARTn_*. </p>
</td></tr>
<tr class="memitem:a1045548f8795e9aa17f4cda6f630576a"><td class="memItemLeft" align="right" valign="top"><a id="a1045548f8795e9aa17f4cda6f630576a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html#a1045548f8795e9aa17f4cda6f630576a">UART_NUMOF_MAX</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:a1045548f8795e9aa17f4cda6f630576a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of UART interfaces. <br /></td></tr>
<tr class="separator:a1045548f8795e9aa17f4cda6f630576a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aea6c293fdfb3bbb0f41e759577366d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6c293fdfb3bbb0f41e759577366d6f">&#9670;&nbsp;</a></span>ADC_NUMOF_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_NUMOF_MAX&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of ADC channels that could be used at maximum. </p>
<dl class="section note"><dt>Note</dt><dd>GPIO37 and GPIO38 are usually not broken out on ESP32 modules and are therefore not usable. The maximum number of ADC channels (ADC_NUMOF_MAX) is therefore set to 16. </dd></dl>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2periph__cpu_8h_source.html#l00265">265</a> of file <a class="el" href="esp32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a759f553fbddd2915b49e50c967661fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759f553fbddd2915b49e50c967661fb1">&#9670;&nbsp;</a></span>HAVE_GPIO_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAVE_GPIO_T</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override the default gpio_t type definition. </p>
<p>This is required here to have gpio_t defined in this file. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2periph__cpu_8h_source.html#l00069">69</a> of file <a class="el" href="esp32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="afec7c948b8c70db3c9394fc3dc145a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec7c948b8c70db3c9394fc3dc145a99">&#9670;&nbsp;</a></span>RTT_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_FREQUENCY&#160;&#160;&#160;(32768UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTT frequency definition. </p>
<p>The RTT frequency is always 32.768 kHz even if no external crystal is connected. In this case the RTT value counted with the internal 150 kHz RC oscillator is converted to a value for an RTT with 32.768 kHz. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2periph__cpu_8h_source.html#l00424">424</a> of file <a class="el" href="esp32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ad268301d3b918e279269ec49f803488d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad268301d3b918e279269ec49f803488d">&#9670;&nbsp;</a></span>spi_ctrl_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="esp32_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488d">spi_ctrl_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI controllers that can be used for peripheral interfaces. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316"></a>HSPI&#160;</td><td class="fielddoc"><p>HSPI interface controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad268301d3b918e279269ec49f803488dad6f41e700a83c6ec2b976fb121fc9a0a"></a>VSPI&#160;</td><td class="fielddoc"><p>VSPI interface controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316"></a>HSPI&#160;</td><td class="fielddoc"><p>HSPI interface controller. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2periph__cpu_8h_source.html#l00473">473</a> of file <a class="el" href="esp32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Wed Jul 1 2020 17:08:55 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.13</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
