package dispatcher
import spinal.core.Component.push
import spinal.core._
import spinal.lib._
import spinal.lib.{Stream, _}
import spinal.lib.bus.amba4.axi.{Axi4, Axi4Config}
import spinal.lib.tools.DataAnalyzer
import spinal.lib.fsm._
//import scala.language.postfixOps
//import scala.sys.exit
//import spinal.core.{Bundle, Component}
case class AxiMemControllerPort(dataWidth:Int) extends Bundle {
  val data = Bits(DispatcherConfig().size bits)
  // def isBlack : Bool = red === 0 && green === 0 && blue === 0
}

case class StreamFifoPort(dataWidth:Int) extends Bundle{
  val data = Bits(DispatcherConfig().fifoWidth bits)
}
case class Dispatcher() extends Component {

  val axiConfig = Axi4Config(addressWidth = AxiConfig().addrWid, dataWidth = AxiConfig().dataWid, idWidth = AxiConfig().idWid)

  val io = new Bundle {

    val read_flag = in Bool()
    val axiMemControlPort = master(Axi4(axiConfig))
    val result = out Bool()
//    val test = in Bool()
    val switchBigLineFlag = out(Reg(Bool()) init False)
    val bigPeBusyFlagVec = in Vec(Bool(),PeConfig().peColumnNum)
    val edgeFifoReadyVec = in Vec(Bool(),PeConfig().peColumnNum)

    //4 column PEs
    val dispatchToVexRegFilePorts = Vec(master(Flow(AxiMemControllerPort(DispatcherConfig().size))), PeConfig().peColumnNum)

    //4 column PEs and in each column there are 4 master ports connected with 4 edge fifos
//    val dispatchToEdgeFifoPorts = Vec(Vec(master(Stream(StreamFifoPort(DispatcherConfig().fifoWidth))), PeConfig().peNumEachColumn), PeConfig().peColumnNum)
    val edgePeColumnSelectOH = out Vec(Bool(),PeConfig().peColumnNum)
    val dispatchToEdgePorts = Vec(master(Stream(AxiMemControllerPort(DispatcherConfig().size))), PeConfig().peColumnNum)

    //2 switch regs port
    val dispatchVexRegOut4Gather = master(Flow(AxiMemControllerPort(DispatcherConfig().size)))

  }

  noIoPrefix()

  addPrePopTask(() => {
    io.flattenForeach(port => {
      val analysier = new DataAnalyzer(port)
      if (port.isInput & analysier.getFanOut.isEmpty) {
        //println(s"input port ${port.getDisplayName()} not used assign it to a register and add nopurne attribute")
        val port_reg = RegNext(port) setName (s"${port.getDisplayName()}_reg") addAttribute ("noprune")
      }

      if (port.isOutput & analysier.getFanIn.isEmpty) {
        //println(s"output port ${port.getDisplayName()} has no driver, now drived it to Ã¸ and add preserve attribute")
        port.setAsReg() // notice that there will be an output reg if there is no initial drives
        port assignFromBits (B(0, port.getBitsWidth bits))
        port.addAttribute("preserve")
      }
    })
  })

  axiRename(io.axiMemControlPort, "M_AXI_")

  def axiRename(axi: Axi4, prefix: String): Unit = {
    axi.flattenForeach { bt =>
      val names = bt.getName().split("_")
      val channelName = names(1)
      val signalName = names.last
      val newName = (channelName ++ signalName).toUpperCase
      bt.setName(prefix ++ newName)
    }
  }

  //************************************* axi4 port assignment here  *********************************//
  //aw channel
  io.axiMemControlPort.aw.payload.prot := B"3'b000"
  io.axiMemControlPort.aw.payload.size := U"3'b110" //110 means that the 64 bytes in a transfer

  //w channel
  io.axiMemControlPort.w.strb := B"64'hffff_ffff"

  //b channel

  //ar channel
  io.axiMemControlPort.ar.payload.prot := B"3'b000"
  io.axiMemControlPort.ar.payload.size := U"3'b110" //64 bytes(512b) in a transfer
  io.axiMemControlPort.ar.payload.burst := B"2'b01" //incr type
  io.axiMemControlPort.ar.len := U"8'b0000_0000"
  io.axiMemControlPort.ar.valid := False
  io.axiMemControlPort.ar.payload.addr := 0
  //  io.axiMemControlPort.ar.payload.len := U"8'b0000_0111" // (7+1) transfer in a burst

  //r channel
//  io.axiMemControlPort.r.ready := False

  //*************************** AXI4 Read Data to Dispatch Stream Data *********************************//
  //vex or edge demux to different 2 stream channels
  val vexIndexEdgeSelect = Reg(UInt(log2Up(3) bits)) init 0
  val vexIndexEdgeOutStreams = StreamDemux(io.axiMemControlPort.r, vexIndexEdgeSelect, 3)
  vexIndexEdgeOutStreams(0).ready := True
  vexIndexEdgeOutStreams(1).ready := True
  vexIndexEdgeOutStreams(2).ready := True

  //*************************** vexSwitchRegOutPorts Connection *********************************//
  val vexSwitchRegOutSelect = Reg(UInt(log2Up(2) bits)) init 0
  // only need one port, leaving the allocation function to PE section
  io.dispatchVexRegOut4Gather.payload.data := vexIndexEdgeOutStreams(0).payload.data
  io.dispatchVexRegOut4Gather.valid := vexIndexEdgeOutStreams(0).valid

//  io.vexSwitchRegOutPorts(0).payload.data := vexIndexEdgeOutStreams(0).payload.data
//  io.vexSwitchRegOutPorts(0).valid := vexIndexEdgeOutStreams(0).fire && vexSwitchRegOutSelect === 0
//
//  io.vexSwitchRegOutPorts(1).payload.data := vexIndexEdgeOutStreams(0).payload.data
//  io.vexSwitchRegOutPorts(1).valid := vexIndexEdgeOutStreams(0).fire && vexSwitchRegOutSelect === 1

  //***********************  dispatchToVexRegFilePorts Connection *******************//
  val vexPeColumnSelect = Reg(UInt(log2Up(4) bits)) init 0
  for(i <- 0 until PeConfig().peColumnNum){
    io.dispatchToVexRegFilePorts(i).payload.data := vexIndexEdgeOutStreams(0).payload.data
    io.dispatchToVexRegFilePorts(i).valid := vexIndexEdgeOutStreams(0).valid &&  vexPeColumnSelect === i
  }

  //******************************** EDGE INDEX DISPATCH*********************************************//
  val edgeIndexFifo = StreamFifo(
    dataType = AxiMemControllerPort(DispatcherConfig().size),
    depth = 4096
    //    pushClock = clockA,
    //    popClock = clockB
  )
  edgeIndexFifo.io.push.payload.data := vexIndexEdgeOutStreams(1).payload.data
  edgeIndexFifo.io.push.valid := vexIndexEdgeOutStreams(1).valid

//********************************** EDGE DATA DISPATCH ********************************************//
  //InFlag is from the perspective of the input of cacheFifo
//val allZeroInFlag = vexIndexEdgeOutStreams(1).payload.data.subdivideIn(16 bits)(0) === 0 && //&&
//  vexIndexEdgeOutStreams(1).payload.data.subdivideIn(16 bits)(1) === 0 && //&&
//  vexIndexEdgeOutStreams(1).payload.data.subdivideIn(16 bits)(2) === 0 && //&&
//  vexIndexEdgeOutStreams(1).payload.data.subdivideIn(16 bits)(3) === 0 && //&&
//  vexIndexEdgeOutStreams(1).payload.data.subdivideIn(16 bits)(4) === 0 && //&&
//  vexIndexEdgeOutStreams(1).payload.data.subdivideIn(16 bits)(5) === 0 &&
//  vexIndexEdgeOutStreams(1).payload.data.subdivideIn(16 bits)(6) === 0 &&
//  vexIndexEdgeOutStreams(1).payload.data.subdivideIn(16 bits)(7) === 0

  val seperatorIn = vexIndexEdgeOutStreams(2).payload.data.subdivideIn(PeConfig().peColumnWid bits)(0) === 0 || //&&
                    vexIndexEdgeOutStreams(2).payload.data.subdivideIn(PeConfig().peColumnWid bits)(1) === 0 || //&&
                    vexIndexEdgeOutStreams(2).payload.data.subdivideIn(PeConfig().peColumnWid bits)(2) === 0 || //&&
                    vexIndexEdgeOutStreams(2).payload.data.subdivideIn(PeConfig().peColumnWid bits)(3) === 0  //&&

  val seperatorInReg = Reg(Bool()) init False
  when(seperatorIn === True){
    seperatorInReg := True
  }


//  val edgeIndexFifo = StreamFifo(
//    dataType = AxiMemControllerPort(DispatcherConfig().size),
//    depth = 4096
//  )
//  edgeIndexFifo.io.push.payload

//  edgeIndexFifo.io.push.payload.
//  edgeIndexFifo.io.push.valid := vexIndexEdgeOutStreams(1).valid
//  edgeIndexFifo.io.push.payload :=

//  val allZeroInFlagReg = Reg(Bool()) init False
  val edgeCacheFifo = StreamFifo(
    dataType = AxiMemControllerPort(DispatcherConfig().size),
    depth = 4096
    //    pushClock = clockA,
    //    popClock = clockB
  )
  edgeCacheFifo.io.push.payload.data := vexIndexEdgeOutStreams(2).payload.data
  edgeCacheFifo.io.push.valid := vexIndexEdgeOutStreams(2).valid

  val edgeCacheFifoOutRegDly1 = RegNextWhen(edgeCacheFifo.io.pop.payload.data, edgeCacheFifo.io.pop.valid)
  val edgeCacheFifoOutRegDly2 = RegNextWhen(edgeCacheFifoOutRegDly1,edgeCacheFifo.io.pop.valid)

  when(edgeCacheFifo.io.pop.valid){
    val onesCount = CountOne(edgeCacheFifo.io.pop.payload.data.asBits)
  }


//  val allZeroOutFlag = edgeCacheFifo.io.pop.payload.data === 0
//  edgeCacheFifo.io.pop.valid := True
//  val dipatchOutSeperator = Bool()
  val seperatorOut = edgeCacheFifo.io.pop.payload.data.subdivideIn(PeConfig().peColumnWid bits)(0) === 0 || //&&
                     edgeCacheFifo.io.pop.payload.data.subdivideIn(PeConfig().peColumnWid bits)(1) === 0 || //&&
                     edgeCacheFifo.io.pop.payload.data.subdivideIn(PeConfig().peColumnWid bits)(2) === 0 || //&&
                     edgeCacheFifo.io.pop.payload.data.subdivideIn(PeConfig().peColumnWid bits)(3) === 0    //&&

  val seperatorOutReg = Reg(Bool()) init False
  when(seperatorOut === True) {
    seperatorOutReg := True
  }

  //edge data dispatch to 4 pe column stream,stream0 for vex, stream1 for edges
  val edgePeColumnSelect = Reg(UInt(log2Up(4) bits)) init 0
  val edgePeColumnSelectOH = B"1" << edgePeColumnSelect
  for(i <- 0 until PeConfig().peColumnNum){
    io.edgePeColumnSelectOH(i) := edgePeColumnSelectOH(i)
  }
//  val edgePeColumnOutStreams = StreamDemux(vexIndexEdgeOutStreams(1), edgePeColumnSelect, 4)

  val edgePeColumnOutStreams = StreamDemux(edgeCacheFifo.io.pop, edgePeColumnSelect, 4)
  for (i <- 0 until PeConfig().peColumnNum) { //i for ith column
    io.dispatchToEdgePorts(i).payload.data := edgePeColumnOutStreams(i).payload.data
    when(seperatorOutReg){
      io.dispatchToEdgePorts(i).valid := False
    }.otherwise{
      io.dispatchToEdgePorts(i).valid := edgePeColumnOutStreams(i).valid
    }
    edgePeColumnOutStreams(i).ready := io.edgeFifoReadyVec(i)

    //    for (j <- 0 until PeConfig().peNumEachColumn) { //j for the offset of the ith column
////      edgePeColumnOutStreams(i).ready :=
//      io.dispatchToEdgeFifoPorts(i)(j).payload.data := edgePeColumnOutStreams(i).payload.data.subdivideIn(16 bits)(j)
//      when(edgePeColumnOutStreams(i).payload.data.subdivideIn(16 bits)(j) === 0 && (~allZeroInFlag) ){
//        io.dispatchToEdgeFifoPorts(i)(j).valid := False //make sure that zeros will not be sent to the edgefifos within PEs
//      }.otherwise{
//        io.dispatchToEdgeFifoPorts(i)(j).valid := edgePeColumnOutStreams(i).valid
//      }
//    }
  }

  //********************************  FSM Control  *******************************************************//
  val axi4MemCtrlFsm = new StateMachine {
    //FSM Internal Variables
    val axiReadVertexCnt = Reg(UInt(8 bits)) init 0
    val edgeAddrCnt = Reg(UInt(16 bits)) init 0
    //endlineflag Control
    val vexAddrCnt = Reg(UInt(16 bits)) init 0
    val endLineFlag = Reg(Bool()) init False
    val peColumnSelectInOrderCnt = Reg(UInt(2 bits)) init 0

    //******************************* READ_IDLE ***********************************//
    val READ_IDLE = new State with EntryPoint {
      whenIsActive{
        goto(READ_VEX_ADDR)
      }
    }


    //******************************* READ_VEX_ADDR *********************************//
    val READ_VEX_ADDR: State = new State {

//      whenIsActive{
//
//        io.axiMemControlPort.ar.payload.len := U"8'b0000_0001" // (1+1) transfer in a burst
//        io.axiMemControlPort.ar.payload.addr := U"32'h0000_0000" + vexAddrCnt * 128
//        vexPeColumnSelect := peColumnSelectInOrderCnt
//        when((vexAddrCnt+1) % DispatcherConfig().vexBigLineThreshold === 0){
//          endLineFlag := True
//        }
//
//        io.axiMemControlPort.ar.valid := True
//        when(io.axiMemControlPort.ar.ready){
//          goto(READ_VEX_DATA)
//        }
//      }

      whenIsActive {
        //startUp := False
        io.axiMemControlPort.ar.payload.len := U"8'b0000_0001" // (7+1) transfer in a burst
        io.axiMemControlPort.ar.payload.addr := U"32'h0000_0000"

        when(io.bigPeBusyFlagVec(0) === False) {
          vexPeColumnSelect := 0
          io.axiMemControlPort.ar.valid := True
          when(io.axiMemControlPort.ar.ready){
            goto(READ_VEX_DATA)
          }
        }.elsewhen(io.bigPeBusyFlagVec(1) === False){
          vexPeColumnSelect := 1
          io.axiMemControlPort.ar.valid := True
          when(io.axiMemControlPort.ar.ready) {
            goto(READ_VEX_DATA)
          }
        }.elsewhen(io.bigPeBusyFlagVec(2) === False){
          vexPeColumnSelect := 2
          io.axiMemControlPort.ar.valid := True
          when(io.axiMemControlPort.ar.ready) {
            goto(READ_VEX_DATA)
          }
        }.elsewhen(io.bigPeBusyFlagVec(3) === False){
          vexPeColumnSelect := 3
          io.axiMemControlPort.ar.valid := True
          when(io.axiMemControlPort.ar.ready) {
            goto(READ_VEX_DATA)
          }
        }
      }   //end of whenIsActive
    }//end of new state

    //******************************* READ_VEX_DATA *********************************//
    val dispatchVexCnt = Reg(UInt(16 bits)) init 0

    val READ_VEX_DATA = new State {

      whenIsActive {
//        io.axiMemControlPort.r.ready := True
        vexIndexEdgeOutStreams(0).ready := True
        when(io.axiMemControlPort.r.fire) {
          axiReadVertexCnt := axiReadVertexCnt + 1
          dispatchVexCnt := dispatchVexCnt + 1
          when(dispatchVexCnt === DispatcherConfig().vexBigLineThreshold - 1){
            dispatchVexCnt := 0
          }
          when(axiReadVertexCnt === 2 - 1) {
            axiReadVertexCnt := 0
            goto(READ_EDGE_INDEX_ADDR)
          }
        }
      }
      onExit{
        seperatorInReg := False
      }
    }

    //*******************************READ_EDGE_INDEX *********************************//

    val READ_EDGE_INDEX_ADDR = new State {

      whenIsActive{

        io.axiMemControlPort.ar.payload.len := U"8'b0000_0001" // (7+1) transfer in a burst
        io.axiMemControlPort.ar.payload.addr := U"32'h0040_0000"
        io.axiMemControlPort.ar.valid := True
        when(io.axiMemControlPort.ar.ready){
          goto(READ_EDGE_INDEX_DATA)
        }
      }
    }

    val READ_EDGE_INDEX_DATA = new State {
      onEntry{
        vexIndexEdgeSelect := 1
      }
      whenIsActive{
        when(io.axiMemControlPort.r.last){
          goto(READ_EDGE)
        }
      }
    }

    //******************************* READ_EDGE_DATA *********************************//
    val peZeroCntVec = Vec(Reg(UInt(16 bits)) init 0, PeConfig().peNumEachColumn)

    val READ_EDGE = new StateFsm(fsm = internalFsm()){
      whenCompleted{
        vexIndexEdgeSelect := 0
        peColumnSelectInOrderCnt := peColumnSelectInOrderCnt + 1

        vexAddrCnt := vexAddrCnt + 1
        when((vexAddrCnt+1) % DispatcherConfig().vexBigLineThreshold === 0){
          endLineFlag := False
        }
        goto(READ_VEX_ADDR)

      }
    }
    def internalFsm() = new StateMachine {

      val READ_EDGE_ADDR: State = new State with EntryPoint{

        whenIsActive{
          io.axiMemControlPort.ar.valid := True
          io.axiMemControlPort.ar.payload.len := U"8'b0001_1111" //burst length = 31 + 1
          io.axiMemControlPort.ar.payload.addr := U"32'h00800000" + (32 * 64) * edgeAddrCnt
          //io.axiMemControlPort.ar.payload.len := U"8'b0000_0111" // (7+1) transfer in a burst
          when(io.axiMemControlPort.ar.ready){
            goto(DISPATCH_EDGE_DATA)
          }
        }
      }

      val DISPATCH_EDGE_DATA = new State{
        onEntry{
          seperatorOutReg := False
          vexIndexEdgeSelect := 2
          edgePeColumnSelect := vexPeColumnSelect  //å½ç¡®å®vexPeColumnçæ¶åï¼åæ¶ç¡®å®äºedgePeColumn
        }

        whenIsActive{

          io.axiMemControlPort.ar.payload.addr := U"32'h0000_1000" + (32*64) * edgeAddrCnt
          when((seperatorInReg||seperatorIn) && io.axiMemControlPort.r.last){
            edgeAddrCnt := edgeAddrCnt + 1
            exit()
          }.elsewhen((seperatorInReg||seperatorIn) =/= True && io.axiMemControlPort.r.last){
            edgeAddrCnt := edgeAddrCnt + 1
            goto(READ_EDGE_ADDR)
          }
//          when(/*(allZeroInFlag || allZeroInFlagReg) && */ io.axiMemControlPort.r.last){
//            edgeAddrCnt := edgeAddrCnt + 1
//            exit()
//          }.elsewhen ( io.axiMemControlPort.r.last){
//            edgeAddrCnt := edgeAddrCnt + 1
//            goto(READ_EDGE_ADDR)
//          }
        }
        onExit{
//          allZeroInFlagReg := False
        }
      }
    }
  } //end of FSM

  //************************** ScheduleBoard for Read and Write ***************************//
  case class ScheduleBoardPort() extends Bundle {
    val entryNum = UInt(4 bits)
    val busy = Bool()
    val colNum = UInt(4 bits)
  }

  val scheduleBoard = new Area {

    val scheduleBoardPorts = Vec(slave Stream (ScheduleBoardPort()), 4)
    val streamPortsArbiter = StreamArbiterFactory.roundRobin.onArgs(scheduleBoardPorts(0), scheduleBoardPorts(1), scheduleBoardPorts(2), scheduleBoardPorts(3))
    streamPortsArbiter.ready := True

    val entry = new Bundle {
      val busy = Reg(UInt(1 bits)) init 0
      val colNum = Reg(UInt(2 bits)) init 0
    }

    noIoPrefix()

    val scheduleBoard = Vec(entry, 4)

    def writeField(entryNum: Int, fieldName: String, value: Int) = {
      fieldName match {
        case "busy" => scheduleBoard(entryNum).busy := U(value)
        case "colNum" => scheduleBoard(entryNum).colNum := U(value)
        case _ => report("Wrong field name")
      }
    }

    def readField(entryNum: Int, fieldName: String) = {
      fieldName match {
        case "busy" => scheduleBoard(entryNum).busy
        case "colNum" => scheduleBoard(entryNum).colNum
        case _ => report("Wrong field name")
      }
    }
  } //end of scheduleboard

}//end of component


