Simulator report for Adder8_AmarnathPatel
Thu Nov 07 16:32:45 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 98 nodes     ;
; Simulation Coverage         ;       0.00 % ;
; Total Number of Transitions ; 0            ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 98           ;
; Total output ports checked                          ; 98           ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 98           ;
; Total output ports with no 1-value coverage         ; 98           ;
; Total output ports with no 0-value coverage         ; 98           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                       ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; Node Name                                                            ; Output Port Name                                                     ; Output Port Type ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; |Adder8_AmarnathPatelVHDL|A[0]                                       ; |Adder8_AmarnathPatelVHDL|A[0]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[1]                                       ; |Adder8_AmarnathPatelVHDL|A[1]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[2]                                       ; |Adder8_AmarnathPatelVHDL|A[2]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[3]                                       ; |Adder8_AmarnathPatelVHDL|A[3]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[4]                                       ; |Adder8_AmarnathPatelVHDL|A[4]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[5]                                       ; |Adder8_AmarnathPatelVHDL|A[5]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[6]                                       ; |Adder8_AmarnathPatelVHDL|A[6]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[7]                                       ; |Adder8_AmarnathPatelVHDL|A[7]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[0]                                       ; |Adder8_AmarnathPatelVHDL|B[0]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[1]                                       ; |Adder8_AmarnathPatelVHDL|B[1]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[2]                                       ; |Adder8_AmarnathPatelVHDL|B[2]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[3]                                       ; |Adder8_AmarnathPatelVHDL|B[3]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[4]                                       ; |Adder8_AmarnathPatelVHDL|B[4]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[5]                                       ; |Adder8_AmarnathPatelVHDL|B[5]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[6]                                       ; |Adder8_AmarnathPatelVHDL|B[6]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[7]                                       ; |Adder8_AmarnathPatelVHDL|B[7]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|Cin                                        ; |Adder8_AmarnathPatelVHDL|Cin                                        ; out              ;
; |Adder8_AmarnathPatelVHDL|S[0]                                       ; |Adder8_AmarnathPatelVHDL|S[0]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[1]                                       ; |Adder8_AmarnathPatelVHDL|S[1]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[2]                                       ; |Adder8_AmarnathPatelVHDL|S[2]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[3]                                       ; |Adder8_AmarnathPatelVHDL|S[3]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[4]                                       ; |Adder8_AmarnathPatelVHDL|S[4]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[5]                                       ; |Adder8_AmarnathPatelVHDL|S[5]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[6]                                       ; |Adder8_AmarnathPatelVHDL|S[6]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[7]                                       ; |Adder8_AmarnathPatelVHDL|S[7]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|Cout                                       ; |Adder8_AmarnathPatelVHDL|Cout                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|COUT~0      ; out0             ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                       ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; Node Name                                                            ; Output Port Name                                                     ; Output Port Type ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; |Adder8_AmarnathPatelVHDL|A[0]                                       ; |Adder8_AmarnathPatelVHDL|A[0]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[1]                                       ; |Adder8_AmarnathPatelVHDL|A[1]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[2]                                       ; |Adder8_AmarnathPatelVHDL|A[2]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[3]                                       ; |Adder8_AmarnathPatelVHDL|A[3]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[4]                                       ; |Adder8_AmarnathPatelVHDL|A[4]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[5]                                       ; |Adder8_AmarnathPatelVHDL|A[5]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[6]                                       ; |Adder8_AmarnathPatelVHDL|A[6]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|A[7]                                       ; |Adder8_AmarnathPatelVHDL|A[7]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[0]                                       ; |Adder8_AmarnathPatelVHDL|B[0]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[1]                                       ; |Adder8_AmarnathPatelVHDL|B[1]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[2]                                       ; |Adder8_AmarnathPatelVHDL|B[2]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[3]                                       ; |Adder8_AmarnathPatelVHDL|B[3]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[4]                                       ; |Adder8_AmarnathPatelVHDL|B[4]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[5]                                       ; |Adder8_AmarnathPatelVHDL|B[5]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[6]                                       ; |Adder8_AmarnathPatelVHDL|B[6]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|B[7]                                       ; |Adder8_AmarnathPatelVHDL|B[7]                                       ; out              ;
; |Adder8_AmarnathPatelVHDL|Cin                                        ; |Adder8_AmarnathPatelVHDL|Cin                                        ; out              ;
; |Adder8_AmarnathPatelVHDL|S[0]                                       ; |Adder8_AmarnathPatelVHDL|S[0]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[1]                                       ; |Adder8_AmarnathPatelVHDL|S[1]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[2]                                       ; |Adder8_AmarnathPatelVHDL|S[2]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[3]                                       ; |Adder8_AmarnathPatelVHDL|S[3]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[4]                                       ; |Adder8_AmarnathPatelVHDL|S[4]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[5]                                       ; |Adder8_AmarnathPatelVHDL|S[5]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[6]                                       ; |Adder8_AmarnathPatelVHDL|S[6]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|S[7]                                       ; |Adder8_AmarnathPatelVHDL|S[7]                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|Cout                                       ; |Adder8_AmarnathPatelVHDL|Cout                                       ; pin_out          ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F7|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F6|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F5|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F4|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F3|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F2|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F1|COUT~0      ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[0] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[0] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[1] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[1] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[2] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[2] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[3] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[3] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[4] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[4] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[5] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[5] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[6] ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|nand_out[6] ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|SUM~0       ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|SUM~0       ; out0             ;
; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|COUT~0      ; |Adder8_AmarnathPatelVHDL|FullAdder_AmarnathPatelVHDL:F0|COUT~0      ; out0             ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 07 16:32:45 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Adder8_AmarnathPatel -c Adder8_AmarnathPatel
Info: Using vector source file "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/Adder8_AmarnathPatel/Adder8_AmarnathPatel.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of Adder8_AmarnathPatel.vwf called Adder8_AmarnathPatel.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       0.00 %
Info: Number of transitions in simulation is 0
Info: Vector file Adder8_AmarnathPatel.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Thu Nov 07 16:32:45 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


