--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 838 paths analyzed, 385 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.952ns.
--------------------------------------------------------------------------------

Paths for end point avr_interface/serial_tx/state_q_FSM_FFd2 (SLICE_X13Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/cclk_detector/ready_q (FF)
  Destination:          avr_interface/serial_tx/state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.801ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.684 - 0.800)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/cclk_detector/ready_q to avr_interface/serial_tx/state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y5.AQ       Tcko                  0.430   avr_interface/cclk_detector/ready_q
                                                       avr_interface/cclk_detector/ready_q
    SLICE_X9Y5.D4        net (fanout=2)        0.508   avr_interface/cclk_detector/ready_q
    SLICE_X9Y5.D         Tilo                  0.259   avr_interface/n_rdy
                                                       avr_interface/n_rdy1_INV_0
    SLICE_X13Y35.SR      net (fanout=15)       3.166   avr_interface/n_rdy
    SLICE_X13Y35.CLK     Tsrck                 0.438   avr_interface/serial_tx/state_q_FSM_FFd2
                                                       avr_interface/serial_tx/state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.801ns (1.127ns logic, 3.674ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/serial_tx/state_q_FSM_FFd1 (SLICE_X13Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/cclk_detector/ready_q (FF)
  Destination:          avr_interface/serial_tx/state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.684 - 0.800)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/cclk_detector/ready_q to avr_interface/serial_tx/state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y5.AQ       Tcko                  0.430   avr_interface/cclk_detector/ready_q
                                                       avr_interface/cclk_detector/ready_q
    SLICE_X9Y5.D4        net (fanout=2)        0.508   avr_interface/cclk_detector/ready_q
    SLICE_X9Y5.D         Tilo                  0.259   avr_interface/n_rdy
                                                       avr_interface/n_rdy1_INV_0
    SLICE_X13Y35.SR      net (fanout=15)       3.166   avr_interface/n_rdy
    SLICE_X13Y35.CLK     Tsrck                 0.410   avr_interface/serial_tx/state_q_FSM_FFd2
                                                       avr_interface/serial_tx/state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (1.099ns logic, 3.674ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/serial_tx/tx_q (SLICE_X15Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/cclk_detector/ready_q (FF)
  Destination:          avr_interface/serial_tx/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 1)
  Clock Path Skew:      -0.108ns (0.599 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/cclk_detector/ready_q to avr_interface/serial_tx/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y5.AQ       Tcko                  0.430   avr_interface/cclk_detector/ready_q
                                                       avr_interface/cclk_detector/ready_q
    SLICE_X9Y5.D4        net (fanout=2)        0.508   avr_interface/cclk_detector/ready_q
    SLICE_X9Y5.D         Tilo                  0.259   avr_interface/n_rdy
                                                       avr_interface/n_rdy1_INV_0
    SLICE_X15Y29.SR      net (fanout=15)       2.651   avr_interface/n_rdy
    SLICE_X15Y29.CLK     Tsrck                 0.407   avr_interface/serial_tx/tx_q
                                                       avr_interface/serial_tx/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (1.096ns logic, 3.159ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/data_q_5 (SLICE_X5Y4.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/spi_slave/data_q_4 (FF)
  Destination:          avr_interface/spi_slave/data_q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/spi_slave/data_q_4 to avr_interface/spi_slave/data_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y4.CQ        Tcko                  0.198   avr_interface/spi_slave/data_q<6>
                                                       avr_interface/spi_slave/data_q_4
    SLICE_X5Y4.C5        net (fanout=1)        0.052   avr_interface/spi_slave/data_q<4>
    SLICE_X5Y4.CLK       Tah         (-Th)    -0.155   avr_interface/spi_slave/data_q<6>
                                                       avr_interface/spi_slave/Mmux_data_q[6]_din[7]_mux_4_OUT61
                                                       avr_interface/spi_slave/data_q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/serial_tx/data_q_4 (SLICE_X13Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               helloWorldPrinter/message_rom/data_q_4 (FF)
  Destination:          avr_interface/serial_tx/data_q_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: helloWorldPrinter/message_rom/data_q_4 to avr_interface/serial_tx/data_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.CMUX    Tshcko                0.266   helloWorldPrinter/message_rom/data_q<5>
                                                       helloWorldPrinter/message_rom/data_q_4
    SLICE_X13Y28.AX      net (fanout=1)        0.097   helloWorldPrinter/message_rom/data_q<4>
    SLICE_X13Y28.CLK     Tckdi       (-Th)    -0.059   avr_interface/serial_tx/data_q<6>
                                                       avr_interface/serial_tx/data_q_4
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.325ns logic, 0.097ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/data_q_3 (SLICE_X5Y4.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/spi_slave/data_q_2 (FF)
  Destination:          avr_interface/spi_slave/data_q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/spi_slave/data_q_2 to avr_interface/spi_slave/data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y4.BQ        Tcko                  0.198   avr_interface/spi_slave/data_q<6>
                                                       avr_interface/spi_slave/data_q_2
    SLICE_X5Y4.B5        net (fanout=1)        0.068   avr_interface/spi_slave/data_q<2>
    SLICE_X5Y4.CLK       Tah         (-Th)    -0.155   avr_interface/spi_slave/data_q<6>
                                                       avr_interface/spi_slave/Mmux_data_q[6]_din[7]_mux_4_OUT41
                                                       avr_interface/spi_slave/data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.353ns logic, 0.068ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr_interface/block_q<3>/CLK
  Logical resource: avr_interface/Mshreg_block_q_2/CLK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/ss_q/CLK
  Logical resource: avr_interface/spi_slave/sck_old_q/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.952|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 838 paths, 0 nets, and 508 connections

Design statistics:
   Minimum period:   4.952ns{1}   (Maximum frequency: 201.939MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 19 15:07:57 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



