INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/GRU_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GRU_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/GRU_sel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GRU_select'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/Mem128x32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mem128x32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/Mem48x64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mem48x64'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/Mem9600x64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mem9600x64'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/Mem_initial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mem_initial'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/TOP_RNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_RNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/counter_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/fc_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fc_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/fully_connected.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fully_connected'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/hprev_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'h_prev_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'input_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/input_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'input_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/input_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'input_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/memory_cell_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_cell_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/output_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_stage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/r_u_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'r_u_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/sigmoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sigmoid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/sigmoid_fc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sigmoid_fc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/tanh_h_t.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tanh_h_t'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/write_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'write_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nitro 5/Desktop/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2/ICP_RNN_PART2.sim/tb_RNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_RNN'
