{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771924505296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771924505297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 00:15:05 2026 " "Processing started: Tue Feb 24 00:15:05 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771924505297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924505297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924505297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771924505560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771924505560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ashinashell/class_coding/EE443_Labs/Lab 0/REG8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-clk " "Found design unit 1: REG8-clk" {  } { { "../Lab 0/REG8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515892 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "../Lab 0/REG8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924515892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ashinashell/class_coding/EE443_Labs/Lab 0/REG16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-logical_stuff " "Found design unit 1: REG16-logical_stuff" {  } { { "../Lab 0/REG16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515893 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "../Lab 0/REG16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924515893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REG8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8X16-behavior " "Found design unit 1: REG8X16-behavior" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515894 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8X16 " "Found entity 1: REG8X16" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924515894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DCD3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DCD3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD3x8-behavior " "Found design unit 1: DCD3x8-behavior" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515895 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD3x8 " "Found entity 1: DCD3x8" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924515895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX4X4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX4X4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4X4-behavior " "Found design unit 1: MUX4X4-behavior" {  } { { "MUX4X4.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX4X4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515896 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4X4 " "Found entity 1: MUX4X4" {  } { { "MUX4X4.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX4X4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924515896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX8X16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX8X16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8X16-behavior " "Found design unit 1: MUX8X16-behavior" {  } { { "MUX8X16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX8X16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515897 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8X16 " "Found entity 1: MUX8X16" {  } { { "MUX8X16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX8X16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924515897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX4X16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX4X16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4X16-behavior " "Found design unit 1: MUX4X16-behavior" {  } { { "MUX4X16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX4X16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515898 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4X16 " "Found entity 1: MUX4X16" {  } { { "MUX4X16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX4X16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924515898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924515898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REG8x16 " "Elaborating entity \"REG8x16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771924515998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCD3x8 DCD3x8:add_reg1_dcd " "Elaborating entity \"DCD3x8\" for hierarchy \"DCD3x8:add_reg1_dcd\"" {  } { { "REG8x16.vhd" "add_reg1_dcd" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771924516002 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D DCD3x8.vhd(14) " "VHDL Process Statement warning at DCD3x8.vhd(14): inferring latch(es) for signal or variable \"D\", which holds its previous value in one or more paths through the process" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771924516004 "|REG8x16|DCD3x8:add_reg1_dcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] DCD3x8.vhd(14) " "Inferred latch for \"D\[0\]\" at DCD3x8.vhd(14)" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924516005 "|REG8x16|DCD3x8:add_reg1_dcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] DCD3x8.vhd(14) " "Inferred latch for \"D\[1\]\" at DCD3x8.vhd(14)" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924516005 "|REG8x16|DCD3x8:add_reg1_dcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] DCD3x8.vhd(14) " "Inferred latch for \"D\[2\]\" at DCD3x8.vhd(14)" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924516005 "|REG8x16|DCD3x8:add_reg1_dcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] DCD3x8.vhd(14) " "Inferred latch for \"D\[3\]\" at DCD3x8.vhd(14)" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924516005 "|REG8x16|DCD3x8:add_reg1_dcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] DCD3x8.vhd(14) " "Inferred latch for \"D\[4\]\" at DCD3x8.vhd(14)" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924516005 "|REG8x16|DCD3x8:add_reg1_dcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] DCD3x8.vhd(14) " "Inferred latch for \"D\[5\]\" at DCD3x8.vhd(14)" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924516005 "|REG8x16|DCD3x8:add_reg1_dcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] DCD3x8.vhd(14) " "Inferred latch for \"D\[6\]\" at DCD3x8.vhd(14)" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924516005 "|REG8x16|DCD3x8:add_reg1_dcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] DCD3x8.vhd(14) " "Inferred latch for \"D\[7\]\" at DCD3x8.vhd(14)" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924516005 "|REG8x16|DCD3x8:add_reg1_dcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG16 REG16:\\reg_gen:0:regs " "Elaborating entity \"REG16\" for hierarchy \"REG16:\\reg_gen:0:regs\"" {  } { { "REG8x16.vhd" "\\reg_gen:0:regs" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771924516012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8 REG16:\\reg_gen:0:regs\|REG8:reg_1 " "Elaborating entity \"REG8\" for hierarchy \"REG16:\\reg_gen:0:regs\|REG8:reg_1\"" {  } { { "../Lab 0/REG16.vhd" "reg_1" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG16.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771924516017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8X16 MUX8X16:mux_1 " "Elaborating entity \"MUX8X16\" for hierarchy \"MUX8X16:mux_1\"" {  } { { "REG8x16.vhd" "mux_1" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771924516030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4X16 MUX8X16:mux_1\|MUX4X16:mux_1 " "Elaborating entity \"MUX4X16\" for hierarchy \"MUX8X16:mux_1\|MUX4X16:mux_1\"" {  } { { "MUX8X16.vhd" "mux_1" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX8X16.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771924516032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4X4 MUX8X16:mux_1\|MUX4X16:mux_1\|MUX4X4:\\mux_generate:0:mux_i " "Elaborating entity \"MUX4X4\" for hierarchy \"MUX8X16:mux_1\|MUX4X16:mux_1\|MUX4X4:\\mux_generate:0:mux_i\"" {  } { { "MUX4X16.vhd" "\\mux_generate:0:mux_i" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX4X16.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771924516034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1771924516728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771924517226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771924517226 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_R1\[2\] " "No output dependent on input pin \"ADD_R1\[2\]\"" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771924517277 "|REG8X16|ADD_R1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_R2\[2\] " "No output dependent on input pin \"ADD_R2\[2\]\"" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771924517277 "|REG8X16|ADD_R2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_W\[0\] " "No output dependent on input pin \"ADD_W\[0\]\"" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771924517277 "|REG8X16|ADD_W[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_W\[1\] " "No output dependent on input pin \"ADD_W\[1\]\"" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771924517277 "|REG8X16|ADD_W[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_W\[2\] " "No output dependent on input pin \"ADD_W\[2\]\"" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771924517277 "|REG8X16|ADD_W[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_R1\[1\] " "No output dependent on input pin \"ADD_R1\[1\]\"" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771924517277 "|REG8X16|ADD_R1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_R1\[0\] " "No output dependent on input pin \"ADD_R1\[0\]\"" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771924517277 "|REG8X16|ADD_R1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_R2\[1\] " "No output dependent on input pin \"ADD_R2\[1\]\"" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771924517277 "|REG8X16|ADD_R2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_R2\[0\] " "No output dependent on input pin \"ADD_R2\[0\]\"" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771924517277 "|REG8X16|ADD_R2[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1771924517277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771924517278 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771924517278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1771924517278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771924517278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771924517289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 24 00:15:17 2026 " "Processing ended: Tue Feb 24 00:15:17 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771924517289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771924517289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771924517289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924517289 ""}
