Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../source/coregen/char_rom"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\RA43-2016\lab2\source\rtl\vhdl\vga_sync.vhd" into library work
Parsing entity <vga_sync>.
Parsing architecture <rtl> of entity <vga_sync>.
Parsing VHDL file "D:\RA43-2016\lab2\source\coregen\dcm75MHz.vhd" into library work
Parsing entity <dcm75MHz>.
Parsing architecture <xilinx> of entity <dcm75mhz>.
Parsing VHDL file "D:\RA43-2016\lab2\source\coregen\dcm50MHz.vhd" into library work
Parsing entity <dcm50MHz>.
Parsing architecture <xilinx> of entity <dcm50mhz>.
Parsing VHDL file "D:\RA43-2016\lab2\source\coregen\dcm25MHz.vhd" into library work
Parsing entity <dcm25MHz>.
Parsing architecture <xilinx> of entity <dcm25mhz>.
Parsing VHDL file "D:\RA43-2016\lab2\source\coregen\dcm108MHz.vhd" into library work
Parsing entity <dcm108MHz>.
Parsing architecture <xilinx> of entity <dcm108mhz>.
Parsing VHDL file "D:\RA43-2016\lab2\source\coregen\char_rom\char_rom_def.vhd" into library work
Parsing entity <char_rom_def>.
Parsing architecture <char_rom_def_a> of entity <char_rom_def>.
Parsing VHDL file "D:\RA43-2016\lab2\source\rtl\vhdl\vga.vhd" into library work
Parsing entity <vga>.
Parsing architecture <rtl> of entity <vga>.
Parsing VHDL file "D:\RA43-2016\lab2\source\rtl\vhdl\text_mem.vhd" into library work
Parsing entity <text_mem>.
Parsing architecture <arc_text_mem> of entity <text_mem>.
Parsing VHDL file "D:\RA43-2016\lab2\source\rtl\vhdl\graphics_mem.vhd" into library work
Parsing entity <graphics_mem>.
Parsing architecture <arc_graphics_mem> of entity <graphics_mem>.
Parsing VHDL file "D:\RA43-2016\lab2\source\rtl\vhdl\char_rom.vhd" into library work
Parsing entity <char_rom>.
Parsing architecture <Behavioral> of entity <char_rom>.
Parsing VHDL file "D:\RA43-2016\lab2\source\rtl\vhdl\vga_top.vhd" into library work
Parsing entity <vga_top>.
Parsing architecture <rtl> of entity <vga_top>.
Parsing VHDL file "D:\RA43-2016\lab1\projects\1_basic\src\rtl\reg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <arch_reg> of entity <reg>.
Parsing VHDL file "D:\RA43-2016\lab2\source\rtl\vhdl\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\RA43-2016\lab2\source\rtl\vhdl\top.vhd" Line 187: Assignment to message_lenght ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\RA43-2016\lab2\source\rtl\vhdl\top.vhd" Line 192: Assignment to graphics_lenght ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "D:\RA43-2016\lab2\source\rtl\vhdl\top.vhd" Line 106: <oddr2> remains a black-box since it has no binding entity.

Elaborating entity <vga_top> (architecture <rtl>) with generics from library <work>.

Elaborating entity <vga> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:89 - "D:\RA43-2016\lab2\source\rtl\vhdl\vga.vhd" Line 123: <srl16> remains a black-box since it has no binding entity.

Elaborating entity <vga_sync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <dcm25MHz> (architecture <xilinx>) from library <work>.

Elaborating entity <char_rom> (architecture <Behavioral>) from library <work>.

Elaborating entity <char_rom_def> (architecture <char_rom_def_a>) from library <work>.
INFO:HDLCompiler:679 - "D:\RA43-2016\lab2\source\rtl\vhdl\char_rom.vhd" Line 77. Case statement is complete. others clause is never selected

Elaborating entity <text_mem> (architecture <arc_text_mem>) with generics from library <work>.

Elaborating entity <graphics_mem> (architecture <arc_graphics_mem>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\RA43-2016\lab2\source\rtl\vhdl\vga_top.vhd" Line 301: Assignment to grid_size ignored, since the identifier is never used

Elaborating entity <reg> (architecture <arch_reg>) with generics from library <work>.

Elaborating entity <reg> (architecture <arch_reg>) with generics from library <work>.
WARNING:HDLCompiler:634 - "D:\RA43-2016\lab2\source\rtl\vhdl\top.vhd" Line 159: Net <pixel_address[19]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\RA43-2016\lab2\source\rtl\vhdl\top.vhd" Line 160: Net <pixel_value[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\RA43-2016\lab2\source\rtl\vhdl\top.vhd" Line 161: Net <pixel_we> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\RA43-2016\lab2\source\rtl\vhdl\top.vhd".
        RES_TYPE = 1
        TEXT_MEM_DATA_WIDTH = 6
        GRAPH_MEM_DATA_WIDTH = 32
INFO:Xst:3210 - "D:\RA43-2016\lab2\source\rtl\vhdl\top.vhd" line 223: Output port <dir_pixel_row_o> of the instance <vga_top_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pixel_address> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pixel_value> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pixel_we> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 15-bit adder for signal <time_s[14]_GND_5_o_add_13_OUT> created at line 309.
    Found 14-bit adder for signal <offset_s[13]_GND_5_o_add_18_OUT> created at line 315.
    Found 14-bit adder for signal <char_address[13]_GND_5_o_add_38_OUT> created at line 343.
    Found 14-bit adder for signal <GND_5_o_offset_s[13]_add_44_OUT> created at line 349.
    Found 14-bit adder for signal <GND_5_o_offset_s[13]_add_46_OUT> created at line 350.
    Found 14-bit adder for signal <GND_5_o_offset_s[13]_add_48_OUT> created at line 351.
    Found 14-bit adder for signal <GND_5_o_offset_s[13]_add_50_OUT> created at line 352.
    Found 14-bit adder for signal <GND_5_o_offset_s[13]_add_52_OUT> created at line 353.
    Found 14-bit adder for signal <GND_5_o_offset_s[13]_add_54_OUT> created at line 354.
    Found 14-bit adder for signal <GND_5_o_offset_s[13]_add_56_OUT> created at line 355.
    Found 14-bit adder for signal <GND_5_o_offset_s[13]_add_58_OUT> created at line 356.
    Found 14-bit adder for signal <GND_5_o_offset_s[13]_add_60_OUT> created at line 357.
    Found 14-bit adder for signal <GND_5_o_offset_s[13]_add_62_OUT> created at line 358.
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_5_o_LessThan_21_o> created at line 323
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_5_o_LessThan_22_o> created at line 324
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_5_o_LessThan_23_o> created at line 325
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_5_o_LessThan_24_o> created at line 326
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_5_o_LessThan_25_o> created at line 327
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_5_o_LessThan_26_o> created at line 328
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_5_o_LessThan_27_o> created at line 329
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_42_o> created at line 347
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_44_o> created at line 348
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_46_o> created at line 349
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_48_o> created at line 350
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_50_o> created at line 351
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_52_o> created at line 352
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_54_o> created at line 353
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_56_o> created at line 354
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_58_o> created at line 355
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_60_o> created at line 356
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_62_o> created at line 357
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_64_o> created at line 358
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  19 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <top> synthesized.
WARNING:Xst:2972 - "D:\RA43-2016\lab2\source\rtl\vhdl\vga_top.vhd" line 251. All outputs of instance <graphics_mem_i> of block <graphics_mem> are unconnected in block <vga_top>. Underlying logic will be removed.

Synthesizing Unit <vga_top>.
    Related source file is "D:\RA43-2016\lab2\source\rtl\vhdl\vga_top.vhd".
        H_RES = 640
        V_RES = 480
        MEM_ADDR_WIDTH = 14
        GRAPH_MEM_ADDR_WIDTH = 20
        TEXT_MEM_DATA_WIDTH = 6
        GRAPH_MEM_DATA_WIDTH = 32
        RES_TYPE = 1
        MEM_SIZE = 4800
    Found 22-bit adder for signal <txt_rom_addr_c> created at line 271.
    Found 11x11-bit multiplier for signal <n0103> created at line 271.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <vga_top> synthesized.

Synthesizing Unit <vga>.
    Related source file is "D:\RA43-2016\lab2\source\rtl\vhdl\vga.vhd".
        RESOLUTION_TYPE = 1
        H_RES = 640
        V_RES = 480
    Found 1-bit register for signal <locked_del_reg_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <vga> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "D:\RA43-2016\lab2\source\rtl\vhdl\vga_sync.vhd".
        HORIZONTAL_RES = 640
        VERTICAL_RES = 480
        FRAME_SIZE = 4
    Found 1-bit register for signal <horiz_sync_r>.
    Found 11-bit register for signal <v_count_r>.
    Found 1-bit register for signal <vert_sync_r>.
    Found 1-bit register for signal <horiz_sync_out_r>.
    Found 1-bit register for signal <vert_sync_out_r>.
    Found 1-bit register for signal <psave_r>.
    Found 1-bit register for signal <blank_r>.
    Found 1-bit register for signal <sync_r>.
    Found 1-bit register for signal <horiz_sync_out_d_r>.
    Found 1-bit register for signal <vert_sync_out_d_r>.
    Found 1-bit register for signal <psave_d_r>.
    Found 1-bit register for signal <blank_d_r>.
    Found 1-bit register for signal <sync_d_r>.
    Found 8-bit register for signal <red_r>.
    Found 8-bit register for signal <green_r>.
    Found 8-bit register for signal <blue_r>.
    Found 11-bit register for signal <h_count_r>.
    Found 11-bit adder for signal <h_count_r[10]_GND_11_o_add_12_OUT> created at line 212.
    Found 11-bit adder for signal <v_count_r[10]_GND_11_o_add_28_OUT> created at line 247.
    Found 12-bit comparator greater for signal <BUS_0002_GND_11_o_LessThan_12_o> created at line 212
    Found 12-bit comparator lessequal for signal <n0017> created at line 229
    Found 12-bit comparator greater for signal <BUS_0006_GND_11_o_LessThan_21_o> created at line 229
    Found 12-bit comparator lessequal for signal <BUS_0011_GND_11_o_LessThan_28_o> created at line 247
    Found 12-bit comparator lessequal for signal <n0038> created at line 266
    Found 12-bit comparator greater for signal <BUS_0017_GND_11_o_LessThan_41_o> created at line 266
    Found 11-bit comparator lessequal for signal <n0047> created at line 279
    Found 11-bit comparator lessequal for signal <n0049> created at line 279
    Found 11-bit comparator greater for signal <v_count_r[10]_GND_11_o_LessThan_62_o> created at line 370
    Found 11-bit comparator greater for signal <GND_11_o_v_count_r[10]_LessThan_63_o> created at line 371
    Found 11-bit comparator greater for signal <h_count_r[10]_GND_11_o_LessThan_64_o> created at line 372
    Found 11-bit comparator greater for signal <GND_11_o_h_count_r[10]_LessThan_65_o> created at line 373
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <dcm25MHz>.
    Related source file is "D:\RA43-2016\lab2\source\coregen\dcm25MHz.vhd".
    Summary:
	no macro.
Unit <dcm25MHz> synthesized.

Synthesizing Unit <char_rom>.
    Related source file is "D:\RA43-2016\lab2\source\rtl\vhdl\char_rom.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <rom_mux_output_o> created at line 67.
    Summary:
	inferred   1 Multiplexer(s).
Unit <char_rom> synthesized.

Synthesizing Unit <text_mem>.
    Related source file is "D:\RA43-2016\lab2\source\rtl\vhdl\text_mem.vhd".
        MEM_ADDR_WIDTH = 14
        MEM_DATA_WIDTH = 6
        MEM_SIZE = 4800
WARNING:Xst:647 - Input <wr_addr_i<13:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <text_mem>, simulation mismatch.
    Found 4800x6-bit dual-port RAM <Mram_text_mem> for signal <text_mem>.
    Found 6-bit register for signal <rd_data_o>.
    Found 31-bit comparator greater for signal <index_t[30]_GND_22_o_LessThan_5_o> created at line 60
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <text_mem> synthesized.

Synthesizing Unit <graphics_mem>.
    Related source file is "D:\RA43-2016\lab2\source\rtl\vhdl\graphics_mem.vhd".
        MEM_ADDR_WIDTH = 20
        MEM_DATA_WIDTH = 32
        MEM_SIZE = 307200
WARNING:Xst:647 - Input <reset_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <graphics_mem>, simulation mismatch.
    Found 9600x32-bit dual-port RAM <Mram_graphics_mem> for signal <graphics_mem>.
    Found 1-bit register for signal <rd_value<31>>.
    Found 1-bit register for signal <rd_value<30>>.
    Found 1-bit register for signal <rd_value<29>>.
    Found 1-bit register for signal <rd_value<28>>.
    Found 1-bit register for signal <rd_value<27>>.
    Found 1-bit register for signal <rd_value<26>>.
    Found 1-bit register for signal <rd_value<25>>.
    Found 1-bit register for signal <rd_value<24>>.
    Found 1-bit register for signal <rd_value<23>>.
    Found 1-bit register for signal <rd_value<22>>.
    Found 1-bit register for signal <rd_value<21>>.
    Found 1-bit register for signal <rd_value<20>>.
    Found 1-bit register for signal <rd_value<19>>.
    Found 1-bit register for signal <rd_value<18>>.
    Found 1-bit register for signal <rd_value<17>>.
    Found 1-bit register for signal <rd_value<16>>.
    Found 1-bit register for signal <rd_value<15>>.
    Found 1-bit register for signal <rd_value<14>>.
    Found 1-bit register for signal <rd_value<13>>.
    Found 1-bit register for signal <rd_value<12>>.
    Found 1-bit register for signal <rd_value<11>>.
    Found 1-bit register for signal <rd_value<10>>.
    Found 1-bit register for signal <rd_value<9>>.
    Found 1-bit register for signal <rd_value<8>>.
    Found 1-bit register for signal <rd_value<7>>.
    Found 1-bit register for signal <rd_value<6>>.
    Found 1-bit register for signal <rd_value<5>>.
    Found 1-bit register for signal <rd_value<4>>.
    Found 1-bit register for signal <rd_value<3>>.
    Found 1-bit register for signal <rd_value<2>>.
    Found 1-bit register for signal <rd_value<1>>.
    Found 1-bit register for signal <rd_value<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <graphics_mem> synthesized.

Synthesizing Unit <reg_1>.
    Related source file is "D:\RA43-2016\lab1\projects\1_basic\src\rtl\reg.vhd".
        WIDTH = 14
        RST_INIT = 0
    Found 14-bit register for signal <r_q>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <reg_1> synthesized.

Synthesizing Unit <reg_2>.
    Related source file is "D:\RA43-2016\lab1\projects\1_basic\src\rtl\reg.vhd".
        WIDTH = 15
        RST_INIT = 0
    Found 15-bit register for signal <r_q>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <reg_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4800x6-bit dual-port RAM                              : 1
# Multipliers                                          : 1
 11x11-bit multiplier                                  : 1
# Adders/Subtractors                                   : 16
 11-bit adder                                          : 2
 14-bit adder                                          : 12
 15-bit adder                                          : 1
 22-bit adder                                          : 1
# Registers                                            : 22
 1-bit register                                        : 13
 11-bit register                                       : 2
 14-bit register                                       : 2
 15-bit register                                       : 1
 6-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 32
 11-bit comparator greater                             : 11
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 3
 12-bit comparator lessequal                           : 3
 14-bit comparator equal                               : 12
 31-bit comparator greater                             : 1
# Multiplexers                                         : 27
 1-bit 8-to-1 multiplexer                              : 1
 14-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 6
 31-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 11
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../source/coregen/char_rom/char_rom_def.ngc>.
Loading core <char_rom_def> for timing and area information for instance <BRAM_MEM_I>.
INFO:Xst:1901 - Instance B6 in unit char_rom_def of type RAMB16_S9 has been replaced by RAMB16BWER

Synthesizing (advanced) Unit <text_mem>.
INFO:Xst:3226 - The RAM <Mram_text_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rd_data_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4800-word x 6-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <wr_addr_i>     |          |
    |     diA            | connected to signal <wr_data_i>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4800-word x 6-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     addrB          | connected to signal <index>         |          |
    |     doB            | connected to signal <rd_data_o>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <text_mem> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <time_counter/r_q>: 1 register on signal <time_counter/r_q>.
The following registers are absorbed into counter <address_counter/r_q>: 1 register on signal <address_counter/r_q>.
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <h_count_r>: 1 register on signal <h_count_r>.
The following registers are absorbed into counter <v_count_r>: 1 register on signal <v_count_r>.
Unit <vga_sync> synthesized (advanced).

Synthesizing (advanced) Unit <vga_top>.
	Multiplier <Mmult_n0103> in block <vga_top> and adder/subtractor <Madd_txt_rom_addr_c_Madd> in block <vga_top> are combined into a MAC<Maddsub_n0103>.
Unit <vga_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4800x6-bit dual-port block RAM                        : 1
# MACs                                                 : 1
 8x7-to-14-bit MAC                                     : 1
# Adders/Subtractors                                   : 11
 14-bit adder                                          : 11
# Counters                                             : 4
 11-bit up counter                                     : 2
 14-bit up counter                                     : 1
 15-bit up counter                                     : 1
# Registers                                            : 51
 Flip-Flops                                            : 51
# Comparators                                          : 32
 11-bit comparator greater                             : 11
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 3
 12-bit comparator lessequal                           : 3
 14-bit comparator equal                               : 12
 31-bit comparator greater                             : 1
# Multiplexers                                         : 25
 1-bit 8-to-1 multiplexer                              : 1
 14-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 6
 31-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 11
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <green_r_0> in Unit <vga_sync> is equivalent to the following 15 FFs/Latches, which will be removed : <green_r_1> <green_r_2> <green_r_3> <green_r_4> <green_r_5> <green_r_6> <green_r_7> <blue_r_0> <blue_r_1> <blue_r_2> <blue_r_3> <blue_r_4> <blue_r_5> <blue_r_6> <blue_r_7> 
INFO:Xst:2261 - The FF/Latch <red_r_0> in Unit <vga_sync> is equivalent to the following 7 FFs/Latches, which will be removed : <red_r_1> <red_r_2> <red_r_3> <red_r_4> <red_r_5> <red_r_6> <red_r_7> 

Optimizing unit <top> ...

Optimizing unit <vga_sync> ...
WARNING:Xst:1710 - FF/Latch <vga_top_i/vga_i/vga_sync_i/h_count_r_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_top_i/vga_i/vga_sync_i/v_count_r_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
ERROR:Xst:2035 - Port <clk_i> has illegal connections. This port is connected to an input buffer and other components.
Input Buffer:
   Port <I> of node <vga_top_i/vga_i/res_1.dcm25_i/clkin1_buf> (IBUFG) in unit <top>
Other Components:
   Port <C> of node <time_counter/r_q_0> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_1> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_2> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_3> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_4> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_5> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_6> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_7> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_8> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_9> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_10> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_11> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_12> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_13> (FDC) in unit <top>
   Port <C> of node <time_counter/r_q_14> (FDC) in unit <top>


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.85 secs
 
--> 

Total memory usage is 281624 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    5 (   0 filtered)

