/*
 * ADC_Types.h
 *
 * Created: 6/29/2022 6:15:12 PM
 *  Author: pc
 */ 


#ifndef ADC_TYPES_H_
#define ADC_TYPES_H_

//ADC VOLTAGE SELECTORS // BIT7 AND BIT6 IN ADCMUX REGISTER		REFS1->REFS0
#define ADC_VOLTAGE_REF_CLR_msk     0b00111111
#define ADC_VOLTAGE_REF__AREF		0b00000000
#define ADC_VOLTAGE_REF__AVCC		0b01000000
#define ADC_VOLTAGE_REF__2_56v		0b11000000

//ADC MODE selectors //// BIT5 IN CONTROL REGISTER			ADATE
#define ADC_MODE_AUTO_TRIGGER			1
#define ADC_MODE_SINGLE_CONVERSION		0

//ADC ADJUST SELECTORS			///ADC MULTIPLEXER REGISTER ADMUX	ADLAR (BIT5)

#define	ADC_RIGHT_ADJUSTMENT			0
#define ADC_LEFT_ADJUSTMENT				1

//ADC PRESCALE SELECT				///////IN CONTROL REGISTER ///  ADPS2->ADPS0
#define ADC_PRESCALAER_CLR_msk		0b11111000
#define ADC_PRESCALAER_2_msk		0b00000000
#define ADC_PRESCALAER_4_msk		0b00000010
#define ADC_PRESCALAER_8_msk		0b00000011
#define ADC_PRESCALAER_16_msk		0b00000100
#define ADC_PRESCALAER_32_msk		0b00000101
#define ADC_PRESCALAER_64_msk		0b00000110
#define ADC_PRESCALAER_128_msk		0b00000111

//ADC AUTO TRIGGER SELECT								//ADTS2->ADTS0
#define  ADC_AUTO_TRIG_SRC_CLR_msk					 0b00011111
#define  ADC_AUTO_TRIG_SRC_FREE_RUNNING_msk			 0b00000000
#define  ADC_AUTO_TRIG_SRC_FREE_ANALOG_COMP_msk      0b00100000
#define  ADC_AUTO_TRIG_SRC_FREE_EXIT0_msk			 0b01000000
#define  ADC_AUTO_TRIG_SRC_TIMER0_COMP_msk			 0b01100000
#define  ADC_AUTO_TRIG_SRC_TIMER0_OVF_msk			 0b10000000
#define  ADC_AUTO_TRIG_SRC_TIMER1_COMP_msk			 0b01100000
#define  ADC_AUTO_TRIG_SRC_TIMER1_OVF_msk			 0b10000000

//ADC Mask to clear channel before channeling
#define ADC_CHANNEL_SELECTOR_CLR_msk				 0b11100000



#endif /* ADC_TYPES_H_ */