#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f61c80 .scope module, "tb_processor" "tb_processor" 2 276;
 .timescale 0 0;
v0000000000fbd6b0_0 .var "clk", 0 0;
v0000000000fbd2f0_0 .net "halted", 0 0, v0000000000fbbc50_0;  1 drivers
v0000000000fbda70_0 .var "reset", 0 0;
S_0000000000f53240 .scope module, "my_processor" "processor" 2 281, 2 201 0, S_0000000000f61c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "halt";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk";
L_0000000001020160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000fbb110_0 .net *"_s11", 1 0, L_0000000001020160;  1 drivers
v0000000000fbbd90_0 .net *"_s2", 5 0, L_0000000000fbcdf0;  1 drivers
L_0000000001020118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000fbb610_0 .net *"_s5", 1 0, L_0000000001020118;  1 drivers
v0000000000fbb930_0 .net *"_s8", 5 0, L_0000000000fbcfd0;  1 drivers
v0000000000fbb4d0_0 .net "alu_carry", 0 0, L_0000000000fbcb70;  1 drivers
v0000000000fbb1b0_0 .net "alu_output", 15 0, L_0000000000f41470;  1 drivers
v0000000000fbb6b0_0 .net "clk", 0 0, v0000000000fbd6b0_0;  1 drivers
v0000000000fbb250 .array "data", 0 65535, 15 0;
v0000000000fbbc50_0 .var "halt", 0 0;
v0000000000fbb750_0 .var "inst_reg", 15 0;
v0000000000fbb9d0_0 .var "op_0", 15 12;
v0000000000fbbe30_0 .var "op_1", 15 8;
v0000000000fbbed0_0 .var "pc", 15 0;
v0000000000fbba70_0 .var "rd_num", 3 0;
v0000000000fbbbb0 .array "register", 0 15, 15 0;
v0000000000fbbf70_0 .net "reset", 0 0, v0000000000fbda70_0;  1 drivers
v0000000000fbbb10_0 .var "rs_num", 3 0;
v0000000000fbb070_0 .var "state", 15 8;
v0000000000fbd4d0 .array "text", 0 65535, 15 0;
E_0000000000f3e690 .event posedge, v0000000000fbb6b0_0;
E_0000000000f3d850 .event posedge, v0000000000fbbf70_0;
L_0000000000fbd610 .array/port v0000000000fbbbb0, L_0000000000fbcdf0;
L_0000000000fbcdf0 .concat [ 4 2 0 0], v0000000000fbbb10_0, L_0000000001020118;
L_0000000000fbe010 .array/port v0000000000fbbbb0, L_0000000000fbcfd0;
L_0000000000fbcfd0 .concat [ 4 2 0 0], v0000000000fbba70_0, L_0000000001020160;
S_0000000000f533d0 .scope module, "my_alu" "ALU" 2 218, 2 71 0, S_0000000000f53240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "ALU_out";
    .port_info 1 /OUTPUT 1 "CarryOut";
    .port_info 2 /INPUT 16 "A";
    .port_info 3 /INPUT 16 "B";
    .port_info 4 /INPUT 8 "ALU_select";
L_0000000000f41470 .functor BUFZ 16, v0000000000f61eb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000000f53560_0 .net "A", 15 0, L_0000000000fbd610;  1 drivers
v0000000000f61e10_0 .net "ALU_out", 15 0, L_0000000000f41470;  alias, 1 drivers
v0000000000f61eb0_0 .var "ALU_result", 15 0;
v000000000101de40_0 .net "ALU_select", 7 0, v0000000000fbbe30_0;  1 drivers
v0000000000fbb2f0_0 .net "B", 15 0, L_0000000000fbe010;  1 drivers
v0000000000fbb570_0 .net "CarryOut", 0 0, L_0000000000fbcb70;  alias, 1 drivers
L_0000000001020088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000fbb430_0 .net/2u *"_s2", 0 0, L_0000000001020088;  1 drivers
v0000000000fbbcf0_0 .net *"_s4", 16 0, L_0000000000fbdf70;  1 drivers
L_00000000010200d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000fbb7f0_0 .net/2u *"_s6", 0 0, L_00000000010200d0;  1 drivers
v0000000000fbb390_0 .net *"_s8", 16 0, L_0000000000fbce90;  1 drivers
v0000000000fbb890_0 .net "temp", 16 0, L_0000000000fbc490;  1 drivers
E_0000000000f3dbd0 .event edge, v000000000101de40_0, v0000000000f53560_0, v0000000000fbb2f0_0;
L_0000000000fbdf70 .concat [ 16 1 0 0], L_0000000000fbd610, L_0000000001020088;
L_0000000000fbce90 .concat [ 16 1 0 0], L_0000000000fbe010, L_00000000010200d0;
L_0000000000fbc490 .arith/sum 17, L_0000000000fbdf70, L_0000000000fbce90;
L_0000000000fbcb70 .part L_0000000000fbc490, 16, 1;
    .scope S_0000000000f533d0;
T_0 ;
    %wait E_0000000000f3dbd0;
    %load/vec4 v000000000101de40_0;
    %dup/vec4;
    %pushi/vec4 112, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 117, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 118, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 119, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 98, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 82, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %load/vec4 v0000000000f53560_0;
    %load/vec4 v0000000000fbb2f0_0;
    %add;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.0 ;
    %load/vec4 v0000000000f53560_0;
    %load/vec4 v0000000000fbb2f0_0;
    %add;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.1 ;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 8, 5;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 0, 2;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %jmp T_0.27;
T_0.2 ;
    %load/vec4 v0000000000f53560_0;
    %load/vec4 v0000000000fbb2f0_0;
    %mul;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.3 ;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 8, 5;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 0, 2;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %jmp T_0.27;
T_0.4 ;
    %load/vec4 v0000000000f53560_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_0.28, 8;
    %load/vec4 v0000000000fbb2f0_0;
    %ix/getv 4, v0000000000f53560_0;
    %shiftl 4;
    %jmp/1 T_0.29, 8;
T_0.28 ; End of true expr.
    %load/vec4 v0000000000fbb2f0_0;
    %load/vec4 v0000000000f53560_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_0.29, 8;
 ; End of false expr.
    %blend;
T_0.29;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.5 ;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_0.30, 8;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 8, 5;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/1 T_0.31, 8;
T_0.30 ; End of true expr.
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 8, 5;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_0.31, 8;
 ; End of false expr.
    %blend;
T_0.31;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_0.32, 8;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/1 T_0.33, 8;
T_0.32 ; End of true expr.
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 0, 2;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_0.33, 8;
 ; End of false expr.
    %blend;
T_0.33;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %jmp T_0.27;
T_0.6 ;
    %load/vec4 v0000000000fbb2f0_0;
    %load/vec4 v0000000000f53560_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.7 ;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 8, 5;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 0, 2;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %jmp T_0.27;
T_0.8 ;
    %load/vec4 v0000000000f53560_0;
    %load/vec4 v0000000000fbb2f0_0;
    %add;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.9 ;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 8, 5;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 0, 2;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %jmp T_0.27;
T_0.10 ;
    %load/vec4 v0000000000f53560_0;
    %load/vec4 v0000000000fbb2f0_0;
    %mul;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.11 ;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 8, 5;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %load/vec4 v0000000000f53560_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 0, 2;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %jmp T_0.27;
T_0.12 ;
    %load/vec4 v0000000000f53560_0;
    %load/vec4 v0000000000fbb2f0_0;
    %and;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.13 ;
    %load/vec4 v0000000000f53560_0;
    %load/vec4 v0000000000fbb2f0_0;
    %or;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.14 ;
    %load/vec4 v0000000000f53560_0;
    %load/vec4 v0000000000fbb2f0_0;
    %xor;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.15 ;
    %load/vec4 v0000000000fbb2f0_0;
    %cmpi/ne 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_0.34, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_0.35, 8;
T_0.34 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_0.35, 8;
 ; End of false expr.
    %blend;
T_0.35;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.16 ;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 8, 5;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.36, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_0.37, 8;
T_0.36 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.37, 8;
 ; End of false expr.
    %blend;
T_0.37;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 0, 2;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.38, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_0.39, 8;
T_0.38 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.39, 8;
 ; End of false expr.
    %blend;
T_0.39;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %jmp T_0.27;
T_0.17 ;
    %load/vec4 v0000000000fbb2f0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.18 ;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 8, 5;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 0, 2;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %jmp T_0.27;
T_0.19 ;
    %load/vec4 v0000000000fbb2f0_0;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.20 ;
    %load/vec4 v0000000000fbb2f0_0;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.21 ;
    %load/vec4 v0000000000fbb2f0_0;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.22 ;
    %load/vec4 v0000000000fbb2f0_0;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.23 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000000fbb2f0_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.24 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %div;
    %pad/u 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000000fbb2f0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %div;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f61eb0_0, 4, 8;
    %jmp T_0.27;
T_0.25 ;
    %load/vec4 v0000000000fbb2f0_0;
    %inv;
    %store/vec4 v0000000000f61eb0_0, 0, 16;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000f53240;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000fbbed0_0, 0, 16;
    %end;
    .thread T_1;
    .scope S_0000000000f53240;
T_2 ;
    %wait E_0000000000f3d850;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fbbc50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fbbed0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000000000fbb070_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fbbbb0, 4, 0;
    %pushi/vec4 10, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fbbbb0, 4, 0;
    %pushi/vec4 30, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fbbbb0, 4, 0;
    %pushi/vec4 420, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fbb250, 4, 0;
    %vpi_call 2 229 "$readmemh0", v0000000000fbd4d0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f53240;
T_3 ;
    %wait E_0000000000f3e690;
    %load/vec4 v0000000000fbb070_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fbbc50_0, 0;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0000000000fbbed0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000000000fbd4d0, 4;
    %assign/vec4 v0000000000fbb750_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000000000fbb070_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0000000000fbbed0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000000fbbed0_0, 0;
    %load/vec4 v0000000000fbb750_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000000000fbbe30_0, 0;
    %load/vec4 v0000000000fbb750_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000fbb9d0_0, 0;
    %load/vec4 v0000000000fbb750_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0000000000fbbb10_0, 0;
    %load/vec4 v0000000000fbb750_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000fbba70_0, 0;
    %load/vec4 v0000000000fbb750_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 5, 0, 8;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 4, 0, 8;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0000000000fbb070_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0000000000fbb9d0_0;
    %load/vec4 v0000000000fbb1b0_0;
    %load/vec4 v0000000000fbba70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000fbbbb0, 0, 4;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000000000fbb070_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000000000fbbe30_0;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %load/vec4 v0000000000fbb1b0_0;
    %load/vec4 v0000000000fbba70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000fbbbb0, 0, 4;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0000000000fbba70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000000fbbbb0, 4;
    %pad/u 32;
    %cmpi/u 65535, 0, 32;
    %jmp/0xz  T_3.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fbbc50_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0000000000fbbb10_0;
    %pad/u 6;
    %ix/vec4 5;
    %load/vec4a v0000000000fbbbb0, 5;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000000000fbb250, 4;
    %load/vec4 v0000000000fbba70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000fbbbb0, 0, 4;
T_3.15 ;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0000000000fbba70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000000fbbbb0, 4;
    %pad/u 32;
    %cmpi/u 65535, 0, 32;
    %jmp/0xz  T_3.16, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fbbc50_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0000000000fbba70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000000fbbbb0, 4;
    %load/vec4 v0000000000fbbb10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000000fbbbb0, 4;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000fbb250, 0, 4;
T_3.17 ;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000000000fbb070_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000f61c80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbda70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbd6b0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000000000f61c80;
T_5 ;
    %vpi_call 2 284 "$dumpfile" {0 0 0};
    %vpi_call 2 285 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f53240 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fbda70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbda70_0, 0, 1;
T_5.0 ;
    %load/vec4 v0000000000fbd2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.1, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fbd6b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbd6b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 292 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "gr8b0nd_multicycle.v";
