

================================================================
== Vivado HLS Report for 'moments'
================================================================
* Date:           Thu Jan 09 04:42:16 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8304200|  8304200|  8304201|  8304201|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+---------+---------+---------+
        |                                          |                               |      Latency      |      Interval     | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |   min   |   max   |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+---------+---------+---------+
        |grp_moments_atan2_cordic_double_s_fu_139  |moments_atan2_cordic_double_s  |        1|      282|        1|      282|   none  |
        |grp_moments_calc_fu_147                   |moments_calc                   |  4149417|  4149417|  4149417|  4149417|   none  |
        |grp_moments_AXIvideo2Mat_fu_157           |moments_AXIvideo2Mat           |  2077923|  2077923|  2077923|  2077923|   none  |
        |grp_moments_Mat2AXIvideo_fu_178           |moments_Mat2AXIvideo           |  2076841|  2076841|  2076841|  2076841|   none  |
        +------------------------------------------+-------------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     16|
|FIFO             |        0|      -|      30|    120|
|Instance         |        4|     31|    9888|  16293|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     71|
|Register         |        -|      -|     528|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     31|   10446|  16500|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     14|       9|     31|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------------+---------+-------+------+-------+
    |                 Instance                 |                Module               | BRAM_18K| DSP48E|  FF  |  LUT  |
    +------------------------------------------+-------------------------------------+---------+-------+------+-------+
    |grp_moments_AXIvideo2Mat_fu_157           |moments_AXIvideo2Mat                 |        0|      0|   195|    218|
    |grp_moments_Mat2AXIvideo_fu_178           |moments_Mat2AXIvideo                 |        0|      0|    43|     63|
    |grp_moments_atan2_cordic_double_s_fu_139  |moments_atan2_cordic_double_s        |        4|      3|  5869|  10883|
    |grp_moments_calc_fu_147                   |moments_calc                         |        0|     17|  2458|   2965|
    |moments_control_s_axi_U                   |moments_control_s_axi                |        0|      0|   182|    296|
    |moments_dmul_64ns_64ns_64_6_max_dsp_U45   |moments_dmul_64ns_64ns_64_6_max_dsp  |        0|     11|   317|    578|
    |moments_sitodp_64s_64_6_U47               |moments_sitodp_64s_64_6              |        0|      0|   412|    645|
    |moments_uitodp_64ns_64_6_U46              |moments_uitodp_64ns_64_6             |        0|      0|   412|    645|
    +------------------------------------------+-------------------------------------+---------+-------+------+-------+
    |Total                                     |                                     |        4|     31|  9888|  16293|
    +------------------------------------------+-------------------------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------------------------------+---------+---+----+------+-----+---------+
    |                        Name                        | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------------------------------------------+---------+---+----+------+-----+---------+
    |img_0_data_stream_0_V_img_0_data_stream_0_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    |img_0_data_stream_1_V_img_0_data_stream_1_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    |img_0_data_stream_2_V_img_0_data_stream_2_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_0_V_img_1_data_stream_0_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_1_V_img_1_data_stream_1_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_2_V_img_1_data_stream_2_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    +----------------------------------------------------+---------+---+----+------+-----+---------+
    |Total                                               |        0| 30| 120|     6|   48|       48|
    +----------------------------------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_moments_AXIvideo2Mat_fu_157_in_data_TVALID  |    and   |      0|  0|   1|           1|           1|
    |out_data_V_data_V_1_sRdy                        |    and   |      0|  0|   1|           1|           1|
    |out_data_V_dest_V_1_sRdy                        |    and   |      0|  0|   1|           1|           1|
    |out_data_V_id_V_1_sRdy                          |    and   |      0|  0|   1|           1|           1|
    |out_data_V_keep_V_1_sRdy                        |    and   |      0|  0|   1|           1|           1|
    |out_data_V_last_V_1_sRdy                        |    and   |      0|  0|   1|           1|           1|
    |out_data_V_strb_V_1_sRdy                        |    and   |      0|  0|   1|           1|           1|
    |out_data_V_user_V_1_sRdy                        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_727                                      |    or    |      0|  0|   1|           1|           1|
    |in_data_V_data_V_0_in_rdy                       |    or    |      0|  0|   1|           1|           1|
    |in_data_V_dest_V_0_in_rdy                       |    or    |      0|  0|   1|           1|           1|
    |in_data_V_id_V_0_in_rdy                         |    or    |      0|  0|   1|           1|           1|
    |in_data_V_keep_V_0_in_rdy                       |    or    |      0|  0|   1|           1|           1|
    |in_data_V_last_V_0_in_rdy                       |    or    |      0|  0|   1|           1|           1|
    |in_data_V_strb_V_0_in_rdy                       |    or    |      0|  0|   1|           1|           1|
    |in_data_V_user_V_0_in_rdy                       |    or    |      0|  0|   1|           1|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0|  16|          16|          16|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  18|         21|    1|         21|
    |img_0_data_stream_0_V_read             |   1|          2|    1|          2|
    |img_0_data_stream_0_V_write            |   1|          2|    1|          2|
    |img_0_data_stream_1_V_read             |   1|          2|    1|          2|
    |img_0_data_stream_1_V_write            |   1|          2|    1|          2|
    |img_0_data_stream_2_V_read             |   1|          2|    1|          2|
    |img_0_data_stream_2_V_write            |   1|          2|    1|          2|
    |img_1_data_stream_0_V_read             |   1|          2|    1|          2|
    |img_1_data_stream_0_V_write            |   1|          2|    1|          2|
    |img_1_data_stream_1_V_read             |   1|          2|    1|          2|
    |img_1_data_stream_1_V_write            |   1|          2|    1|          2|
    |img_1_data_stream_2_V_read             |   1|          2|    1|          2|
    |img_1_data_stream_2_V_write            |   1|          2|    1|          2|
    |in_data_V_data_V_0_data_out            |  24|          2|   24|         48|
    |in_data_V_data_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |in_data_V_dest_V_0_data_out            |   1|          2|    1|          2|
    |in_data_V_dest_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |in_data_V_id_V_0_data_out              |   1|          2|    1|          2|
    |in_data_V_id_V_0_has_vld_data_reg_i    |   1|          3|    1|          3|
    |in_data_V_keep_V_0_data_out            |   3|          2|    3|          6|
    |in_data_V_keep_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |in_data_V_last_V_0_data_out            |   1|          2|    1|          2|
    |in_data_V_last_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |in_data_V_strb_V_0_data_out            |   3|          2|    3|          6|
    |in_data_V_strb_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |in_data_V_user_V_0_data_out            |   1|          2|    1|          2|
    |in_data_V_user_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  71|         80|   54|        134|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |  20|   0|   20|          0|
    |ap_reg_grp_moments_AXIvideo2Mat_fu_157_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_moments_Mat2AXIvideo_fu_178_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_moments_atan2_cordic_double_s_fu_139_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_moments_calc_fu_147_ap_start                   |   1|   0|    1|          0|
    |in_data_V_data_V_0_data_reg                               |  24|   0|   24|          0|
    |in_data_V_data_V_0_has_vld_data_reg                       |   1|   0|    1|          0|
    |in_data_V_data_V_0_in_rdy                                 |   1|   0|    1|          0|
    |in_data_V_dest_V_0_areset_d                               |   1|   0|    1|          0|
    |in_data_V_dest_V_0_data_reg                               |   1|   0|    1|          0|
    |in_data_V_dest_V_0_has_vld_data_reg                       |   1|   0|    1|          0|
    |in_data_V_dest_V_0_in_rdy                                 |   1|   0|    1|          0|
    |in_data_V_id_V_0_data_reg                                 |   1|   0|    1|          0|
    |in_data_V_id_V_0_has_vld_data_reg                         |   1|   0|    1|          0|
    |in_data_V_id_V_0_in_rdy                                   |   1|   0|    1|          0|
    |in_data_V_keep_V_0_data_reg                               |   3|   0|    3|          0|
    |in_data_V_keep_V_0_has_vld_data_reg                       |   1|   0|    1|          0|
    |in_data_V_keep_V_0_in_rdy                                 |   1|   0|    1|          0|
    |in_data_V_last_V_0_data_reg                               |   1|   0|    1|          0|
    |in_data_V_last_V_0_has_vld_data_reg                       |   1|   0|    1|          0|
    |in_data_V_last_V_0_in_rdy                                 |   1|   0|    1|          0|
    |in_data_V_strb_V_0_data_reg                               |   3|   0|    3|          0|
    |in_data_V_strb_V_0_has_vld_data_reg                       |   1|   0|    1|          0|
    |in_data_V_strb_V_0_in_rdy                                 |   1|   0|    1|          0|
    |in_data_V_user_V_0_data_reg                               |   1|   0|    1|          0|
    |in_data_V_user_V_0_has_vld_data_reg                       |   1|   0|    1|          0|
    |in_data_V_user_V_0_in_rdy                                 |   1|   0|    1|          0|
    |multi_reg_303                                             |  64|   0|   64|          0|
    |out_data_V_data_V_1_areset_d                              |   1|   0|    1|          0|
    |out_data_V_data_V_1_data_reg                              |  24|   0|   24|          0|
    |out_data_V_data_V_1_mVld                                  |   1|   0|    1|          0|
    |out_data_V_dest_V_1_areset_d                              |   1|   0|    1|          0|
    |out_data_V_dest_V_1_data_reg                              |   1|   0|    1|          0|
    |out_data_V_dest_V_1_mVld                                  |   1|   0|    1|          0|
    |out_data_V_id_V_1_areset_d                                |   1|   0|    1|          0|
    |out_data_V_id_V_1_data_reg                                |   1|   0|    1|          0|
    |out_data_V_id_V_1_mVld                                    |   1|   0|    1|          0|
    |out_data_V_keep_V_1_areset_d                              |   1|   0|    1|          0|
    |out_data_V_keep_V_1_data_reg                              |   3|   0|    3|          0|
    |out_data_V_keep_V_1_mVld                                  |   1|   0|    1|          0|
    |out_data_V_last_V_1_areset_d                              |   1|   0|    1|          0|
    |out_data_V_last_V_1_data_reg                              |   1|   0|    1|          0|
    |out_data_V_last_V_1_mVld                                  |   1|   0|    1|          0|
    |out_data_V_strb_V_1_areset_d                              |   1|   0|    1|          0|
    |out_data_V_strb_V_1_data_reg                              |   3|   0|    3|          0|
    |out_data_V_strb_V_1_mVld                                  |   1|   0|    1|          0|
    |out_data_V_user_V_1_areset_d                              |   1|   0|    1|          0|
    |out_data_V_user_V_1_data_reg                              |   1|   0|    1|          0|
    |out_data_V_user_V_1_mVld                                  |   1|   0|    1|          0|
    |sub45_V_reg_288                                           |  45|   0|   45|          0|
    |subtr_reg_308                                             |  64|   0|   64|          0|
    |tmp_4_reg_318                                             |  64|   0|   64|          0|
    |tmp_i_i_reg_313                                           |  64|   0|   64|          0|
    |tmp_reg_293                                               |  64|   0|   64|          0|
    |x_center_V_reg_278                                        |  21|   0|   21|          0|
    |y_center_V_reg_283                                        |  21|   0|   21|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 528|   0|  528|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_AWREADY  | out |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |      control      |    pointer   |
|s_axi_control_WVALID   |  in |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_WREADY   | out |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_WDATA    |  in |   32|    s_axi   |      control      |    pointer   |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |      control      |    pointer   |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_ARREADY  | out |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |      control      |    pointer   |
|s_axi_control_RVALID   | out |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_RREADY   |  in |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_RDATA    | out |   32|    s_axi   |      control      |    pointer   |
|s_axi_control_RRESP    | out |    2|    s_axi   |      control      |    pointer   |
|s_axi_control_BVALID   | out |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_BREADY   |  in |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_BRESP    | out |    2|    s_axi   |      control      |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs |      moments      | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |      moments      | return value |
|interrupt              | out |    1| ap_ctrl_hs |      moments      | return value |
|in_data_TDATA          |  in |   24|    axis    |  in_data_V_data_V |    pointer   |
|in_data_TVALID         |  in |    1|    axis    |  in_data_V_dest_V |    pointer   |
|in_data_TREADY         | out |    1|    axis    |  in_data_V_dest_V |    pointer   |
|in_data_TDEST          |  in |    1|    axis    |  in_data_V_dest_V |    pointer   |
|in_data_TKEEP          |  in |    3|    axis    |  in_data_V_keep_V |    pointer   |
|in_data_TSTRB          |  in |    3|    axis    |  in_data_V_strb_V |    pointer   |
|in_data_TUSER          |  in |    1|    axis    |  in_data_V_user_V |    pointer   |
|in_data_TLAST          |  in |    1|    axis    |  in_data_V_last_V |    pointer   |
|in_data_TID            |  in |    1|    axis    |   in_data_V_id_V  |    pointer   |
|out_data_TDATA         | out |   24|    axis    | out_data_V_data_V |    pointer   |
|out_data_TVALID        | out |    1|    axis    | out_data_V_dest_V |    pointer   |
|out_data_TREADY        |  in |    1|    axis    | out_data_V_dest_V |    pointer   |
|out_data_TDEST         | out |    1|    axis    | out_data_V_dest_V |    pointer   |
|out_data_TKEEP         | out |    3|    axis    | out_data_V_keep_V |    pointer   |
|out_data_TSTRB         | out |    3|    axis    | out_data_V_strb_V |    pointer   |
|out_data_TUSER         | out |    1|    axis    | out_data_V_user_V |    pointer   |
|out_data_TLAST         | out |    1|    axis    | out_data_V_last_V |    pointer   |
|out_data_TID           | out |    1|    axis    |  out_data_V_id_V  |    pointer   |
+-----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: img_0_data_stream_0_V [1/1] 0.00ns
:18  %img_0_data_stream_0_V = alloca i8, align 1

ST_1: img_0_data_stream_1_V [1/1] 0.00ns
:21  %img_0_data_stream_1_V = alloca i8, align 1

ST_1: img_0_data_stream_2_V [1/1] 0.00ns
:24  %img_0_data_stream_2_V = alloca i8, align 1

ST_1: img_1_data_stream_0_V [1/1] 0.00ns
:27  %img_1_data_stream_0_V = alloca i8, align 1

ST_1: img_1_data_stream_1_V [1/1] 0.00ns
:30  %img_1_data_stream_1_V = alloca i8, align 1

ST_1: img_1_data_stream_2_V [1/1] 0.00ns
:33  %img_1_data_stream_2_V = alloca i8, align 1


 <State 2>: 1.57ns
ST_2: stg_27 [2/2] 1.57ns
:42  call fastcc void @moments_AXIvideo2Mat(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: stg_28 [1/2] 0.00ns
:42  call fastcc void @moments_AXIvideo2Mat(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 4>: 0.00ns
ST_4: calc_ret [2/2] 0.00ns
:43  %calc_ret = call fastcc { i21, i21, i86, i45 } @moments_calc(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 5>: 6.08ns
ST_5: calc_ret [1/2] 6.08ns
:43  %calc_ret = call fastcc { i21, i21, i86, i45 } @moments_calc(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)

ST_5: x_center_V [1/1] 0.00ns
:44  %x_center_V = extractvalue { i21, i21, i86, i45 } %calc_ret, 0

ST_5: y_center_V [1/1] 0.00ns
:45  %y_center_V = extractvalue { i21, i21, i86, i45 } %calc_ret, 1

ST_5: mult86_V [1/1] 0.00ns
:46  %mult86_V = extractvalue { i21, i21, i86, i45 } %calc_ret, 2

ST_5: sub45_V [1/1] 0.00ns
:47  %sub45_V = extractvalue { i21, i21, i86, i45 } %calc_ret, 3

ST_5: tmp [1/1] 0.00ns
:48  %tmp = trunc i86 %mult86_V to i64


 <State 6>: 6.28ns
ST_6: multi [6/6] 6.28ns
:49  %multi = uitofp i64 %tmp to double

ST_6: subtr2 [1/1] 0.00ns
:50  %subtr2 = sext i45 %sub45_V to i64

ST_6: subtr [6/6] 6.28ns
:51  %subtr = sitofp i64 %subtr2 to double


 <State 7>: 6.28ns
ST_7: multi [5/6] 6.28ns
:49  %multi = uitofp i64 %tmp to double

ST_7: subtr [5/6] 6.28ns
:51  %subtr = sitofp i64 %subtr2 to double


 <State 8>: 6.28ns
ST_8: multi [4/6] 6.28ns
:49  %multi = uitofp i64 %tmp to double

ST_8: subtr [4/6] 6.28ns
:51  %subtr = sitofp i64 %subtr2 to double


 <State 9>: 6.28ns
ST_9: multi [3/6] 6.28ns
:49  %multi = uitofp i64 %tmp to double

ST_9: subtr [3/6] 6.28ns
:51  %subtr = sitofp i64 %subtr2 to double


 <State 10>: 6.28ns
ST_10: multi [2/6] 6.28ns
:49  %multi = uitofp i64 %tmp to double

ST_10: subtr [2/6] 6.28ns
:51  %subtr = sitofp i64 %subtr2 to double


 <State 11>: 6.28ns
ST_11: multi [1/6] 6.28ns
:49  %multi = uitofp i64 %tmp to double

ST_11: subtr [1/6] 6.28ns
:51  %subtr = sitofp i64 %subtr2 to double


 <State 12>: 8.20ns
ST_12: tmp_i_i [2/2] 8.20ns
:56  %tmp_i_i = call fastcc double @"moments_atan2_cordic<double>"(double %multi, double %subtr) nounwind

ST_12: stg_50 [2/2] 0.00ns
:59  call fastcc void @moments_Mat2AXIvideo(i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V)


 <State 13>: 5.18ns
ST_13: tmp_i_i [1/2] 5.18ns
:56  %tmp_i_i = call fastcc double @"moments_atan2_cordic<double>"(double %multi, double %subtr) nounwind

ST_13: stg_52 [1/2] 4.38ns
:59  call fastcc void @moments_Mat2AXIvideo(i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V)


 <State 14>: 7.79ns
ST_14: tmp_4 [6/6] 7.79ns
:57  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01


 <State 15>: 7.79ns
ST_15: tmp_4 [5/6] 7.79ns
:57  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01


 <State 16>: 7.79ns
ST_16: tmp_4 [4/6] 7.79ns
:57  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01


 <State 17>: 7.79ns
ST_17: tmp_4 [3/6] 7.79ns
:57  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01


 <State 18>: 7.79ns
ST_18: tmp_4 [2/6] 7.79ns
:57  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01


 <State 19>: 7.79ns
ST_19: tmp_4 [1/6] 7.79ns
:57  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01


 <State 20>: 1.00ns
ST_20: stg_59 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_data_V_data_V), !map !7

ST_20: stg_60 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_keep_V), !map !13

ST_20: stg_61 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_strb_V), !map !17

ST_20: stg_62 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_user_V), !map !21

ST_20: stg_63 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_last_V), !map !25

ST_20: stg_64 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_id_V), !map !29

ST_20: stg_65 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_dest_V), !map !33

ST_20: stg_66 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_data_V_data_V), !map !37

ST_20: stg_67 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_keep_V), !map !41

ST_20: stg_68 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_strb_V), !map !45

ST_20: stg_69 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_user_V), !map !49

ST_20: stg_70 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_last_V), !map !53

ST_20: stg_71 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_id_V), !map !57

ST_20: stg_72 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_dest_V), !map !61

ST_20: stg_73 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %x), !map !65

ST_20: stg_74 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y), !map !69

ST_20: stg_75 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(double* %angle), !map !73

ST_20: stg_76 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @moments_str) nounwind

ST_20: empty [1/1] 0.00ns
:19  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V)

ST_20: stg_78 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_20: empty_18 [1/1] 0.00ns
:22  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_1_V)

ST_20: stg_80 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_20: empty_19 [1/1] 0.00ns
:25  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_2_V, i8* %img_0_data_stream_2_V)

ST_20: stg_82 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_20: empty_20 [1/1] 0.00ns
:28  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V)

ST_20: stg_84 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_20: empty_21 [1/1] 0.00ns
:31  %empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_1_V)

ST_20: stg_86 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_20: empty_22 [1/1] 0.00ns
:34  %empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_2_V, i8* %img_1_data_stream_2_V)

ST_20: stg_88 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_20: stg_89 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecInterface(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_20: stg_90 [1/1] 0.00ns
:37  call void (...)* @_ssdm_op_SpecInterface(i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_20: stg_91 [1/1] 0.00ns
:38  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_20: stg_92 [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecInterface(i32* %x, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_20: stg_93 [1/1] 0.00ns
:40  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_20: stg_94 [1/1] 0.00ns
:41  call void (...)* @_ssdm_op_SpecInterface(double* %angle, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_20: tmp_1 [1/1] 0.00ns
:52  %tmp_1 = zext i21 %x_center_V to i32

ST_20: stg_96 [1/1] 1.00ns
:53  call void @_ssdm_op_Write.s_axilite.i32P(i32* %x, i32 %tmp_1)

ST_20: tmp_2 [1/1] 0.00ns
:54  %tmp_2 = zext i21 %y_center_V to i32

ST_20: stg_98 [1/1] 1.00ns
:55  call void @_ssdm_op_Write.s_axilite.i32P(i32* %y, i32 %tmp_2)

ST_20: stg_99 [1/1] 1.00ns
:58  call void @_ssdm_op_Write.s_axilite.doubleP(double* %angle, double %tmp_4)

ST_20: stg_100 [1/1] 0.00ns
:60  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ angle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ hls_cordic_ctab_table_128_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_0_data_stream_0_V (alloca       ) [ 001111111111111111111]
img_0_data_stream_1_V (alloca       ) [ 001111111111111111111]
img_0_data_stream_2_V (alloca       ) [ 001111111111111111111]
img_1_data_stream_0_V (alloca       ) [ 001111111111111111111]
img_1_data_stream_1_V (alloca       ) [ 001111111111111111111]
img_1_data_stream_2_V (alloca       ) [ 001111111111111111111]
stg_28                (call         ) [ 000000000000000000000]
calc_ret              (call         ) [ 000000000000000000000]
x_center_V            (extractvalue ) [ 000000111111111111111]
y_center_V            (extractvalue ) [ 000000111111111111111]
mult86_V              (extractvalue ) [ 000000000000000000000]
sub45_V               (extractvalue ) [ 000000100000000000000]
tmp                   (trunc        ) [ 000000111111000000000]
subtr2                (sext         ) [ 000000011111000000000]
multi                 (uitodp       ) [ 000000000000110000000]
subtr                 (sitodp       ) [ 000000000000110000000]
tmp_i_i               (call         ) [ 000000000000001111110]
stg_52                (call         ) [ 000000000000000000000]
tmp_4                 (dmul         ) [ 000000000000000000001]
stg_59                (specbitsmap  ) [ 000000000000000000000]
stg_60                (specbitsmap  ) [ 000000000000000000000]
stg_61                (specbitsmap  ) [ 000000000000000000000]
stg_62                (specbitsmap  ) [ 000000000000000000000]
stg_63                (specbitsmap  ) [ 000000000000000000000]
stg_64                (specbitsmap  ) [ 000000000000000000000]
stg_65                (specbitsmap  ) [ 000000000000000000000]
stg_66                (specbitsmap  ) [ 000000000000000000000]
stg_67                (specbitsmap  ) [ 000000000000000000000]
stg_68                (specbitsmap  ) [ 000000000000000000000]
stg_69                (specbitsmap  ) [ 000000000000000000000]
stg_70                (specbitsmap  ) [ 000000000000000000000]
stg_71                (specbitsmap  ) [ 000000000000000000000]
stg_72                (specbitsmap  ) [ 000000000000000000000]
stg_73                (specbitsmap  ) [ 000000000000000000000]
stg_74                (specbitsmap  ) [ 000000000000000000000]
stg_75                (specbitsmap  ) [ 000000000000000000000]
stg_76                (spectopmodule) [ 000000000000000000000]
empty                 (specchannel  ) [ 000000000000000000000]
stg_78                (specinterface) [ 000000000000000000000]
empty_18              (specchannel  ) [ 000000000000000000000]
stg_80                (specinterface) [ 000000000000000000000]
empty_19              (specchannel  ) [ 000000000000000000000]
stg_82                (specinterface) [ 000000000000000000000]
empty_20              (specchannel  ) [ 000000000000000000000]
stg_84                (specinterface) [ 000000000000000000000]
empty_21              (specchannel  ) [ 000000000000000000000]
stg_86                (specinterface) [ 000000000000000000000]
empty_22              (specchannel  ) [ 000000000000000000000]
stg_88                (specinterface) [ 000000000000000000000]
stg_89                (specinterface) [ 000000000000000000000]
stg_90                (specinterface) [ 000000000000000000000]
stg_91                (specinterface) [ 000000000000000000000]
stg_92                (specinterface) [ 000000000000000000000]
stg_93                (specinterface) [ 000000000000000000000]
stg_94                (specinterface) [ 000000000000000000000]
tmp_1                 (zext         ) [ 000000000000000000000]
stg_96                (write        ) [ 000000000000000000000]
tmp_2                 (zext         ) [ 000000000000000000000]
stg_98                (write        ) [ 000000000000000000000]
stg_99                (write        ) [ 000000000000000000000]
stg_100               (ret          ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="y">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="angle">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angle"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="hls_cordic_ctab_table_128_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_cordic_ctab_table_128_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="moments_AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="moments_calc"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="moments_atan2_cordic<double>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="moments_Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="moments_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_LF_1_NF_s"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_LF_2_NF_s"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream_LF_1_NF_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream_LF_2_NF_s"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.doubleP"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="img_0_data_stream_0_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="img_0_data_stream_1_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="img_0_data_stream_2_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="img_1_data_stream_0_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="img_1_data_stream_1_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="img_1_data_stream_2_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="stg_96_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="21" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_96/20 "/>
</bind>
</comp>

<comp id="125" class="1004" name="stg_98_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="21" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_98/20 "/>
</bind>
</comp>

<comp id="132" class="1004" name="stg_99_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="64" slack="1"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_99/20 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_moments_atan2_cordic_double_s_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="1"/>
<pin id="142" dir="0" index="2" bw="64" slack="1"/>
<pin id="143" dir="0" index="3" bw="126" slack="0"/>
<pin id="144" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i/12 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_moments_calc_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="173" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="3"/>
<pin id="150" dir="0" index="2" bw="8" slack="3"/>
<pin id="151" dir="0" index="3" bw="8" slack="3"/>
<pin id="152" dir="0" index="4" bw="8" slack="3"/>
<pin id="153" dir="0" index="5" bw="8" slack="3"/>
<pin id="154" dir="0" index="6" bw="8" slack="3"/>
<pin id="155" dir="1" index="7" bw="173" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="calc_ret/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_moments_AXIvideo2Mat_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="24" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="0" index="3" bw="3" slack="0"/>
<pin id="162" dir="0" index="4" bw="1" slack="0"/>
<pin id="163" dir="0" index="5" bw="1" slack="0"/>
<pin id="164" dir="0" index="6" bw="1" slack="0"/>
<pin id="165" dir="0" index="7" bw="1" slack="0"/>
<pin id="166" dir="0" index="8" bw="8" slack="1"/>
<pin id="167" dir="0" index="9" bw="8" slack="1"/>
<pin id="168" dir="0" index="10" bw="8" slack="1"/>
<pin id="169" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_27/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_moments_Mat2AXIvideo_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="11"/>
<pin id="181" dir="0" index="2" bw="8" slack="11"/>
<pin id="182" dir="0" index="3" bw="8" slack="11"/>
<pin id="183" dir="0" index="4" bw="24" slack="0"/>
<pin id="184" dir="0" index="5" bw="3" slack="0"/>
<pin id="185" dir="0" index="6" bw="3" slack="0"/>
<pin id="186" dir="0" index="7" bw="1" slack="0"/>
<pin id="187" dir="0" index="8" bw="1" slack="0"/>
<pin id="188" dir="0" index="9" bw="1" slack="0"/>
<pin id="189" dir="0" index="10" bw="1" slack="0"/>
<pin id="190" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_50/12 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="1"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="multi/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="45" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="subtr/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="x_center_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="173" slack="0"/>
<pin id="212" dir="1" index="1" bw="21" slack="15"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_center_V/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="y_center_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="173" slack="0"/>
<pin id="216" dir="1" index="1" bw="21" slack="15"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="y_center_V/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mult86_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="173" slack="0"/>
<pin id="220" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mult86_V/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sub45_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="173" slack="0"/>
<pin id="224" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sub45_V/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="86" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="subtr2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="45" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="subtr2/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="21" slack="15"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/20 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="21" slack="15"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/20 "/>
</bind>
</comp>

<comp id="242" class="1005" name="img_0_data_stream_0_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_data_stream_0_V "/>
</bind>
</comp>

<comp id="248" class="1005" name="img_0_data_stream_1_V_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_data_stream_1_V "/>
</bind>
</comp>

<comp id="254" class="1005" name="img_0_data_stream_2_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_data_stream_2_V "/>
</bind>
</comp>

<comp id="260" class="1005" name="img_1_data_stream_0_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="3"/>
<pin id="262" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_1_data_stream_0_V "/>
</bind>
</comp>

<comp id="266" class="1005" name="img_1_data_stream_1_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="3"/>
<pin id="268" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_1_data_stream_1_V "/>
</bind>
</comp>

<comp id="272" class="1005" name="img_1_data_stream_2_V_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="3"/>
<pin id="274" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_1_data_stream_2_V "/>
</bind>
</comp>

<comp id="278" class="1005" name="x_center_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="21" slack="15"/>
<pin id="280" dir="1" index="1" bw="21" slack="15"/>
</pin_list>
<bind>
<opset="x_center_V "/>
</bind>
</comp>

<comp id="283" class="1005" name="y_center_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="21" slack="15"/>
<pin id="285" dir="1" index="1" bw="21" slack="15"/>
</pin_list>
<bind>
<opset="y_center_V "/>
</bind>
</comp>

<comp id="288" class="1005" name="sub45_V_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="45" slack="1"/>
<pin id="290" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="sub45_V "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="298" class="1005" name="subtr2_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="subtr2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="multi_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="multi "/>
</bind>
</comp>

<comp id="308" class="1005" name="subtr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="subtr "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_i_i_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_4_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="90" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="90" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="92" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="157" pin=5"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="157" pin=6"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="157" pin=7"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="178" pin=8"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="178" pin=9"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="178" pin=10"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="213"><net_src comp="147" pin="7"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="147" pin="7"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="147" pin="7"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="147" pin="7"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="218" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="245"><net_src comp="94" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="157" pin=8"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="251"><net_src comp="98" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="157" pin=9"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="257"><net_src comp="102" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="157" pin=10"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="263"><net_src comp="106" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="147" pin=4"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="269"><net_src comp="110" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="147" pin=5"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="275"><net_src comp="114" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="147" pin=6"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="281"><net_src comp="210" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="286"><net_src comp="214" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="291"><net_src comp="222" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="296"><net_src comp="226" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="301"><net_src comp="230" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="306"><net_src comp="204" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="311"><net_src comp="207" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="316"><net_src comp="139" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="321"><net_src comp="199" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V_data_V | {12 13 }
	Port: out_data_V_keep_V | {12 13 }
	Port: out_data_V_strb_V | {12 13 }
	Port: out_data_V_user_V | {12 13 }
	Port: out_data_V_last_V | {12 13 }
	Port: out_data_V_id_V | {12 13 }
	Port: out_data_V_dest_V | {12 13 }
	Port: x | {20 }
	Port: y | {20 }
	Port: angle | {20 }
 - Input state : 
	Port: moments : in_data_V_data_V | {2 3 }
	Port: moments : in_data_V_keep_V | {2 3 }
	Port: moments : in_data_V_strb_V | {2 3 }
	Port: moments : in_data_V_user_V | {2 3 }
	Port: moments : in_data_V_last_V | {2 3 }
	Port: moments : in_data_V_id_V | {2 3 }
	Port: moments : in_data_V_dest_V | {2 3 }
	Port: moments : hls_cordic_ctab_table_128_V | {12 13 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		x_center_V : 1
		y_center_V : 1
		mult86_V : 1
		sub45_V : 1
		tmp : 2
	State 6
		subtr : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		stg_96 : 1
		stg_98 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          | grp_moments_atan2_cordic_double_s_fu_139 |    3    |  13.232 |   6186  |   9716  |
|   call   |          grp_moments_calc_fu_147         |    17   |  29.849 |   2763  |   2952  |
|          |      grp_moments_AXIvideo2Mat_fu_157     |    0    |  1.571  |   224   |    32   |
|          |      grp_moments_Mat2AXIvideo_fu_178     |    0    |    0    |    48   |    34   |
|----------|------------------------------------------|---------|---------|---------|---------|
|  uitodp  |                grp_fu_204                |    0    |    0    |   412   |   645   |
|----------|------------------------------------------|---------|---------|---------|---------|
|  sitodp  |                grp_fu_207                |    0    |    0    |   412   |   645   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   dmul   |                grp_fu_199                |    11   |    0    |   317   |   578   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            stg_96_write_fu_118           |    0    |    0    |    0    |    0    |
|   write  |            stg_98_write_fu_125           |    0    |    0    |    0    |    0    |
|          |            stg_99_write_fu_132           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             x_center_V_fu_210            |    0    |    0    |    0    |    0    |
|extractvalue|             y_center_V_fu_214            |    0    |    0    |    0    |    0    |
|          |              mult86_V_fu_218             |    0    |    0    |    0    |    0    |
|          |              sub45_V_fu_222              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   trunc  |                tmp_fu_226                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   sext   |               subtr2_fu_230              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   zext   |               tmp_1_fu_234               |    0    |    0    |    0    |    0    |
|          |               tmp_2_fu_238               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    31   |  44.652 |  10362  |  14602  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------------+--------+--------+--------+
|                           |  BRAM  |   FF   |   LUT  |
+---------------------------+--------+--------+--------+
|hls_cordic_ctab_table_128_V|    4   |    0   |    0   |
+---------------------------+--------+--------+--------+
|           Total           |    4   |    0   |    0   |
+---------------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|img_0_data_stream_0_V_reg_242|    8   |
|img_0_data_stream_1_V_reg_248|    8   |
|img_0_data_stream_2_V_reg_254|    8   |
|img_1_data_stream_0_V_reg_260|    8   |
|img_1_data_stream_1_V_reg_266|    8   |
|img_1_data_stream_2_V_reg_272|    8   |
|        multi_reg_303        |   64   |
|       sub45_V_reg_288       |   45   |
|        subtr2_reg_298       |   64   |
|        subtr_reg_308        |   64   |
|        tmp_4_reg_318        |   64   |
|       tmp_i_i_reg_313       |   64   |
|         tmp_reg_293         |   64   |
|      x_center_V_reg_278     |   21   |
|      y_center_V_reg_283     |   21   |
+-----------------------------+--------+
|            Total            |   519  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_207 |  p0  |   2  |  45  |   90   ||    45   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   90   ||  1.571  ||    45   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   31   |   44   |  10362 |  14602 |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |    -   |   519  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   31   |   46   |  10881 |  14647 |
+-----------+--------+--------+--------+--------+--------+
