/* Copyright (C) 2016 RDA Technologies Limited and/or its affiliates("RDA").
* All rights reserved.
*
* This software is supplied "AS IS" without any warranties.
* RDA assumes no responsibility or liability for the use of the software,
* conveys no license or title under any patent, copyright, or mask work
* right to the product. RDA reserves the right to make changes in the
* software without notification.  RDA also make no representation or
* warranty that such application will be suitable for the specified use
* without further testing or modification.
*/


#ifndef _SPI_FLASH_H_
#define _SPI_FLASH_H_

#ifdef CT_ASM
#error "You are trying to use in an assembly code the normal H description of 'spi_flash'."
#endif



// =============================================================================
//  MACROS
// =============================================================================

// =============================================================================
//  TYPES
// =============================================================================

// ============================================================================
// SPI_FLASH_T
// -----------------------------------------------------------------------------
///
// =============================================================================
#define REG_SPI_FLASH_BASE         0x02000000
#define REG_SPI_FLASH1_BASE        0x02040000

typedef volatile struct
{
    REG32                          spi_cmd_addr;                 //0x00000000
    REG32                          spi_block_size;               //0x00000004
    REG32                          spi_data_fifo;                //0x00000008
    REG32                          spi_status;                   //0x0000000C
    REG32                          rx_status;                    //0x00000010
    REG32                          spi_config;                   //0x00000014
    REG32                          spi_fifo_control;             //0x00000018
    REG32                          spi_cs_size;                  //0x0000001C
    REG32                          spi_read_cmd;                 //0x00000020
    REG32                          spi_nand_config;              //0x00000024
    REG32                          spi_nand_config2;             //0x00000028
    REG32                          spi_256_512_flash_config;     //0x0000002C
    REG32                          spi_128_flash_config;         //0x00000030
    REG32                          spi_cs4_sel;                  //0x00000034
    REG32                          page0_addr;                   //0x00000038
    REG32                          page1_addr;                   //0x0000003C
    REG32                          page2_addr;                   //0x00000040
    REG32                          page3_addr;                   //0x00000044
    REG32                          page4_addr;                   //0x00000048
    REG32                          page5_addr;                   //0x0000004C
    REG32                          page6_addr;                   //0x00000050
    REG32                          page7_addr;                   //0x00000054
    REG32                          page8_addr;                   //0x00000058
    REG32                          page9_addr;                   //0x0000005C
    REG32                          page10_addr;                  //0x00000060
    REG32                          page11_addr;                  //0x00000064
    REG32                          page12_addr;                  //0x00000068
    REG32                          page13_addr;                  //0x0000006C
    REG32                          page14_addr;                  //0x00000070
    REG32                          page15_addr;                  //0x00000074
    REG32                          spi_page_config;              //0x00000078
    REG32                          spi_cmd_reconfig;             //0x0000007C
    REG32                          page0_col_addr;               //0x00000080
    REG32                          page1_col_addr;               //0x00000084
    REG32                          page2_col_addr;               //0x00000088
    REG32                          page3_col_addr;               //0x0000008C
    REG32                          page4_col_addr;               //0x00000090
    REG32                          page5_col_addr;               //0x00000094
    REG32                          page6_col_addr;               //0x00000098
    REG32                          page7_col_addr;               //0x0000009C
    REG32                          page8_col_addr;               //0x000000A0
    REG32                          page9_col_addr;               //0x000000A4
    REG32                          page10_col_addr;              //0x000000A8
    REG32                          page11_col_addr;              //0x000000AC
    REG32                          page12_col_addr;              //0x000000B0
    REG32                          page13_col_addr;              //0x000000B4
    REG32                          page14_col_addr;              //0x000000B8
    REG32                          page15_col_addr;              //0x000000BC
    REG32                          nand_int_mask;                //0x000000C0
} HWP_SPI_FLASH_T;

#define hwp_spiFlash               ((HWP_SPI_FLASH_T*) REG_ACCESS_ADDRESS(REG_SPI_FLASH_BASE))
#define hwp_spiFlash1              ((HWP_SPI_FLASH_T*) REG_ACCESS_ADDRESS(REG_SPI_FLASH1_BASE))


//spi_cmd_addr
typedef union {
    REG32 v;
    struct {
        REG32 spi_tx_cmd : 8; // [7:0]
        REG32 spi_address : 24; // [31:8]
    } b;
} REG_SPI_FLASH_SPI_CMD_ADDR_T;

//spi_block_size
typedef union {
    REG32 v;
    struct {
        REG32 spi_modebit : 8; // [7:0]
        REG32 spi_rw_blk_size : 14; // [21:8]
        REG32 __23_22 : 2;
        REG32 continuous_enable : 1; // [24]
        REG32 __31_25 : 7;
    } b;
} REG_SPI_FLASH_SPI_BLOCK_SIZE_T;

//spi_data_fifo
typedef union {
    REG32 v;
    struct {
        REG32 spi_tx_data : 8; // [7:0]
        REG32 spi_read_back_reg : 32; // [31:0], read only
        REG32 spi_send_type : 1; // [8]
        REG32 __31_9 : 23;
    } b;
} REG_SPI_FLASH_SPI_DATA_FIFO_T;

//spi_status
typedef union {
    REG32 v;
    struct {
        REG32 spi_flash_busy : 1; // [0], read only
        REG32 tx_fifo_empty : 1; // [1], read only
        REG32 tx_fifo_full : 1; // [2], read only
        REG32 rx_fifo_empty : 1; // [3], read only
        REG32 rx_fifo_count : 5; // [8:4], read only
        REG32 read_stat_busy : 1; // [9], read only
        REG32 nand_int : 1; // [10], read only
        REG32 spiflash_int : 1; // [11], read only
        REG32 __31_12 : 20;
    } b;
} REG_SPI_FLASH_SPI_STATUS_T;

//spi_config
typedef union {
    REG32 v;
    struct {
        REG32 quad_mode : 1; // [0]
        REG32 spi_wprotect_pin : 1; // [1]
        REG32 spi_hold_pin : 1; // [2]
        REG32 __3_3 : 1;
        REG32 sample_delay : 3; // [6:4]
        REG32 __7_7 : 1;
        REG32 clk_divider : 8; // [15:8]
        REG32 cmd_quad : 1; // [16]
        REG32 tx_rx_size : 2; // [18:17]
        REG32 __31_19 : 13;
    } b;
} REG_SPI_FLASH_SPI_CONFIG_T;

//spi_fifo_control
typedef union {
    REG32 v;
    struct {
        REG32 rx_fifo_clr : 1; // [0]
        REG32 tx_fifo_clr : 1; // [1]
        REG32 __31_2 : 30;
    } b;
} REG_SPI_FLASH_SPI_FIFO_CONTROL_T;

//spi_cs_size
typedef union {
    REG32 v;
    struct {
        REG32 spi_cs_num : 1; // [0]
        REG32 spi_size : 2; // [2:1]
        REG32 spi_128m : 1; // [3]
        REG32 ahb_read_disable : 1; // [4]
        REG32 sel_flash_1 : 1; // [5]
        REG32 sel1_flash_1 : 1; // [6]
        REG32 diff_128m_diff_cmd_en : 1; // [7]
        REG32 spi_256m : 1; // [8]
        REG32 spi_512m : 1; // [9]
        REG32 spi_cs1_sel2 : 1; // [10]
        REG32 spi_1g : 1; // [11]
        REG32 spi_2g : 1; // [12]
        REG32 spi_4g : 1; // [13]
        REG32 spi_cs1_sel3 : 1; // [14]
        REG32 spi_cs1_sel4 : 1; // [15]
        REG32 spi_cs1_sel5 : 1; // [16]
        REG32 __31_17 : 15;
    } b;
} REG_SPI_FLASH_SPI_CS_SIZE_T;

//spi_read_cmd
typedef union {
    REG32 v;
    struct {
        REG32 qread_cmd : 8; // [7:0]
        REG32 fread_cmd : 8; // [15:8]
        REG32 read_cmd : 8; // [23:16]
        REG32 protect_byte : 8; // [31:24]
    } b;
} REG_SPI_FLASH_SPI_READ_CMD_T;

//spi_nand_config
typedef union {
    REG32 v;
    struct {
        REG32 nand_sel : 1; // [0]
        REG32 nand_addr : 2; // [2:1]
        REG32 reuse_nand_ram : 1; // [3]
        REG32 reuse_read : 1; // [4]
        REG32 write_page_hit : 1; // [5]
        REG32 nand_data_trans : 1; // [6]
        REG32 page_size_sel : 1; // [7]
        REG32 page_read_cmd : 8; // [15:8]
        REG32 get_sts_cmd : 8; // [23:16]
        REG32 ram_read_cmd : 8; // [31:24]
    } b;
} REG_SPI_FLASH_SPI_NAND_CONFIG_T;

//spi_nand_config2
typedef union {
    REG32 v;
    struct {
        REG32 get_sts_addr : 8; // [7:0]
        REG32 program_exe_cmd : 8; // [15:8]
        REG32 sts_qip : 8; // [23:16]
        REG32 __31_24 : 8;
    } b;
} REG_SPI_FLASH_SPI_NAND_CONFIG2_T;

//spi_256_512_flash_config
typedef union {
    REG32 v;
    struct {
        REG32 four_byte_addr : 1; // [0]
        REG32 dummy_cycle_en : 1; // [1]
        REG32 __7_2 : 6;
        REG32 dummy_cycle : 4; // [11:8]
        REG32 wrap_en : 1; // [12]
        REG32 __15_13 : 3;
        REG32 wrap_code : 4; // [19:16]
        REG32 __31_20 : 12;
    } b;
} REG_SPI_FLASH_SPI_256_512_FLASH_CONFIG_T;

//spi_128_flash_config
typedef union {
    REG32 v;
    struct {
        REG32 first_128m_cmd : 8; // [7:0]
        REG32 second_128m_cmd : 8; // [15:8]
        REG32 third_128m_cmd : 8; // [23:16]
        REG32 fourth_128m_cmd : 8; // [31:24]
    } b;
} REG_SPI_FLASH_SPI_128_FLASH_CONFIG_T;

//spi_cs4_sel
typedef union {
    REG32 v;
    struct {
        REG32 spi_cs4_sel : 3; // [2:0]
        REG32 __31_3 : 29;
    } b;
} REG_SPI_FLASH_SPI_CS4_SEL_T;

//page0_addr
typedef union {
    REG32 v;
    struct {
        REG32 page0_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page0_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE0_ADDR_T;

//page1_addr
typedef union {
    REG32 v;
    struct {
        REG32 page1_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page1_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE1_ADDR_T;

//page2_addr
typedef union {
    REG32 v;
    struct {
        REG32 page2_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page2_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE2_ADDR_T;

//page3_addr
typedef union {
    REG32 v;
    struct {
        REG32 page3_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page3_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE3_ADDR_T;

//page4_addr
typedef union {
    REG32 v;
    struct {
        REG32 page4_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page4_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE4_ADDR_T;

//page5_addr
typedef union {
    REG32 v;
    struct {
        REG32 page5_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page5_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE5_ADDR_T;

//page6_addr
typedef union {
    REG32 v;
    struct {
        REG32 page6_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page6_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE6_ADDR_T;

//page7_addr
typedef union {
    REG32 v;
    struct {
        REG32 page7_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page7_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE7_ADDR_T;

//page8_addr
typedef union {
    REG32 v;
    struct {
        REG32 page8_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page8_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE8_ADDR_T;

//page9_addr
typedef union {
    REG32 v;
    struct {
        REG32 page9_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page9_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE9_ADDR_T;

//page10_addr
typedef union {
    REG32 v;
    struct {
        REG32 page10_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page10_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE10_ADDR_T;

//page11_addr
typedef union {
    REG32 v;
    struct {
        REG32 page11_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page11_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE11_ADDR_T;

//page12_addr
typedef union {
    REG32 v;
    struct {
        REG32 page12_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page12_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE12_ADDR_T;

//page13_addr
typedef union {
    REG32 v;
    struct {
        REG32 page13_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page13_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE13_ADDR_T;

//page14_addr
typedef union {
    REG32 v;
    struct {
        REG32 page14_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page14_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE14_ADDR_T;

//page15_addr
typedef union {
    REG32 v;
    struct {
        REG32 page15_addr : 24; // [23:0]
        REG32 __30_24 : 7;
        REG32 page15_valid : 1; // [31]
    } b;
} REG_SPI_FLASH_PAGE15_ADDR_T;

//spi_page_config
typedef union {
    REG32 v;
    struct {
        REG32 multi_page_enable_multi_page_start : 1; // [0]
        REG32 __7_1 : 7;
        REG32 page_num : 5; // [12:8]
        REG32 __31_13 : 19;
    } b;
} REG_SPI_FLASH_SPI_PAGE_CONFIG_T;

//spi_cmd_reconfig
typedef union {
    REG32 v;
    struct {
        REG32 program_exe_cmd : 8; // [7:0]
        REG32 program_load_cmd : 8; // [15:8]
        REG32 write_enable_cmd : 8; // [23:16]
        REG32 __31_24 : 8;
    } b;
} REG_SPI_FLASH_SPI_CMD_RECONFIG_T;

//page0_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page0_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE0_COL_ADDR_T;

//page1_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page1_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE1_COL_ADDR_T;

//page2_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page2_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE2_COL_ADDR_T;

//page3_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page3_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE3_COL_ADDR_T;

//page4_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page4_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE4_COL_ADDR_T;

//page5_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page5_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE5_COL_ADDR_T;

//page6_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page6_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE6_COL_ADDR_T;

//page7_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page7_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE7_COL_ADDR_T;

//page8_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page8_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE8_COL_ADDR_T;

//page9_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page9_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE9_COL_ADDR_T;

//page10_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page10_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE10_COL_ADDR_T;

//page11_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page11_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE11_COL_ADDR_T;

//page12_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page12_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE12_COL_ADDR_T;

//page13_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page13_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE13_COL_ADDR_T;

//page14_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page14_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE14_COL_ADDR_T;

//page15_col_addr
typedef union {
    REG32 v;
    struct {
        REG32 page15_col_addr : 16; // [15:0]
        REG32 __31_16 : 16;
    } b;
} REG_SPI_FLASH_PAGE15_COL_ADDR_T;

//nand_int_mask
typedef union {
    REG32 v;
    struct {
        REG32 nand_int_mask : 1; // [0]
        REG32 __31_1 : 31;
    } b;
} REG_SPI_FLASH_NAND_INT_MASK_T;


//spi_cmd_addr
#define SPI_FLASH_SPI_TX_CMD(n)    (((n)&0xFF)<<0)
#define SPI_FLASH_SPI_TX_CMD_MASK  (0xFF<<0)
#define SPI_FLASH_SPI_TX_CMD_SHIFT (0)
#define SPI_FLASH_SPI_ADDRESS(n)   (((n)&0xFFFFFF)<<8)
#define SPI_FLASH_SPI_ADDRESS_MASK (0xFFFFFF<<8)
#define SPI_FLASH_SPI_ADDRESS_SHIFT (8)

//spi_block_size
#define SPI_FLASH_SPI_MODEBIT(n)   (((n)&0xFF)<<0)
#define SPI_FLASH_SPI_MODEBIT_MASK (0xFF<<0)
#define SPI_FLASH_SPI_MODEBIT_SHIFT (0)
#define SPI_FLASH_SPI_RW_BLK_SIZE(n) (((n)&0x3FFF)<<8)
#define SPI_FLASH_SPI_RW_BLK_SIZE_MASK (0x3FFF<<8)
#define SPI_FLASH_SPI_RW_BLK_SIZE_SHIFT (8)
#define SPI_FLASH_CONTINUOUS_ENABLE (1<<24)
#define SPI_FLASH_CONTINUOUS_ENABLE_MASK (1<<24)
#define SPI_FLASH_CONTINUOUS_ENABLE_SHIFT (24)

//spi_data_fifo
#define SPI_FLASH_SPI_TX_DATA(n)   (((n)&0xFF)<<0)
#define SPI_FLASH_SPI_TX_DATA_MASK (0xFF<<0)
#define SPI_FLASH_SPI_TX_DATA_SHIFT (0)
#define SPI_FLASH_SPI_SEND_TYPE    (1<<8)
#define SPI_FLASH_SPI_SEND_TYPE_MASK (1<<8)
#define SPI_FLASH_SPI_SEND_TYPE_SHIFT (8)
#define SPI_FLASH_SPI_READ_BACK_REG(n) (((n)&0xFFFFFFFF)<<0)
#define SPI_FLASH_SPI_READ_BACK_REG_MASK (0xFFFFFFFF<<0)
#define SPI_FLASH_SPI_READ_BACK_REG_SHIFT (0)

//spi_status
#define SPI_FLASH_SPI_FLASH_BUSY   (1<<0)
#define SPI_FLASH_SPI_FLASH_BUSY_MASK (1<<0)
#define SPI_FLASH_SPI_FLASH_BUSY_SHIFT (0)
#define SPI_FLASH_TX_FIFO_EMPTY    (1<<1)
#define SPI_FLASH_TX_FIFO_EMPTY_MASK (1<<1)
#define SPI_FLASH_TX_FIFO_EMPTY_SHIFT (1)
#define SPI_FLASH_TX_FIFO_FULL     (1<<2)
#define SPI_FLASH_TX_FIFO_FULL_MASK (1<<2)
#define SPI_FLASH_TX_FIFO_FULL_SHIFT (2)
#define SPI_FLASH_RX_FIFO_EMPTY    (1<<3)
#define SPI_FLASH_RX_FIFO_EMPTY_MASK (1<<3)
#define SPI_FLASH_RX_FIFO_EMPTY_SHIFT (3)
#define SPI_FLASH_RX_FIFO_COUNT(n) (((n)&31)<<4)
#define SPI_FLASH_RX_FIFO_COUNT_MASK (31<<4)
#define SPI_FLASH_RX_FIFO_COUNT_SHIFT (4)
#define SPI_FLASH_READ_STAT_BUSY   (1<<9)
#define SPI_FLASH_READ_STAT_BUSY_MASK (1<<9)
#define SPI_FLASH_READ_STAT_BUSY_SHIFT (9)
#define SPI_FLASH_NAND_INT         (1<<10)
#define SPI_FLASH_NAND_INT_MASK    (1<<10)
#define SPI_FLASH_NAND_INT_SHIFT   (10)
#define SPI_FLASH_SPIFLASH_INT     (1<<11)
#define SPI_FLASH_SPIFLASH_INT_MASK (1<<11)
#define SPI_FLASH_SPIFLASH_INT_SHIFT (11)

//rx_status
#define SPI_FLASH_RX_STATUS(n)     (((n)&0xFFFFFFFF)<<0)
#define SPI_FLASH_RX_STATUS_MASK   (0xFFFFFFFF<<0)
#define SPI_FLASH_RX_STATUS_SHIFT  (0)

//spi_config
#define SPI_FLASH_QUAD_MODE        (1<<0)
#define SPI_FLASH_QUAD_MODE_MASK   (1<<0)
#define SPI_FLASH_QUAD_MODE_SHIFT  (0)
#define SPI_FLASH_QUAD_MODE_SPI_READ (0<<0)
#define SPI_FLASH_QUAD_MODE_QUAD_READ (1<<0)
#define SPI_FLASH_QUAD_MODE_V_SPI_READ (0)
#define SPI_FLASH_QUAD_MODE_V_QUAD_READ (1)
#define SPI_FLASH_SPI_WPROTECT_PIN (1<<1)
#define SPI_FLASH_SPI_WPROTECT_PIN_MASK (1<<1)
#define SPI_FLASH_SPI_WPROTECT_PIN_SHIFT (1)
#define SPI_FLASH_SPI_HOLD_PIN     (1<<2)
#define SPI_FLASH_SPI_HOLD_PIN_MASK (1<<2)
#define SPI_FLASH_SPI_HOLD_PIN_SHIFT (2)
#define SPI_FLASH_SAMPLE_DELAY(n)  (((n)&7)<<4)
#define SPI_FLASH_SAMPLE_DELAY_MASK (7<<4)
#define SPI_FLASH_SAMPLE_DELAY_SHIFT (4)
#define SPI_FLASH_CLK_DIVIDER(n)   (((n)&0xFF)<<8)
#define SPI_FLASH_CLK_DIVIDER_MASK (0xFF<<8)
#define SPI_FLASH_CLK_DIVIDER_SHIFT (8)
#define SPI_FLASH_CMD_QUAD         (1<<16)
#define SPI_FLASH_CMD_QUAD_MASK    (1<<16)
#define SPI_FLASH_CMD_QUAD_SHIFT   (16)
#define SPI_FLASH_TX_RX_SIZE(n)    (((n)&3)<<17)
#define SPI_FLASH_TX_RX_SIZE_MASK  (3<<17)
#define SPI_FLASH_TX_RX_SIZE_SHIFT (17)

//spi_fifo_control
#define SPI_FLASH_RX_FIFO_CLR      (1<<0)
#define SPI_FLASH_RX_FIFO_CLR_MASK (1<<0)
#define SPI_FLASH_RX_FIFO_CLR_SHIFT (0)
#define SPI_FLASH_TX_FIFO_CLR      (1<<1)
#define SPI_FLASH_TX_FIFO_CLR_MASK (1<<1)
#define SPI_FLASH_TX_FIFO_CLR_SHIFT (1)

//spi_cs_size
#define SPI_FLASH_SPI_CS_NUM       (1<<0)
#define SPI_FLASH_SPI_CS_NUM_MASK  (1<<0)
#define SPI_FLASH_SPI_CS_NUM_SHIFT (0)
#define SPI_FLASH_SPI_CS_NUM_1_SPIFLASH (0<<0)
#define SPI_FLASH_SPI_CS_NUM_2_SPIFLASH (1<<0)
#define SPI_FLASH_SPI_CS_NUM_V_1_SPIFLASH (0)
#define SPI_FLASH_SPI_CS_NUM_V_2_SPIFLASH (1)
#define SPI_FLASH_SPI_SIZE(n)      (((n)&3)<<1)
#define SPI_FLASH_SPI_SIZE_MASK    (3<<1)
#define SPI_FLASH_SPI_SIZE_SHIFT   (1)
#define SPI_FLASH_SPI_SIZE_32M     (0<<1)
#define SPI_FLASH_SPI_SIZE_64M     (1<<1)
#define SPI_FLASH_SPI_SIZE_16M     (2<<1)
#define SPI_FLASH_SPI_SIZE_8M      (3<<1)
#define SPI_FLASH_SPI_SIZE_V_32M   (0)
#define SPI_FLASH_SPI_SIZE_V_64M   (1)
#define SPI_FLASH_SPI_SIZE_V_16M   (2)
#define SPI_FLASH_SPI_SIZE_V_8M    (3)
#define SPI_FLASH_SPI_128M         (1<<3)
#define SPI_FLASH_SPI_128M_MASK    (1<<3)
#define SPI_FLASH_SPI_128M_SHIFT   (3)
#define SPI_FLASH_SPI_128M_OTHER_SPIFLASH (0<<3)
#define SPI_FLASH_SPI_128M_128M__SPIFLASH (1<<3)
#define SPI_FLASH_SPI_128M_V_OTHER_SPIFLASH (0)
#define SPI_FLASH_SPI_128M_V_128M__SPIFLASH (1)
#define SPI_FLASH_AHB_READ_DISABLE (1<<4)
#define SPI_FLASH_AHB_READ_DISABLE_MASK (1<<4)
#define SPI_FLASH_AHB_READ_DISABLE_SHIFT (4)
#define SPI_FLASH_AHB_READ_DISABLE_ENABLE_AHB_READ (0<<4)
#define SPI_FLASH_AHB_READ_DISABLE_DISABLE_AHB_READ (1<<4)
#define SPI_FLASH_AHB_READ_DISABLE_V_ENABLE_AHB_READ (0)
#define SPI_FLASH_AHB_READ_DISABLE_V_DISABLE_AHB_READ (1)
#define SPI_FLASH_SEL_FLASH_1      (1<<5)
#define SPI_FLASH_SEL_FLASH_1_MASK (1<<5)
#define SPI_FLASH_SEL_FLASH_1_SHIFT (5)
#define SPI_FLASH_SEL_FLASH_1_SEL_FLASH_0 (0<<5)
#define SPI_FLASH_SEL_FLASH_1_SEL_FLASH_1 (1<<5)
#define SPI_FLASH_SEL_FLASH_1_V_SEL_FLASH_0 (0)
#define SPI_FLASH_SEL_FLASH_1_V_SEL_FLASH_1 (1)
#define SPI_FLASH_SEL1_FLASH_1     (1<<6)
#define SPI_FLASH_SEL1_FLASH_1_MASK (1<<6)
#define SPI_FLASH_SEL1_FLASH_1_SHIFT (6)
#define SPI_FLASH_DIFF_128M_DIFF_CMD_EN (1<<7)
#define SPI_FLASH_DIFF_128M_DIFF_CMD_EN_MASK (1<<7)
#define SPI_FLASH_DIFF_128M_DIFF_CMD_EN_SHIFT (7)
#define SPI_FLASH_SPI_256M         (1<<8)
#define SPI_FLASH_SPI_256M_MASK    (1<<8)
#define SPI_FLASH_SPI_256M_SHIFT   (8)
#define SPI_FLASH_SPI_512M         (1<<9)
#define SPI_FLASH_SPI_512M_MASK    (1<<9)
#define SPI_FLASH_SPI_512M_SHIFT   (9)
#define SPI_FLASH_SPI_CS1_SEL2     (1<<10)
#define SPI_FLASH_SPI_CS1_SEL2_MASK (1<<10)
#define SPI_FLASH_SPI_CS1_SEL2_SHIFT (10)
#define SPI_FLASH_SPI_1G           (1<<11)
#define SPI_FLASH_SPI_1G_MASK      (1<<11)
#define SPI_FLASH_SPI_1G_SHIFT     (11)
#define SPI_FLASH_SPI_2G           (1<<12)
#define SPI_FLASH_SPI_2G_MASK      (1<<12)
#define SPI_FLASH_SPI_2G_SHIFT     (12)
#define SPI_FLASH_SPI_4G           (1<<13)
#define SPI_FLASH_SPI_4G_MASK      (1<<13)
#define SPI_FLASH_SPI_4G_SHIFT     (13)
#define SPI_FLASH_SPI_CS1_SEL3     (1<<14)
#define SPI_FLASH_SPI_CS1_SEL3_MASK (1<<14)
#define SPI_FLASH_SPI_CS1_SEL3_SHIFT (14)
#define SPI_FLASH_SPI_CS1_SEL4     (1<<15)
#define SPI_FLASH_SPI_CS1_SEL4_MASK (1<<15)
#define SPI_FLASH_SPI_CS1_SEL4_SHIFT (15)
#define SPI_FLASH_SPI_CS1_SEL5     (1<<16)
#define SPI_FLASH_SPI_CS1_SEL5_MASK (1<<16)
#define SPI_FLASH_SPI_CS1_SEL5_SHIFT (16)

//spi_read_cmd
#define SPI_FLASH_QREAD_CMD(n)     (((n)&0xFF)<<0)
#define SPI_FLASH_QREAD_CMD_MASK   (0xFF<<0)
#define SPI_FLASH_QREAD_CMD_SHIFT  (0)
#define SPI_FLASH_FREAD_CMD(n)     (((n)&0xFF)<<8)
#define SPI_FLASH_FREAD_CMD_MASK   (0xFF<<8)
#define SPI_FLASH_FREAD_CMD_SHIFT  (8)
#define SPI_FLASH_READ_CMD(n)      (((n)&0xFF)<<16)
#define SPI_FLASH_READ_CMD_MASK    (0xFF<<16)
#define SPI_FLASH_READ_CMD_SHIFT   (16)
#define SPI_FLASH_PROTECT_BYTE(n)  (((n)&0xFF)<<24)
#define SPI_FLASH_PROTECT_BYTE_MASK (0xFF<<24)
#define SPI_FLASH_PROTECT_BYTE_SHIFT (24)

//spi_nand_config
#define SPI_FLASH_NAND_SEL         (1<<0)
#define SPI_FLASH_NAND_SEL_MASK    (1<<0)
#define SPI_FLASH_NAND_SEL_SHIFT   (0)
#define SPI_FLASH_NAND_ADDR(n)     (((n)&3)<<1)
#define SPI_FLASH_NAND_ADDR_MASK   (3<<1)
#define SPI_FLASH_NAND_ADDR_SHIFT  (1)
#define SPI_FLASH_REUSE_NAND_RAM   (1<<3)
#define SPI_FLASH_REUSE_NAND_RAM_MASK (1<<3)
#define SPI_FLASH_REUSE_NAND_RAM_SHIFT (3)
#define SPI_FLASH_REUSE_READ       (1<<4)
#define SPI_FLASH_REUSE_READ_MASK  (1<<4)
#define SPI_FLASH_REUSE_READ_SHIFT (4)
#define SPI_FLASH_WRITE_PAGE_HIT   (1<<5)
#define SPI_FLASH_WRITE_PAGE_HIT_MASK (1<<5)
#define SPI_FLASH_WRITE_PAGE_HIT_SHIFT (5)
#define SPI_FLASH_NAND_DATA_TRANS  (1<<6)
#define SPI_FLASH_NAND_DATA_TRANS_MASK (1<<6)
#define SPI_FLASH_NAND_DATA_TRANS_SHIFT (6)
#define SPI_FLASH_PAGE_SIZE_SEL    (1<<7)
#define SPI_FLASH_PAGE_SIZE_SEL_MASK (1<<7)
#define SPI_FLASH_PAGE_SIZE_SEL_SHIFT (7)
#define SPI_FLASH_PAGE_READ_CMD(n) (((n)&0xFF)<<8)
#define SPI_FLASH_PAGE_READ_CMD_MASK (0xFF<<8)
#define SPI_FLASH_PAGE_READ_CMD_SHIFT (8)
#define SPI_FLASH_GET_STS_CMD(n)   (((n)&0xFF)<<16)
#define SPI_FLASH_GET_STS_CMD_MASK (0xFF<<16)
#define SPI_FLASH_GET_STS_CMD_SHIFT (16)
#define SPI_FLASH_RAM_READ_CMD(n)  (((n)&0xFF)<<24)
#define SPI_FLASH_RAM_READ_CMD_MASK (0xFF<<24)
#define SPI_FLASH_RAM_READ_CMD_SHIFT (24)

//spi_nand_config2
#define SPI_FLASH_GET_STS_ADDR(n)  (((n)&0xFF)<<0)
#define SPI_FLASH_GET_STS_ADDR_MASK (0xFF<<0)
#define SPI_FLASH_GET_STS_ADDR_SHIFT (0)
#define SPI_FLASH_PROGRAM_EXE_CMD(n) (((n)&0xFF)<<8)
#define SPI_FLASH_PROGRAM_EXE_CMD_MASK (0xFF<<8)
#define SPI_FLASH_PROGRAM_EXE_CMD_SHIFT (8)
#define SPI_FLASH_STS_QIP(n)       (((n)&0xFF)<<16)
#define SPI_FLASH_STS_QIP_MASK     (0xFF<<16)
#define SPI_FLASH_STS_QIP_SHIFT    (16)

//spi_256_512_flash_config
#define SPI_FLASH_FOUR_BYTE_ADDR   (1<<0)
#define SPI_FLASH_FOUR_BYTE_ADDR_MASK (1<<0)
#define SPI_FLASH_FOUR_BYTE_ADDR_SHIFT (0)
#define SPI_FLASH_DUMMY_CYCLE_EN   (1<<1)
#define SPI_FLASH_DUMMY_CYCLE_EN_MASK (1<<1)
#define SPI_FLASH_DUMMY_CYCLE_EN_SHIFT (1)
#define SPI_FLASH_DUMMY_CYCLE(n)   (((n)&15)<<8)
#define SPI_FLASH_DUMMY_CYCLE_MASK (15<<8)
#define SPI_FLASH_DUMMY_CYCLE_SHIFT (8)
#define SPI_FLASH_WRAP_EN          (1<<12)
#define SPI_FLASH_WRAP_EN_MASK     (1<<12)
#define SPI_FLASH_WRAP_EN_SHIFT    (12)
#define SPI_FLASH_WRAP_CODE(n)     (((n)&15)<<16)
#define SPI_FLASH_WRAP_CODE_MASK   (15<<16)
#define SPI_FLASH_WRAP_CODE_SHIFT  (16)

//spi_128_flash_config
#define SPI_FLASH_FIRST_128M_CMD(n) (((n)&0xFF)<<0)
#define SPI_FLASH_FIRST_128M_CMD_MASK (0xFF<<0)
#define SPI_FLASH_FIRST_128M_CMD_SHIFT (0)
#define SPI_FLASH_SECOND_128M_CMD(n) (((n)&0xFF)<<8)
#define SPI_FLASH_SECOND_128M_CMD_MASK (0xFF<<8)
#define SPI_FLASH_SECOND_128M_CMD_SHIFT (8)
#define SPI_FLASH_THIRD_128M_CMD(n) (((n)&0xFF)<<16)
#define SPI_FLASH_THIRD_128M_CMD_MASK (0xFF<<16)
#define SPI_FLASH_THIRD_128M_CMD_SHIFT (16)
#define SPI_FLASH_FOURTH_128M_CMD(n) (((n)&0xFF)<<24)
#define SPI_FLASH_FOURTH_128M_CMD_MASK (0xFF<<24)
#define SPI_FLASH_FOURTH_128M_CMD_SHIFT (24)

//spi_cs4_sel
#define SPI_FLASH_SPI_CS4_SEL(n)   (((n)&7)<<0)
#define SPI_FLASH_SPI_CS4_SEL_MASK (7<<0)
#define SPI_FLASH_SPI_CS4_SEL_SHIFT (0)

//page0_addr
#define SPI_FLASH_PAGE0_ADDR(n)    (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE0_ADDR_MASK  (0xFFFFFF<<0)
#define SPI_FLASH_PAGE0_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE0_VALID      (1<<31)
#define SPI_FLASH_PAGE0_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE0_VALID_SHIFT (31)

//page1_addr
#define SPI_FLASH_PAGE1_ADDR(n)    (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE1_ADDR_MASK  (0xFFFFFF<<0)
#define SPI_FLASH_PAGE1_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE1_VALID      (1<<31)
#define SPI_FLASH_PAGE1_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE1_VALID_SHIFT (31)

//page2_addr
#define SPI_FLASH_PAGE2_ADDR(n)    (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE2_ADDR_MASK  (0xFFFFFF<<0)
#define SPI_FLASH_PAGE2_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE2_VALID      (1<<31)
#define SPI_FLASH_PAGE2_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE2_VALID_SHIFT (31)

//page3_addr
#define SPI_FLASH_PAGE3_ADDR(n)    (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE3_ADDR_MASK  (0xFFFFFF<<0)
#define SPI_FLASH_PAGE3_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE3_VALID      (1<<31)
#define SPI_FLASH_PAGE3_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE3_VALID_SHIFT (31)

//page4_addr
#define SPI_FLASH_PAGE4_ADDR(n)    (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE4_ADDR_MASK  (0xFFFFFF<<0)
#define SPI_FLASH_PAGE4_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE4_VALID      (1<<31)
#define SPI_FLASH_PAGE4_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE4_VALID_SHIFT (31)

//page5_addr
#define SPI_FLASH_PAGE5_ADDR(n)    (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE5_ADDR_MASK  (0xFFFFFF<<0)
#define SPI_FLASH_PAGE5_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE5_VALID      (1<<31)
#define SPI_FLASH_PAGE5_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE5_VALID_SHIFT (31)

//page6_addr
#define SPI_FLASH_PAGE6_ADDR(n)    (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE6_ADDR_MASK  (0xFFFFFF<<0)
#define SPI_FLASH_PAGE6_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE6_VALID      (1<<31)
#define SPI_FLASH_PAGE6_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE6_VALID_SHIFT (31)

//page7_addr
#define SPI_FLASH_PAGE7_ADDR(n)    (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE7_ADDR_MASK  (0xFFFFFF<<0)
#define SPI_FLASH_PAGE7_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE7_VALID      (1<<31)
#define SPI_FLASH_PAGE7_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE7_VALID_SHIFT (31)

//page8_addr
#define SPI_FLASH_PAGE8_ADDR(n)    (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE8_ADDR_MASK  (0xFFFFFF<<0)
#define SPI_FLASH_PAGE8_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE8_VALID      (1<<31)
#define SPI_FLASH_PAGE8_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE8_VALID_SHIFT (31)

//page9_addr
#define SPI_FLASH_PAGE9_ADDR(n)    (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE9_ADDR_MASK  (0xFFFFFF<<0)
#define SPI_FLASH_PAGE9_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE9_VALID      (1<<31)
#define SPI_FLASH_PAGE9_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE9_VALID_SHIFT (31)

//page10_addr
#define SPI_FLASH_PAGE10_ADDR(n)   (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE10_ADDR_MASK (0xFFFFFF<<0)
#define SPI_FLASH_PAGE10_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE10_VALID     (1<<31)
#define SPI_FLASH_PAGE10_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE10_VALID_SHIFT (31)

//page11_addr
#define SPI_FLASH_PAGE11_ADDR(n)   (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE11_ADDR_MASK (0xFFFFFF<<0)
#define SPI_FLASH_PAGE11_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE11_VALID     (1<<31)
#define SPI_FLASH_PAGE11_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE11_VALID_SHIFT (31)

//page12_addr
#define SPI_FLASH_PAGE12_ADDR(n)   (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE12_ADDR_MASK (0xFFFFFF<<0)
#define SPI_FLASH_PAGE12_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE12_VALID     (1<<31)
#define SPI_FLASH_PAGE12_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE12_VALID_SHIFT (31)

//page13_addr
#define SPI_FLASH_PAGE13_ADDR(n)   (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE13_ADDR_MASK (0xFFFFFF<<0)
#define SPI_FLASH_PAGE13_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE13_VALID     (1<<31)
#define SPI_FLASH_PAGE13_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE13_VALID_SHIFT (31)

//page14_addr
#define SPI_FLASH_PAGE14_ADDR(n)   (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE14_ADDR_MASK (0xFFFFFF<<0)
#define SPI_FLASH_PAGE14_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE14_VALID     (1<<31)
#define SPI_FLASH_PAGE14_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE14_VALID_SHIFT (31)

//page15_addr
#define SPI_FLASH_PAGE15_ADDR(n)   (((n)&0xFFFFFF)<<0)
#define SPI_FLASH_PAGE15_ADDR_MASK (0xFFFFFF<<0)
#define SPI_FLASH_PAGE15_ADDR_SHIFT (0)
#define SPI_FLASH_PAGE15_VALID     (1<<31)
#define SPI_FLASH_PAGE15_VALID_MASK (1<<31)
#define SPI_FLASH_PAGE15_VALID_SHIFT (31)

//spi_page_config
#define SPI_FLASH_MULTI_PAGE_ENABLE_MULTI_PAGE_START (1<<0)
#define SPI_FLASH_MULTI_PAGE_ENABLE_MULTI_PAGE_START_MASK (1<<0)
#define SPI_FLASH_MULTI_PAGE_ENABLE_MULTI_PAGE_START_SHIFT (0)
#define SPI_FLASH_PAGE_NUM(n)      (((n)&31)<<8)
#define SPI_FLASH_PAGE_NUM_MASK    (31<<8)
#define SPI_FLASH_PAGE_NUM_SHIFT   (8)

//spi_cmd_reconfig
#define SPI_FLASH_PROGRAM_EXE_CMD_X1(n) (((n)&0xFF)<<0)
#define SPI_FLASH_PROGRAM_EXE_CMD_MASK_X1 (0xFF<<0)
#define SPI_FLASH_PROGRAM_EXE_CMD_SHIFT_X1 (0)
#define SPI_FLASH_PROGRAM_LOAD_CMD(n) (((n)&0xFF)<<8)
#define SPI_FLASH_PROGRAM_LOAD_CMD_MASK (0xFF<<8)
#define SPI_FLASH_PROGRAM_LOAD_CMD_SHIFT (8)
#define SPI_FLASH_WRITE_ENABLE_CMD(n) (((n)&0xFF)<<16)
#define SPI_FLASH_WRITE_ENABLE_CMD_MASK (0xFF<<16)
#define SPI_FLASH_WRITE_ENABLE_CMD_SHIFT (16)

//page0_col_addr
#define SPI_FLASH_PAGE0_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE0_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE0_COL_ADDR_SHIFT (0)

//page1_col_addr
#define SPI_FLASH_PAGE1_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE1_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE1_COL_ADDR_SHIFT (0)

//page2_col_addr
#define SPI_FLASH_PAGE2_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE2_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE2_COL_ADDR_SHIFT (0)

//page3_col_addr
#define SPI_FLASH_PAGE3_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE3_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE3_COL_ADDR_SHIFT (0)

//page4_col_addr
#define SPI_FLASH_PAGE4_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE4_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE4_COL_ADDR_SHIFT (0)

//page5_col_addr
#define SPI_FLASH_PAGE5_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE5_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE5_COL_ADDR_SHIFT (0)

//page6_col_addr
#define SPI_FLASH_PAGE6_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE6_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE6_COL_ADDR_SHIFT (0)

//page7_col_addr
#define SPI_FLASH_PAGE7_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE7_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE7_COL_ADDR_SHIFT (0)

//page8_col_addr
#define SPI_FLASH_PAGE8_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE8_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE8_COL_ADDR_SHIFT (0)

//page9_col_addr
#define SPI_FLASH_PAGE9_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE9_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE9_COL_ADDR_SHIFT (0)

//page10_col_addr
#define SPI_FLASH_PAGE10_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE10_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE10_COL_ADDR_SHIFT (0)

//page11_col_addr
#define SPI_FLASH_PAGE11_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE11_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE11_COL_ADDR_SHIFT (0)

//page12_col_addr
#define SPI_FLASH_PAGE12_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE12_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE12_COL_ADDR_SHIFT (0)

//page13_col_addr
#define SPI_FLASH_PAGE13_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE13_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE13_COL_ADDR_SHIFT (0)

//page14_col_addr
#define SPI_FLASH_PAGE14_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE14_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE14_COL_ADDR_SHIFT (0)

//page15_col_addr
#define SPI_FLASH_PAGE15_COL_ADDR(n) (((n)&0xFFFF)<<0)
#define SPI_FLASH_PAGE15_COL_ADDR_MASK (0xFFFF<<0)
#define SPI_FLASH_PAGE15_COL_ADDR_SHIFT (0)

//nand_int_mask
#define SPI_FLASH_NAND_INT_MASK_X1 (1<<0)
#define SPI_FLASH_NAND_INT_MASK_MASK (1<<0)
#define SPI_FLASH_NAND_INT_MASK_SHIFT (0)





#endif

