{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623142482347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623142482353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 16:54:42 2021 " "Processing started: Tue Jun 08 16:54:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623142482353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623142482353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wallace_top -c wallace_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off wallace_top -c wallace_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623142482353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623142482715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623142482715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda/digitalcircuit/my_digitalworks/my_digitalworks/system_design/wallace/src/wallace_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /eda/digitalcircuit/my_digitalworks/my_digitalworks/system_design/wallace/src/wallace_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wallace_top " "Found entity 1: wallace_top" {  } { { "../../System_design/Wallace/src/wallace_top.v" "" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/System_design/Wallace/src/wallace_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623142489370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623142489370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda/digitalcircuit/my_digitalworks/my_digitalworks/system_design/wallace/src/half_adder_down.v 1 1 " "Found 1 design units, including 1 entities, in source file /eda/digitalcircuit/my_digitalworks/my_digitalworks/system_design/wallace/src/half_adder_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder_down " "Found entity 1: half_adder_down" {  } { { "../../System_design/Wallace/src/half_adder_down.v" "" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/System_design/Wallace/src/half_adder_down.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623142489370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623142489370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda/digitalcircuit/my_digitalworks/my_digitalworks/system_design/wallace/src/fall_adder_down.v 1 1 " "Found 1 design units, including 1 entities, in source file /eda/digitalcircuit/my_digitalworks/my_digitalworks/system_design/wallace/src/fall_adder_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 fall_adder_down " "Found entity 1: fall_adder_down" {  } { { "../../System_design/Wallace/src/fall_adder_down.v" "" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/System_design/Wallace/src/fall_adder_down.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623142489370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623142489370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda/digitalcircuit/my_digitalworks/my_digitalworks/system_design/wallace/src/add_down.v 1 1 " "Found 1 design units, including 1 entities, in source file /eda/digitalcircuit/my_digitalworks/my_digitalworks/system_design/wallace/src/add_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "../../System_design/Wallace/src/add_down.v" "" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/System_design/Wallace/src/add_down.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623142489370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623142489370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_ip1.v 1 1 " "Found 1 design units, including 1 entities, in source file add_ip1.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_ip1 " "Found entity 1: add_ip1" {  } { { "add_ip1.v" "" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/add_ip1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623142489370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623142489370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wallace_top " "Elaborating entity \"wallace_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623142489417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder_down half_adder_down:h1 " "Elaborating entity \"half_adder_down\" for hierarchy \"half_adder_down:h1\"" {  } { { "../../System_design/Wallace/src/wallace_top.v" "h1" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/System_design/Wallace/src/wallace_top.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fall_adder_down fall_adder_down:f1 " "Elaborating entity \"fall_adder_down\" for hierarchy \"fall_adder_down:f1\"" {  } { { "../../System_design/Wallace/src/wallace_top.v" "f1" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/System_design/Wallace/src/wallace_top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_ip1 add_ip1:a1 " "Elaborating entity \"add_ip1\" for hierarchy \"add_ip1:a1\"" {  } { { "../../System_design/Wallace/src/wallace_top.v" "a1" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/System_design/Wallace/src/wallace_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add_ip1.v" "LPM_ADD_SUB_component" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/add_ip1.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add_ip1.v" "" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/add_ip1.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623142489526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623142489526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623142489526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623142489526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623142489526 ""}  } { { "add_ip1.v" "" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/add_ip1.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623142489526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder " "Elaborating entity \"addcore\" for hierarchy \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "d:/eda/digitalcircuit/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489542 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\", which is child of megafunction instantiation \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/eda/digitalcircuit/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } } { "add_ip1.v" "" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/add_ip1.v" 70 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:oflow_node " "Elaborating entity \"a_csnbuffer\" for hierarchy \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "d:/eda/digitalcircuit/quartus/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:oflow_node add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addcore.tdf" "" { Text "d:/eda/digitalcircuit/quartus/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "add_ip1.v" "" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/add_ip1.v" 70 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:result_node " "Elaborating entity \"a_csnbuffer\" for hierarchy \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "d:/eda/digitalcircuit/quartus/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:result_node add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addcore.tdf" "" { Text "d:/eda/digitalcircuit/quartus/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "add_ip1.v" "" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/add_ip1.v" 70 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:result_ext_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "d:/eda/digitalcircuit/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:result_ext_latency_ffs add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/eda/digitalcircuit/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } } { "add_ip1.v" "" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/add_ip1.v" 70 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:carry_ext_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "d:/eda/digitalcircuit/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 271 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489651 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:carry_ext_latency_ffs add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"add_ip1:a1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/eda/digitalcircuit/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 271 2 0 } } { "add_ip1.v" "" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/add_ip1.v" 70 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623142489651 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1623142489760 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1623142489760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623142489885 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623142489885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623142489885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623142489885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623142489995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 16:54:49 2021 " "Processing ended: Tue Jun 08 16:54:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623142489995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623142489995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623142489995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623142489995 ""}
