/dts-v1/;

/ {
	model = "Qualcomm Technologies, Inc. Lahaina v2.1";
	compatible = "qcom,lahaina";
	qcom,msm-id = <0x19f 0x20001 0x1c8 0x20001 0x1f5 0x20001>;
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	oppo,dtsi_no = <0x5093>;

	chosen {
		bootargs = "log_buf_len=1M earlycon=msm_geni_serial,0x98c000 rcupdate.rcu_expedited=1 rcu_nocbs=0-7";
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x00 0x00 0x00>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x2c6>;

		hyp_region@80000000 {
			no-map;
			reg = <0x00 0x80000000 0x00 0x600000>;
			phandle = <0x2c7>;
		};

		xbl_aop_region@80700000 {
			no-map;
			reg = <0x00 0x80700000 0x00 0x160000>;
			phandle = <0x2c8>;
		};

		reserved-memory@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			reg = <0x00 0x80860000 0x00 0x20000>;
			phandle = <0x2c9>;
		};

		res_xbl_uefi_log_region@80880000 {
			no-map;
			reg = <0x00 0x80880000 0x00 0x14000>;
			phandle = <0x2ca>;
		};

		smem_region@80900000 {
			no-map;
			reg = <0x00 0x80900000 0x00 0x200000>;
			phandle = <0x96>;
		};

		cpucp_fw_region@80b00000 {
			no-map;
			reg = <0x00 0x80b00000 0x00 0x100000>;
			phandle = <0x2cb>;
		};

		cdsp_secure_heap@80c00000 {
			no-map;
			reg = <0x00 0x80c00000 0x00 0x4600000>;
			phandle = <0xe3>;
		};

		pil_camera_region@85200000 {
			no-map;
			reg = <0x00 0x85200000 0x00 0x500000>;
			phandle = <0x2ac>;
		};

		pil_video_region@85700000 {
			no-map;
			reg = <0x00 0x85700000 0x00 0x500000>;
			phandle = <0xc9>;
		};

		pil_cvp_region@85c00000 {
			no-map;
			reg = <0x00 0x85c00000 0x00 0x500000>;
			phandle = <0xcd>;
		};

		pil_adsp_region@86100000 {
			no-map;
			reg = <0x00 0x86100000 0x00 0x2100000>;
			phandle = <0xc0>;
		};

		pil_slpi_region@88200000 {
			no-map;
			reg = <0x00 0x88200000 0x00 0x1500000>;
			phandle = <0xcf>;
		};

		pil_cdsp_region@89700000 {
			no-map;
			reg = <0x00 0x89700000 0x00 0x1400000>;
			phandle = <0xc3>;
		};

		pil_ipa_fw_region@8b500000 {
			no-map;
			reg = <0x00 0x8b500000 0x00 0x10000>;
			phandle = <0x2cc>;
		};

		pil_ipa_gsi_region@8b510000 {
			no-map;
			reg = <0x00 0x8b510000 0x00 0xa000>;
			phandle = <0xca>;
		};

		pil_gpu_region@8b51a000 {
			no-map;
			reg = <0x00 0x8b51a000 0x00 0x2000>;
			phandle = <0x298>;
		};

		pil_spss_region@8b600000 {
			no-map;
			reg = <0x00 0x8b600000 0x00 0x100000>;
			phandle = <0xd2>;
		};

		modem_region@8b800000 {
			no-map;
			reg = <0x00 0x8b800000 0x00 0x10000000>;
			phandle = <0xbb>;
		};

		qheebsp_dbg_vm_hyp_region@d0000000 {
			no-map;
			phandle = <0x2cd>;
		};

		pil_trustedvm_region@d0800000 {
			no-map;
			phandle = <0xd3>;
		};

		qrtr-shmem {
			no-map;
			reg = <0x00 0xd7ef7000 0x00 0x9000>;
			phandle = <0x2e>;
		};

		neuron_block@0 {
			no-map;
			reg = <0x00 0xd7f00000 0x00 0x80000>;
			phandle = <0x2b>;
		};

		neuron_block@1 {
			no-map;
			reg = <0x00 0xd7f80000 0x00 0x80000>;
			phandle = <0x2c>;
		};

		removed_region@d8800000 {
			no-map;
			reg = <0x00 0xd8800000 0x00 0x6800000>;
			phandle = <0x2ce>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xc00000>;
			phandle = <0x9a>;
		};

		sdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x800000>;
			phandle = <0xe2>;
		};

		cdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x400000>;
			phandle = <0x287>;
		};

		user_contig_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xe5>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1400000>;
			phandle = <0xd4>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xe6>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xa400000>;
			phandle = <0xe7>;
		};

		cnss_wlan_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			#size = <0x00 0x1400000>;
			phandle = <0x290>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xdfffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			linux,cma-default;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x3000000>;
			phandle = <0xce>;
		};

		sp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xe4>;
		};

		audio_cma_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1c00000>;
			phandle = <0xe8>;
		};

		splash_region {
			reg = <0x00 0xe1000000 0x00 0x2300000>;
			label = "cont_splash_region";
			phandle = <0x2cf>;
		};

		demura_region_0 {
			reg = <0x00 0x00 0x00 0x00>;
			label = "demura hfc region 0";
			phandle = <0x2d0>;
		};

		demura_region_1 {
			reg = <0x00 0x00 0x00 0x00>;
			label = "demura hfc region 1";
			phandle = <0x2d1>;
		};

		dfps_data_region {
			reg = <0x00 0xe3300000 0x00 0x100000>;
			label = "dfps_data_region";
			phandle = <0x29d>;
		};

		memshare_region {
			compatible = "shared-dma-pool";
			no-map;
			alloc-ranges = <0x00 0x00 0x00 0xdfffffff>;
			alignment = <0x00 0x100000>;
			size = <0x00 0x800000>;
			phandle = <0x30>;
		};

		non_secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x6400000>;
			phandle = <0xe9>;
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x01 0x40000000 0x00 0x40000000 0x01 0xc0000000 0x00 0x80000000 0x02 0xc0000000 0x01 0x40000000>;
		granule = <0x200>;
		mboxes = <0x02 0x00>;
	};

	aliases {
		ufshc1 = "/soc/ufshc@1d84000";
		sdhc1 = "/soc/sdhci@8804000";
		serial0 = "/soc/qcom,qup_uart@98c000";
		hsuart0 = "/soc/qcom,qup_uart@890000";
		pci-domain0 = "/soc/qcom,pcie@1c00000";
		pci-domain1 = "/soc/qcom,pcie@1c08000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		usb0 = "/soc/ssusb@a600000";
		usb1 = "/soc/ssusb@a800000";
		i2c4 = "/soc/i2c@894000";
	};

	firmware {
		phandle = <0x2d2>;

		scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x03 0x13000>;
		};

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,slotselect,avb";
					status = "ok";
				};
			};
		};
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x00>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x00 0x04>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-idle-states = <0x05>;
			next-level-cache = <0x06>;
			#cooling-cells = <0x02>;
			phandle = <0x10>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x06>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x03>;
					phandle = <0x07>;
				};
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x100>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x00 0x04>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-idle-states = <0x05>;
			next-level-cache = <0x08>;
			#cooling-cells = <0x02>;
			phandle = <0x11>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x08>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x200>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x00 0x04>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-idle-states = <0x05>;
			next-level-cache = <0x09>;
			#cooling-cells = <0x02>;
			phandle = <0x12>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x09>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x300>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x00 0x04>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-idle-states = <0x05>;
			next-level-cache = <0x0a>;
			#cooling-cells = <0x02>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x0a>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x400>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x01 0x04>;
			capacity-dmips-mhz = <0x79a>;
			dynamic-power-coefficient = <0x1f3>;
			cpu-idle-states = <0x0b>;
			next-level-cache = <0x0c>;
			#cooling-cells = <0x02>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x0c>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x500>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x01 0x04>;
			capacity-dmips-mhz = <0x79a>;
			dynamic-power-coefficient = <0x1f3>;
			cpu-idle-states = <0x0b>;
			next-level-cache = <0x0d>;
			#cooling-cells = <0x02>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x0d>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x600>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x01 0x04>;
			capacity-dmips-mhz = <0x79a>;
			dynamic-power-coefficient = <0x1f3>;
			cpu-idle-states = <0x0b>;
			next-level-cache = <0x0e>;
			#cooling-cells = <0x02>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x0e>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x700>;
			enable-method = "psci";
			cpu-release-addr = <0x00 0x90000000>;
			qcom,freq-domain = <0x04 0x02 0x04>;
			capacity-dmips-mhz = <0x800>;
			dynamic-power-coefficient = <0x2f8>;
			cpu-idle-states = <0x0b>;
			next-level-cache = <0x0f>;
			#cooling-cells = <0x02>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x0f>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x10>;
				};

				core1 {
					cpu = <0x11>;
				};

				core2 {
					cpu = <0x12>;
				};

				core3 {
					cpu = <0x13>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x14>;
				};

				core1 {
					cpu = <0x15>;
				};

				core2 {
					cpu = <0x16>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x17>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x2d3>;

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";
		};

		rsc@18200000 {
			label = "apps_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0x18200000 0x10000 0x18210000 0x10000 0x18220000 0x10000>;
			reg-names = "drv-0\0drv-1\0drv-2";
			interrupts = <0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04>;
			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x02 0x00 0x03 0x01 0x03 0x03 0x00>;
			phandle = <0x2d4>;

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x8b>;
			};

			system_pm {
				compatible = "qcom,system-pm";
			};

			qcom,rpmhclk {
				compatible = "qcom,lahaina-rpmh-clk";
				#clock-cells = <0x01>;
				phandle = <0x38>;
			};

			rpmh-regulator-mxclvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mxc.lvl";
				proxy-supply = <0x18>;

				regulator-pm8350-s9-level {
					regulator-name = "pm8350_s9_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x18>;
				};

				regulator-pm8350-s9-level-ao {
					regulator-name = "pm8350_s9_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x1b>;
				};

				regulator-pm8350-s9-mmcx-sup-level {
					regulator-name = "pm8350_s9_mmcx_sup_level";
					qcom,set = <0x03>;
					vin-supply = <0x19>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x1c>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mx.lvl";
				proxy-supply = <0x1a>;

				regulator-pm8350-s5-level {
					regulator-name = "pm8350_s5_level";
					qcom,set = <0x03>;
					pm8350_s5_level-parent-supply = <0x18>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x1a>;
				};

				regulator-pm8350-s5-level-ao {
					regulator-name = "pm8350_s5_lvl_ao";
					qcom,set = <0x01>;
					pm8350_s5_lvl_ao-parent-supply = <0x1b>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x21>;
				};

				regulator-pm8350-s5-mmcx-sup-level {
					regulator-name = "pm8350_s5_mmcx_sup_level";
					qcom,set = <0x03>;
					vin-supply = <0x1c>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x23>;
				};
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				regulator-pm8350-s6-level {
					regulator-name = "pm8350_s6_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x40>;
				};
			};

			rpmh-regulator-smpb10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb10";

				regulator-pm8350-s10 {
					regulator-name = "pm8350_s10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0xd9>;
				};
			};

			rpmh-regulator-smpb11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb11";

				regulator-pm8350-s11 {
					regulator-name = "pm8350_s11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xb7980>;
					regulator-max-microvolt = <0xf4240>;
					qcom,init-voltage = <0xe86c0>;
					phandle = <0xd8>;
				};
			};

			rpmh-regulator-smpb12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb12";
				qcom,regulator-type = "pmic5-hfsmps";
				qcom,supported-modes = <0x01 0x03>;
				qcom,mode-threshold-currents = <0x00 0x30d40>;

				regulator-pm8350-s12 {
					regulator-name = "pm8350_s12";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x12ad40>;
					regulator-max-microvolt = <0x14c080>;
					qcom,init-voltage = <0x132a40>;
					qcom,init-mode = <0x01>;
					phandle = <0xdb>;
				};
			};

			rpmh-regulator-ldob1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350-l1 {
					regulator-name = "pm8350_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xdea80>;
					regulator-max-microvolt = <0xe09c0>;
					qcom,init-voltage = <0xdea80>;
					qcom,init-mode = <0x04>;
					phandle = <0xf6>;
				};
			};

			rpmh-regulator-ldob2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				proxy-supply = <0x1d>;

				regulator-pm8350-l2 {
					regulator-name = "pm8350_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2ee000>;
					regulator-max-microvolt = <0x2ee000>;
					qcom,init-voltage = <0x2ee000>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x186a0>;
					phandle = <0x1d>;
				};
			};

			rpmh-regulator-ldob3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350-l3 {
					regulator-name = "pm8350_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xdcb40>;
					regulator-max-microvolt = <0xdcb40>;
					qcom,init-voltage = <0xdcb40>;
					qcom,init-mode = <0x04>;
					phandle = <0x2d5>;
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm8350-l4-level {
					regulator-name = "pm8350_l4_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0xbf>;
				};
			};

			rpmh-regulator-ldob5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				proxy-supply = <0x1e>;

				regulator-pm8350-l5 {
					regulator-name = "pm8350_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xd8cc0>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x186a0>;
					phandle = <0x1e>;
				};

				regulator-pm8350-l5-ao {
					regulator-name = "pm8350_l5_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xd6d80>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x02>;
					phandle = <0x39>;
				};

				regulator-pm8350-l5-so {
					regulator-name = "pm8350_l5_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xd6d80>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x02>;
					qcom,init-enable = <0x00>;
				};
			};

			rpmh-regulator-ldob6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;
				proxy-supply = <0x1f>;

				regulator-pm8350-l6 {
					regulator-name = "pm8350_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x126ec0>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x186a0>;
					phandle = <0x1f>;
				};
			};

			rpmh-regulator-ldob7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350-l7 {
					regulator-name = "pm8350_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x249f00>;
					regulator-max-microvolt = <0x2de600>;
					qcom,init-voltage = <0x263540>;
					qcom,init-mode = <0x04>;
					phandle = <0x2d6>;
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm8350-l8-level {
					regulator-name = "pm8350_l8_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0xbe>;
				};
			};

			rpmh-regulator-ldob9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350-l9 {
					regulator-name = "pm8350_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2d7>;
				};
			};

			rpmh-regulator-smpc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc1";

				regulator-pm8350c-s1 {
					regulator-name = "pm8350c_s1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1dc900>;
					qcom,init-voltage = <0x1cafc0>;
					phandle = <0xda>;
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm8350c-s2-level {
					regulator-name = "pm8350c_s2_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x2d8>;
				};
			};

			rpmh-regulator-smpc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc3";

				regulator-pm8350c-s3 {
					regulator-name = "pm8350c_s3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0xabe00>;
					qcom,init-voltage = <0x79180>;
					phandle = <0x2d9>;
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm8350c-s4-level {
					regulator-name = "pm8350c_s4_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0xba>;
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "cx.lvl";
				proxy-supply = <0x20>;

				regulator-pm8350c-s6-level {
					regulator-name = "pm8350c_s6_level";
					qcom,set = <0x03>;
					pm8350c_s6_level-parent-supply = <0x1a>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x20>;
				};

				regulator-pm8350c-s6-level-ao {
					regulator-name = "pm8350c_s6_level_ao";
					qcom,set = <0x01>;
					vin-supply = <0x21>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x2da>;
				};

				regulator-pm8350c-s6-mmcx-sup-level {
					regulator-name = "pm8350c_s6_mmcx_sup_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x30>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x30>;
					phandle = <0x19>;
				};
			};

			rpmh-regulator-mmcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mmcx.lvl";
				proxy-supply = <0x22>;

				regulator-pm8350c-s8-level {
					regulator-name = "pm8350c_s8_level";
					qcom,set = <0x03>;
					pm8350c_s8_level-parent-supply = <0x23>;
					regulator-min-microvolt = <0x40>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x22>;
				};

				regulator-pm8350c-s8-level-ao {
					regulator-name = "pm8350c_s8_level_ao";
					qcom,set = <0x01>;
					vin-supply = <0x21>;
					regulator-min-microvolt = <0x40>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x40>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x2db>;
				};

				regulator-pm8350c-s8-level-so {
					regulator-name = "pm8350c_s8_level_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0x40>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x40>;
				};
			};

			rpmh-regulator-smpc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc10";

				regulator-pm8350c-s10 {
					regulator-name = "pm8350c_s10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xffdc0>;
					regulator-max-microvolt = <0x113640>;
					qcom,init-voltage = <0xffdc0>;
					phandle = <0x2dc>;
				};
			};

			rpmh-regulator-ldoc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				proxy-supply = <0x24>;

				regulator-pm8350c-l1 {
					regulator-name = "pm8350c_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x186a0>;
					phandle = <0x24>;
				};

				regulator-pm8350c-l1-ao {
					regulator-name = "pm8350c_l1_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x02>;
					phandle = <0x3a>;
				};

				regulator-pm8350c-l1-so {
					regulator-name = "pm8350c_l1_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x02>;
					qcom,init-enable = <0x00>;
				};
			};

			rpmh-regulator-ldoc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l2 {
					regulator-name = "pm8350c_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x2dd>;
				};
			};

			rpmh-regulator-ldoc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l3 {
					regulator-name = "pm8350c_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x2de600>;
					qcom,init-mode = <0x04>;
					phandle = <0x2de>;
				};
			};

			rpmh-regulator-ldoc4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l4 {
					regulator-name = "pm8350c_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x1b9680>;
					qcom,init-mode = <0x04>;
					phandle = <0x2df>;
				};
			};

			rpmh-regulator-ldoc5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l5 {
					regulator-name = "pm8350c_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x1b9680>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e0>;
				};
			};

			rpmh-regulator-ldoc6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				proxy-supply = <0x25>;

				regulator-pm8350c-l6 {
					regulator-name = "pm8350c_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2d2a80>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,init-mode = <0x04>;
					phandle = <0x25>;
				};
			};

			rpmh-regulator-ldoc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l7 {
					regulator-name = "pm8350c_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x2de600>;
					qcom,init-voltage = <0x2de600>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e1>;
				};
			};

			rpmh-regulator-ldoc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l8 {
					regulator-name = "pm8350c_l8";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e2>;
				};
			};

			rpmh-regulator-ldoc9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				proxy-supply = <0x26>;

				regulator-pm8350c-l9 {
					regulator-name = "pm8350c_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2de600>;
					qcom,init-voltage = <0x2ab980>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x186a0>;
					phandle = <0x26>;
				};
			};

			rpmh-regulator-ldoc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc10";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l10 {
					regulator-name = "pm8350c_l10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e3>;
				};
			};

			rpmh-regulator-ldoc11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l11 {
					regulator-name = "pm8350c_l11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x249f00>;
					regulator-max-microvolt = <0x2de600>;
					qcom,init-voltage = <0x263540>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e4>;
				};
			};

			rpmh-regulator-ldoc12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				proxy-supply = <0x27>;

				regulator-pm8350c-l12 {
					regulator-name = "pm8350c_l12";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x3b538>;
					phandle = <0x27>;
				};
			};

			rpmh-regulator-ldoc13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;
				proxy-supply = <0x28>;

				regulator-pm8350c-l13 {
					regulator-name = "pm8350c_l13";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x30d400>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-mode = <0x04>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x2710>;
					phandle = <0x28>;
				};
			};

			rpmh-regulator-bobc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "bobc1";

				regulator-pm8350c-bob {
					regulator-name = "pm8350c_bob";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x3c6cc0>;
					qcom,init-voltage = <0x2de600>;
					phandle = <0x2e5>;
				};
			};

			rpmh-regulator-ldod1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldod1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350b-l1 {
					regulator-name = "pm8350b_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e6>;
				};
			};

			rpmh-regulator-smpe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe1";

				regulator-pmr735a-s1 {
					regulator-name = "pmr735a_s1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x138800>;
					qcom,init-voltage = <0x132a40>;
					phandle = <0x2e7>;
				};
			};

			rpmh-regulator-smpe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe2";

				regulator-pmr735a-s2 {
					regulator-name = "pmr735a_s2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0xee480>;
					qcom,init-voltage = <0xd0020>;
					phandle = <0xd7>;
				};
			};

			rpmh-regulator-smpe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe3";

				regulator-pmr735a-s3 {
					regulator-name = "pmr735a_s3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2191c0>;
					regulator-max-microvolt = <0x23e380>;
					qcom,init-voltage = <0x2191c0>;
					phandle = <0x2e8>;
				};
			};

			rpmh-regulator-ldoe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l1 {
					regulator-name = "pmr735a_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xdea80>;
					regulator-max-microvolt = <0xdea80>;
					qcom,init-voltage = <0xdea80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2e9>;
				};
			};

			rpmh-regulator-ldoe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l2 {
					regulator-name = "pmr735a_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ea>;
				};
			};

			rpmh-regulator-ldoe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l3 {
					regulator-name = "pmr735a_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2eb>;
				};
			};

			rpmh-regulator-ldoe4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pmr735a-l4 {
					regulator-name = "pmr735a_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b1980>;
					regulator-max-microvolt = <0x1c9080>;
					qcom,init-voltage = <0x1b1980>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ec>;
				};
			};

			rpmh-regulator-ldoe5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l5 {
					regulator-name = "pmr735a_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = "\0\f5";
					qcom,init-voltage = "\0\f5";
					qcom,init-mode = <0x04>;
					phandle = <0x2ed>;
				};
			};

			rpmh-regulator-ldoe6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l6 {
					regulator-name = "pmr735a_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = "\0\aS";
					regulator-max-microvolt = <0xdcb40>;
					qcom,init-voltage = "\0\f5";
					qcom,init-mode = <0x04>;
					phandle = <0x2ee>;
				};
			};

			rpmh-regulator-ldoe7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pmr735a-l7 {
					regulator-name = "pmr735a_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					qcom,init-voltage = <0x2ab980>;
					qcom,init-mode = <0x04>;
					phandle = <0xdc>;
				};
			};
		};

		slim@3ac0000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			reg = <0x3ac0000 0x2c000 0x3a84000 0x22000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0xa3 0x04 0x00 0xa4 0x04>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x00>;
			qcom,ea-pc = <0x350>;
			iommus = <0x29 0x1826 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			status = "ok";
			phandle = <0x2ef>;

			qca6490 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 21 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 21 02 17 02];
				phandle = <0x2f0>;
			};
		};

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x01 0x09 0x04>;
			phandle = <0x01>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x0d 0xff08 0x01 0x0e 0xff08 0x01 0x0b 0xff08 0x01 0x0c 0xff08>;
			clock-frequency = <0x124f800>;
			phandle = <0x2f1>;
		};

		timer@17c20000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;
			phandle = <0x2f2>;

			frame@17c21000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		dcc_v2@117f000 {
			compatible = "qcom,dcc-v2";
			reg = <0x117f000 0x1000 0x1112000 0x6000>;
			qcom,transaction_timeout = <0x00>;
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0x12000>;
			phandle = <0x2f3>;

			link_list1 {
				qcom,curr-link-list = <0x06>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x01 0x18080010 0x01 0x00 0x00 0x144018 0x01 0x00 0x01 0x144018 0x01 0x00 0x00 0x144018 0x01 0x00 0x00 0x91a9020 0x01 0x00 0x03 0x05 0x01 0x00 0x00 0x9102008 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9142008 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9102408 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9142408 0x01 0x00 0x03 0x02 0x02 0x00 0x00 0x9103808 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x9103810 0x01 0x00 0x00 0x9103814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103888 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x9103890 0x01 0x00 0x00 0x9103894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143808 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x9143810 0x01 0x00 0x00 0x9143814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143888 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x9143890 0x01 0x00 0x00 0x9143894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182808 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x9182810 0x01 0x00 0x00 0x9182814 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182888 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x9182890 0x01 0x00 0x00 0x9182894 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103008 0x01 0x00 0x00 0x910300c 0x01 0x00 0x01 0x9103028 0x01 0x01 0x02 0x29 0x00 0x00 0x00 0x9103010 0x01 0x00 0x00 0x9103014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9103408 0x01 0x00 0x00 0x910340c 0x01 0x00 0x01 0x9103428 0x01 0x01 0x02 0x29 0x00 0x00 0x00 0x9103410 0x01 0x00 0x00 0x9103414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143008 0x01 0x00 0x00 0x914300c 0x01 0x00 0x01 0x9143028 0x01 0x01 0x02 0x29 0x00 0x00 0x00 0x9143010 0x01 0x00 0x00 0x9143014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9143408 0x01 0x00 0x00 0x914340c 0x01 0x00 0x01 0x9143428 0x01 0x01 0x02 0x29 0x00 0x00 0x00 0x9143410 0x01 0x00 0x00 0x9143414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182008 0x01 0x00 0x00 0x918200c 0x01 0x00 0x01 0x9182028 0x01 0x01 0x02 0x0b 0x00 0x00 0x00 0x9182010 0x01 0x00 0x00 0x9182014 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9182408 0x01 0x00 0x00 0x918240c 0x01 0x00 0x01 0x9182428 0x01 0x01 0x02 0x0b 0x00 0x00 0x00 0x9182410 0x01 0x00 0x00 0x9182414 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x18000024 0x01 0x00 0x00 0x18000040 0x04 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010040 0x04 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020040 0x04 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030040 0x04 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040040 0x04 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050040 0x04 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060040 0x04 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070040 0x04 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080040 0x03 0x00 0x00 0x180800f8 0x01 0x00 0x00 0x18080104 0x01 0x00 0x00 0x1808011c 0x01 0x00 0x00 0x18080128 0x01 0x00 0x00 0x18080168 0x01 0x00 0x00 0x18080198 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x9050110 0x08 0x00 0x00 0x9080058 0x02 0x00 0x00 0x90800c8 0x01 0x00 0x00 0x90800d4 0x01 0x00 0x00 0x90800e0 0x01 0x00 0x00 0x90800ec 0x01 0x00 0x00 0x90800f8 0x01 0x00 0x00 0x9084030 0x01 0x00 0x00 0x9084038 0x02 0x00 0x00 0x90840e4 0x01 0x00 0x00 0x90840f4 0x01 0x00 0x00 0x9084104 0x02 0x00 0x00 0x9084194 0x01 0x00 0x00 0x9084804 0x01 0x00 0x00 0x908480c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x9084850 0x02 0x00 0x00 0x9084860 0x03 0x00 0x00 0x9084888 0x01 0x00 0x00 0x908488c 0x01 0x00 0x00 0x9084900 0x01 0x00 0x00 0x908409c 0x01 0x00 0x00 0x90840a0 0x01 0x00 0x00 0x908426c 0x01 0x00 0x00 0x908439c 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x90ba280 0x01 0x00 0x00 0x90ba288 0x07 0x00 0x00 0x9258610 0x04 0x00 0x00 0x92d8610 0x04 0x00 0x00 0x9358610 0x04 0x00 0x00 0x93d8610 0x04 0x00 0x00 0x9220344 0x08 0x00 0x00 0x9220370 0x06 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9222400 0x01 0x00 0x00 0x922240c 0x01 0x00 0x00 0x9223214 0x02 0x00 0x00 0x9223220 0x03 0x00 0x00 0x9223308 0x01 0x00 0x00 0x9223318 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9236040 0x06 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x923a004 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9242044 0x03 0x00 0x00 0x9242070 0x01 0x00 0x00 0x9248030 0x01 0x00 0x00 0x9248048 0x08 0x00 0x00 0x92a0344 0x08 0x00 0x00 0x92a0370 0x06 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92a2400 0x01 0x00 0x00 0x92a240c 0x01 0x00 0x00 0x92a3214 0x02 0x00 0x00 0x92a3220 0x03 0x00 0x00 0x92a3308 0x01 0x00 0x00 0x92a3318 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6040 0x06 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92ba004 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c2044 0x03 0x00 0x00 0x92c2070 0x01 0x00 0x00 0x92c8030 0x01 0x00 0x00 0x92c8048 0x08 0x00 0x00 0x9320344 0x08 0x00 0x00 0x9320370 0x06 0x00 0x00 0x9320480 0x01 0x00 0x00 0x9322400 0x01 0x00 0x00 0x932240c 0x01 0x00 0x00 0x9323214 0x02 0x00 0x00 0x9323220 0x03 0x00 0x00 0x9323308 0x01 0x00 0x00 0x9323318 0x01 0x00 0x00 0x9332100 0x01 0x00 0x00 0x9336040 0x06 0x00 0x00 0x93360b0 0x01 0x00 0x00 0x933a004 0x04 0x00 0x00 0x933e030 0x02 0x00 0x00 0x9341000 0x01 0x00 0x00 0x9342028 0x01 0x00 0x00 0x9342044 0x03 0x00 0x00 0x9342070 0x01 0x00 0x00 0x9348030 0x01 0x00 0x00 0x9348048 0x08 0x00 0x00 0x93a0344 0x08 0x00 0x00 0x93a0370 0x06 0x00 0x00 0x93a0480 0x01 0x00 0x00 0x93a2400 0x01 0x00 0x00 0x93a240c 0x01 0x00 0x00 0x93a3214 0x02 0x00 0x00 0x93a3220 0x03 0x00 0x00 0x93a3308 0x01 0x00 0x00 0x93a3318 0x01 0x00 0x00 0x93b2100 0x01 0x00 0x00 0x93b6040 0x06 0x00 0x00 0x93b60b0 0x01 0x00 0x00 0x93ba004 0x04 0x00 0x00 0x93be030 0x02 0x00 0x00 0x93c1000 0x01 0x00 0x00 0x93c2028 0x01 0x00 0x00 0x93c2044 0x03 0x00 0x00 0x93c2070 0x01 0x00 0x00 0x93c8030 0x01 0x00 0x00 0x93c8048 0x08 0x00 0x00 0x9270080 0x01 0x00 0x00 0x9270310 0x01 0x00 0x00 0x9270400 0x01 0x00 0x00 0x9270410 0x06 0x00 0x00 0x9270430 0x01 0x00 0x00 0x9270440 0x01 0x00 0x00 0x9270448 0x01 0x00 0x00 0x92704a0 0x01 0x00 0x00 0x92704b0 0x01 0x00 0x00 0x92704b8 0x02 0x00 0x00 0x92704d0 0x02 0x00 0x00 0x9271400 0x01 0x00 0x00 0x9271408 0x01 0x00 0x00 0x927341c 0x01 0x00 0x00 0x92753b0 0x01 0x00 0x00 0x9275804 0x01 0x00 0x00 0x9275c1c 0x01 0x00 0x00 0x9275c2c 0x01 0x00 0x00 0x9275c38 0x01 0x00 0x00 0x9276418 0x02 0x00 0x00 0x9279100 0x01 0x00 0x00 0x9279110 0x01 0x00 0x00 0x9279120 0x01 0x00 0x00 0x9279180 0x02 0x00 0x00 0x92f0080 0x01 0x00 0x00 0x92f0310 0x01 0x00 0x00 0x92f0400 0x01 0x00 0x00 0x92f0410 0x06 0x00 0x00 0x92f0430 0x01 0x00 0x00 0x92f0440 0x01 0x00 0x00 0x92f0448 0x01 0x00 0x00 0x92f04a0 0x01 0x00 0x00 0x92f04b0 0x01 0x00 0x00 0x92f04b8 0x02 0x00 0x00 0x92f04d0 0x02 0x00 0x00 0x92f1400 0x01 0x00 0x00 0x92f1408 0x01 0x00 0x00 0x92f341c 0x01 0x00 0x00 0x92f53b0 0x01 0x00 0x00 0x92f5804 0x01 0x00 0x00 0x92f5c1c 0x01 0x00 0x00 0x92f5c2c 0x01 0x00 0x00 0x92f5c38 0x01 0x00 0x00 0x92f6418 0x02 0x00 0x00 0x92f9100 0x01 0x00 0x00 0x92f9110 0x01 0x00 0x00 0x92f9120 0x01 0x00 0x00 0x92f9180 0x02 0x00 0x00 0x9370080 0x01 0x00 0x00 0x9370310 0x01 0x00 0x00 0x9370400 0x01 0x00 0x00 0x9370410 0x06 0x00 0x00 0x9370430 0x01 0x00 0x00 0x9370440 0x01 0x00 0x00 0x9370448 0x01 0x00 0x00 0x93704a0 0x01 0x00 0x00 0x93704b0 0x01 0x00 0x00 0x93704b8 0x02 0x00 0x00 0x93704d0 0x02 0x00 0x00 0x9371400 0x01 0x00 0x00 0x9371408 0x01 0x00 0x00 0x937341c 0x01 0x00 0x00 0x93753b0 0x01 0x00 0x00 0x9375804 0x01 0x00 0x00 0x9375c1c 0x01 0x00 0x00 0x9375c2c 0x01 0x00 0x00 0x9375c38 0x01 0x00 0x00 0x9376418 0x02 0x00 0x00 0x9379100 0x01 0x00 0x00 0x9379110 0x01 0x00 0x00 0x9379120 0x01 0x00 0x00 0x9379180 0x02 0x00 0x00 0x93f0080 0x01 0x00 0x00 0x93f0310 0x01 0x00 0x00 0x93f0400 0x01 0x00 0x00 0x93f0410 0x06 0x00 0x00 0x93f0430 0x01 0x00 0x00 0x93f0440 0x01 0x00 0x00 0x93f0448 0x01 0x00 0x00 0x93f04a0 0x01 0x00 0x00 0x93f04b0 0x01 0x00 0x00 0x93f04b8 0x02 0x00 0x00 0x93f04d0 0x02 0x00 0x00 0x93f1400 0x01 0x00 0x00 0x93f1408 0x01 0x00 0x00 0x93f341c 0x01 0x00 0x00 0x93f53b0 0x01 0x00 0x00 0x93f5804 0x01 0x00 0x00 0x93f5c1c 0x01 0x00 0x00 0x93f5c2c 0x01 0x00 0x00 0x93f5c38 0x01 0x00 0x00 0x93f6418 0x02 0x00 0x00 0x93f9100 0x01 0x00 0x00 0x93f9110 0x01 0x00 0x00 0x93f9120 0x01 0x00 0x00 0x93f9180 0x02 0x00 0x00 0x9260080 0x01 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604b8 0x02 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261400 0x01 0x00 0x00 0x9263410 0x01 0x00 0x00 0x92653b0 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9265b1c 0x01 0x00 0x00 0x9265b2c 0x01 0x00 0x00 0x9265b38 0x01 0x00 0x00 0x9269100 0x01 0x00 0x00 0x9269108 0x01 0x00 0x00 0x9269110 0x01 0x00 0x00 0x9269118 0x01 0x00 0x00 0x9269120 0x01 0x00 0x00 0x9269180 0x02 0x00 0x00 0x92e0080 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04b8 0x02 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x92e1400 0x01 0x00 0x00 0x92e3410 0x01 0x00 0x00 0x92e53b0 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e5b1c 0x01 0x00 0x00 0x92e5b2c 0x01 0x00 0x00 0x92e5b38 0x01 0x00 0x00 0x92e9100 0x01 0x00 0x00 0x92e9108 0x01 0x00 0x00 0x92e9110 0x01 0x00 0x00 0x92e9118 0x01 0x00 0x00 0x92e9120 0x01 0x00 0x00 0x92e9180 0x02 0x00 0x00 0x9360080 0x01 0x00 0x00 0x9360400 0x01 0x00 0x00 0x9360410 0x03 0x00 0x00 0x9360420 0x02 0x00 0x00 0x9360430 0x01 0x00 0x00 0x9360440 0x01 0x00 0x00 0x9360448 0x01 0x00 0x00 0x93604a0 0x01 0x00 0x00 0x93604b0 0x01 0x00 0x00 0x93604b8 0x02 0x00 0x00 0x93604d0 0x02 0x00 0x00 0x9361400 0x01 0x00 0x00 0x9363410 0x01 0x00 0x00 0x93653b0 0x01 0x00 0x00 0x9365804 0x01 0x00 0x00 0x9365b1c 0x01 0x00 0x00 0x9365b2c 0x01 0x00 0x00 0x9365b38 0x01 0x00 0x00 0x9369100 0x01 0x00 0x00 0x9369108 0x01 0x00 0x00 0x9369110 0x01 0x00 0x00 0x9369118 0x01 0x00 0x00 0x9369120 0x01 0x00 0x00 0x9369180 0x02 0x00 0x00 0x93e0080 0x01 0x00 0x00 0x93e0400 0x01 0x00 0x00 0x93e0410 0x03 0x00 0x00 0x93e0420 0x02 0x00 0x00 0x93e0430 0x01 0x00 0x00 0x93e0440 0x01 0x00 0x00 0x93e0448 0x01 0x00 0x00 0x93e04a0 0x01 0x00 0x00 0x93e04b0 0x01 0x00 0x00 0x93e04b8 0x02 0x00 0x00 0x93e04d0 0x02 0x00 0x00 0x93e1400 0x01 0x00 0x00 0x93e3410 0x01 0x00 0x00 0x93e53b0 0x01 0x00 0x00 0x93e5804 0x01 0x00 0x00 0x93e5b1c 0x01 0x00 0x00 0x93e5b2c 0x01 0x00 0x00 0x93e5b38 0x01 0x00 0x00 0x93e9100 0x01 0x00 0x00 0x93e9108 0x01 0x00 0x00 0x93e9110 0x01 0x00 0x00 0x93e9118 0x01 0x00 0x00 0x93e9120 0x01 0x00 0x00 0x93e9180 0x02 0x00 0x00 0x96b0868 0x01 0x00 0x00 0x96b0870 0x01 0x00 0x00 0x96b1004 0x01 0x00 0x00 0x96b100c 0x01 0x00 0x00 0x96b1014 0x01 0x00 0x00 0x96b1204 0x01 0x00 0x00 0x96b120c 0x01 0x00 0x00 0x96b1214 0x01 0x00 0x00 0x96b1504 0x01 0x00 0x00 0x96b150c 0x01 0x00 0x00 0x96b1514 0x01 0x00 0x00 0x96b1604 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96b813c 0x01 0x00 0x00 0x96b8500 0x01 0x00 0x00 0x96b853c 0x01 0x00 0x00 0x96b8a04 0x01 0x00 0x00 0x96b8a18 0x01 0x00 0x00 0x96b8ea8 0x01 0x00 0x00 0x96b9044 0x01 0x00 0x00 0x96b904c 0x01 0x00 0x00 0x96b9054 0x01 0x00 0x00 0x96b905c 0x01 0x00 0x00 0x96b910c 0x02 0x00 0x00 0x96b9204 0x01 0x00 0x00 0x96b920c 0x01 0x00 0x00 0x96b9238 0x01 0x00 0x00 0x96b9240 0x01 0x00 0x00 0x96b926c 0x01 0x00 0x00 0x96b9394 0x01 0x00 0x00 0x96b939c 0x01 0x00 0x00 0x96b9704 0x01 0x00 0x00 0x96b970c 0x01 0x00 0x00 0x96f0868 0x01 0x00 0x00 0x96f0870 0x01 0x00 0x00 0x96f1004 0x01 0x00 0x00 0x96f100c 0x01 0x00 0x00 0x96f1014 0x01 0x00 0x00 0x96f1204 0x01 0x00 0x00 0x96f120c 0x01 0x00 0x00 0x96f1214 0x01 0x00 0x00 0x96f1504 0x01 0x00 0x00 0x96f150c 0x01 0x00 0x00 0x96f1514 0x01 0x00 0x00 0x96f1604 0x01 0x00 0x00 0x96f8100 0x01 0x00 0x00 0x96f813c 0x01 0x00 0x00 0x96f8500 0x01 0x00 0x00 0x96f853c 0x01 0x00 0x00 0x96f8a04 0x01 0x00 0x00 0x96f8a18 0x01 0x00 0x00 0x96f8ea8 0x01 0x00 0x00 0x96f9044 0x01 0x00 0x00 0x96f904c 0x01 0x00 0x00 0x96f9054 0x01 0x00 0x00 0x96f905c 0x01 0x00 0x00 0x96f910c 0x02 0x00 0x00 0x96f9204 0x01 0x00 0x00 0x96f920c 0x01 0x00 0x00 0x96f9238 0x01 0x00 0x00 0x96f9240 0x01 0x00 0x00 0x96f926c 0x01 0x00 0x00 0x96f9394 0x01 0x00 0x00 0x96f939c 0x01 0x00 0x00 0x96f9704 0x01 0x00 0x00 0x96f970c 0x01 0x00 0x00 0x9730868 0x01 0x00 0x00 0x9730870 0x01 0x00 0x00 0x9731004 0x01 0x00 0x00 0x973100c 0x01 0x00 0x00 0x9731014 0x01 0x00 0x00 0x9731204 0x01 0x00 0x00 0x973120c 0x01 0x00 0x00 0x9731214 0x01 0x00 0x00 0x9731504 0x01 0x00 0x00 0x973150c 0x01 0x00 0x00 0x9731514 0x01 0x00 0x00 0x9731604 0x01 0x00 0x00 0x9738100 0x01 0x00 0x00 0x973813c 0x01 0x00 0x00 0x9738500 0x01 0x00 0x00 0x973853c 0x01 0x00 0x00 0x9738a04 0x01 0x00 0x00 0x9738a18 0x01 0x00 0x00 0x9738ea8 0x01 0x00 0x00 0x9739044 0x01 0x00 0x00 0x973904c 0x01 0x00 0x00 0x9739054 0x01 0x00 0x00 0x973905c 0x01 0x00 0x00 0x973910c 0x02 0x00 0x00 0x9739204 0x01 0x00 0x00 0x973920c 0x01 0x00 0x00 0x9739238 0x01 0x00 0x00 0x9739240 0x01 0x00 0x00 0x973926c 0x01 0x00 0x00 0x9739394 0x01 0x00 0x00 0x973939c 0x01 0x00 0x00 0x9739704 0x01 0x00 0x00 0x973970c 0x01 0x00 0x00 0x9770868 0x01 0x00 0x00 0x9770870 0x01 0x00 0x00 0x9771004 0x01 0x00 0x00 0x977100c 0x01 0x00 0x00 0x9771014 0x01 0x00 0x00 0x9771204 0x01 0x00 0x00 0x977120c 0x01 0x00 0x00 0x9771214 0x01 0x00 0x00 0x9771504 0x01 0x00 0x00 0x977150c 0x01 0x00 0x00 0x9771514 0x01 0x00 0x00 0x9771604 0x01 0x00 0x00 0x9778100 0x01 0x00 0x00 0x977813c 0x01 0x00 0x00 0x9778500 0x01 0x00 0x00 0x977853c 0x01 0x00 0x00 0x9778a04 0x01 0x00 0x00 0x9778a18 0x01 0x00 0x00 0x9778ea8 0x01 0x00 0x00 0x9779044 0x01 0x00 0x00 0x977904c 0x01 0x00 0x00 0x9779054 0x01 0x00 0x00 0x977905c 0x01 0x00 0x00 0x977910c 0x02 0x00 0x00 0x9779204 0x01 0x00 0x00 0x977920c 0x01 0x00 0x00 0x9779238 0x01 0x00 0x00 0x9779240 0x01 0x00 0x00 0x977926c 0x01 0x00 0x00 0x9779394 0x01 0x00 0x00 0x977939c 0x01 0x00 0x00 0x9779704 0x01 0x00 0x00 0x977970c 0x01 0x00 0x00 0x910d100 0x03 0x00 0x00 0x914d100 0x03 0x00 0x00 0x918d100 0x04 0x00 0x00 0x91a5100 0x01 0x00 0x00 0x91ad100 0x01 0x00 0x00 0x610110 0x05 0x00 0x00 0x9067e00 0x7c 0x00>;
			};

			link_list2 {
				qcom,curr-link-list = <0x04>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x9050078 0x01 0x00 0x00 0x9050110 0x08 0x00 0x00 0x9080058 0x02 0x00 0x00 0x90800c8 0x01 0x00 0x00 0x90800d4 0x01 0x00 0x00 0x90800e0 0x01 0x00 0x00 0x90800ec 0x01 0x00 0x00 0x90800f8 0x01 0x00 0x00 0x9084030 0x01 0x00 0x00 0x9084038 0x02 0x00 0x00 0x90840e4 0x01 0x00 0x00 0x90840f4 0x01 0x00 0x00 0x9084104 0x02 0x00 0x00 0x9084194 0x01 0x00 0x00 0x9084804 0x01 0x00 0x00 0x908480c 0x01 0x00 0x00 0x9084844 0x01 0x00 0x00 0x9084850 0x02 0x00 0x00 0x9084860 0x03 0x00 0x00 0x9084888 0x01 0x00 0x00 0x908488c 0x01 0x00 0x00 0x9084900 0x01 0x00 0x00 0x908409c 0x01 0x00 0x00 0x90840a0 0x01 0x00 0x00 0x908426c 0x01 0x00 0x00 0x908439c 0x01 0x00 0x00 0x9085124 0x01 0x00 0x00 0x90ba280 0x01 0x00 0x00 0x90ba288 0x07 0x00 0x00 0x9258610 0x04 0x00 0x00 0x92d8610 0x04 0x00 0x00 0x9358610 0x04 0x00 0x00 0x93d8610 0x04 0x00 0x00 0x9220344 0x08 0x00 0x00 0x9220370 0x06 0x00 0x00 0x9220480 0x01 0x00 0x00 0x9222400 0x01 0x00 0x00 0x922240c 0x01 0x00 0x00 0x9223214 0x02 0x00 0x00 0x9223220 0x03 0x00 0x00 0x9223308 0x01 0x00 0x00 0x9223318 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9236040 0x06 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x923a004 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9242044 0x03 0x00 0x00 0x9242070 0x01 0x00 0x00 0x9248030 0x01 0x00 0x00 0x9248048 0x08 0x00 0x00 0x92a0344 0x08 0x00 0x00 0x92a0370 0x06 0x00 0x00 0x92a0480 0x01 0x00 0x00 0x92a2400 0x01 0x00 0x00 0x92a240c 0x01 0x00 0x00 0x92a3214 0x02 0x00 0x00 0x92a3220 0x03 0x00 0x00 0x92a3308 0x01 0x00 0x00 0x92a3318 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b6040 0x06 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92ba004 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c2044 0x03 0x00 0x00 0x92c2070 0x01 0x00 0x00 0x92c8030 0x01 0x00 0x00 0x92c8048 0x08 0x00 0x00 0x9320344 0x08 0x00 0x00 0x9320370 0x06 0x00 0x00 0x9320480 0x01 0x00 0x00 0x9322400 0x01 0x00 0x00 0x932240c 0x01 0x00 0x00 0x9323214 0x02 0x00 0x00 0x9323220 0x03 0x00 0x00 0x9323308 0x01 0x00 0x00 0x9323318 0x01 0x00 0x00 0x9332100 0x01 0x00 0x00 0x9336040 0x06 0x00 0x00 0x93360b0 0x01 0x00 0x00 0x933a004 0x04 0x00 0x00 0x933e030 0x02 0x00 0x00 0x9341000 0x01 0x00 0x00 0x9342028 0x01 0x00 0x00 0x9342044 0x03 0x00 0x00 0x9342070 0x01 0x00 0x00 0x9348030 0x01 0x00 0x00 0x9348048 0x08 0x00 0x00 0x93a0344 0x08 0x00 0x00 0x93a0370 0x06 0x00 0x00 0x93a0480 0x01 0x00 0x00 0x93a2400 0x01 0x00 0x00 0x93a240c 0x01 0x00 0x00 0x93a3214 0x02 0x00 0x00 0x93a3220 0x03 0x00 0x00 0x93a3308 0x01 0x00 0x00 0x93a3318 0x01 0x00 0x00 0x93b2100 0x01 0x00 0x00 0x93b6040 0x06 0x00 0x00 0x93b60b0 0x01 0x00 0x00 0x93ba004 0x04 0x00 0x00 0x93be030 0x02 0x00 0x00 0x93c1000 0x01 0x00 0x00 0x93c2028 0x01 0x00 0x00 0x93c2044 0x03 0x00 0x00 0x93c2070 0x01 0x00 0x00 0x93c8030 0x01 0x00 0x00 0x93c8048 0x08 0x00 0x00 0x9270080 0x01 0x00 0x00 0x9270310 0x01 0x00 0x00 0x9270400 0x01 0x00 0x00 0x9270410 0x06 0x00 0x00 0x9270430 0x01 0x00 0x00 0x9270440 0x01 0x00 0x00 0x9270448 0x01 0x00 0x00 0x92704a0 0x01 0x00 0x00 0x92704b0 0x01 0x00 0x00 0x92704b8 0x02 0x00 0x00 0x92704d0 0x02 0x00 0x00 0x9271400 0x01 0x00 0x00 0x9271408 0x01 0x00 0x00 0x927341c 0x01 0x00 0x00 0x92753b0 0x01 0x00 0x00 0x9275804 0x01 0x00 0x00 0x9275c1c 0x01 0x00 0x00 0x9275c2c 0x01 0x00 0x00 0x9275c38 0x01 0x00 0x00 0x9276418 0x02 0x00 0x00 0x9279100 0x01 0x00 0x00 0x9279110 0x01 0x00 0x00 0x9279120 0x01 0x00 0x00 0x9279180 0x02 0x00 0x00 0x92f0080 0x01 0x00 0x00 0x92f0310 0x01 0x00 0x00 0x92f0400 0x01 0x00 0x00 0x92f0410 0x06 0x00 0x00 0x92f0430 0x01 0x00 0x00 0x92f0440 0x01 0x00 0x00 0x92f0448 0x01 0x00 0x00 0x92f04a0 0x01 0x00 0x00 0x92f04b0 0x01 0x00 0x00 0x92f04b8 0x02 0x00 0x00 0x92f04d0 0x02 0x00 0x00 0x92f1400 0x01 0x00 0x00 0x92f1408 0x01 0x00 0x00 0x92f341c 0x01 0x00 0x00 0x92f53b0 0x01 0x00 0x00 0x92f5804 0x01 0x00 0x00 0x92f5c1c 0x01 0x00 0x00 0x92f5c2c 0x01 0x00 0x00 0x92f5c38 0x01 0x00 0x00 0x92f6418 0x02 0x00 0x00 0x92f9100 0x01 0x00 0x00 0x92f9110 0x01 0x00 0x00 0x92f9120 0x01 0x00 0x00 0x92f9180 0x02 0x00 0x00 0x9370080 0x01 0x00 0x00 0x9370310 0x01 0x00 0x00 0x9370400 0x01 0x00 0x00 0x9370410 0x06 0x00 0x00 0x9370430 0x01 0x00 0x00 0x9370440 0x01 0x00 0x00 0x9370448 0x01 0x00 0x00 0x93704a0 0x01 0x00 0x00 0x93704b0 0x01 0x00 0x00 0x93704b8 0x02 0x00 0x00 0x93704d0 0x02 0x00 0x00 0x9371400 0x01 0x00 0x00 0x9371408 0x01 0x00 0x00 0x937341c 0x01 0x00 0x00 0x93753b0 0x01 0x00 0x00 0x9375804 0x01 0x00 0x00 0x9375c1c 0x01 0x00 0x00 0x9375c2c 0x01 0x00 0x00 0x9375c38 0x01 0x00 0x00 0x9376418 0x02 0x00 0x00 0x9379100 0x01 0x00 0x00 0x9379110 0x01 0x00 0x00 0x9379120 0x01 0x00 0x00 0x9379180 0x02 0x00 0x00 0x93f0080 0x01 0x00 0x00 0x93f0310 0x01 0x00 0x00 0x93f0400 0x01 0x00 0x00 0x93f0410 0x06 0x00 0x00 0x93f0430 0x01 0x00 0x00 0x93f0440 0x01 0x00 0x00 0x93f0448 0x01 0x00 0x00 0x93f04a0 0x01 0x00 0x00 0x93f04b0 0x01 0x00 0x00 0x93f04b8 0x02 0x00 0x00 0x93f04d0 0x02 0x00 0x00 0x93f1400 0x01 0x00 0x00 0x93f1408 0x01 0x00 0x00 0x93f341c 0x01 0x00 0x00 0x93f53b0 0x01 0x00 0x00 0x93f5804 0x01 0x00 0x00 0x93f5c1c 0x01 0x00 0x00 0x93f5c2c 0x01 0x00 0x00 0x93f5c38 0x01 0x00 0x00 0x93f6418 0x02 0x00 0x00 0x93f9100 0x01 0x00 0x00 0x93f9110 0x01 0x00 0x00 0x93f9120 0x01 0x00 0x00 0x93f9180 0x02 0x00 0x00 0x9260080 0x01 0x00 0x00 0x9260400 0x01 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604b8 0x02 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261400 0x01 0x00 0x00 0x9263410 0x01 0x00 0x00 0x92653b0 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x9265b1c 0x01 0x00 0x00 0x9265b2c 0x01 0x00 0x00 0x9265b38 0x01 0x00 0x00 0x9269100 0x01 0x00 0x00 0x9269108 0x01 0x00 0x00 0x9269110 0x01 0x00 0x00 0x9269118 0x01 0x00 0x00 0x9269120 0x01 0x00 0x00 0x9269180 0x02 0x00 0x00 0x92e0080 0x01 0x00 0x00 0x92e0400 0x01 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04b8 0x02 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x92e1400 0x01 0x00 0x00 0x92e3410 0x01 0x00 0x00 0x92e53b0 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92e5b1c 0x01 0x00 0x00 0x92e5b2c 0x01 0x00 0x00 0x92e5b38 0x01 0x00 0x00 0x92e9100 0x01 0x00 0x00 0x92e9108 0x01 0x00 0x00 0x92e9110 0x01 0x00 0x00 0x92e9118 0x01 0x00 0x00 0x92e9120 0x01 0x00 0x00 0x92e9180 0x02 0x00 0x00 0x9360080 0x01 0x00 0x00 0x9360400 0x01 0x00 0x00 0x9360410 0x03 0x00 0x00 0x9360420 0x02 0x00 0x00 0x9360430 0x01 0x00 0x00 0x9360440 0x01 0x00 0x00 0x9360448 0x01 0x00 0x00 0x93604a0 0x01 0x00 0x00 0x93604b0 0x01 0x00 0x00 0x93604b8 0x02 0x00 0x00 0x93604d0 0x02 0x00 0x00 0x9361400 0x01 0x00 0x00 0x9363410 0x01 0x00 0x00 0x93653b0 0x01 0x00 0x00 0x9365804 0x01 0x00 0x00 0x9365b1c 0x01 0x00 0x00 0x9365b2c 0x01 0x00 0x00 0x9365b38 0x01 0x00 0x00 0x9369100 0x01 0x00 0x00 0x9369108 0x01 0x00 0x00 0x9369110 0x01 0x00 0x00 0x9369118 0x01 0x00 0x00 0x9369120 0x01 0x00 0x00 0x9369180 0x02 0x00 0x00 0x93e0080 0x01 0x00 0x00 0x93e0400 0x01 0x00 0x00 0x93e0410 0x03 0x00 0x00 0x93e0420 0x02 0x00 0x00 0x93e0430 0x01 0x00 0x00 0x93e0440 0x01 0x00 0x00 0x93e0448 0x01 0x00 0x00 0x93e04a0 0x01 0x00 0x00 0x93e04b0 0x01 0x00 0x00 0x93e04b8 0x02 0x00 0x00 0x93e04d0 0x02 0x00 0x00 0x93e1400 0x01 0x00 0x00 0x93e3410 0x01 0x00 0x00 0x93e53b0 0x01 0x00 0x00 0x93e5804 0x01 0x00 0x00 0x93e5b1c 0x01 0x00 0x00 0x93e5b2c 0x01 0x00 0x00 0x93e5b38 0x01 0x00 0x00 0x93e9100 0x01 0x00 0x00 0x93e9108 0x01 0x00 0x00 0x93e9110 0x01 0x00 0x00 0x93e9118 0x01 0x00 0x00 0x93e9120 0x01 0x00 0x00 0x93e9180 0x02 0x00 0x00 0x96b0868 0x01 0x00 0x00 0x96b0870 0x01 0x00 0x00 0x96b1004 0x01 0x00 0x00 0x96b100c 0x01 0x00 0x00 0x96b1014 0x01 0x00 0x00 0x96b1204 0x01 0x00 0x00 0x96b120c 0x01 0x00 0x00 0x96b1214 0x01 0x00 0x00 0x96b1504 0x01 0x00 0x00 0x96b150c 0x01 0x00 0x00 0x96b1514 0x01 0x00 0x00 0x96b1604 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96b813c 0x01 0x00 0x00 0x96b8500 0x01 0x00 0x00 0x96b853c 0x01 0x00 0x00 0x96b8a04 0x01 0x00 0x00 0x96b8a18 0x01 0x00 0x00 0x96b8ea8 0x01 0x00 0x00 0x96b9044 0x01 0x00 0x00 0x96b904c 0x01 0x00 0x00 0x96b9054 0x01 0x00 0x00 0x96b905c 0x01 0x00 0x00 0x96b910c 0x02 0x00 0x00 0x96b9204 0x01 0x00 0x00 0x96b920c 0x01 0x00 0x00 0x96b9238 0x01 0x00 0x00 0x96b9240 0x01 0x00 0x00 0x96b926c 0x01 0x00 0x00 0x96b9394 0x01 0x00 0x00 0x96b939c 0x01 0x00 0x00 0x96b9704 0x01 0x00 0x00 0x96b970c 0x01 0x00 0x00 0x96f0868 0x01 0x00 0x00 0x96f0870 0x01 0x00 0x00 0x96f1004 0x01 0x00 0x00 0x96f100c 0x01 0x00 0x00 0x96f1014 0x01 0x00 0x00 0x96f1204 0x01 0x00 0x00 0x96f120c 0x01 0x00 0x00 0x96f1214 0x01 0x00 0x00 0x96f1504 0x01 0x00 0x00 0x96f150c 0x01 0x00 0x00 0x96f1514 0x01 0x00 0x00 0x96f1604 0x01 0x00 0x00 0x96f8100 0x01 0x00 0x00 0x96f813c 0x01 0x00 0x00 0x96f8500 0x01 0x00 0x00 0x96f853c 0x01 0x00 0x00 0x96f8a04 0x01 0x00 0x00 0x96f8a18 0x01 0x00 0x00 0x96f8ea8 0x01 0x00 0x00 0x96f9044 0x01 0x00 0x00 0x96f904c 0x01 0x00 0x00 0x96f9054 0x01 0x00 0x00 0x96f905c 0x01 0x00 0x00 0x96f910c 0x02 0x00 0x00 0x96f9204 0x01 0x00 0x00 0x96f920c 0x01 0x00 0x00 0x96f9238 0x01 0x00 0x00 0x96f9240 0x01 0x00 0x00 0x96f926c 0x01 0x00 0x00 0x96f9394 0x01 0x00 0x00 0x96f939c 0x01 0x00 0x00 0x96f9704 0x01 0x00 0x00 0x96f970c 0x01 0x00 0x00 0x9730868 0x01 0x00 0x00 0x9730870 0x01 0x00 0x00 0x9731004 0x01 0x00 0x00 0x973100c 0x01 0x00 0x00 0x9731014 0x01 0x00 0x00 0x9731204 0x01 0x00 0x00 0x973120c 0x01 0x00 0x00 0x9731214 0x01 0x00 0x00 0x9731504 0x01 0x00 0x00 0x973150c 0x01 0x00 0x00 0x9731514 0x01 0x00 0x00 0x9731604 0x01 0x00 0x00 0x9738100 0x01 0x00 0x00 0x973813c 0x01 0x00 0x00 0x9738500 0x01 0x00 0x00 0x973853c 0x01 0x00 0x00 0x9738a04 0x01 0x00 0x00 0x9738a18 0x01 0x00 0x00 0x9738ea8 0x01 0x00 0x00 0x9739044 0x01 0x00 0x00 0x973904c 0x01 0x00 0x00 0x9739054 0x01 0x00 0x00 0x973905c 0x01 0x00 0x00 0x973910c 0x02 0x00 0x00 0x9739204 0x01 0x00 0x00 0x973920c 0x01 0x00 0x00 0x9739238 0x01 0x00 0x00 0x9739240 0x01 0x00 0x00 0x973926c 0x01 0x00 0x00 0x9739394 0x01 0x00 0x00 0x973939c 0x01 0x00 0x00 0x9739704 0x01 0x00 0x00 0x973970c 0x01 0x00 0x00 0x9770868 0x01 0x00 0x00 0x9770870 0x01 0x00 0x00 0x9771004 0x01 0x00 0x00 0x977100c 0x01 0x00 0x00 0x9771014 0x01 0x00 0x00 0x9771204 0x01 0x00 0x00 0x977120c 0x01 0x00 0x00 0x9771214 0x01 0x00 0x00 0x9771504 0x01 0x00 0x00 0x977150c 0x01 0x00 0x00 0x9771514 0x01 0x00 0x00 0x9771604 0x01 0x00 0x00 0x9778100 0x01 0x00 0x00 0x977813c 0x01 0x00 0x00 0x9778500 0x01 0x00 0x00 0x977853c 0x01 0x00 0x00 0x9778a04 0x01 0x00 0x00 0x9778a18 0x01 0x00 0x00 0x9778ea8 0x01 0x00 0x00 0x9779044 0x01 0x00 0x00 0x977904c 0x01 0x00 0x00 0x9779054 0x01 0x00 0x00 0x977905c 0x01 0x00 0x00 0x977910c 0x02 0x00 0x00 0x9779204 0x01 0x00 0x00 0x977920c 0x01 0x00 0x00 0x9779238 0x01 0x00 0x00 0x9779240 0x01 0x00 0x00 0x977926c 0x01 0x00 0x00 0x9779394 0x01 0x00 0x00 0x977939c 0x01 0x00 0x00 0x9779704 0x01 0x00 0x00 0x977970c 0x01 0x00 0x00 0x910d100 0x03 0x00 0x00 0x914d100 0x03 0x00 0x00 0x918d100 0x04 0x00 0x00 0x91a5100 0x01 0x00 0x00 0x91ad100 0x01 0x00 0x00 0x610110 0x05 0x00 0x00 0x9067e00 0x7c 0x00>;
			};

			link_list3 {
				qcom,curr-link-list = <0x03>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x18200400 0x01 0x00 0x00 0x18200404 0x01 0x00 0x00 0x18200408 0x01 0x00 0x00 0x18200038 0x01 0x00 0x00 0x18200040 0x01 0x00 0x00 0x18200048 0x01 0x00 0x00 0x18220038 0x01 0x00 0x00 0x18220040 0x01 0x00 0x00 0x182200d0 0x01 0x00 0x00 0x18200030 0x01 0x00 0x00 0x18200010 0x01 0x00 0x00 0x1822000c 0x01 0x00 0x00 0x18220d14 0x01 0x00 0x00 0x18220fb4 0x01 0x00 0x00 0x18221254 0x01 0x00 0x00 0x182214f4 0x01 0x00 0x00 0x18221794 0x01 0x00 0x00 0x18221a34 0x01 0x00 0x00 0x18221cd4 0x01 0x00 0x00 0x18221f74 0x01 0x00 0x00 0x18220d18 0x01 0x00 0x00 0x18220fb8 0x01 0x00 0x00 0x18221258 0x01 0x00 0x00 0x182214f8 0x01 0x00 0x00 0x18221798 0x01 0x00 0x00 0x18221a38 0x01 0x00 0x00 0x18221cd8 0x01 0x00 0x00 0x18221f78 0x01 0x00 0x00 0x18220d00 0x01 0x00 0x00 0x18220d04 0x01 0x00 0x00 0x18220d1c 0x01 0x00 0x00 0x18220fbc 0x01 0x00 0x00 0x1822125c 0x01 0x00 0x00 0x182214fc 0x01 0x00 0x00 0x1822179c 0x01 0x00 0x00 0x18221a3c 0x01 0x00 0x00 0x18221cdc 0x01 0x00 0x00 0x18221f7c 0x01 0x00 0x00 0x18221274 0x01 0x00 0x00 0x18221288 0x01 0x00 0x00 0x1822129c 0x01 0x00 0x00 0x182212b0 0x01 0x00 0x00 0x182212c4 0x01 0x00 0x00 0x182212d8 0x01 0x00 0x00 0x182212ec 0x01 0x00 0x00 0x18221300 0x01 0x00 0x00 0x18221314 0x01 0x00 0x00 0x18221328 0x01 0x00 0x00 0x1822133c 0x01 0x00 0x00 0x18221350 0x01 0x00 0x00 0x18221364 0x01 0x00 0x00 0x18221378 0x01 0x00 0x00 0x1822138c 0x01 0x00 0x00 0x182213a0 0x01 0x00 0x00 0x18221514 0x01 0x00 0x00 0x18221528 0x01 0x00 0x00 0x1822153c 0x01 0x00 0x00 0x18221550 0x01 0x00 0x00 0x18221564 0x01 0x00 0x00 0x18221578 0x01 0x00 0x00 0x1822158c 0x01 0x00 0x00 0x182215a0 0x01 0x00 0x00 0x182215b4 0x01 0x00 0x00 0x182215c8 0x01 0x00 0x00 0x182215dc 0x01 0x00 0x00 0x182215f0 0x01 0x00 0x00 0x18221604 0x01 0x00 0x00 0x18221618 0x01 0x00 0x00 0x1822162c 0x01 0x00 0x00 0x18221640 0x01 0x00 0x00 0x182217b4 0x01 0x00 0x00 0x182217c8 0x01 0x00 0x00 0x182217dc 0x01 0x00 0x00 0x182217f0 0x01 0x00 0x00 0x18221804 0x01 0x00 0x00 0x18221818 0x01 0x00 0x00 0x1822182c 0x01 0x00 0x00 0x18221840 0x01 0x00 0x00 0x18221854 0x01 0x00 0x00 0x18221868 0x01 0x00 0x00 0x1822187c 0x01 0x00 0x00 0x18221890 0x01 0x00 0x00 0x182218a4 0x01 0x00 0x00 0x182218b8 0x01 0x00 0x00 0x182218cc 0x01 0x00 0x00 0x182218e0 0x01 0x00 0x00 0x18221a54 0x01 0x00 0x00 0x18221a68 0x01 0x00 0x00 0x18221a7c 0x01 0x00 0x00 0x18221a90 0x01 0x00 0x00 0x18221aa4 0x01 0x00 0x00 0x18221ab8 0x01 0x00 0x00 0x18221acc 0x01 0x00 0x00 0x18221ae0 0x01 0x00 0x00 0x18221af4 0x01 0x00 0x00 0x18221b08 0x01 0x00 0x00 0x18221b1c 0x01 0x00 0x00 0x18221b30 0x01 0x00 0x00 0x18221b44 0x01 0x00 0x00 0x18221b58 0x01 0x00 0x00 0x18221b6c 0x01 0x00 0x00 0x18221b80 0x01 0x00 0x00 0x18221cf4 0x01 0x00 0x00 0x18221d08 0x01 0x00 0x00 0x18221d1c 0x01 0x00 0x00 0x18221d30 0x01 0x00 0x00 0x18221d44 0x01 0x00 0x00 0x18221d58 0x01 0x00 0x00 0x18221d6c 0x01 0x00 0x00 0x18221d80 0x01 0x00 0x00 0x18221d94 0x01 0x00 0x00 0x18221da8 0x01 0x00 0x00 0x18221dbc 0x01 0x00 0x00 0x18221dd0 0x01 0x00 0x00 0x18221de4 0x01 0x00 0x00 0x18221df8 0x01 0x00 0x00 0x18221e0c 0x01 0x00 0x00 0x18221e20 0x01 0x00 0x00 0x18221f94 0x01 0x00 0x00 0x18221fa8 0x01 0x00 0x00 0x18221fbc 0x01 0x00 0x00 0x18221fd0 0x01 0x00 0x00 0x18221fe4 0x01 0x00 0x00 0x18221ff8 0x01 0x00 0x00 0x1822200c 0x01 0x00 0x00 0x18222020 0x01 0x00 0x00 0x18222034 0x01 0x00 0x00 0x18222048 0x01 0x00 0x00 0x1822205c 0x01 0x00 0x00 0x18222070 0x01 0x00 0x00 0x18222084 0x01 0x00 0x00 0x18222098 0x01 0x00 0x00 0x182220ac 0x01 0x00 0x00 0x182220c0 0x01 0x00 0x00 0x18221278 0x01 0x00 0x00 0x1822128c 0x01 0x00 0x00 0x182212a0 0x01 0x00 0x00 0x182212b4 0x01 0x00 0x00 0x182212c8 0x01 0x00 0x00 0x182212dc 0x01 0x00 0x00 0x182212f0 0x01 0x00 0x00 0x18221304 0x01 0x00 0x00 0x18221318 0x01 0x00 0x00 0x1822132c 0x01 0x00 0x00 0x18221340 0x01 0x00 0x00 0x18221354 0x01 0x00 0x00 0x18221368 0x01 0x00 0x00 0x1822137c 0x01 0x00 0x00 0x18221390 0x01 0x00 0x00 0x182213a4 0x01 0x00 0x00 0x18221518 0x01 0x00 0x00 0x1822152c 0x01 0x00 0x00 0x18221540 0x01 0x00 0x00 0x18221554 0x01 0x00 0x00 0x18221568 0x01 0x00 0x00 0x1822157c 0x01 0x00 0x00 0x18221590 0x01 0x00 0x00 0x182215a4 0x01 0x00 0x00 0x182215b8 0x01 0x00 0x00 0x182215cc 0x01 0x00 0x00 0x182215e0 0x01 0x00 0x00 0x182215f4 0x01 0x00 0x00 0x18221608 0x01 0x00 0x00 0x1822161c 0x01 0x00 0x00 0x18221630 0x01 0x00 0x00 0x18221644 0x01 0x00 0x00 0x182217b8 0x01 0x00 0x00 0x182217cc 0x01 0x00 0x00 0x182217e0 0x01 0x00 0x00 0x182217f4 0x01 0x00 0x00 0x18221808 0x01 0x00 0x00 0x1822181c 0x01 0x00 0x00 0x18221830 0x01 0x00 0x00 0x18221844 0x01 0x00 0x00 0x18221858 0x01 0x00 0x00 0x1822186c 0x01 0x00 0x00 0x18221880 0x01 0x00 0x00 0x18221894 0x01 0x00 0x00 0x182218a8 0x01 0x00 0x00 0x182218bc 0x01 0x00 0x00 0x182218d0 0x01 0x00 0x00 0x182218e4 0x01 0x00 0x00 0x18221a58 0x01 0x00 0x00 0x18221a6c 0x01 0x00 0x00 0x18221a80 0x01 0x00 0x00 0x18221a94 0x01 0x00 0x00 0x18221aa8 0x01 0x00 0x00 0x18221abc 0x01 0x00 0x00 0x18221ad0 0x01 0x00 0x00 0x18221ae4 0x01 0x00 0x00 0x18221af8 0x01 0x00 0x00 0x18221b0c 0x01 0x00 0x00 0x18221b20 0x01 0x00 0x00 0x18221b34 0x01 0x00 0x00 0x18221b48 0x01 0x00 0x00 0x18221b5c 0x01 0x00 0x00 0x18221b70 0x01 0x00 0x00 0x18221b84 0x01 0x00 0x00 0x18221cf8 0x01 0x00 0x00 0x18221d0c 0x01 0x00 0x00 0x18221d20 0x01 0x00 0x00 0x18221d34 0x01 0x00 0x00 0x18221d48 0x01 0x00 0x00 0x18221d5c 0x01 0x00 0x00 0x18221d70 0x01 0x00 0x00 0x18221d84 0x01 0x00 0x00 0x18221d98 0x01 0x00 0x00 0x18221dac 0x01 0x00 0x00 0x18221dc0 0x01 0x00 0x00 0x18221dd4 0x01 0x00 0x00 0x18221de8 0x01 0x00 0x00 0x18221dfc 0x01 0x00 0x00 0x18221e10 0x01 0x00 0x00 0x18221e24 0x01 0x00 0x00 0x18221f98 0x01 0x00 0x00 0x18221fac 0x01 0x00 0x00 0x18221fc0 0x01 0x00 0x00 0x18221fd4 0x01 0x00 0x00 0x18221fe8 0x01 0x00 0x00 0x18221ffc 0x01 0x00 0x00 0x18222010 0x01 0x00 0x00 0x18222024 0x01 0x00 0x00 0x18222038 0x01 0x00 0x00 0x1822204c 0x01 0x00 0x00 0x18222060 0x01 0x00 0x00 0x18222074 0x01 0x00 0x00 0x18222088 0x01 0x00 0x00 0x1822209c 0x01 0x00 0x00 0x182220b0 0x01 0x00 0x00 0x182220c4 0x01 0x00>;
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x01 0x07 0x04>;
			phandle = <0x2f4>;
		};

		qcom,msm-imem@146bf000 {
			compatible = "qcom,msm-imem";
			reg = <0x146bf000 0x1000>;
			ranges = <0x00 0x146bf000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x04>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		pinctrl@f000000 {
			compatible = "qcom,lahaina-pinctrl";
			reg = <0xf000000 0x1000000>;
			interrupts = <0x00 0xd0 0x04>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			wakeup-parent = <0x2a>;
			phandle = <0x94>;

			bt_en_sleep {
				phandle = <0xde>;

				mux {
					pins = "gpio65";
					function = "gpio";
				};

				config {
					pins = "gpio65";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			wcnss_en_sleep {
				phandle = <0x2f5>;

				mux {
					pins = "gpio201";
					function = "gpio";
				};

				config {
					pins = "gpio201";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			trigout_a {
				phandle = <0x1d0>;

				mux {
					pins = "gpio14";
					function = "qdss_cti";
				};

				config {
					pins = "gpio14";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			qupv3_se3_2uart_pins {
				phandle = <0x2f6>;

				qupv3_se3_2uart_active {
					phandle = <0x1d1>;

					mux {
						pins = "gpio18\0gpio19";
						function = "qup3";
					};

					config {
						pins = "gpio18\0gpio19";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se3_2uart_sleep {
					phandle = <0x1d2>;

					mux {
						pins = "gpio18\0gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio18\0gpio19";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se2_2uart_pins {
				phandle = <0x2f7>;

				qupv3_se2_2uart_active {
					phandle = <0x1d4>;

					mux {
						pins = "gpio14\0gpio15";
						function = "qup2";
					};

					config {
						pins = "gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_2uart_sleep {
					phandle = <0x1d5>;

					mux {
						pins = "gpio14\0gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			sdc2_on {
				phandle = <0x2f8>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				sd-cd {
					pins = "gpio92";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_off {
				phandle = <0x2f9>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				sd-cd {
					pins = "gpio92";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			qupv3_se6_2uart_pins {
				phandle = <0x2fa>;

				qupv3_se6_default_txrx {
					phandle = <0x1d6>;

					mux {
						pins = "gpio30\0gpio31";
						function = "qup6";
					};

					config {
						pins = "gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_2uart_active {
					phandle = <0x1d7>;

					mux {
						pins = "gpio30\0gpio31";
						function = "qup6";
					};

					config {
						pins = "gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_2uart_sleep {
					phandle = <0x1d8>;

					mux {
						pins = "gpio30\0gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se18_4uart_pins {
				phandle = <0x2fb>;

				qupv3_se18_default_cts {
					phandle = <0x219>;

					mux {
						pins = "gpio68";
						function = "gpio";
					};

					config {
						pins = "gpio68";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se18_default_rtsrx {
					phandle = <0x21a>;

					mux {
						pins = "gpio69\0gpio71";
						function = "gpio";
					};

					config {
						pins = "gpio69\0gpio71";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se18_default_tx {
					phandle = <0x21b>;

					mux {
						pins = "gpio70";
						function = "gpio";
					};

					config {
						pins = "gpio70";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se18_ctsrx {
					phandle = <0x21c>;

					mux {
						pins = "gpio68\0gpio71";
						function = "qup18";
					};

					config {
						pins = "gpio68\0gpio71";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se18_rts {
					phandle = <0x21d>;

					mux {
						pins = "gpio69";
						function = "qup18";
					};

					config {
						pins = "gpio69";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se18_tx {
					phandle = <0x21e>;

					mux {
						pins = "gpio70";
						function = "qup18";
					};

					config {
						pins = "gpio70";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				usb2_id_det_default {
					phandle = <0x2fc>;

					config {
						pins = "gpio51";
						function = "gpio";
						input-enable;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_i3c_pins {
				phandle = <0x2fd>;

				qupv3_se8_i3c_active {
					phandle = <0x1f6>;

					mux {
						pins = "gpio36\0gpio37";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se8_i3c_sleep {
					phandle = <0x1f7>;

					mux {
						pins = "gpio36\0gpio37";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se9_i3c_pins {
				phandle = <0x2fe>;

				qupv3_se9_i3c_active {
					phandle = <0x1f9>;

					mux {
						pins = "gpio40\0gpio41";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i3c_sleep {
					phandle = <0x1fa>;

					mux {
						pins = "gpio40\0gpio41";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se14_i3c_pins {
				phandle = <0x2ff>;

				qupv3_se14_i3c_active {
					phandle = <0x214>;

					mux {
						pins = "gpio56\0gpio57";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se14_i3c_sleep {
					phandle = <0x215>;

					mux {
						pins = "gpio56\0gpio57";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se15_i3c_pins {
				phandle = <0x300>;

				qupv3_se15_i3c_active {
					phandle = <0x217>;

					mux {
						pins = "gpio60\0gpio61";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se15_i3c_sleep {
					phandle = <0x218>;

					mux {
						pins = "gpio60\0gpio61";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			lt9611_pins {
				phandle = <0x301>;

				mux {
					pins = "gpio47\0gpio48\0gpio49\0gpio50";
					function = "gpio";
				};

				config {
					pins = "gpio47\0gpio48\0gpio49\0gpio50";
					drive-strength = <0x08>;
					bias-disable = <0x00>;
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x302>;

					mux {
						pins = "gpio87";
						function = "gpio";
					};

					config {
						pins = "gpio87";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x303>;

					mux {
						pins = "gpio87";
						function = "gpio";
					};

					config {
						pins = "gpio87";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x304>;

					mux {
						pins = "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x305>;

					mux {
						pins = "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_fwdl_active {
					phandle = <0x306>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_fwdl_suspend {
					phandle = <0x307>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x308>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x309>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x30a>;

				qupv3_se0_spi_active {
					phandle = <0x1d9>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "qup0";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x1da>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x30b>;

				qupv3_se1_spi_active {
					phandle = <0x1dc>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "qup1";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x1dd>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x30c>;

				qupv3_se2_spi_active {
					phandle = <0x1de>;

					mux {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						function = "qup2";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x1df>;

					mux {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x30d>;

				qupv3_se4_spi_active {
					phandle = <0x1e0>;

					mux {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						function = "qup4";
					};

					config {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x1e1>;

					mux {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x30e>;

				qupv3_se5_spi_active {
					phandle = <0x1e2>;

					mux {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						function = "qup5";
					};

					config {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x1e3>;

					mux {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x30f>;

				qupv3_se6_spi_active {
					phandle = <0x1e4>;

					mux {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						function = "qup6";
					};

					config {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x1e5>;

					mux {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x310>;

				qupv3_se7_spi_active {
					phandle = <0x1e6>;

					mux {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						function = "qup7";
					};

					config {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x1e7>;

					mux {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x311>;

				qupv3_se8_spi_active {
					phandle = <0x1fb>;

					mux {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						function = "qup8";
					};

					config {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x1fc>;

					mux {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x312>;

				qupv3_se9_spi_active {
					phandle = <0x1fe>;

					mux {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						function = "qup9";
					};

					config {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x1ff>;

					mux {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x313>;

				qupv3_se10_spi_active {
					phandle = <0x200>;

					mux {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						function = "qup10";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x201>;

					mux {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x314>;

				qupv3_se11_spi_active {
					phandle = <0x202>;

					mux {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						function = "qup11";
					};

					config {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x203>;

					mux {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x315>;

				qupv3_se12_spi_active {
					phandle = <0x204>;

					mux {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						function = "qup12";
					};

					config {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x205>;

					mux {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						function = "gpio";
					};

					config {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x316>;

				qupv3_se13_spi_active {
					phandle = <0x206>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "qup13";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x207>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x317>;

				qupv3_se14_spi_active {
					phandle = <0x21f>;

					mux {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						function = "qup14";
					};

					config {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x220>;

					mux {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x318>;

				qupv3_se15_spi_active {
					phandle = <0x222>;

					mux {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						function = "qup15";
					};

					config {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x223>;

					mux {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se16_spi_pins {
				phandle = <0x319>;

				qupv3_se16_spi_active {
					phandle = <0x224>;

					mux {
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
						function = "qup16";
					};

					config {
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se16_spi_sleep {
					phandle = <0x225>;

					mux {
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
						function = "gpio";
					};

					config {
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se17_spi_pins {
				phandle = <0x31a>;

				qupv3_se17_spi_active {
					phandle = <0x226>;

					mux {
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
						function = "qup17";
					};

					config {
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se17_spi_sleep {
					phandle = <0x227>;

					mux {
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
						function = "gpio";
					};

					config {
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se19_spi_pins {
				phandle = <0x31b>;

				qupv3_se19_spi_active {
					phandle = <0x228>;

					mux {
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
						function = "qup19";
					};

					config {
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se19_spi_sleep {
					phandle = <0x229>;

					mux {
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
						function = "gpio";
					};

					config {
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x31c>;

				qupv3_se0_i2c_active {
					phandle = <0x1e8>;

					mux {
						pins = "gpio4\0gpio5";
						function = "qup0";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x1e9>;

					mux {
						pins = "gpio4\0gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x31d>;

				qupv3_se1_i2c_active {
					phandle = <0x1ea>;

					mux {
						pins = "gpio8\0gpio9";
						function = "qup1";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x1eb>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x31e>;

				qupv3_se2_i2c_active {
					phandle = <0x1ec>;

					mux {
						pins = "gpio12\0gpio13";
						function = "qup2";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x1ed>;

					mux {
						pins = "gpio12\0gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x31f>;

				qupv3_se4_i2c_active {
					phandle = <0x1ee>;

					mux {
						pins = "gpio20\0gpio21";
						function = "qup4";
					};

					config {
						pins = "gpio20\0gpio21";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x1ef>;

					mux {
						pins = "gpio20\0gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio20\0gpio21";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x320>;

				qupv3_se5_i2c_active {
					phandle = <0x1f0>;

					mux {
						pins = "gpio24\0gpio25";
						function = "qup5";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x1f1>;

					mux {
						pins = "gpio24\0gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x321>;

				qupv3_se6_i2c_active {
					phandle = <0x1f2>;

					mux {
						pins = "gpio28\0gpio29";
						function = "qup6";
					};

					config {
						pins = "gpio28\0gpio29";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x1f3>;

					mux {
						pins = "gpio28\0gpio29";
						function = "gpio";
					};

					config {
						pins = "gpio28\0gpio29";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x322>;

				qupv3_se7_i2c_active {
					phandle = <0x1f4>;

					mux {
						pins = "gpio32\0gpio33";
						function = "qup7";
					};

					config {
						pins = "gpio32\0gpio33";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x1f5>;

					mux {
						pins = "gpio32\0gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio32\0gpio33";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x323>;

				qupv3_se8_i2c_active {
					phandle = <0x208>;

					mux {
						pins = "gpio36\0gpio37";
						function = "qup8";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x209>;

					mux {
						pins = "gpio36\0gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x324>;

				qupv3_se9_i2c_active {
					phandle = <0x20a>;

					mux {
						pins = "gpio40\0gpio41";
						function = "qup9";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x20b>;

					mux {
						pins = "gpio40\0gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x325>;

				qupv3_se10_i2c_active {
					phandle = <0x20c>;

					mux {
						pins = "gpio44\0gpio45";
						function = "qup10";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x20d>;

					mux {
						pins = "gpio44\0gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x326>;

				qupv3_se11_i2c_active {
					phandle = <0x20e>;

					mux {
						pins = "gpio48\0gpio49";
						function = "qup11";
					};

					config {
						pins = "gpio48\0gpio49";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x20f>;

					mux {
						pins = "gpio48\0gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio48\0gpio49";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x327>;

				qupv3_se12_i2c_active {
					phandle = <0x210>;

					mux {
						pins = "gpio52\0gpio53";
						function = "qup12";
					};

					config {
						pins = "gpio52\0gpio53";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x211>;

					mux {
						pins = "gpio52\0gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio52\0gpio53";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x328>;

				qupv3_se13_i2c_active {
					phandle = <0x212>;

					mux {
						pins = "gpio0\0gpio1";
						function = "qup13";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x213>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x329>;

				qupv3_se14_i2c_active {
					phandle = <0x22a>;

					mux {
						pins = "gpio56\0gpio57";
						function = "qup14";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x22b>;

					mux {
						pins = "gpio56\0gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x32a>;

				qupv3_se15_i2c_active {
					phandle = <0x22c>;

					mux {
						pins = "gpio60\0gpio61";
						function = "qup15";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x22d>;

					mux {
						pins = "gpio60\0gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se16_i2c_pins {
				phandle = <0x32b>;

				qupv3_se16_i2c_active {
					phandle = <0x22e>;

					mux {
						pins = "gpio64\0gpio65";
						function = "qup16";
					};

					config {
						pins = "gpio64\0gpio65";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se16_i2c_sleep {
					phandle = <0x22f>;

					mux {
						pins = "gpio64\0gpio65";
						function = "gpio";
					};

					config {
						pins = "gpio64\0gpio65";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se17_i2c_pins {
				phandle = <0x32c>;

				qupv3_se17_i2c_active {
					phandle = <0x230>;

					mux {
						pins = "gpio72\0gpio73";
						function = "qup17";
					};

					config {
						pins = "gpio72\0gpio73";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se17_i2c_sleep {
					phandle = <0x231>;

					mux {
						pins = "gpio72\0gpio73";
						function = "gpio";
					};

					config {
						pins = "gpio72\0gpio73";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se19_i2c_pins {
				phandle = <0x32d>;

				qupv3_se19_i2c_active {
					phandle = <0x232>;

					mux {
						pins = "gpio76\0gpio77";
						function = "qup19";
					};

					config {
						pins = "gpio76\0gpio77";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se19_i2c_sleep {
					phandle = <0x233>;

					mux {
						pins = "gpio76\0gpio77";
						function = "gpio";
					};

					config {
						pins = "gpio76\0gpio77";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x32e>;

					mux {
						pins = "gpio22\0gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x32f>;

					mux {
						pins = "gpio22";
						function = "gpio";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x330>;

					mux {
						pins = "gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x331>;

					mux {
						pins = "gpio22\0gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_sleep {
					phandle = <0x332>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_clk_active {
					phandle = <0x333>;

					mux {
						pins = "gpio125";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_sleep {
					phandle = <0x334>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_sync_active {
					phandle = <0x335>;

					mux {
						pins = "gpio128";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_sleep {
					phandle = <0x336>;

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_din_active {
					phandle = <0x337>;

					mux {
						pins = "gpio126";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_sleep {
					phandle = <0x338>;

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_dout_active {
					phandle = <0x339>;

					mux {
						pins = "gpio127";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm {

				sec_aux_pcm_clk_sleep {
					phandle = <0x33a>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_clk_active {
					phandle = <0x33b>;

					mux {
						pins = "gpio129";
						function = "mi2s1_sck";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_aux_pcm_ws_sleep {
					phandle = <0x33c>;

					mux {
						pins = "gpio132";
						function = "gpio";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_ws_active {
					phandle = <0x33d>;

					mux {
						pins = "gpio132";
						function = "mi2s1_ws";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm_din {

				sec_aux_pcm_din_sleep {
					phandle = <0x33e>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_din_active {
					phandle = <0x33f>;

					mux {
						pins = "gpio130";
						function = "mi2s1_data0";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm_dout {

				sec_aux_pcm_dout_sleep {
					phandle = <0x340>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_dout_active {
					phandle = <0x341>;

					mux {
						pins = "gpio131";
						function = "mi2s1_data1";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_clk_sleep {
					phandle = <0x342>;

					mux {
						pins = "gpio120";
						function = "gpio";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_clk_active {
					phandle = <0x343>;

					mux {
						pins = "gpio120";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_aux_pcm_ws_sleep {
					phandle = <0x344>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_ws_active {
					phandle = <0x345>;

					mux {
						pins = "gpio122";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_sleep {
					phandle = <0x346>;

					mux {
						pins = "gpio121";
						function = "gpio";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_din_active {
					phandle = <0x347>;

					mux {
						pins = "gpio121";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_sleep {
					phandle = <0x348>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_dout_active {
					phandle = <0x349>;

					mux {
						pins = "gpio124";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_sleep {
					phandle = <0x34a>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_clk_active {
					phandle = <0x34b>;

					mux {
						pins = "gpio125";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_sleep {
					phandle = <0x34c>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_sync_active {
					phandle = <0x34d>;

					mux {
						pins = "gpio128";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_sleep {
					phandle = <0x34e>;

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_din_active {
					phandle = <0x34f>;

					mux {
						pins = "gpio126";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_sleep {
					phandle = <0x350>;

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_dout_active {
					phandle = <0x351>;

					mux {
						pins = "gpio127";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm {

				sec_tdm_sck_sleep {
					phandle = <0x352>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_sck_active {
					phandle = <0x353>;

					mux {
						pins = "gpio129";
						function = "mi2s1_sck";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				sec_tdm_ws_sleep {
					phandle = <0x354>;

					mux {
						pins = "gpio132";
						function = "gpio";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_ws_active {
					phandle = <0x355>;

					mux {
						pins = "gpio132";
						function = "mi2s1_ws";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm_din {

				sec_tdm_din_sleep {
					phandle = <0x356>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_din_active {
					phandle = <0x357>;

					mux {
						pins = "gpio130";
						function = "mi2s1_data0";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm_dout {

				sec_tdm_dout_sleep {
					phandle = <0x358>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_dout_active {
					phandle = <0x359>;

					mux {
						pins = "gpio131";
						function = "mi2s1_data1";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm {

				tert_tdm_clk_sleep {
					phandle = <0x35a>;

					mux {
						pins = "gpio120";
						function = "gpio";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_clk_active {
					phandle = <0x35b>;

					mux {
						pins = "gpio120";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_tdm_ws_sleep {
					phandle = <0x35c>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_ws_active {
					phandle = <0x35d>;

					mux {
						pins = "gpio122";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_sleep {
					phandle = <0x35e>;

					mux {
						pins = "gpio121";
						function = "gpio";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_din_active {
					phandle = <0x35f>;

					mux {
						pins = "gpio121";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_sleep {
					phandle = <0x360>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_dout_active {
					phandle = <0x361>;

					mux {
						pins = "gpio124";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_sleep {
					phandle = <0x362>;

					mux {
						pins = "gpio123";
						function = "gpio";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_mclk_active {
					phandle = <0x363>;

					mux {
						pins = "gpio123";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_sleep {
					phandle = <0x364>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sck_active {
					phandle = <0x365>;

					mux {
						pins = "gpio125";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_sleep {
					phandle = <0x366>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_ws_active {
					phandle = <0x367>;

					mux {
						pins = "gpio128";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_sleep {
					phandle = <0x368>;

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd0_active {
					phandle = <0x369>;

					mux {
						pins = "gpio126";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_sleep {
					phandle = <0x36a>;

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd1_active {
					phandle = <0x36b>;

					mux {
						pins = "gpio127";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_sleep {
					phandle = <0x36c>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_mclk_active {
					phandle = <0x36d>;

					mux {
						pins = "gpio124";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			sec_mi2s_sck {

				sec_mi2s_sck_sleep {
					phandle = <0x36e>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sck_active {
					phandle = <0x36f>;

					mux {
						pins = "gpio129";
						function = "mi2s1_sck";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_ws {

				sec_mi2s_ws_sleep {
					phandle = <0x370>;

					mux {
						pins = "gpio132";
						function = "gpio";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_ws_active {
					phandle = <0x371>;

					mux {
						pins = "gpio132";
						function = "mi2s1_ws";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sd0 {

				sec_mi2s_sd0_sleep {
					phandle = <0x372>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd0_active {
					phandle = <0x373>;

					mux {
						pins = "gpio130";
						function = "mi2s1_data0";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sd1 {

				sec_mi2s_sd1_sleep {
					phandle = <0x374>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd1_active {
					phandle = <0x375>;

					mux {
						pins = "gpio131";
						function = "mi2s1_data1";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sck {

				tert_mi2s_sck_sleep {
					phandle = <0x376>;

					mux {
						pins = "gpio120";
						function = "gpio";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sck_active {
					phandle = <0x377>;

					mux {
						pins = "gpio120";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio120";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_ws {

				tert_mi2s_ws_sleep {
					phandle = <0x378>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_ws_active {
					phandle = <0x379>;

					mux {
						pins = "gpio122";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_sleep {
					phandle = <0x37a>;

					mux {
						pins = "gpio121";
						function = "gpio";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd0_active {
					phandle = <0x37b>;

					mux {
						pins = "gpio121";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_sleep {
					phandle = <0x37c>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd1_active {
					phandle = <0x37d>;

					mux {
						pins = "gpio124";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x37e>;

					mux {
						pins = "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio15";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x37f>;

					mux {
						pins = "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio15";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x380>;

					mux {
						pins = "gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio42";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x381>;

					mux {
						pins = "gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio42";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd938x_reset_active {
				phandle = <0x382>;

				mux {
					pins = "gpio88";
					function = "gpio";
				};

				config {
					pins = "gpio88";
					drive-strength = <0x10>;
					output-high;
				};
			};

			wcd938x_reset_sleep {
				phandle = <0x383>;

				mux {
					pins = "gpio88";
					function = "gpio";
				};

				config {
					pins = "gpio88";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			pm8008i_active {
				phandle = <0x384>;

				mux {
					pins = "gpio33";
					function = "gpio";
				};

				config {
					pins = "gpio33";
					bias-disable;
					output-high;
					drive-strength = <0x02>;
				};
			};

			pm8008j_active {
				phandle = <0x385>;

				mux {
					pins = "gpio35";
					function = "gpio";
				};

				config {
					pins = "gpio35";
					bias-disable;
					output-high;
					drive-strength = <0x02>;
				};
			};

			pcie0 {

				pcie0_perst_default {
					phandle = <0x28a>;

					mux {
						pins = "gpio94";
						function = "gpio";
					};

					config {
						pins = "gpio94";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie0_clkreq_default {
					phandle = <0x28b>;

					mux {
						pins = "gpio95";
						function = "pcie0_clkreqn";
					};

					config {
						pins = "gpio95";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_wake_default {
					phandle = <0x28c>;

					mux {
						pins = "gpio96";
						function = "gpio";
					};

					config {
						pins = "gpio96";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x28d>;

					mux {
						pins = "gpio95";
						function = "gpio";
					};

					config {
						pins = "gpio95";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			pcie1 {

				pcie1_perst_default {
					phandle = <0x292>;

					mux {
						pins = "gpio97";
						function = "gpio";
					};

					config {
						pins = "gpio97";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie1_clkreq_default {
					phandle = <0x293>;

					mux {
						pins = "gpio98";
						function = "pcie1_clkreqn";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie1_wake_default {
					phandle = <0x294>;

					mux {
						pins = "gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio99";
						drive-strength = <0x02>;
						bias-pull-up;
					};

					wil6210_refclk_en_pin {
						phandle = <0xe0>;

						mux {
							pins = "gpio67";
							function = "gpio";
						};

						config {
							pins = "gpio67";
							bias-pull-down;
							drive-strength = <0x02>;
						};
					};
				};
			};

			pmx_sde {
				phandle = <0x386>;

				sde_dsi_active {
					phandle = <0x387>;

					mux {
						pins = "gpio24";
						function = "gpio";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi_suspend {
					phandle = <0x388>;

					mux {
						pins = "gpio24";
						function = "gpio";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_dsi1_active {
					phandle = <0x389>;

					mux {
						pins = "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi1_suspend {
					phandle = <0x38a>;

					mux {
						pins = "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_sde_te {
				phandle = <0x38b>;

				sde_te_active {
					phandle = <0x38c>;

					mux {
						pins = "gpio82";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio82";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x38d>;

					mux {
						pins = "gpio82";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio82";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_active {
					phandle = <0x38e>;

					mux {
						pins = "gpio83";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio83";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_suspend {
					phandle = <0x38f>;

					mux {
						pins = "gpio83";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio83";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x390>;

				mux {
					pins = "gpio100";
					function = "cam_mclk";
				};

				config {
					pins = "gpio100";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x391>;

				mux {
					pins = "gpio100";
					function = "cam_mclk";
				};

				config {
					pins = "gpio100";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x392>;

				mux {
					pins = "gpio101";
					function = "cam_mclk";
				};

				config {
					pins = "gpio101";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x393>;

				mux {
					pins = "gpio101";
					function = "cam_mclk";
				};

				config {
					pins = "gpio101";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x394>;

				mux {
					pins = "gpio102";
					function = "cam_mclk";
				};

				config {
					pins = "gpio102";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x395>;

				mux {
					pins = "gpio102";
					function = "cam_mclk";
				};

				config {
					pins = "gpio102";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x396>;

				mux {
					pins = "gpio103";
					function = "cam_mclk";
				};

				config {
					pins = "gpio103";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x397>;

				mux {
					pins = "gpio103";
					function = "cam_mclk";
				};

				config {
					pins = "gpio103";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x398>;

				mux {
					pins = "gpio104";
					function = "cam_mclk";
				};

				config {
					pins = "gpio104";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x399>;

				mux {
					pins = "gpio104";
					function = "cam_mclk";
				};

				config {
					pins = "gpio104";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk5_active {
				phandle = <0x39a>;

				mux {
					pins = "gpio105";
					function = "cam_mclk";
				};

				config {
					pins = "gpio105";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk5_suspend {
				phandle = <0x39b>;

				mux {
					pins = "gpio105";
					function = "cam_mclk";
				};

				config {
					pins = "gpio105";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x39c>;

				mux {
					pins = "gpio17";
					function = "gpio";
				};

				config {
					pins = "gpio17";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x39d>;

				mux {
					pins = "gpio17";
					function = "gpio";
				};

				config {
					pins = "gpio17";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x39e>;

				mux {
					pins = "gpio16";
					function = "gpio";
				};

				config {
					pins = "gpio16";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x39f>;

				mux {
					pins = "gpio16";
					function = "gpio";
				};

				config {
					pins = "gpio16";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x3a0>;

				mux {
					pins = "gpio106";
					function = "gpio";
				};

				config {
					pins = "gpio106";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x3a1>;

				mux {
					pins = "gpio106";
					function = "gpio";
				};

				config {
					pins = "gpio106";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x3a2>;

				mux {
					pins = "gpio117";
					function = "gpio";
				};

				config {
					pins = "gpio117";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x3a3>;

				mux {
					pins = "gpio117";
					function = "gpio";
				};

				config {
					pins = "gpio117";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst4 {
				phandle = <0x3a4>;

				mux {
					pins = "gpio116";
					function = "gpio";
				};

				config {
					pins = "gpio116";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst4 {
				phandle = <0x3a5>;

				mux {
					pins = "gpio116";
					function = "gpio";
				};

				config {
					pins = "gpio116";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst5 {
				phandle = <0x3a6>;

				mux {
					pins = "gpio115";
					function = "gpio";
				};

				config {
					pins = "gpio115";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst5 {
				phandle = <0x3a7>;

				mux {
					pins = "gpio115";
					function = "gpio";
				};

				config {
					pins = "gpio115";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_ext_regs0 {
				phandle = <0x3a8>;

				mux {
					pins = "gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio28";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_ext_regs0 {
				phandle = <0x3a9>;

				mux {
					pins = "gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio28";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_ext_regs1 {
				phandle = <0x3aa>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_ext_regs1 {
				phandle = <0x3ab>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cci0_active {
				phandle = <0x2a4>;

				mux {
					pins = "gpio107\0gpio108";
					function = "cci_i2c";
				};

				config {
					pins = "gpio107\0gpio108";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci0_suspend {
				phandle = <0x2a6>;

				mux {
					pins = "gpio107\0gpio108";
					function = "cci_i2c";
				};

				config {
					pins = "gpio107\0gpio108";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci1_active {
				phandle = <0x2a5>;

				mux {
					pins = "gpio109\0gpio110";
					function = "cci_i2c";
				};

				config {
					pins = "gpio109\0gpio110";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci1_suspend {
				phandle = <0x2a7>;

				mux {
					pins = "gpio109\0gpio110";
					function = "cci_i2c";
				};

				config {
					pins = "gpio109\0gpio110";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci2_active {
				phandle = <0x2a8>;

				mux {
					pins = "gpio111\0gpio112";
					function = "cci_i2c";
				};

				config {
					pins = "gpio111\0gpio112";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci2_suspend {
				phandle = <0x2aa>;

				mux {
					pins = "gpio111\0gpio112";
					function = "cci_i2c";
				};

				config {
					pins = "gpio111\0gpio112";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci3_active {
				phandle = <0x2a9>;

				mux {
					pins = "gpio113\0gpio114";
					function = "cci_i2c";
				};

				config {
					pins = "gpio113\0gpio114";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci3_suspend {
				phandle = <0x2ab>;

				mux {
					pins = "gpio113\0gpio114";
					function = "cci_i2c";
				};

				config {
					pins = "gpio113\0gpio114";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0xd5>;

					mux {
						pins = "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio64";
						drive-strength = <0x10>;
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0xd6>;

					mux {
						pins = "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio64";
						drive-strength = <0x02>;
						output-low;
						bias-pull-down;
					};
				};
			};

			usb_phy_ps {
				phandle = <0x3ac>;

				usb3phy_portselect_default {
					phandle = <0xf7>;

					mux {
						pins = "gpio81";
						function = "usb_phy";
					};

					config {
						pins = "gpio81";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				usb3phy_portselect_gpio {
					phandle = <0x3ad>;

					mux {
						pins = "gpio81";
						function = "gpio";
					};

					config {
						pins = "gpio81";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};
		};

		qcom,ipcc@408000 {
			compatible = "qcom,ipcc";
			reg = <0x408000 0x1000>;
			interrupts = <0x00 0xe5 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x03>;
			#mbox-cells = <0x02>;
			phandle = <0x2d>;
		};

		qcom,svm_neuron_block {
			compatible = "qcom,neuron-service";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			protocol {
				compatible = "qcom,neuron-protocol-block";
				processes = "server";
			};

			application {
				compatible = "qcom,neuron-block-server";
			};

			channel@0 {
				compatible = "qcom,neuron-channel-haven-shmem";
				reg = <0x00>;
				class = "message-queue";
				direction = "receive";
				max-size = <0x00 0x10000>;
				shared-buffer = <0x2b>;
				qcom,primary;
				haven-label = <0x01>;
				peer-name = <0x02>;
			};

			channel@1 {
				compatible = "qcom,neuron-channel-haven-shmem";
				reg = <0x01>;
				class = "message-queue";
				direction = "send";
				max-size = <0x00 0x10000>;
				shared-buffer = <0x2c>;
				qcom,primary;
				haven-label = <0x02>;
				peer-name = <0x02>;
			};
		};

		qcom,qsee_ipc_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				qcom,dev-name = "qsee_ipc_irq_spss";
				interrupt-parent = <0x2d>;
				interrupts = <0x10 0x01 0x04>;
				label = "spss";
			};
		};

		qrtr-haven {
			compatible = "qcom,qrtr-haven";
			qcom,master;
			haven-label = <0x03>;
			peer-name = <0x02>;
			shared-buffer = <0x2e>;
		};

		jtagmm@7040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2f 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x10>;
			phandle = <0x3ae>;
		};

		jtagmm@7140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2f 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x11>;
			phandle = <0x3af>;
		};

		jtagmm@7240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2f 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x12>;
			phandle = <0x3b0>;
		};

		jtagmm@7340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2f 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			phandle = <0x3b1>;
		};

		jtagmm@7440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2f 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			phandle = <0x3b2>;
		};

		jtagmm@7540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2f 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			phandle = <0x3b3>;
		};

		jtagmm@7640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2f 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			phandle = <0x3b4>;
		};

		jtagmm@7740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x2f 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
			phandle = <0x3b5>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				memory-region = <0x30>;
				qcom,client-id = <0x01>;
				qcom,allocate-on-request;
				label = "modem";
			};
		};

		clocks {

			xo-board {
				compatible = "fixed-clock";
				#clock-cells = <0x00>;
				clock-frequency = <0x249f000>;
				clock-output-names = "xo_board";
				phandle = <0x3b6>;
			};

			sleep-clk {
				compatible = "fixed-clock";
				#clock-cells = <0x00>;
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				phandle = <0x3b7>;
			};
		};

		qcom,aopclk {
			compatible = "qcom,aop-qmp-clk";
			#clock-cells = <0x01>;
			mboxes = <0x02 0x00>;
			mbox-names = "qdss_clk";
			phandle = <0x2f>;
		};

		qcom,gcc@100000 {
			compatible = "qcom,lahaina-gcc\0syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x31>;
		};

		qcom,videocc@abf0000 {
			compatible = "qcom,lahaina-videocc\0syscon";
			reg = <0xabf0000 0x10000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x22>;
			vdd_mx-supply = <0x1a>;
			clocks = <0x31 0xcb>;
			clock-names = "iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x32>;
		};

		qcom,camcc@ad00000 {
			compatible = "qcom,lahaina-camcc-v2\0syscon";
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x22>;
			vdd_mx-supply = <0x1a>;
			clocks = <0x31 0x15>;
			clock-names = "iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x34>;
		};

		qcom,dispcc@af00000 {
			compatible = "qcom,lahaina-dispcc\0syscon";
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x22>;
			clocks = <0x31 0x1d>;
			clock-names = "iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x33>;
		};

		qcom,gpucc@3d90000 {
			compatible = "qcom,lahaina-gpucc\0syscon";
			reg = <0x3d90000 0x9000>;
			reg-names = "cc_base";
			vdd_mx-supply = <0x1a>;
			vdd_cx-supply = <0x20>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x35>;
		};

		syscon@182a0000 {
			compatible = "syscon";
			reg = <0x182a0000 0x1c>;
			phandle = <0x36>;
		};

		syscon@90ba000 {
			compatible = "syscon";
			reg = <0x90ba000 0x54>;
			phandle = <0x37>;
		};

		qcom,cc-debug {
			compatible = "qcom,lahaina-debugcc";
			qcom,gcc = <0x31>;
			qcom,videocc = <0x32>;
			qcom,dispcc = <0x33>;
			qcom,camcc = <0x34>;
			qcom,gpucc = <0x35>;
			qcom,apsscc = <0x36>;
			qcom,mccc = <0x37>;
			clock-names = "xo_clk_src";
			clocks = <0x38 0x00>;
			#clock-cells = <0x01>;
			phandle = <0x3b8>;
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw-epss";
			reg = <0x18591000 0x1000 0x18592000 0x1000 0x18593000 0x1000>;
			reg-names = "freq-domain0\0freq-domain1\0freq-domain2";
			clocks = <0x38 0x00 0x31 0x27>;
			clock-names = "xo\0alternate";
			qcom,lut-row-size = <0x04>;
			qcom,skip-enable-check;
			interrupts = <0x00 0x1e 0x04 0x00 0x1f 0x04 0x00 0x13 0x04>;
			interrupt-names = "dcvsh0_int\0dcvsh1_int\0dcvsh2_int";
			#freq-domain-cells = <0x02>;
			phandle = <0x04>;

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					qcom,cpu = <0x10>;
					#cooling-cells = <0x02>;
					phandle = <0x50>;
				};

				cpu1-isolate {
					qcom,cpu = <0x11>;
					#cooling-cells = <0x02>;
					phandle = <0x54>;
				};

				cpu2-isolate {
					qcom,cpu = <0x12>;
					#cooling-cells = <0x02>;
					phandle = <0x58>;
				};

				cpu3-isolate {
					qcom,cpu = <0x13>;
					#cooling-cells = <0x02>;
					phandle = <0x5c>;
				};

				cpu4-isolate {
					qcom,cpu = <0x14>;
					#cooling-cells = <0x02>;
					phandle = <0x60>;
				};

				cpu5-isolate {
					qcom,cpu = <0x15>;
					#cooling-cells = <0x02>;
					phandle = <0x66>;
				};

				cpu6-isolate {
					qcom,cpu = <0x16>;
					#cooling-cells = <0x02>;
					phandle = <0x6c>;
				};

				cpu7-isolate {
					qcom,cpu = <0x17>;
					#cooling-cells = <0x02>;
					phandle = <0x72>;
				};
			};

			qcom,cpu-hotplug {
				compatible = "qcom,cpu-hotplug";

				cpu0-hotplug {
					qcom,cpu = <0x10>;
					#cooling-cells = <0x02>;
					phandle = <0x52>;
				};

				cpu1-hotplug {
					qcom,cpu = <0x11>;
					#cooling-cells = <0x02>;
					phandle = <0x56>;
				};

				cpu2-hotplug {
					qcom,cpu = <0x12>;
					#cooling-cells = <0x02>;
					phandle = <0x5a>;
				};

				cpu3-hotplug {
					qcom,cpu = <0x13>;
					#cooling-cells = <0x02>;
					phandle = <0x5e>;
				};

				cpu4-hotplug {
					qcom,cpu = <0x14>;
					#cooling-cells = <0x02>;
					phandle = <0x62>;
				};

				cpu5-hotplug {
					qcom,cpu = <0x15>;
					#cooling-cells = <0x02>;
					phandle = <0x68>;
				};

				cpu6-hotplug {
					qcom,cpu = <0x16>;
					#cooling-cells = <0x02>;
					phandle = <0x6e>;
				};

				cpu7-hotplug {
					qcom,cpu = <0x17>;
					#cooling-cells = <0x02>;
					phandle = <0x74>;
				};
			};

			qcom,limits-dcvs {
				compatible = "qcom,msm-hw-limits";
				isens_vref_0p8-supply = <0x39>;
				isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
				isens_vref_1p8-supply = <0x3a>;
				isens-vref-1p8-settings = <0x1b7740 0x1b7740 0x4e20>;
			};

			qcom,cpu-voltage-cdev {
				compatible = "qcom,cc-cooling-devices";

				qcom,apc1-cluster {
					qcom,cpus = <0x14 0x17>;
					#cooling-cells = <0x02>;
					phandle = <0x4c>;
				};
			};
		};

		qcom,cpufreq-hw-debug@18591000 {
			compatible = "qcom,cpufreq-hw-epss-debug";
			reg = <0x18591000 0x800>;
			reg-names = "domain-top";
			qcom,freq-hw-domain = <0x04 0x00 0x04 0x01 0x04 0x02>;
		};

		qcom,gdsc@ad07004 {
			compatible = "qcom,gdsc";
			reg = <0xad07004 0x04>;
			regulator-name = "cam_cc_bps_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x31 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x2c1>;
		};

		qcom,gdsc@ad0a004 {
			compatible = "qcom,gdsc";
			reg = <0xad0a004 0x04>;
			regulator-name = "cam_cc_ife_0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x31 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0x2be>;
		};

		qcom,gdsc@ad0b004 {
			compatible = "qcom,gdsc";
			reg = <0xad0b004 0x04>;
			regulator-name = "cam_cc_ife_1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x31 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0x2bf>;
		};

		qcom,gdsc@ad0b070 {
			compatible = "qcom,gdsc";
			reg = <0xad0b070 0x04>;
			regulator-name = "cam_cc_ife_2_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x31 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0x2c0>;
		};

		qcom,gdsc@ad08004 {
			compatible = "qcom,gdsc";
			reg = <0xad08004 0x04>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x31 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x2a2>;
		};

		qcom,gdsc@ad09004 {
			compatible = "qcom,gdsc";
			reg = <0xad09004 0x04>;
			regulator-name = "cam_cc_sbi_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x31 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0x3b9>;
		};

		qcom,gdsc@ad0c120 {
			compatible = "qcom,gdsc";
			reg = <0xad0c120 0x04>;
			regulator-name = "cam_cc_titan_top_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x31 0x15>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0x2a3>;
		};

		qcom,gdsc@af03000 {
			compatible = "qcom,gdsc";
			reg = <0xaf03000 0x04>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x31 0x1d>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			proxy-supply = <0x3b>;
			qcom,proxy-consumer-enable;
			phandle = <0x3b>;
		};

		syscon@152128 {
			compatible = "syscon";
			reg = <0x152128 0x04>;
			phandle = <0x3c>;
		};

		qcom,gdsc@16b004 {
			compatible = "qcom,gdsc";
			reg = <0x16b004 0x04>;
			regulator-name = "gcc_pcie_0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x3c 0x00>;
			phandle = <0x28e>;
		};

		qcom,gdsc@18d004 {
			compatible = "qcom,gdsc";
			reg = <0x18d004 0x04>;
			regulator-name = "gcc_pcie_1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x3c 0x01>;
			phandle = <0x295>;
		};

		qcom,gdsc@175004 {
			compatible = "qcom,gdsc";
			reg = <0x175004 0x04>;
			regulator-name = "gcc_ufs_card_gdsc";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			phandle = <0x3ba>;
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			reg = <0x177004 0x04>;
			regulator-name = "gcc_ufs_phy_gdsc";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x20>;
			qcom,retain-regs;
			phandle = <0x3bb>;
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			reg = <0x10f004 0x04>;
			regulator-name = "gcc_usb30_prim_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			phandle = <0xf0>;
		};

		qcom,gdsc@110004 {
			compatible = "qcom,gdsc";
			reg = <0x110004 0x04>;
			regulator-name = "gcc_usb30_sec_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			phandle = <0xf8>;
		};

		qcom,gdsc@17d050 {
			compatible = "qcom,gdsc";
			reg = <0x17d050 0x04>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			phandle = <0xeb>;
		};

		qcom,gdsc@17d058 {
			compatible = "qcom,gdsc";
			reg = <0x17d058 0x04>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			phandle = <0xec>;
		};

		qcom,gdsc@17d054 {
			compatible = "qcom,gdsc";
			reg = <0x17d054 0x04>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			phandle = <0xed>;
		};

		qcom,gdsc@17d06c {
			compatible = "qcom,gdsc";
			reg = <0x17d06c 0x04>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			phandle = <0xee>;
		};

		syscon@3d91540 {
			compatible = "syscon";
			reg = <0x3d91540 0x04>;
			phandle = <0x3d>;
		};

		qcom,gdsc@3d9106c {
			compatible = "qcom,gdsc";
			reg = <0x3d9106c 0x04>;
			regulator-name = "gpu_cc_cx_gdsc";
			hw-ctrl-addr = <0x3d>;
			parent-supply = <0x20>;
			qcom,no-status-check-on-disable;
			qcom,clk-dis-wait-val = <0x08>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			phandle = <0xea>;
		};

		syscon@3d9158c {
			compatible = "syscon";
			reg = <0x3d9158c 0x04>;
			phandle = <0x3e>;
		};

		syscon@3d91008 {
			compatible = "syscon";
			reg = <0x3d91008 0x04>;
			phandle = <0x3f>;
		};

		qcom,gdsc@3d9100c {
			compatible = "qcom,gdsc";
			reg = <0x3d9100c 0x04>;
			regulator-name = "gpu_cc_gx_gdsc";
			qcom,gds-timeout = <0x1f4>;
			domain-addr = <0x3e>;
			sw-reset = <0x3f>;
			parent-supply = <0x40>;
			vdd_parent-supply = <0x40>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			phandle = <0x29a>;
		};

		qcom,gdsc@abf0d18 {
			compatible = "qcom,gdsc";
			reg = <0xabf0d18 0x04>;
			regulator-name = "video_cc_mvs0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x31 0xcb>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x284>;
		};

		qcom,gdsc@abf0bf8 {
			compatible = "qcom,gdsc";
			reg = <0xabf0bf8 0x04>;
			regulator-name = "video_cc_mvs0c_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x31 0xcb>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0xc7>;
		};

		qcom,gdsc@abf0d98 {
			compatible = "qcom,gdsc";
			reg = <0xabf0d98 0x04>;
			regulator-name = "video_cc_mvs1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x31 0xcb>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x286>;
		};

		qcom,gdsc@abf0c98 {
			compatible = "qcom,gdsc";
			reg = <0xabf0c98 0x04>;
			regulator-name = "video_cc_mvs1c_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x31 0xcb>;
			parent-supply = <0x22>;
			vdd_parent-supply = <0x22>;
			qcom,retain-regs;
			phandle = <0x285>;
		};

		thermal-zones {
			phandle = <0x3bc>;

			modem-lte-sub6-pa1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x00>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-lte-sub6-pa2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x01>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x06>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x07>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x08>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x09>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-skin-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x0a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-wifi-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x17>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-ambient-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x18>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-streamer-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x0d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw0-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x0e>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw1-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x0f>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x10>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-mod-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x11>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x1a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x1b>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x1c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-sdr-mmw-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x41 0x1d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdmss-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x42 0x09>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x43>;
					};

					active-config1 {
						temperature = <0x17ed0>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x45>;
					};

					active-config2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x46>;
					};
				};

				cooling-maps {

					mdmss10_cdev {
						trip = <0x43>;
						cooling-device = <0x44 0x01 0x01>;
					};

					mdmss11_cdev {
						trip = <0x45>;
						cooling-device = <0x44 0x02 0x02>;
					};

					mdmss12_cdev {
						trip = <0x46>;
						cooling-device = <0x44 0x03 0x03>;
					};
				};
			};

			mdmss-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x42 0x0a>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x47>;
					};

					active-config1 {
						temperature = <0x17ed0>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x48>;
					};

					active-config2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x49>;
					};
				};

				cooling-maps {

					mdmss20_cdev {
						trip = <0x47>;
						cooling-device = <0x44 0x01 0x01>;
					};

					mdmss21_cdev {
						trip = <0x48>;
						cooling-device = <0x44 0x02 0x02>;
					};

					mdmss22_cdev {
						trip = <0x49>;
						cooling-device = <0x44 0x03 0x03>;
					};
				};
			};

			aoss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x00>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x01>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x02>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x03>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x04>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x05>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x06>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x07>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x08>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x09>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x0a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-4-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x0b>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-5-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x0c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-6-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x0d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-7-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4a 0x0e>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x00>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x01>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x02>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			nspss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x03>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			nspss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x04>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			nspss-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x05>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x06>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x07>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x08>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x09>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x0a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x0b>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x0c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x42 0x0d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			pop-mem-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x42 0x07>;
				thermal-governor = "step_wise";

				trips {

					pop-trip {
						temperature = <0x15f90>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x4b>;
					};

					pop-trip1 {
						temperature = <0x15f90>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x4d>;
					};
				};

				cooling-maps {

					pop_cdev {
						trip = <0x4b>;
						cooling-device = <0x4c 0xffffffff 0xffffffff>;
					};

					pop_cdev1 {
						trip = <0x4d>;
						cooling-device = <0x4e 0x05 0x05>;
					};
				};
			};

			cpu-0-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4a 0x01>;

				trips {

					cpu00-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x4f>;
					};

					cpu00-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x51>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0x4f>;
						cooling-device = <0x50 0x01 0x01>;
					};

					cpu00_cdev2 {
						trip = <0x51>;
						cooling-device = <0x52 0x01 0x01>;
					};
				};
			};

			cpu-0-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4a 0x02>;

				trips {

					cpu01-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x53>;
					};

					cpu01-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x55>;
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0x53>;
						cooling-device = <0x54 0x01 0x01>;
					};

					cpu01_cdev2 {
						trip = <0x55>;
						cooling-device = <0x56 0x01 0x01>;
					};
				};
			};

			cpu-0-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4a 0x03>;

				trips {

					cpu02-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x57>;
					};

					cpu02-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x59>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0x57>;
						cooling-device = <0x58 0x01 0x01>;
					};

					cpu02_cdev2 {
						trip = <0x59>;
						cooling-device = <0x5a 0x01 0x01>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x4a 0x04>;
				thermal-governor = "step_wise";

				trips {

					cpu03-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x5b>;
					};

					cpu03-config1 {
						temperature = <0x1b580>;
						hysteresis = <0x2ee0>;
						type = "passive";
						phandle = <0x5d>;
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0x5b>;
						cooling-device = <0x5c 0x01 0x01>;
					};

					cpu03_cdev2 {
						trip = <0x5d>;
						cooling-device = <0x5e 0x01 0x01>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x4a 0x07>;
				thermal-governor = "step_wise";

				trips {

					cpu10-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x5f>;
					};

					cpu10-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x61>;
					};
				};

				cooling-maps {

					cpu10_cdev {
						trip = <0x5f>;
						cooling-device = <0x60 0x01 0x01>;
					};

					cpu10_cdev1 {
						trip = <0x5f>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu10_cdev2 {
						trip = <0x61>;
						cooling-device = <0x62 0x01 0x01>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x4a 0x08>;
				thermal-governor = "step_wise";

				trips {

					cpu11-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x63>;
					};

					cpu11-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x64>;
					};
				};

				cooling-maps {

					cpu11_cdev {
						trip = <0x63>;
						cooling-device = <0x60 0x01 0x01>;
					};

					cpu11_cdev1 {
						trip = <0x63>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu11_cdev2 {
						trip = <0x64>;
						cooling-device = <0x62 0x01 0x01>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x4a 0x09>;
				thermal-governor = "step_wise";

				trips {

					cpu12-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x65>;
					};

					cpu12-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x67>;
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0x65>;
						cooling-device = <0x66 0x01 0x01>;
					};

					cpu12_cdev1 {
						trip = <0x65>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu12_cdev2 {
						trip = <0x67>;
						cooling-device = <0x68 0x01 0x01>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x4a 0x0a>;
				thermal-governor = "step_wise";

				trips {

					cpu13-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x69>;
					};

					cpu13-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x6a>;
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0x69>;
						cooling-device = <0x66 0x01 0x01>;
					};

					cpu13_cdev1 {
						trip = <0x69>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu13_cdev2 {
						trip = <0x6a>;
						cooling-device = <0x68 0x01 0x01>;
					};
				};
			};

			cpu-1-4-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x4a 0x0b>;
				thermal-governor = "step_wise";

				trips {

					cpu14-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x6b>;
					};

					cpu14-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x6d>;
					};
				};

				cooling-maps {

					cpu14_cdev {
						trip = <0x6b>;
						cooling-device = <0x6c 0x01 0x01>;
					};

					cpu14_cdev1 {
						trip = <0x6b>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu14_cdev2 {
						trip = <0x6d>;
						cooling-device = <0x6e 0x01 0x01>;
					};
				};
			};

			cpu-1-5-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x4a 0x0c>;
				thermal-governor = "step_wise";

				trips {

					cpu15-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x6f>;
					};

					cpu15-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x70>;
					};
				};

				cooling-maps {

					cpu15_cdev {
						trip = <0x6f>;
						cooling-device = <0x6c 0x01 0x01>;
					};

					cpu15_cdev1 {
						trip = <0x6f>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					cpu15_cdev2 {
						trip = <0x70>;
						cooling-device = <0x6e 0x01 0x01>;
					};
				};
			};

			cpu-1-6-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x4a 0x0d>;
				thermal-governor = "step_wise";

				trips {

					cpu16-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x71>;
					};

					cpu16-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x73>;
					};
				};

				cooling-maps {

					cpu16_cdev {
						trip = <0x71>;
						cooling-device = <0x72 0x01 0x01>;
					};

					cpu16_cdev1 {
						trip = <0x71>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					cpu16_cdev2 {
						trip = <0x73>;
						cooling-device = <0x74 0x01 0x01>;
					};
				};
			};

			cpu-1-7-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x4a 0x0e>;
				thermal-governor = "step_wise";

				trips {

					cpu17-config {
						temperature = <0x1a5e0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x75>;
					};

					cpu17-config1 {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x76>;
					};
				};

				cooling-maps {

					cpu17_cdev {
						trip = <0x75>;
						cooling-device = <0x72 0x01 0x01>;
					};

					cpu17_cdev1 {
						trip = <0x75>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					cpu17_cdev2 {
						trip = <0x76>;
						cooling-device = <0x74 0x01 0x01>;
					};
				};
			};

			gpuss-0-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x42 0x01>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x77>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x77>;
						cooling-device = <0x78 0xffffffff 0xffffffff>;
					};
				};
			};

			gpuss-1-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x42 0x02>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x79>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x79>;
						cooling-device = <0x78 0xffffffff 0xffffffff>;
					};
				};
			};

			nspss-0-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x42 0x03>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x7a>;
					};

					active-config1 {
						temperature = <0x19a28>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x7c>;
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x7a>;
						cooling-device = <0x7b 0xffffffff 0xffffffff>;
					};

					nsp_cdev1 {
						trip = <0x7c>;
						cooling-device = <0x7b 0xfffffffe 0xfffffffe>;
					};
				};
			};

			nspss-1-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x42 0x04>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x7d>;
					};

					active-config1 {
						temperature = <0x19a28>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x7e>;
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x7d>;
						cooling-device = <0x7b 0xffffffff 0xffffffff>;
					};

					nsp_cdev1 {
						trip = <0x7e>;
						cooling-device = <0x7b 0xfffffffe 0xfffffffe>;
					};
				};
			};

			nspss-2-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x42 0x05>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x7f>;
					};

					active-config1 {
						temperature = <0x19a28>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x80>;
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x7f>;
						cooling-device = <0x7b 0xffffffff 0xffffffff>;
					};

					nsp_cdev1 {
						trip = <0x80>;
						cooling-device = <0x7b 0xfffffffe 0xfffffffe>;
					};
				};
			};

			mx-pe-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x81>;
				thermal-governor = "step_wise";

				trips {

					mx-pe-config1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x82>;
					};

					mx-pe-config2 {
						temperature = <0x02>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x83>;
					};

					mx-pe-config3 {
						temperature = <0x03>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x84>;
					};
				};

				cooling-maps {

					mx_pe_cdev_1 {
						trip = <0x82>;
						cooling-device = <0x7b 0x01 0x01>;
					};

					mx_pe_cdev_2 {
						trip = <0x83>;
						cooling-device = <0x78 0x01 0x01>;
					};

					mx_pe_cdev_3 {
						trip = <0x84>;
						cooling-device = <0x44 0x01 0x01>;
					};
				};
			};

			cx-pe-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x85>;
				thermal-governor = "step_wise";

				trips {

					cx-pe-config1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x86>;
					};

					cx-pe-config2 {
						temperature = <0x02>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x87>;
					};

					cx-pe-config3 {
						temperature = <0x03>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x88>;
					};

					cx-pe-config4 {
						temperature = <0x04>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x89>;
					};

					cx-pe-config5 {
						temperature = <0x05>;
						hysteresis = <0x02>;
						type = "passive";
						phandle = <0x8a>;
					};
				};

				cooling-maps {

					cx_pe_cdev_1 {
						trip = <0x86>;
						cooling-device = <0x7b 0x01 0x01>;
					};

					cx_pe_cdev_2 {
						trip = <0x87>;
						cooling-device = <0x7b 0x02 0x02>;
					};

					cx_pe_cdev_3 {
						trip = <0x88>;
						cooling-device = <0x7b 0x03 0x03>;
					};

					cx_pe_cdev_4 {
						trip = <0x89>;
						cooling-device = <0x44 0x01 0x01>;
					};

					cx_pe_cdev_5 {
						trip = <0x8a>;
						cooling-device = <0x7b 0x04 0x04>;
					};
				};
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";
			phandle = <0x3bd>;

			modem {
				qcom,instance-id = <0x00>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x02>;
					phandle = <0x3be>;
				};

				modem_pa_fr1 {
					qcom,qmi-dev-name = "pa_fr1";
					#cooling-cells = <0x02>;
					phandle = <0x3bf>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x02>;
					phandle = <0x3c0>;
				};

				modem_mmw_skin0 {
					qcom,qmi-dev-name = "mmw_skin0";
					#cooling-cells = <0x02>;
					phandle = <0x3c1>;
				};

				modem_mmw_skin1 {
					qcom,qmi-dev-name = "mmw_skin1";
					#cooling-cells = <0x02>;
					phandle = <0x3c2>;
				};

				modem_mmw_skin2 {
					qcom,qmi-dev-name = "mmw_skin2";
					#cooling-cells = <0x02>;
					phandle = <0x3c3>;
				};

				modem_mmw_skin3 {
					qcom,qmi-dev-name = "mmw_skin3";
					#cooling-cells = <0x02>;
					phandle = <0x3c4>;
				};

				modem_pa_dsc {
					qcom,qmi-dev-name = "pa_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3c5>;
				};

				modem_pa_fr1_dsc {
					qcom,qmi-dev-name = "pa_fr1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3c6>;
				};

				modem_tj {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x02>;
					phandle = <0x44>;
				};

				modem_skin_lte_dsc {
					qcom,qmi-dev-name = "modem_skin_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3c7>;
				};

				modem_skin_nr_dsc {
					qcom,qmi-dev-name = "modem_skin_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3c8>;
				};

				modem_mmw_skin0_dsc {
					qcom,qmi-dev-name = "mmw_skin0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3c9>;
				};

				modem_mmw_skin1_dsc {
					qcom,qmi-dev-name = "mmw_skin1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3ca>;
				};

				modem_mmw_skin2_dsc {
					qcom,qmi-dev-name = "mmw_skin2_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3cb>;
				};

				modem_mmw_skin3_dsc {
					qcom,qmi-dev-name = "mmw_skin3_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3cc>;
				};

				modem_mmw0 {
					qcom,qmi-dev-name = "mmw0";
					#cooling-cells = <0x02>;
					phandle = <0x3cd>;
				};

				modem_mmw1 {
					qcom,qmi-dev-name = "mmw1";
					#cooling-cells = <0x02>;
					phandle = <0x3ce>;
				};

				modem_mmw2 {
					qcom,qmi-dev-name = "mmw2";
					#cooling-cells = <0x02>;
					phandle = <0x3cf>;
				};

				modem_mmw3 {
					qcom,qmi-dev-name = "mmw3";
					#cooling-cells = <0x02>;
					phandle = <0x3d0>;
				};

				modem_bcl {
					qcom,qmi-dev-name = "vbatt_low";
					#cooling-cells = <0x02>;
					phandle = <0x3d1>;
				};

				modem_charge_state {
					qcom,qmi-dev-name = "charge_state";
					#cooling-cells = <0x02>;
					phandle = <0x3d2>;
				};

				modem_wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x02>;
					phandle = <0x3d3>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <0x02>;
					phandle = <0x7b>;
				};

				cdsp_hw {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <0x02>;
					phandle = <0x3d4>;
				};
			};
		};

		cache-controller@9200000 {
			compatible = "qcom,lahaina-llcc\0qcom,llcc-v2";
			reg = <0x9200000 0x1d0000 0x9600000 0x50000>;
			reg-names = "llcc_base\0llcc_broadcast_base";
			cap-based-alloc-and-pwr-collapse;
			clocks = <0x2f 0x00>;
			clock-names = "qdss_clk";
		};

		qcom_scm {
			compatible = "qcom,secure-chan-manager";
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qcom-secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom-mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058 0x18060058 0x18070058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060 0x18060060 0x18070060>;
		};

		interconnect@16e0000 {
			compatible = "qcom,lahaina-aggre1_noc";
			reg = <0x16e0000 0x1f180>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x8b>;
			clocks = <0x31 0x10 0x31 0x12 0x31 0x13>;
			phandle = <0x91>;
		};

		interconnect@1700000 {
			reg = <0x1700000 0x3d180>;
			compatible = "qcom,lahaina-aggre2_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x8b>;
			clocks = <0x31 0x0b 0x31 0x0c 0x31 0x0e 0x31 0x10 0x38 0x16>;
			phandle = <0x8d>;
		};

		interconnect {
			compatible = "qcom,lahaina-clk_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x8b>;
			phandle = <0x3d5>;
		};

		interconnect@1500000 {
			reg = <0x1500000 0x28000>;
			compatible = "qcom,lahaina-config_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x8b>;
			phandle = <0x93>;
		};

		interconnect@90e0000 {
			reg = <0x90e0000 0x5080>;
			compatible = "qcom,lahaina-dc_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x8b>;
			phandle = <0x3d6>;
		};

		interconnect@9100000 {
			reg = <0x9100000 0xb4000>;
			compatible = "qcom,lahaina-gem_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x8b 0x8c>;
			phandle = <0x92>;
		};

		interconnect@3c40000 {
			reg = <0x3c40000 0xf080>;
			compatible = "qcom,lahaina-lpass_ag_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x8b>;
			phandle = <0x3d7>;
		};

		interconnect@1580000 {
			reg = <0x1580000 0x04>;
			compatible = "qcom,lahaina-mc_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x8b 0x8c>;
			phandle = <0x8e>;
		};

		interconnect@1740000 {
			reg = <0x1740000 0x1f080>;
			compatible = "qcom,lahaina-mmss_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x8b 0x8c>;
			phandle = <0xc8>;
		};

		interconnect@a0c0000 {
			reg = <0xa0c0000 0x10000>;
			compatible = "qcom,lahaina-nsp_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x8b>;
			phandle = <0xc4>;
		};

		interconnect@1680000 {
			reg = <0x1680000 0x1ee00>;
			compatible = "qcom,lahaina-system_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x8b>;
			phandle = <0x3d8>;
		};

		l3_cpu@18590000 {
			reg = <0x18590000 0x4000>;
			compatible = "qcom,lahaina-epss-l3-cpu";
			#interconnect-cells = <0x01>;
			clock-names = "xo\0alternate";
			clocks = <0x38 0x00 0x31 0x27>;
			phandle = <0x9f>;
		};

		pil_scm_pas {
			compatible = "qcom,pil-tz-scm-pas";
			interconnects = <0x8d 0x25 0x8e 0x200>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,mpm2-sleep-counter@c221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x280000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
		};

		hwkm@10c0000 {
			compatible = "qcom,hwkm";
			reg = <0x10c0000 0x9000 0x1d90000 0x9000>;
			reg-names = "km_master\0ice_slave";
			qcom,enable-hwkm-clk;
			clock-names = "km_clk_src";
			clocks = <0x38 0x18>;
			qcom,op-freq-hz = <0x47868c0>;
			phandle = <0x3d9>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xe10>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			lanes-per-direction = <0x02>;
			clock-names = "ref_clk_src\0ref_aux_clk";
			clocks = <0x38 0x00 0x31 0xa6>;
			resets = <0x8f 0x00>;
			status = "disabled";
			phandle = <0x90>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem\0ufs_ice\0ufs_ice_hwkm";
			interrupts = <0x00 0x109 0x04>;
			phys = <0x90>;
			phy-names = "ufsphy";
			#reset-cells = <0x01>;
			lanes-per-direction = <0x02>;
			dev-ref-clk-freq = <0x00>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk\0rx_lane1_sync_clk";
			clocks = <0x31 0xa0 0x31 0x10 0x31 0x9f 0x31 0xaf 0x31 0xa3 0x38 0x00 0x31 0xad 0x31 0xa9 0x31 0xab>;
			freq-table-hz = <0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x47868c0 0x11e1a300 0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			interconnects = <0x91 0x34 0x8e 0x200 0x92 0x02 0x93 0x230>;
			interconnect-names = "ufs-ddr\0cpu-ufs";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x1a>;
			qcom,ufs-bus-bw,num-paths = <0x02>;
			qcom,ufs-bus-bw,vectors-KBps = <0x00 0x00 0x00 0x00 0x39a 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x39a0 0x00 0x3e8 0x00 0x1f334 0x00 0x3e8 0x00 0x3e667 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x3e667 0x00 0x3e8 0x00 0x7cccd 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x00 0x2c7b80 0x00 0x64000 0x00 0x247ae 0x00 0x3e8 0x00 0x48ccd 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x48ccd 0x00 0x3e8 0x00 0x9199a 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x64000 0x2c7b80 0x00 0x64000 0x64000 0x74a000 0x00 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0PWM_G1_L2\0PWM_G2_L2\0PWM_G3_L2\0PWM_G4_L2\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RA_G4_L1\0HS_RA_G1_L2\0HS_RA_G2_L2\0HS_RA_G3_L2\0HS_RA_G4_L2\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0HS_RB_G4_L1\0HS_RB_G1_L2\0HS_RB_G2_L2\0HS_RB_G3_L2\0HS_RB_G4_L2\0MAX";
			reset-gpios = <0x94 0xcb 0x01>;
			resets = <0x31 0x19>;
			reset-names = "rst";
			iommus = <0x29 0xe0 0x00>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "disabled";
			phandle = <0x8f>;

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0x0f>;
				vote = <0x2c>;
			};
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x00 0xcf 0x04 0x00 0xdf 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			qcom,bus-width = <0x04>;
			qcom,large-address-bus;
			interconnects = <0x8d 0x31 0x8e 0x200 0x92 0x02 0x93 0x229>;
			interconnect-names = "sdhc-ddr\0cpu-sdhc";
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x00 0x00 0x00 0x00 0x416 0x640 0x640 0x640 0xcc3e 0x13880 0x13880 0x13880 0xff50 0x186a0 0x186a0 0x186a0 0x1fe9e 0x30d40 0x208c8 0x208c8 0x3fd3e 0x30d40 0x249f0 0x249f0 0x3fd3e 0x61a80 0x493e0 0x493e0 0x146cc2 0x3e8000 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,restore-after-cx-collapse;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc02a560>;
			qcom,bus-speed-mode = "SDR12\0SDR25\0SDR50\0DDR50\0SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc02a560>;
			clocks = <0x31 0x84 0x31 0x85>;
			clock-names = "iface\0core";
			qcom,dll-hsr-list = <0x7642c 0xa800 0x10 0x2c010800 0x80040868>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			iommus = <0x29 0x4a0 0x00>;
			dma-coherent;
			qcom,iommu-dma = "bypass";
			status = "disabled";
			phandle = <0x3da>;

			qos0 {
				mask = <0x0f>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf0>;
				vote = <0x2c>;
			};
		};

		erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x01 0x00 0x04 0x00 0x23 0x04>;
			interrupt-names = "l1-l2-faultirq\0l3-scu-faultirq";
			phandle = <0x3db>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x95>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x95 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0x97>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			reg = <0x1fc0000 0x30000>;
			phandle = <0x03>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x96>;
			hwlocks = <0x97 0x03>;
			phandle = <0x3dc>;
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			mboxes = <0x2d 0x00 0x00>;
			mbox-names = "aop_qmp";
			interrupt-parent = <0x2d>;
			interrupts = <0x00 0x00 0x01>;
			reg = <0xc300000 0x400>;
			reg-names = "msgram";
			label = "aop";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x02>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x98 0x00>;
			interrupt-parent = <0x99>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		interrupt-controller@b220000 {
			compatible = "qcom,lahaina-pdc";
			reg = <0xb220000 0x30000 0x17c000f0 0x60>;
			qcom,pdc-ranges = <0x00 0x1e0 0x28 0x28 0x8c 0x0e 0x36 0x107 0x01 0x37 0x132 0x04 0x3b 0x138 0x03 0x3e 0x176 0x02 0x40 0x1b2 0x02 0x42 0x1b6 0x03 0x45 0x56 0x01 0x46 0x208 0x36 0x7c 0x261 0x1f 0x9b 0x3f 0x01 0x9c 0x2cc 0x0c>;
			#interrupt-cells = <0x02>;
			interrupt-parent = <0x01>;
			interrupt-controller;
			phandle = <0x2a>;
		};

		rsc@af20000 {
			label = "disp_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";
			interrupts = <0x00 0x81 0x04>;
			qcom,tcs-offset = <0x1c00>;
			qcom,drv-id = <0x00>;
			qcom,tcs-config = <0x02 0x00 0x00 0x01 0x01 0x01 0x03 0x00>;
			phandle = <0x3dd>;

			bcm_voter {
				compatible = "qcom,bcm-voter";
				qcom,tcs-wait = <0x01>;
				phandle = <0x8c>;
			};

			sde_rsc_rpmh {
				compatible = "qcom,sde-rsc-rpmh";
				cell-index = <0x00>;
			};
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core\0chnls\0obsrvr\0intr\0cnfg";
			interrupts-extended = <0x2a 0x01 0x04>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <0x04>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			phandle = <0x29b>;
		};

		qcom,spmi-debug@6b12000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x6b12000 0x60 0x7820a8 0x04>;
			reg-names = "core\0fuse";
			clocks = <0x2f 0x00>;
			clock-names = "core_clk";
			qcom,fuse-disable-bit = <0x18>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			status = "disabled";
			phandle = <0x3de>;

			qcom,pmk8350-debug@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8350-debug@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8350c-debug@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8350b-debug@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x03 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pmr735a-debug@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pmr735b-debug@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x9a>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0xeb>;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,qos-cores = <0x00 0x01 0x02 0x03>;
			phandle = <0x3df>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x29 0x2161 0x400 0x29 0x1181 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x29 0x2162 0x400 0x29 0x1182 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x29 0x2163 0x400 0x29 0x1183 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x29 0x2164 0x400 0x29 0x1184 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x29 0x2165 0x400 0x29 0x1185 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x29 0x2166 0x400 0x29 0x1186 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x29 0x2167 0x400 0x29 0x1187 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x29 0x2168 0x400 0x29 0x1188 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x29 0x2169 0x400 0x29 0x1189 0x420>;
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-vmid = <0x0a>;
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x29 0x1803 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x29 0x1804 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x29 0x1805 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x29 0x541 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x29 0x542 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x29 0x543 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				shared-cb = <0x04>;
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb16 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x29 0x118b 0x420 0x29 0x216b 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb17 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x29 0x118c 0x420 0x29 0x216c 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb18 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x29 0x118d 0x420 0x29 0x216d 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};

			qcom,msm_fastrpc_compute_cb19 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x29 0x118e 0x420 0x29 0x216e 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent-hint-cached;
			};
		};

		llcc-pmu@9095000 {
			compatible = "qcom,llcc-pmu-ver2";
			reg = <0x9095000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x3e0>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9b>;

			opp-150 {
				opp-hz = <0x00 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x00 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x00 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x00 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x00 0x300a>;
			};

			opp-933 {
				opp-hz = <0x00 0x379c>;
			};

			opp-1000 {
				opp-hz = <0x00 0x3b9a>;
			};
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9d>;

			opp-200 {
				opp-hz = <0x00 0x2fa>;
				opp-supported-hw = <0x180>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
				opp-supported-hw = <0x180>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
				opp-supported-hw = <0x180>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
				opp-supported-hw = <0x180>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
				opp-supported-hw = <0x180>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
				opp-supported-hw = <0x180>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
				opp-supported-hw = <0x180>;
			};

			opp-1708 {
				opp-hz = <0x00 0x1973>;
				opp-supported-hw = <0x180>;
			};

			opp-2092 {
				opp-hz = <0x00 0x1f2c>;
				opp-supported-hw = <0x180>;
			};

			opp-2133 {
				opp-hz = <0x00 0x1fc8>;
				opp-supported-hw = <0x80>;
			};

			opp-2736 {
				opp-hz = <0x00 0x28c5>;
				opp-supported-hw = <0x100>;
			};

			opp-3196 {
				opp-hz = <0x00 0x2f9f>;
				opp-supported-hw = <0x100>;
			};
		};

		qoslat-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xa1>;

			opp-1 {
				opp-hz = <0x00 0x01>;
			};

			opp-2 {
				opp-hz = <0x00 0x02>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devfreq-icc";
			governor = "bw_hwmon";
			interconnects = <0x92 0x02 0x92 0x23e>;
			qcom,active-only;
			operating-points-v2 = <0x9b>;
			phandle = <0x9c>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6400 0x300 0x90b6300 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x9c>;
			qcom,count-unit = <0x10000>;
			phandle = <0x3e1>;
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "bw_hwmon";
			interconnects = <0x8e 0x03 0x8e 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9d>;
			phandle = <0x9e>;
		};

		qcom,cpu-llcc-ddr-bwmon@9091000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x9091000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0x51 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x9e>;
			qcom,count-unit = <0x10000>;
			phandle = <0x3e2>;
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9f 0x00 0x9f 0x01>;
			phandle = <0xa2>;
		};

		qcom,cpu1-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9f 0x00 0x9f 0x02>;
			phandle = <0xa4>;
		};

		qcom,cpu2-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9f 0x00 0x9f 0x03>;
			phandle = <0xa5>;
		};

		qcom,cpu3-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9f 0x00 0x9f 0x04>;
			phandle = <0xa6>;
		};

		qcom,cpu4-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9f 0x00 0x9f 0x05>;
			phandle = <0xa9>;
		};

		qcom,cpu5-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9f 0x00 0x9f 0x06>;
			phandle = <0xab>;
		};

		qcom,cpu6-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9f 0x00 0x9f 0x07>;
			phandle = <0xac>;
		};

		qcom,cpu7-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x9f 0x00 0x9f 0x08>;
			phandle = <0xad>;
		};

		qcom,cpu7-cpu-l3-latfloor {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			governor = "compute";
			interconnects = <0x9f 0x00 0x9f 0x09>;
			phandle = <0xae>;
		};

		qcom,snoop-l3-bw {
			compatible = "qcom,devfreq-icc-l3bw";
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
			qcom,bus-width = <0x20>;
			governor = "bw_hwmon";
			interconnects = <0x9f 0x00 0x9f 0x09>;
			phandle = <0xa0>;
		};

		qcom,snoop-l3-bwmon@9091000 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b9100 0x300 0x90b9000 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0xe2 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xa0>;
			qcom,count-unit = <0x10000>;
			phandle = <0x3e3>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devfreq-icc";
			governor = "mem_latency";
			interconnects = <0x92 0x02 0x92 0x23e>;
			qcom,active-only;
			operating-points-v2 = <0x9b>;
			phandle = <0xa7>;
		};

		qcom,cpu4-cpu-llcc-lat {
			compatible = "qcom,devfreq-icc";
			governor = "mem_latency";
			interconnects = <0x92 0x02 0x92 0x23e>;
			qcom,active-only;
			operating-points-v2 = <0x9b>;
			phandle = <0xaf>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x8e 0x03 0x8e 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9d>;
			phandle = <0xa8>;
		};

		qcom,cpu4-llcc-ddr-lat {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x8e 0x03 0x8e 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9d>;
			phandle = <0xb0>;
		};

		qcom,cpu4-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "compute";
			interconnects = <0x8e 0x03 0x8e 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9d>;
			phandle = <0xb1>;
		};

		qcom,cpu4-cpu-llcc-latfloor {
			compatible = "qcom,devfreq-icc";
			governor = "compute";
			interconnects = <0x92 0x02 0x92 0x23e>;
			qcom,active-only;
			operating-points-v2 = <0x9b>;
			phandle = <0xb2>;
		};

		qcom,cpu7-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x8e 0x03 0x8e 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9d>;
			phandle = <0xb3>;
		};

		qcom,cpu4-cpu-ddr-qoslat {
			compatible = "qcom,devfreq-qoslat";
			governor = "mem_latency";
			operating-points-v2 = <0xa1>;
			mboxes = <0x02 0x00>;
			phandle = <0xb4>;
		};

		qcom,cpu7-cpu-ddr-qoslatfloor {
			compatible = "qcom,devfreq-qoslat";
			governor = "mem_latency";
			operating-points-v2 = <0xa1>;
			mboxes = <0x02 0x00>;
			phandle = <0xb5>;
		};

		qcom,cpu0-cpu-l3-tbl {
			qcom,core-dev-table = <0x493e0 0x11e1a300 0x62700 0x18085800 0x79e00 0x1dc13000 0xa8c00 0x249f0000 0xc4e00 0x2a57d800 0xdc500 0x34a49000 0x10b300 0x3a5d6800 0x127500 0x3ef14800 0x13ec00 0x44aa2000 0x156300 0x4a62f800 0x16da00 0x4ef6d800 0x189c00 0x54afb000 0x1a1300 0x5a688800 0x1b8a00 0x5efc6800>;
			phandle = <0xa3>;
		};

		qcom,cpu4-cpu-l3-tbl {
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xad700 0x1dc13000 0xea600 0x249f0000 0x127500 0x34a49000 0x15f900 0x3ef14800 0x1af400 0x4a62f800 0x203a00 0x4ef6d800 0x24ea00 0x5a688800 0x2b5c00 0x5efc6800>;
			phandle = <0xaa>;
		};

		qcom,memlat-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			qcom,cpulist = <0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17>;
			phandle = <0x3e4>;

			qcom,cpu0-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x10>;
				qcom,target-dev = <0xa2>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa3>;
				phandle = <0x3e5>;
			};

			qcom,cpu1-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x11>;
				qcom,target-dev = <0xa4>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa3>;
				phandle = <0x3e6>;
			};

			qcom,cpu2-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x12>;
				qcom,target-dev = <0xa5>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa3>;
				phandle = <0x3e7>;
			};

			qcom,cpu3-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x13>;
				qcom,target-dev = <0xa6>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa3>;
				phandle = <0x3e8>;
			};

			qcom,cpu0-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x10 0x11 0x12 0x13>;
				qcom,target-dev = <0xa7>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x493e0 0x8f0 0xc4e00 0x11e1 0x16da00 0x1bc6 0x1b8a00 0x23c3>;
				phandle = <0x3e9>;
			};

			qcom,cpu0-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x10 0x11 0x12 0x13>;
				qcom,target-dev = <0xa8>;
				qcom,cachemiss-ev = <0x1000>;
				phandle = <0x3ea>;

				ddr4-map {
					qcom,ddr-type = <0x07>;
					qcom,core-dev-table = <0x493e0 0x2fa 0xc4e00 0x6b8 0x127500 0x826 0x16da00 0xb71 0x1b8a00 0xf27>;
				};

				ddr5-map {
					qcom,ddr-type = <0x08>;
					qcom,core-dev-table = <0x493e0 0x2fa 0xc4e00 0x6b8 0x127500 0x826 0x16da00 0xb71 0x1b8a00 0x172b>;
				};
			};

			qcom,cpu4-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x14>;
				qcom,target-dev = <0xa9>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xaa>;
				phandle = <0x3eb>;
			};

			qcom,cpu5-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x15>;
				qcom,target-dev = <0xab>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xaa>;
				phandle = <0x3ec>;
			};

			qcom,cpu6-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x16>;
				qcom,target-dev = <0xac>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xaa>;
				phandle = <0x3ed>;
			};

			qcom,cpu7-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x17>;
				qcom,target-dev = <0xad>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xaa>;
				phandle = <0x3ee>;
			};

			qcom,cpu7-l3-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x17>;
				qcom,target-dev = <0xae>;
				qcom,core-dev-table = <0x1f0e00 0x11e1a300 0x2af288 0x5efc6800>;
				phandle = <0x3ef>;
			};

			qcom,cpu4-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				qcom,target-dev = <0xaf>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x493e0 0x8f0 0xad700 0x11e1 0x106800 0x1bc6 0x143700 0x23c3 0x1cb600 0x300a 0x278d00 0x379c 0x2b5c00 0x3b9a>;
				phandle = <0x3f0>;
			};

			qcom,cpu4-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				qcom,target-dev = <0xb0>;
				qcom,cachemiss-ev = <0x1000>;
				phandle = <0x3f1>;

				ddr4-map {
					qcom,ddr-type = <0x07>;
					qcom,core-dev-table = <0x493e0 0x2fa 0xad700 0x6b8 0xce400 0x826 0x106800 0xb71 0x143700 0xf27 0x1cb600 0x172b 0x24ea00 0x1973 0x2b5c00 0x1fc8>;
				};

				ddr5-map {
					qcom,ddr-type = <0x08>;
					qcom,core-dev-table = <0x493e0 0x2fa 0xad700 0x6b8 0xce400 0x826 0x106800 0xb71 0x1cb600 0x172b 0x278d00 0x1f2c 0x2b5c00 0x2f9f>;
				};
			};

			qcom,cpu4-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				qcom,target-dev = <0xb1>;
				phandle = <0x3f2>;

				ddr4-map {
					qcom,ddr-type = <0x07>;
					qcom,core-dev-table = <0x1cb600 0x2fa 0x2b5c00 0xf27>;
				};

				ddr5-map {
					qcom,ddr-type = <0x08>;
					qcom,core-dev-table = <0x1cb600 0x2fa 0x2b5c00 0x172b>;
				};
			};

			qcom,cpu4-llcc-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				qcom,target-dev = <0xb2>;
				qcom,core-dev-table = <0x1cb600 0x8f0 0x2b5c00 0x23c3>;
				phandle = <0x3f3>;
			};

			qcom,cpu7-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x17>;
				qcom,target-dev = <0xb3>;
				qcom,cachemiss-ev = <0x1000>;
				phandle = <0x3f4>;

				ddr4-map {
					qcom,ddr-type = <0x07>;
					qcom,core-dev-table = <0x278d00 0x2fa 0x2b5c00 0x1fc8>;
				};

				ddr5-map {
					qcom,ddr-type = <0x08>;
					qcom,core-dev-table = <0x278d00 0x2fa 0x2b5c00 0x2f9f>;
				};
			};

			qcom,cpu4-qoslatmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x14 0x15 0x16 0x17>;
				qcom,target-dev = <0xb4>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x1cb600 0x01 0x2b5c00 0x02>;
				phandle = <0x3f5>;
			};

			qcom,cpu7-qoslatmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x17>;
				qcom,target-dev = <0xb5>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x1f0e00 0x01 0x2b5c00 0x02>;
				phandle = <0x3f6>;
			};
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x00 0x04>;
			phandle = <0x3f7>;
		};

		tsens@c222000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc222000 0x08 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts-extended = <0x2a 0x1a 0x04 0x2a 0x1c 0x04 0x2a 0x14 0x04>;
			interrupt-names = "tsens-upper-lower\0tsens-critical\0tsens-0C";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x4a>;
		};

		tsens@c223000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc223000 0x08 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts-extended = <0x2a 0x1b 0x04 0x2a 0x1d 0x04 0x2a 0x15 0x04>;
			interrupt-names = "tsens-upper-lower\0tsens-critical\0tsens-0C";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x42>;
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;

			modem {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0x2d 0x02 0x00>;
				mbox-names = "mpss_smem";
				interrupt-parent = <0x2d>;
				interrupts = <0x02 0x00 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0xb9>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb6 0xb7 0xb8>;
				};
			};

			adsp {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0x2d 0x03 0x00>;
				mbox-names = "adsp_smem";
				interrupt-parent = <0x2d>;
				interrupts = <0x03 0x00 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0xb6>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb7 0xb9>;
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 0x05 0xc00 0x03>;
				};
			};

			dsps {
				qcom,remote-pid = <0x03>;
				transport = "smem";
				mboxes = <0x2d 0x04 0x00>;
				mbox-names = "dsps_smem";
				interrupt-parent = <0x2d>;
				interrupts = <0x04 0x00 0x01>;
				label = "slpi";
				qcom,glink-label = "dsps";
				phandle = <0xb7>;

				qcom,slpi_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,net-id = <0x02>;
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,slpi_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb6 0xb9>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x05>;
				transport = "smem";
				mboxes = <0x2d 0x06 0x00>;
				mbox-names = "dsps_smem";
				interrupt-parent = <0x2d>;
				interrupts = <0x06 0x00 0x01>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0x3f8>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
						phandle = <0x3f9>;
					};
				};
			};

			spss {
				qcom,remote-pid = <0x08>;
				transport = "spss";
				mboxes = <0x2d 0x10 0x00>;
				mbox-names = "spss_spss";
				interrupt-parent = <0x2d>;
				interrupts = <0x10 0x00 0x04>;
				reg = <0x1885008 0x08 0x1885010 0x04>;
				reg-names = "qcom,spss-addr\0qcom,spss-size";
				label = "spss";
				qcom,glink-label = "spss";
				phandle = <0xb8>;

				qcom,spss_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb9>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,mss@8a800000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			clocks = <0x38 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x20>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			vdd_mss-supply = <0xba>;
			qcom,vdd_mss-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mss";
			interconnects = <0x8e 0x03 0x8e 0x200>;
			qcom,firmware-name = "modem";
			memory-region = <0xbb>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x00>;
			qcom,minidump-id = <0x03>;
			qcom,aux-minidump-ids = <0x04>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x04>;
			qcom,smem-id = <0x1a5>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x01 0x00 0x108 0x04 0xbc 0x00 0x00 0xbc 0x02 0x00 0xbc 0x01 0x00 0xbc 0x03 0x00 0xbc 0x07 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack\0qcom,shutdown-ack";
			qcom,smem-states = <0xbd 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "mss-pil";
			phandle = <0x3fa>;
		};

		qcom,lpass@17300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x17300000 0x100>;
			vdd_cx-supply = <0xbe>;
			qcom,vdd_cx-uV-uA = <0x180 0x00>;
			vdd_mx-supply = <0xbf>;
			qcom,vdd_mx-uV-uA = <0x180 0x00>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mx";
			clocks = <0x38 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x01>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,minidump-id = <0x05>;
			qcom,sysmon-id = <0x01>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0xc0>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interrupts-extended = <0x2a 0x06 0x04 0xc1 0x00 0x00 0xc1 0x02 0x00 0xc1 0x01 0x00 0xc1 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			qcom,smem-states = <0xc2 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "adsp-pil";
		};

		qcom,turing@0x98900000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x98900000 0x1400000>;
			vdd_cx-supply = <0x20>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			vdd_mx-supply = <0x18>;
			qcom,vdd_mx-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mx";
			clocks = <0x38 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,minidump-id = <0x07>;
			qcom,sysmon-id = <0x07>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0xc3>;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interconnects = <0xc4 0x29 0x8e 0x200>;
			interrupts-extended = <0x01 0x00 0x242 0x04 0xc5 0x00 0x00 0xc5 0x02 0x00 0xc5 0x01 0x00 0xc5 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			qcom,smem-states = <0xc6 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
		};

		qcom,venus@aab0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaab0000 0x2000>;
			vdd-supply = <0xc7>;
			qcom,proxy-reg-names = "vdd";
			qcom,complete-ramdump;
			clocks = <0x32 0x0f 0x32 0x05 0x32 0x00>;
			clock-names = "xo\0core\0ahb";
			qcom,proxy-clock-names = "xo\0core\0ahb";
			qcom,core-freq = <0xbebc200>;
			qcom,ahb-freq = <0xbebc200>;
			qcom,pas-id = <0x09>;
			interconnect-names = "pil-venus";
			interconnects = <0xc8 0x1f 0x8e 0x200>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0xc9>;
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0f>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0xca>;
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			mboxes = <0x02 0x00>;
			reg = <0x1e00000 0x84000 0x1e04000 0x23000>;
			reg-names = "ipa-base\0gsi-base";
			interrupts = <0x00 0x28e 0x04 0x00 0x1b0 0x04>;
			interrupt-names = "ipa-irq\0gsi-irq";
			qcom,ipa-hw-ver = <0x13>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,platform-type = <0x01>;
			qcom,ee = <0x00>;
			qcom,use-ipa-tethering-bridge;
			qcom,mhi-event-ring-id-limits = <0x09 0x0b>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi3-over-gsi;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-64-bit-dma-mask;
			qcom,ipa-endp-delay-wa;
			qcom,lan-rx-napi;
			qcom,tx-napi;
			qcom,wan-use-skb-page;
			qcom,rmnet-ctl-enable;
			qcom,ipa-uc-holb-monitor;
			qcom,gsi_wdi_db_polling;
			qcom,ipa-holb-monitor-poll-period = <0x05>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-usb = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0x0a>;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,ipa-gpi-event-rp-ddr;
			clock-names = "core_clk";
			clocks = <0x38 0x16>;
			qcom,interconnect,num-cases = <0x05>;
			qcom,interconnect,num-paths = <0x03>;
			interconnects = <0x8d 0x26 0x92 0x23e 0x8e 0x03 0x8e 0x200 0x92 0x02 0x93 0x212>;
			interconnect-names = "ipa_to_llcc\0llcc_to_ebi1\0appss_to_ipa";
			qcom,no-vote = <0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,svs2 = <0x249f0 0x927c0 0x249f0 0x1b86e0 0x00 0x12110>;
			qcom,svs = <0x98968 0x124f80 0x98968 0x2ee000 0x00 0x249f0>;
			qcom,nominal = <0x1312d0 0x249f00 0x1312d0 0x5eec00 0x00 0x61a80>;
			qcom,turbo = <0x1e8480 0x3567e0 0x1e8480 0x6e2800 0x00 0x61a80>;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,throughput-threshold = <0x258 0x9c4 0x1388>;
			qcom,scaling-exceptions;
			phandle = <0x3fb>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0xcb 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0xcc 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <0x29 0x5c0 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,additional-mapping = <0x146bd000 0x146bd000 0x2000>;
				dma-coherent;
				qcom,iommu-dma = "fastmap";
				qcom,ipa-q6-smem-size = <0x9000>;
				phandle = <0x3fc>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0x29 0x5c1 0x00>;
				qcom,iommu-dma = "atomic";
				dma-coherent;
				phandle = <0x3fd>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x29 0x5c2 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,iommu-dma = "atomic";
				phandle = <0x3fe>;
			};

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				iommus = <0x29 0x5c3 0x00>;
				dma-coherent;
				qcom,shared-cb;
				qcom,iommu-group;
				phandle = <0x3ff>;
			};
		};

		qcom,evass@abb0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xabb0000 0x2000>;
			status = "ok";
			qcom,pas-id = <0x1a>;
			qcom,firmware-name = "evass";
			memory-region = <0xcd>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0xce>;

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x00>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x01>;
			};

			c200_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x02>;
			};

			c300_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x03>;
			};

			c400_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x04>;
			};

			c500_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x05>;
			};

			c600_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x06>;
			};

			c700_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x07>;
			};

			c0_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x130>;
			};

			c100_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x131>;
			};

			c200_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x132>;
			};

			c300_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x133>;
			};

			c400_scandump {
				qcom,dump-size = <0x22800>;
				qcom,dump-id = <0x134>;
				phandle = <0x400>;
			};

			c500_scandump {
				qcom,dump-size = <0x22800>;
				qcom,dump-id = <0x135>;
				phandle = <0x401>;
			};

			c600_scandump {
				qcom,dump-size = <0x22800>;
				qcom,dump-id = <0x136>;
				phandle = <0x402>;
			};

			c700_scandump {
				qcom,dump-size = <0x22800>;
				qcom,dump-id = <0x137>;
				phandle = <0x403>;
			};

			cpuss_reg {
				qcom,dump-size = <0x30000>;
				qcom,dump-id = <0xef>;
			};

			l1_icache0 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x60>;
			};

			l1_icache100 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x61>;
			};

			l1_icache200 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x62>;
			};

			l1_icache300 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x63>;
			};

			l1_icache400 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x64>;
			};

			l1_icache500 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x65>;
			};

			l1_icache600 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x66>;
			};

			l1_icache700 {
				qcom,dump-size = <0x32100>;
				qcom,dump-id = <0x67>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x81>;
			};

			l1_dcache200 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x82>;
			};

			l1_dcache300 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x83>;
			};

			l1_dcache400 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x84>;
			};

			l1_dcache500 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x85>;
			};

			l1_dcache600 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x86>;
			};

			l1_dcache700 {
				qcom,dump-size = <0x12100>;
				qcom,dump-id = <0x87>;
			};

			l1_itlb400 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x24>;
			};

			l1_itlb500 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x25>;
			};

			l1_itlb600 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x26>;
			};

			l1_itlb700 {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x27>;
			};

			l1_dtlb400 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x44>;
			};

			l1_dtlb500 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x45>;
			};

			l1_dtlb600 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x46>;
			};

			l1_dtlb700 {
				qcom,dump-size = <0x3a0>;
				qcom,dump-id = <0x47>;
			};

			l2_cache400 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc4>;
			};

			l2_cache500 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc5>;
			};

			l2_cache600 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc6>;
			};

			l2_cache700 {
				qcom,dump-size = <0x120100>;
				qcom,dump-id = <0xc7>;
			};

			l2_tlb0 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x120>;
			};

			l2_tlb100 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x121>;
			};

			l2_tlb200 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x122>;
			};

			l2_tlb300 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x123>;
			};

			l2_tlb400 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x124>;
			};

			l2_tlb500 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x125>;
			};

			l2_tlb600 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x126>;
			};

			l2_tlb700 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x127>;
			};

			gemnoc {
				qcom,dump-size = <0x100000>;
				qcom,dump-id = <0x162>;
			};

			mhm_scan {
				qcom,dump-size = <0x20000>;
				qcom,dump-id = <0x161>;
			};

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x200000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			etf_slpi {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf3>;
			};

			etfslpi_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x103>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf4>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x104>;
			};

			llcc_1_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x140>;
				phandle = <0x404>;
			};

			llcc_2_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x141>;
				phandle = <0x405>;
			};

			llcc_3_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x142>;
				phandle = <0x406>;
			};

			llcc_4_dcache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x143>;
				phandle = <0x407>;
			};
		};

		qcom,ssc@5c00000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x5c00000 0x4000>;
			vdd_cx-supply = <0xbe>;
			qcom,vdd_cx-uV-uA = <0x180 0x00>;
			vdd_mx-supply = <0xbf>;
			qcom,vdd_mx-uV-uA = <0x180 0x00>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mx";
			clocks = <0x38 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x0c>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a8>;
			qcom,sysmon-id = <0x03>;
			qcom,ssctl-instance-id = <0x16>;
			qcom,firmware-name = "slpi";
			status = "ok";
			memory-region = <0xcf>;
			qcom,complete-ramdump;
			qcom,signal-aop;
			interrupts-extended = <0x2a 0x09 0x04 0xd0 0x00 0x00 0xd0 0x02 0x00 0xd0 0x01 0x00 0xd0 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			qcom,smem-states = <0xd1 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x02 0x00>;
			mbox-names = "slpi-pil";
		};

		qcom,spss@1880000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x188101c 0x04 0x1881024 0x04 0x1881028 0x04 0x188103c 0x04 0x1881100 0x04 0x1882014 0x04>;
			reg-names = "sp2soc_irq_status\0sp2soc_irq_clr\0sp2soc_irq_mask\0rmb_err\0rmb_general_purpose\0rmb_err_spare2";
			interrupts = <0x00 0x160 0x01>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			vdd_mx-supply = <0x1a>;
			vdd_mx-uV = <0x180 0x186a0>;
			clocks = <0x38 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pil-generic-irq-handler;
			status = "ok";
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,boot-enabled;
			qcom,pas-id = <0x0e>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,firmware-name = "spss";
			memory-region = <0xd2>;
			qcom,spss-scsr-bits = <0x18 0x19>;
			qcom,extra-size = <0x1000>;
			mboxes = <0x02 0x00>;
			mbox-names = "spss-pil";
		};

		qcom,trustedvm@d0800000 {
			compatible = "qcom,pil-tz-generic";
			status = "ok";
			qcom,pas-id = <0x1c>;
			qcom,firmware-name = "trustedvm";
			memory-region = <0xd3>;
		};

		qcom,guestvm_loader {
			compatible = "qcom,guestvm-loader";
			image_to_be_loaded = "trustedvm";
			qcom,reserved-cpus = <0x04 0x05>;
			qcom,unisolate-timeout-ms = <0x1f40>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			status = "ok";
			qcom,firmware-name = "slpi";
			phandle = <0x408>;
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			reg = <0x146bf720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x409>;
		};

		qseecom@c1700000 {
			compatible = "qcom,qseecom";
			memory-region = <0xd4>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,no-clock-support;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x40a>;
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			qcom,spcom-ch-names = "sp_kernel\0sp_ssr";
			qcom,spcom-sp2soc-rmb-reg-addr = <0x1881020>;
			qcom,spcom-sp2soc-rmb-initdone-bit = <0x18>;
			qcom,spcom-sp2soc-rmb-pbldone-bit = <0x19>;
			qcom,spcom-soc2sp-rmb-reg-addr = <0x1881030>;
			qcom,spcom-soc2sp-rmb-sp-ssr-bit = <0x00>;
			qcom,boot-enabled;
			status = "ok";
		};

		qcom,spss_utils {
			compatible = "qcom,spss-utils";
			qcom,spss-fuse1-addr = <0x780204>;
			qcom,spss-fuse1-bit = <0x09>;
			qcom,spss-fuse2-addr = <0x780204>;
			qcom,spss-fuse2-bit = <0x08>;
			qcom,spss-fuse3-addr = <0x7801c0>;
			qcom,spss-fuse3-bit = <0x0a>;
			qcom,spss-fuse4-addr = <0x780204>;
			qcom,spss-fuse4-bit = <0x19>;
			qcom,spss-dev-firmware-name = "spss1d";
			qcom,spss-test-firmware-name = "spss1t";
			qcom,spss-prod-firmware-name = "spss1p";
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-scsr-regs-addr = <0x1880000>;
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			pil-mem = <0xd2>;
			qcom,pil-size = <0xf0000>;
			status = "ok";
			phandle = <0x40b>;
		};

		qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			status = "ok";
			phandle = <0x40c>;
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x2a>;
			interrupts = <0x0b 0x04>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base\0eud_mode_mgr2";
			qcom,secure-eud-en;
			status = "ok";
			phandle = <0xf1>;
		};

		qrng@10d3000 {
			compatible = "qcom,msm-rng";
			reg = <0x10d3000 0x1000>;
			qcom,no-qrng-config;
			interconnect-names = "data_path";
			interconnects = <0x92 0x02 0x93 0x210>;
			clock-names = "km_clk_src";
			clocks = <0x38 0x18>;
			phandle = <0x40d>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x03>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			interconnect-names = "data_path";
			interconnects = <0x8d 0x25 0x8e 0x200>;
			iommus = <0x29 0x586 0x11 0x29 0x596 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x40e>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x29 0x592 0x00 0x29 0x598 0x00 0x29 0x599 0x00 0x29 0x59f 0x00>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x29 0x593 0x00 0x29 0x59c 0x00 0x29 0x59d 0x00 0x29 0x59e 0x00>;
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
			};
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,bam-ee = <0x00>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			interconnect-names = "data_path";
			interconnects = <0x8d 0x25 0x8e 0x200>;
			iommus = <0x29 0x584 0x11 0x29 0x594 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x40f>;
		};

		qcom,cnss-qca6490@b0000000 {
			compatible = "qcom,cnss-qca6490";
			reg = <0xb0000000 0x10000 0xb2e5510 0x690>;
			reg-names = "smmu_iova_ipa\0tcs_cmd";
			wlan-en-gpio = <0x94 0x40 0x00>;
			qcom,bt-en-gpio = <0x94 0x41 0x00>;
			pinctrl-names = "wlan_en_active\0wlan_en_sleep";
			pinctrl-0 = <0xd5>;
			pinctrl-1 = <0xd6>;
			qcom,wlan-rc-num = <0x00>;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			qcom,wlan-cbc-enabled;
			qcom,tcs_offset_int_pow_amp_vreg = <0x4d0>;
			use-pm-domain;
			cnss-enable-self-recovery;
			qcom,converged-dt;
			vdd-wlan-aon-supply = <0xd7>;
			qcom,vdd-wlan-aon-config = <0xe7ef0 0xe86c0 0x00 0x00 0x01>;
			vdd-wlan-dig-supply = <0xd8>;
			qcom,vdd-wlan-dig-config = <0xe7ef0 0xe86c0 0x00 0x00 0x01>;
			vdd-wlan-io-supply = <0xd9>;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x00 0x00 0x01>;
			vdd-wlan-rfa1-supply = <0xda>;
			qcom,vdd-wlan-rfa1-config = <0x1cafc0 0x1cafc0 0x00 0x00 0x01>;
			vdd-wlan-rfa2-supply = <0xdb>;
			qcom,vdd-wlan-rfa2-config = <0x149970 0x149970 0x00 0x00 0x01>;
			wlan-ant-switch-supply = <0xdc>;
			qcom,wlan-ant-switch-config = <0x2ab980 0x2ab980 0x00 0x00 0x00>;
			interconnects = <0x8d 0x2d 0x8d 0x244 0x92 0x1b 0x8e 0x200>;
			interconnect-names = "pcie_to_memnoc\0memnoc_to_ddr";
			qcom,icc-path-count = <0x02>;
			qcom,bus-bw-cfg-count = <0x07>;
			qcom,bus-bw-cfg = <0x00 0x00 0x8ca 0x5f370 0x1d4c 0x5f370 0x7530 0xc0df0 0x186a0 0xc0df0 0x2ab98 0x186a00 0x1d4c 0x5f370 0x00 0x00 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x1d4c 0x216600>;
			mhi,max-channels = <0x1e>;
			mhi,timeout = <0x2710>;
			mhi,buffer-len = <0x8000>;
			mhi,m2-no-db-access;
			phandle = <0x410>;

			mhi_channels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				mhi_chan@0 {
					reg = <0x00>;
					label = "LOOPBACK";
					mhi,num-elements = <0x20>;
					mhi,event-ring = <0x01>;
					mhi,chan-dir = <0x01>;
					mhi,data-type = <0x00>;
					mhi,doorbell-mode = <0x02>;
					mhi,ee = <0x14>;
				};

				mhi_chan@1 {
					reg = <0x01>;
					label = "LOOPBACK";
					mhi,num-elements = <0x20>;
					mhi,event-ring = <0x01>;
					mhi,chan-dir = <0x02>;
					mhi,data-type = <0x00>;
					mhi,doorbell-mode = <0x02>;
					mhi,ee = <0x14>;
				};

				mhi_chan@4 {
					reg = <0x04>;
					label = "DIAG";
					mhi,num-elements = <0x20>;
					mhi,event-ring = <0x01>;
					mhi,chan-dir = <0x01>;
					mhi,data-type = <0x00>;
					mhi,doorbell-mode = <0x02>;
					mhi,ee = <0x14>;
				};

				mhi_chan@5 {
					reg = <0x05>;
					label = "DIAG";
					mhi,num-elements = <0x20>;
					mhi,event-ring = <0x01>;
					mhi,chan-dir = <0x02>;
					mhi,data-type = <0x00>;
					mhi,doorbell-mode = <0x02>;
					mhi,ee = <0x14>;
				};

				mhi_chan@20 {
					reg = <0x14>;
					label = "IPCR";
					mhi,num-elements = <0x20>;
					mhi,event-ring = <0x01>;
					mhi,chan-dir = <0x01>;
					mhi,data-type = <0x01>;
					mhi,doorbell-mode = <0x02>;
					mhi,ee = <0x14>;
					mhi,auto-start;
				};

				mhi_chan@21 {
					reg = <0x15>;
					label = "IPCR";
					mhi,num-elements = <0x20>;
					mhi,event-ring = <0x01>;
					mhi,chan-dir = <0x02>;
					mhi,data-type = <0x00>;
					mhi,doorbell-mode = <0x02>;
					mhi,ee = <0x14>;
					mhi,auto-queue;
					mhi,auto-start;
				};
			};

			mhi_events {

				mhi_event@0 {
					mhi,num-elements = <0x20>;
					mhi,intmod = <0x00>;
					mhi,msi = <0x01>;
					mhi,priority = <0x00>;
					mhi,brstmode = <0x02>;
					mhi,data-type = <0x01>;
				};

				mhi_event@1 {
					mhi,num-elements = <0x100>;
					mhi,intmod = <0x00>;
					mhi,msi = <0x02>;
					mhi,priority = <0x01>;
					mhi,brstmode = <0x02>;
				};

				mhi_event@2 {
					mhi,num-elements = <0x20>;
					mhi,intmod = <0x00>;
					mhi,msi = <0x00>;
					mhi,priority = <0x02>;
					mhi,brstmode = <0x02>;
					mhi,data-type = <0x03>;
				};
			};

			mhi_devices {

				mhi_qrtr {
					mhi,chan = "IPCR";
					qcom,net-id = <0x00>;
					qcom,low-latency;
				};
			};
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,subsys-name = "adsp";
			qcom,protection-domain = "tms/servreg\0msm/adsp/charger_pd";

			qcom,battery_charger {
				compatible = "qcom,battery-charger";
				phandle = <0xf2>;
			};

			qcom,ucsi {
				compatible = "qcom,ucsi-glink";

				port {

					endpoint {
						remote-endpoint = <0xdd>;
						phandle = <0xf5>;
					};
				};
			};

			qcom,altmode {
				compatible = "qcom,altmode-glink";
				#altmode-cells = <0x01>;
				phandle = <0x29f>;
			};
		};

		qcom,pmic_glink_log {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,spmi_glink_debug {
				compatible = "qcom,spmi-glink-debug";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x411>;

				spmi@0 {
					reg = <0x00>;
					#address-cells = <0x02>;
					#size-cells = <0x00>;

					qcom,pm8350b-debug@3 {
						compatible = "qcom,spmi-pmic";
						reg = <0x03 0x00>;
						qcom,can-sleep;
					};
				};

				spmi@1 {
					reg = <0x01>;
					#address-cells = <0x02>;
					#size-cells = <0x00>;

					qcom,smb1396-debug@b {
						compatible = "qcom,spmi-pmic";
						reg = <0x0b 0x00>;
						qcom,can-sleep;
					};

					qcom,smb1396-debug@c {
						compatible = "qcom,spmi-pmic";
						reg = <0x0c 0x00>;
						qcom,can-sleep;
					};

					qcom,smb1398-debug@d {
						compatible = "qcom,spmi-pmic";
						reg = <0x0d 0x00>;
						qcom,can-sleep;
						status = "disabled";
						phandle = <0x412>;
					};
				};
			};
		};

		bt_qca6490 {
			compatible = "qcom,qca6490";
			reg = <0xb2e5510 0x690>;
			reg-names = "tcs_cmd";
			pinctrl-names = "default";
			pinctrl-0 = <0xde>;
			qcom,tcs_offset_ipa = <0x4d0>;
			qcom,bt-reset-gpio = <0x94 0x41 0x00>;
			qcom,wl-reset-gpio = <0x94 0x40 0x00>;
			qcom,bt-sw-ctrl-gpio = <0x94 0x99 0x00>;
			qcom,bt-vdd-aon-supply = <0xd8>;
			qcom,bt-vdd-dig-supply = <0xd8>;
			qcom,bt-vdd-rfa1-supply = <0xda>;
			qcom,bt-vdd-rfa2-supply = <0xdb>;
			qcom,bt-vdd-asd-supply = <0xdc>;
			qcom,bt-vdd-aon-config = <0xe7ef0 0xe7ef0 0x00 0x00>;
			qcom,bt-vdd-dig-config = <0xe7ef0 0xe7ef0 0x00 0x00>;
			qcom,bt-vdd-rfa1-config = <0x1cafc0 0x1cafc0 0x00 0x01>;
			qcom,bt-vdd-rfa2-config = <0x149970 0x149970 0x00 0x01>;
			qcom,bt-vdd-asd-config = <0x2ab980 0x2ab980 0x00 0x01>;
			phandle = <0x413>;
		};

		qcom,wil6210 {
			compatible = "qcom,wil6210";
			qcom,pcie-parent = <0xdf>;
			qcom,wigig-en = <0x94 0x2f 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0xe0>;
			qcom,11ad-bus-bw,name = "wil6210";
			qcom,11ad-bus-bw,num-cases = <0x03>;
			qcom,11ad-bus-bw,num-paths = <0x01>;
			qcom,11ad-bus-bw,vectors-KBps = <0x64 0x200 0x00 0x00 0x64 0x200 0x927c0 0xc3500 0x64 0x200 0x13d620 0x13d620>;
			qcom,use-ext-supply;
			vdd-s1c-supply = <0xda>;
			qcom,use-ext-clocks;
			clocks = <0x38 0x10>;
			clock-names = "rf_clk";
			qcom,keep-radio-on-during-sleep;
			qcom,use-ap-power-save;
			status = "disabled";
			phandle = <0x414>;
		};

		qfprom@784000 {
			compatible = "qcom,qfprom";
			reg = <0x784000 0x3000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			read-only;
			ranges;
			phandle = <0x415>;

			gpu_speed_bin@17b {
				reg = <0x17b 0x01>;
				bits = <0x05 0x03>;
				phandle = <0x299>;
			};
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2d 0x08 0x02 0x04>;
			mboxes = <0x2d 0x08 0x02>;
			phandle = <0x416>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2d 0x06 0x03 0x04>;
			mboxes = <0x2d 0x06 0x03>;
			phandle = <0x417>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2d 0x03 0x03 0x04>;
			mboxes = <0x2d 0x03 0x03>;
			phandle = <0x418>;
		};

		ipcc-self-ping-slpi {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2d 0x04 0x03 0x04>;
			mboxes = <0x2d 0x04 0x03>;
			phandle = <0x419>;
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-kona-regulator";
			reg = <0x88e7000 0x84>;
			regulator-name = "refgen";
			proxy-supply = <0xe1>;
			qcom,proxy-consumer-enable;
			regulator-enable-ramp-delay = <0x05>;
			phandle = <0xe1>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupt-parent = <0x2d>;
			interrupts = <0x03 0x02 0x01>;
			mboxes = <0x2d 0x03 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xc2>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xc1>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2c2>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x2c3>;
			};
		};

		qcom,smp2p-dsps {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1e1 0x1ae>;
			interrupt-parent = <0x2d>;
			interrupts = <0x04 0x02 0x01>;
			mboxes = <0x2d 0x04 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x03>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xd1>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xd0>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x98>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x99>;
			};
		};

		qcom,smp2p-nsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupt-parent = <0x2d>;
			interrupts = <0x06 0x02 0x01>;
			mboxes = <0x2d 0x06 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x05>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xc6>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xc5>;
			};

			qcom,smp2p-qvrexternal5-out {
				qcom,entry-name = "qvrexternal";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x297>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2c4>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x2c5>;
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupt-parent = <0x2d>;
			interrupts = <0x02 0x02 0x01>;
			mboxes = <0x2d 0x02 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xbd>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xbc>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xcb>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xcc>;
			};
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,ion-heap@25 {
				reg = <0x2000000>;
				qcom,ion-heap-type = "MSM_SYSTEM";
				phandle = <0x41a>;
			};

			qcom,ion-heap@22 {
				reg = <0x10>;
				memory-region = <0xe2>;
				qcom,ion-heap-type = "DMA";
				phandle = <0x41b>;
			};

			qcom,ion-heap@9 {
				reg = <0x400>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				phandle = <0x41c>;
			};

			qcom,ion-heap@14 {
				reg = <0x8000>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";

				cdsp {
					memory-region = <0xe3>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@13 {
				reg = <0x4000>;
				memory-region = <0xe4>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@26 {
				reg = <0x40>;
				memory-region = <0xe5>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@27 {
				reg = <0x80>;
				memory-region = <0xd4>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x02>;
				memory-region = <0xe6>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@10 {
				reg = <0x800>;
				memory-region = <0xe7>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@5 {
				reg = <0x20>;
				memory-region = <0xe8>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@3 {
				reg = <0x08>;
				memory-region = <0xe9>;
				qcom,ion-heap-type = "DMA";
			};
		};

		kgsl-smmu@3da0000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x3da0000 0x20000 0x3dc2000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,split-tables;
			#global-interrupts = <0x02>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			qcom,power-always-on;
			qcom,regulator-names = "vdd";
			vdd-supply = <0xea>;
			clocks = <0x31 0x2f 0x31 0x30 0x35 0x00 0x35 0x10 0x35 0x04 0x35 0x14 0x35 0x12>;
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb\0gpu_cc_hlos1_vote_gpu_smmu_clk\0gpu_cc_cx_gmu_clk\0gpu_cc_hub_cx_int_clk\0gpu_cc_hub_aon_clk";
			qcom,actlr = <0x00 0x400 0x32b 0x01 0x400 0x32b 0x02 0x400 0x32b 0x04 0x400 0x32b 0x05 0x400 0x32b 0x07 0x400 0x32b>;
			interrupts = <0x00 0x2a0 0x04 0x00 0x2a1 0x04 0x00 0x2a6 0x04 0x00 0x2a7 0x04 0x00 0x2a8 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04 0x00 0x2ae 0x04 0x00 0x2af 0x04>;
			phandle = <0xef>;

			gfx_0_tbu@3dc5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dc5000 0x1000 0x3dc2200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				phandle = <0x41d>;
			};

			gfx_1_tbu@3dc9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dc9000 0x1000 0x3dc2208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				phandle = <0x41e>;
			};
		};

		apps-smmu@15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x02>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			interrupts = <0x00 0x40 0x04 0x00 0x41 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04 0x00 0x19c 0x04 0x00 0x1a2 0x04 0x00 0x1a3 0x04 0x00 0x1a5 0x04 0x00 0x1a7 0x04 0x00 0x1a8 0x04 0x00 0x1a9 0x04 0x00 0x2b2 0x04 0x00 0x2b3 0x04 0x00 0x2b4 0x04 0x00 0x2b5 0x04 0x00 0x2b6 0x04 0x00 0x2b7 0x04 0x00 0x2b8 0x04 0x00 0x2b9 0x04 0x00 0x2c3 0x04>;
			interconnects = <0x92 0x02 0x93 0x211>;
			qcom,active-only;
			qcom,actlr = <0x800 0x3ff 0x103 0xc00 0x3ff 0x103 0x1000 0x3ff 0x303 0x1400 0x3ff 0x303 0x126 0x34c0 0x303 0x12d 0x24c0 0x303 0x144 0x2420 0x303 0x148 0x3420 0x303 0x149 0x34a0 0x303 0x14c 0x34a0 0x303 0x16f 0x3480 0x303 0x2142 0x4a0 0x303 0x2143 0x14a0 0x303 0x2147 0x420 0x303 0x2161 0x400 0x303 0x2165 0x480 0x303 0x216b 0x1400 0x303 0x216e 0x400 0x303 0x2000 0x4ff 0x103 0x2100 0x403 0x103 0x2104 0x400 0x103 0x2120 0x403 0x103 0x2124 0x400 0x103 0x215c 0x401 0x103>;
			phandle = <0x29>;

			anoc_1_tbu@15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15185000 0x1000 0x15182200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				interconnects = <0x92 0x02 0x93 0x211>;
				qcom,active-only;
				phandle = <0x41f>;
			};

			anoc_2_tbu@15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15189000 0x1000 0x15182208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				interconnects = <0x92 0x02 0x93 0x211>;
				qcom,active-only;
				phandle = <0x420>;
			};

			mnoc_hf_0_tbu@1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1518d000 0x1000 0x15182210 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xeb>;
				interconnects = <0xc8 0x27 0x8e 0x200>;
				qcom,active-only;
				phandle = <0x421>;
			};

			mnoc_hf_1_tbu@15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15191000 0x1000 0x15182218 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xec>;
				interconnects = <0xc8 0x27 0x8e 0x200>;
				qcom,active-only;
				phandle = <0x422>;
			};

			compute_dsp_1_tbu@15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15195000 0x1000 0x15182220 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				interconnects = <0xc4 0x29 0x8e 0x200>;
				qcom,active-only;
				phandle = <0x423>;
			};

			compute_dsp_0_tbu@15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15199000 0x1000 0x15182228 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				interconnects = <0xc4 0x29 0x8e 0x200>;
				qcom,active-only;
				phandle = <0x424>;
			};

			adsp_tbu@1519d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1519d000 0x1000 0x15182230 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				phandle = <0x425>;
			};

			anoc_1_pcie_tbu@151a1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a1000 0x1000 0x15182238 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1c00 0x400>;
				clocks = <0x31 0x0d>;
				clock-names = "gcc_aggre_noc_pcie_tbu_clk";
				interconnects = <0x92 0x02 0x93 0x211>;
				qcom,active-only;
				phandle = <0x426>;
			};

			mnoc_sf_0_tbu@151a5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a5000 0x1000 0x15182240 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2000 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xed>;
				interconnects = <0xc8 0x11 0x8e 0x200>;
				qcom,active-only;
				phandle = <0x427>;
			};

			mnoc_sf_1_tbu@151a9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a9000 0x1000 0x15182248 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xee>;
				interconnects = <0xc8 0x11 0x8e 0x200>;
				qcom,active-only;
				phandle = <0x428>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xef 0x07 0x00>;
			qcom,iommu-dma = "disabled";
		};

		kgsl_iommu_coherent_test_device {
			status = "disabled";
			compatible = "iommu-debug-test";
			iommus = <0xef 0x09 0x00>;
			qcom,iommu-dma = "disabled";
			dma-coherent;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x29 0x7e0 0x00>;
			qcom,iommu-dma = "disabled";
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x29 0x7e1 0x00>;
			qcom,iommu-dma = "disabled";
			dma-coherent;
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			iommus = <0x29 0x00 0x00>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			dma-coherent;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			dma-ranges;
			interrupts-extended = <0x2a 0x0e 0x01 0x01 0x00 0x82 0x04 0x2a 0x11 0x04 0x2a 0x0f 0x01>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0xf0>;
			clocks = <0x31 0xb2 0x31 0x19 0x31 0x12 0x31 0xb5 0x31 0xb8>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk";
			resets = <0x31 0x1a>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,pm-qos-latency = <0x2c>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			usb-role-switch;
			extcon = <0xf1>;
			interconnect-names = "usb-ddr\0usb-ipa\0ddr-usb";
			interconnects = <0x91 0x35 0x8e 0x200 0x91 0x35 0x93 0x212 0x92 0x02 0x93 0x231>;
			qcom,usb-charger = <0xf2>;
			phandle = <0x2a0>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xd93c>;
				interrupts = <0x00 0x85 0x04>;
				usb-phy = <0xf3 0xf4>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,ssp-u3-u0-quirk;
				tx-fifo-resize;
				maximum-speed = "super-speed-plus";
				dr_mode = "otg";
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x17000>;
				interrupts = <0x00 0x84 0x04>;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-num-pipes = <0x04>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x02>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};

			port {

				endpoint {
					remote-endpoint = <0xf5>;
					phandle = <0xdd>;
				};
			};
		};

		hsphy@88e3000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 0x114 0x88e2000 0x04>;
			reg-names = "hsusb_phy_base\0eud_enable_reg";
			vdd-supply = <0x1e>;
			vdda18-supply = <0x24>;
			vdda33-supply = <0x1d>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clocks = <0x38 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x31 0x14>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <0xe6 0x6c 0x0b 0x70 0x17 0x74>;
			phandle = <0xf3>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0xf6>;
			qcom,vdd-voltage-level = <0x00 0xdea80 0xdea80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x1f>;
			clocks = <0x31 0xc0 0x31 0xc3 0x31 0xc4 0x31 0x09 0x38 0x00 0x31 0xc2>;
			clock-names = "aux_clk\0pipe_clk\0pipe_clk_mux\0pipe_clk_ext_src\0ref_clk_src\0com_aux_clk";
			resets = <0x31 0x1c 0x31 0x1e>;
			reset-names = "global_phy_reset\0phy_reset";
			pinctrl-names = "default";
			pinctrl-0 = <0xf7>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x08 0x04 0x1c 0x00 0x10 0x1c8c 0x24>;
			qcom,qmp-phy-init-seq = <0x1010 0x01 0x00 0x101c 0x31 0x00 0x1020 0x01 0x00 0x1024 0xde 0x00 0x1028 0x07 0x00 0x1030 0xde 0x00 0x1034 0x07 0x00 0x1050 0x0a 0x00 0x1060 0x20 0x00 0x1074 0x06 0x00 0x1078 0x06 0x00 0x107c 0x16 0x00 0x1080 0x16 0x00 0x1084 0x36 0x00 0x1088 0x36 0x00 0x1094 0x1a 0x00 0x10a4 0x04 0x00 0x10ac 0x14 0x00 0x10b0 0x34 0x00 0x10b4 0x34 0x00 0x10b8 0x82 0x00 0x10bc 0x82 0x00 0x10c4 0x82 0x00 0x10cc 0xab 0x00 0x10d0 0xea 0x00 0x10d4 0x02 0x00 0x10d8 0xab 0x00 0x10dc 0xea 0x00 0x10e0 0x02 0x00 0x110c 0x02 0x00 0x1110 0x24 0x00 0x1118 0x24 0x00 0x111c 0x02 0x00 0x1158 0x01 0x00 0x116c 0x08 0x00 0x11ac 0xca 0x00 0x11b0 0x1e 0x00 0x11b4 0xca 0x00 0x11b8 0x1e 0x00 0x11bc 0x11 0x00 0x1234 0x00 0x00 0x1238 0x00 0x00 0x123c 0x16 0x00 0x1240 0x0e 0x00 0x1284 0x35 0x00 0x128c 0x3f 0x00 0x1290 0x7f 0x00 0x1294 0x3f 0x00 0x12a4 0x12 0x00 0x12e4 0x21 0x00 0x1408 0x0a 0x00 0x1414 0x03 0x00 0x1430 0x2f 0x00 0x1434 0x7f 0x00 0x143c 0xff 0x00 0x1440 0x0f 0x00 0x1444 0x99 0x00 0x144c 0x08 0x00 0x1450 0x08 0x00 0x1454 0x00 0x00 0x1458 0x04 0x00 0x14d4 0x54 0x00 0x14d8 0x0f 0x00 0x14ec 0x0f 0x00 0x14f0 0x4a 0x00 0x14f4 0x0a 0x00 0x14f8 0xc0 0x00 0x14fc 0x00 0x00 0x1510 0x47 0x00 0x151c 0x04 0x00 0x1524 0x0e 0x00 0x155c 0xbb 0x00 0x1560 0x7b 0x00 0x1564 0xbb 0x00 0x1568 0x3d 0x00 0x156c 0xdb 0x00 0x1570 0x64 0x00 0x1574 0x24 0x00 0x1578 0xd2 0x00 0x157c 0x13 0x00 0x1580 0xa9 0x00 0x15a0 0x04 0x00 0x15a4 0x38 0x00 0x1460 0xa0 0x00 0x15a8 0x0c 0x00 0x14dc 0x00 0x00 0x15b0 0x10 0x00 0x1634 0x00 0x00 0x1638 0x00 0x00 0x163c 0x16 0x00 0x1640 0x0e 0x00 0x1684 0x35 0x00 0x168c 0x3f 0x00 0x1690 0x7f 0x00 0x1694 0x3f 0x00 0x16a4 0x12 0x00 0x16e4 0x21 0x00 0x1814 0x03 0x00 0x1808 0x0a 0x00 0x1830 0x2f 0x00 0x1834 0x7f 0x00 0x183c 0xff 0x00 0x1840 0x0f 0x00 0x1844 0x99 0x00 0x184c 0x08 0x00 0x1850 0x08 0x00 0x1854 0x00 0x00 0x1858 0x04 0x00 0x18d4 0x54 0x00 0x18d8 0x0f 0x00 0x18ec 0x0f 0x00 0x18f0 0x4a 0x00 0x18f4 0x0a 0x00 0x18f8 0xc0 0x00 0x18fc 0x00 0x00 0x1910 0x47 0x00 0x191c 0x04 0x00 0x1924 0x0e 0x00 0x195c 0xbb 0x00 0x1960 0x7b 0x00 0x1964 0xbb 0x00 0x1968 0x3c 0x00 0x196c 0xdb 0x00 0x1970 0x64 0x00 0x1974 0x24 0x00 0x1978 0xd2 0x00 0x197c 0x13 0x00 0x1980 0xa9 0x00 0x19a0 0x04 0x00 0x19a4 0x38 0x00 0x1860 0xa0 0x00 0x19a8 0x0c 0x00 0x18dc 0x00 0x00 0x1f40 0x40 0x00 0x1f44 0x00 0x00 0x1d90 0xe7 0x00 0x1d94 0x03 0x00 0x19b0 0x10 0x00 0x1cc4 0xd0 0x00 0x1cc8 0x07 0x00 0x1ccc 0x20 0x00 0x1cd8 0x13 0x00 0x1cdc 0x21 0x00 0x1d88 0xaa 0x00 0x1db0 0x0a 0x00 0x1dc0 0x88 0x00 0x1dc4 0x13 0x00 0x1dd0 0x0c 0x00 0x1ddc 0x4b 0x00 0x1dec 0x10 0x00 0x1f18 0xf8 0x00 0x1f3c 0x07 0x00 0xffffffff 0xffffffff 0x00>;
			phandle = <0xf4>;
		};

		ssusb@a800000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa800000 0x100000>;
			reg-names = "core_base";
			iommus = <0x29 0x20 0x00>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			dma-coherent;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			dma-ranges;
			interrupts-extended = <0x2a 0x0c 0x01 0x01 0x00 0x87 0x04 0x2a 0x10 0x04 0x2a 0x0d 0x01>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0xf8>;
			clocks = <0x31 0xb9 0x31 0x1a 0x31 0x13 0x31 0xbc 0x31 0xbf 0x31 0xc5>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk\0xo";
			resets = <0x31 0x1b>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			interconnect-names = "usb-ddr\0usb-ipa\0ddr-usb";
			interconnects = <0x91 0x36 0x8e 0x200 0x91 0x36 0x93 0x212 0x92 0x02 0x93 0x232>;
			phandle = <0x429>;

			dwc3@a800000 {
				compatible = "snps,dwc3";
				reg = <0xa800000 0xd93c>;
				interrupts = <0x00 0x8a 0x04>;
				usb-phy = <0xf9 0xfa>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				tx-fifo-resize;
				maximum-speed = "super-speed";
				dr_mode = "otg";
			};
		};

		hsphy@88e4000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e4000 0x114>;
			reg-names = "hsusb_phy_base";
			vdd-supply = <0x1e>;
			vdda18-supply = <0x24>;
			vdda33-supply = <0x1d>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clocks = <0x38 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x31 0x15>;
			reset-names = "phy_reset";
			phandle = <0xf9>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x42a>;
		};

		ssphy@88eb000 {
			compatible = "qcom,usb-ssphy-qmp-v2";
			reg = <0x88eb000 0x2000 0x88eb28c 0x04>;
			reg-names = "qmp_phy_base\0pcs_clamp_enable_reg";
			vdd-supply = <0x1e>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd8cc0>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x1f>;
			clocks = <0x31 0xc6 0x31 0xc9 0x31 0xca 0x31 0x0a 0x38 0x00 0x31 0xc5 0x31 0xc8>;
			clock-names = "aux_clk\0pipe_clk\0pipe_clk_mux\0pipe_clk_ext_src\0ref_clk_src\0ref_clk\0com_aux_clk";
			resets = <0x31 0x1f 0x31 0x21>;
			reset-names = "phy_reset\0phy_phy_reset";
			qcom,qmp-phy-reg-offset = <0x214 0x1208 0x1214 0x240 0x200 0x244>;
			qcom,qmp-phy-init-seq = <0x94 0x1a 0x00 0x1bc 0x11 0x00 0x158 0x01 0x00 0xbc 0x82 0x00 0xcc 0xab 0x00 0xd0 0xea 0x00 0xd4 0x02 0x00 0x1ac 0xca 0x00 0x1b0 0x1e 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x110 0x24 0x00 0xb0 0x34 0x00 0xac 0x14 0x00 0xa4 0x04 0x00 0x50 0x0a 0x00 0x11c 0x02 0x00 0x118 0x24 0x00 0x16c 0x08 0x00 0xc4 0x82 0x00 0xd8 0xab 0x00 0xdc 0xea 0x00 0xe0 0x02 0x00 0xb8 0x82 0x00 0xb4 0x34 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b4 0xca 0x00 0x1b8 0x1e 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x30 0xde 0x00 0x34 0x07 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x10c 0x02 0x00 0x116c 0xdc 0x00 0x1168 0xbd 0x00 0x1164 0xff 0x00 0x1160 0x7f 0x00 0x115c 0xff 0x00 0x1180 0xa9 0x00 0x117c 0x7b 0x00 0x1178 0xe4 0x00 0x1174 0x24 0x00 0x1170 0x64 0x00 0x1044 0x99 0x00 0x104c 0x08 0x00 0x1050 0x08 0x00 0x1054 0x00 0x00 0x1058 0x04 0x00 0x1030 0x2f 0x00 0x103c 0xff 0x00 0x1040 0x0f 0x00 0x1008 0x0a 0x00 0x10d4 0x54 0x00 0x10d8 0x0f 0x00 0x10ec 0x0f 0x00 0x10f4 0x0a 0x00 0x1110 0x47 0x00 0x1114 0x80 0x00 0x111c 0x04 0x00 0x1124 0x0e 0x00 0x11a4 0x38 0x00 0x1014 0x05 0x00 0x10dc 0x00 0x00 0x1118 0x00 0x00 0xe84 0xa5 0x00 0xe88 0x82 0x00 0xe8c 0x3f 0x00 0xe90 0x3f 0x00 0xee4 0x21 0x00 0xe3c 0x10 0x00 0xe40 0x0e 0x00 0x2c4 0xd0 0x00 0x2c8 0x07 0x00 0x2cc 0x20 0x00 0x2d8 0x13 0x00 0x390 0xe7 0x00 0x394 0x03 0x00 0x388 0xaa 0x00 0x3d0 0x0c 0x00 0x123c 0x07 0x00 0x1218 0xf8 0x00 0x3b0 0x0a 0x00 0x3c0 0x88 0x00 0x3c4 0x13 0x00 0x3dc 0x4b 0x00 0x3ec 0x10 0x00 0x2dc 0x21 0x00 0xffffffff 0xffffffff 0x00>;
			phandle = <0xfa>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x29 0x180f 0x00>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		replicator@6046000 {
			compatible = "arm,coresight-dynamic-replicator\0arm,primecell";
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42b>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xfb>;
						phandle = <0xfe>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xfc>;
						phandle = <0x108>;
					};
				};
			};
		};

		replicator@6b06000 {
			compatible = "arm,coresight-dynamic-replicator\0arm,primecell";
			reg = <0x6b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42c>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0xfd>;
						phandle = <0x105>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xfe>;
						phandle = <0xfb>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xff>;
						phandle = <0x100>;
					};
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x42d>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x100>;
						phandle = <0xff>;
					};
				};
			};
		};

		tmc@6b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x6b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-csr = <0x101>;
			coresight-ctis = <0x102 0x103>;
			cti-reset-trig-num = <0x00>;
			cti-flush-trig-num = <0x01>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42e>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x104>;
						phandle = <0x111>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x105>;
						phandle = <0xfd>;
					};
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base\0bam-base";
			qcom,iommu-dma = "bypass";
			iommus = <0x29 0x480 0x00 0x29 0x520 0x00>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			arm,buffer-size = <0x400000>;
			arm,scatter-gather;
			dma-coherent;
			qcom,sw-usb;
			coresight-name = "coresight-tmc-etr";
			coresight-ctis = <0x106 0x103>;
			cti-reset-trig-num = <0x00>;
			cti-flush-trig-num = <0x03>;
			coresight-csr = <0x107>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x42f>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x108>;
						phandle = <0xfc>;
					};
				};
			};
		};

		tpdm@6b46000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			phandle = <0x430>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x109>;
						phandle = <0x10c>;
					};
				};
			};
		};

		funnel@6b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";
			phandle = <0x431>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10a>;
						phandle = <0x10e>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x10b>;
						phandle = <0x1ba>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x10c>;
						phandle = <0x109>;
					};
				};
			};
		};

		funnel@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x432>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x10d>;
						phandle = <0x1bb>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x10e>;
						phandle = <0x10a>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x10f>;
						phandle = <0x112>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x110>;
						phandle = <0x11d>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x111>;
						phandle = <0x104>;
					};
				};
			};
		};

		tpda@6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6b08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,cmb-elem-size = <0x00 0x40 0x01 0x40 0x02 0x40 0x03 0x40>;
			qcom,dsb-elem-size = <0x04 0x20>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x433>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x112>;
						phandle = <0x10f>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x113>;
						phandle = <0x118>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x114>;
						phandle = <0x119>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x115>;
						phandle = <0x11a>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x116>;
						phandle = <0x11b>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x117>;
						phandle = <0x11c>;
					};
				};
			};
		};

		tpdm@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x434>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x118>;
						phandle = <0x113>;
					};
				};
			};
		};

		tpdm@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-1";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x435>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x119>;
						phandle = <0x114>;
					};
				};
			};
		};

		tpdm@6b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0b000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-2";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x436>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11a>;
						phandle = <0x115>;
					};
				};
			};
		};

		tpdm@6b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-3";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x437>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11b>;
						phandle = <0x116>;
					};
				};
			};
		};

		tpdm@6b0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6b0d000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x438>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11c>;
						phandle = <0x117>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x439>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11d>;
						phandle = <0x110>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x11e>;
						phandle = <0x121>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x11f>;
						phandle = <0x124>;
					};
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000 0x7820f0 0x04>;
			reg-names = "stm-base\0stm-stimulus-base\0stm-debug-status";
			coresight-name = "coresight-stm";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x120>;
						phandle = <0x123>;
					};
				};
			};
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			phandle = <0x107>;
		};

		csr@6b0f000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6b0f000 0x1000 0x6b0f0f8 0x50>;
			reg-names = "csr-base\0msr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,msr-support;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x01>;
			phandle = <0x101>;
		};

		funnel@6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x121>;
						phandle = <0x11e>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x122>;
						phandle = <0x13a>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x123>;
						phandle = <0x120>;
					};
				};
			};
		};

		funnel@6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x124>;
						phandle = <0x11f>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x125>;
						phandle = <0x15e>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x126>;
						phandle = <0x163>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x127>;
						phandle = <0x1bc>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x128>;
						phandle = <0x129>;
					};
				};
			};
		};

		funnel@6804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x129>;
						phandle = <0x128>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x12a>;
						phandle = <0x135>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x12b>;
						phandle = <0x12d>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x12c>;
						phandle = <0x130>;
					};
				};
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0x0b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12d>;
						phandle = <0x12b>;
					};
				};
			};
		};

		funnel@680c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x680c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem-q6";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12e>;
						phandle = <0x131>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x12f>;
						phandle = <0x134>;
					};
				};
			};
		};

		funnel@680d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x680d000 0x1000 0x680c000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-modem-q6_dup";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x43f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x130>;
						phandle = <0x12c>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x131>;
						phandle = <0x12e>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x132>;
						phandle = <0x133>;
					};
				};
			};
		};

		dummy_source {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			qcom,dummy-source;
			phandle = <0x440>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x133>;
						phandle = <0x132>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x134>;
						phandle = <0x12f>;
					};
				};
			};
		};

		tpda@6803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6803000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x441>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x135>;
						phandle = <0x12a>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x136>;
						phandle = <0x138>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x137>;
						phandle = <0x139>;
					};
				};
			};
		};

		tpdm@6800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6800000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x442>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x138>;
						phandle = <0x136>;
					};
				};
			};
		};

		tpdm@6801000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6801000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-1";
			status = "disabled";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x443>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x139>;
						phandle = <0x137>;
					};
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x444>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13a>;
						phandle = <0x122>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x13b>;
						phandle = <0x13e>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x13c>;
						phandle = <0x17d>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x13d>;
						phandle = <0x1a1>;
					};
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0x19 0x20 0x1f 0x20>;
			qcom,tc-elem-size = <0x1f 0x20>;
			qcom,dsb-elem-size = <0x05 0x20 0x06 0x20 0x08 0x20 0x09 0x20 0x0a 0x20 0x0b 0x20 0x0c 0x20 0x13 0x20 0x15 0x20 0x19 0x20 0x1a 0x20 0x1f 0x20>;
			qcom,cmb-elem-size = <0x06 0x40 0x0c 0x20 0x0d 0x40 0x0e 0x40 0x0f 0x40 0x14 0x40 0x16 0x20 0x17 0x40 0x18 0x20 0x1b 0x20 0x1c 0x20 0x1f 0x40>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x445>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13e>;
						phandle = <0x13b>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x13f>;
						phandle = <0x165>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x140>;
						phandle = <0x167>;
					};
				};

				port@8 {
					reg = <0x08>;

					endpoint {
						remote-endpoint = <0x141>;
						phandle = <0x169>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						remote-endpoint = <0x142>;
						phandle = <0x16b>;
					};
				};

				port@a {
					reg = <0x0a>;

					endpoint {
						remote-endpoint = <0x143>;
						phandle = <0x16d>;
					};
				};

				port@b {
					reg = <0x0b>;

					endpoint {
						remote-endpoint = <0x144>;
						phandle = <0x16f>;
					};
				};

				port@c {
					reg = <0x0c>;

					endpoint {
						remote-endpoint = <0x145>;
						phandle = <0x171>;
					};
				};

				port@d {
					reg = <0x0d>;

					endpoint {
						remote-endpoint = <0x146>;
						phandle = <0x173>;
					};
				};

				port@e {
					reg = <0x0e>;

					endpoint {
						remote-endpoint = <0x147>;
						phandle = <0x175>;
					};
				};

				port@f {
					reg = <0x0f>;

					endpoint {
						remote-endpoint = <0x148>;
						phandle = <0x177>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						remote-endpoint = <0x149>;
						phandle = <0x179>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						remote-endpoint = <0x14a>;
						phandle = <0x17b>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						remote-endpoint = <0x14b>;
						phandle = <0x19d>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						remote-endpoint = <0x14c>;
						phandle = <0x19f>;
					};
				};

				port@17 {
					reg = <0x17>;

					endpoint {
						remote-endpoint = <0x14d>;
						phandle = <0x154>;
					};
				};

				port@18 {
					reg = <0x18>;

					endpoint {
						remote-endpoint = <0x14e>;
						phandle = <0x156>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						remote-endpoint = <0x14f>;
						phandle = <0x187>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0x150>;
						phandle = <0x186>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x151>;
						phandle = <0x155>;
					};
				};

				port@1c {
					reg = <0x1c>;

					endpoint {
						remote-endpoint = <0x152>;
						phandle = <0x188>;
					};
				};

				port@1f {
					reg = <0x1f>;

					endpoint {
						remote-endpoint = <0x153>;
						phandle = <0x157>;
					};
				};
			};
		};

		tpdm@6870000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6870000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x446>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x154>;
						phandle = <0x14d>;
					};
				};
			};
		};

		tpdm@6840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x447>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x155>;
						phandle = <0x151>;
					};
				};
			};
		};

		tpdm@6841000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6841000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x448>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x156>;
						phandle = <0x14e>;
					};
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x449>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x157>;
						phandle = <0x153>;
					};
				};
			};
		};

		funnel@6846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x158>;
						phandle = <0x17f>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x159>;
						phandle = <0x15a>;
					};
				};
			};
		};

		tpdm@6844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x16c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15a>;
						phandle = <0x159>;
					};
				};
			};
		};

		tpdm@6ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-north";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x44b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15b>;
						phandle = <0x15d>;
					};
				};
			};
		};

		tpda@6ac1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl-north";
			qcom,tpda-atid = <0x61>;
			qcom,dsb-elem-size = <0x00 0x20>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15c>;
						phandle = <0x164>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x15d>;
						phandle = <0x15b>;
					};
				};
			};
		};

		funnel@69c2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x69c2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-south";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15e>;
						phandle = <0x125>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x15f>;
						phandle = <0x160>;
					};
				};
			};
		};

		tpda@69c1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x69c1000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl-south";
			qcom,tpda-atid = <0x4b>;
			qcom,dsb-elem-size = <0x00 0x40>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x160>;
						phandle = <0x15f>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x161>;
						phandle = <0x162>;
					};
				};
			};
		};

		tpdm@69c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x69c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-south";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x162>;
						phandle = <0x161>;
					};
				};
			};
		};

		funnel@6ac2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6ac2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-north";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x450>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x163>;
						phandle = <0x126>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x164>;
						phandle = <0x15c>;
					};
				};
			};
		};

		funnel@6c2d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c2d000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-center";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x451>;

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x165>;
						source = <0x166>;
						phandle = <0x13f>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x167>;
						source = <0x168>;
						phandle = <0x140>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x169>;
						source = <0x16a>;
						phandle = <0x141>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x16b>;
						source = <0x16c>;
						phandle = <0x142>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x16d>;
						source = <0x16e>;
						phandle = <0x143>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x16f>;
						source = <0x170>;
						phandle = <0x144>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x171>;
						source = <0x172>;
						phandle = <0x145>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x173>;
						source = <0x174>;
						phandle = <0x146>;
					};
				};

				port@8 {
					reg = <0x08>;

					endpoint {
						remote-endpoint = <0x175>;
						source = <0x176>;
						phandle = <0x147>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						remote-endpoint = <0x177>;
						source = <0x178>;
						phandle = <0x148>;
					};
				};

				port@a {
					reg = <0x0a>;

					endpoint {
						remote-endpoint = <0x179>;
						source = <0x17a>;
						phandle = <0x149>;
					};
				};

				port@b {
					reg = <0x0b>;

					endpoint {
						remote-endpoint = <0x17b>;
						source = <0x17c>;
						phandle = <0x14a>;
					};
				};

				port@c {
					reg = <0x0c>;

					endpoint {
						remote-endpoint = <0x17d>;
						phandle = <0x13c>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x17e>;
						phandle = <0x192>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x17f>;
						phandle = <0x158>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x180>;
						phandle = <0x1a7>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x181>;
						phandle = <0x1b4>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x182>;
						phandle = <0x184>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x183>;
						phandle = <0x185>;
					};
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x17a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x184>;
						phandle = <0x182>;
					};
				};
			};
		};

		tpdm@6c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c29000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x17c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x185>;
						phandle = <0x183>;
					};
				};
			};
		};

		tpdm@682c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x682c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gcc";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x452>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x186>;
						phandle = <0x150>;
					};
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x453>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x187>;
						phandle = <0x14f>;
					};
				};
			};
		};

		tpdm@600f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x600f000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-spdm";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x454>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x188>;
						phandle = <0x152>;
					};
				};
			};
		};

		tpda@7863000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x7863000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x03 0x20>;
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20 0x02 0x40>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x455>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x189>;
						phandle = <0x1be>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x18a>;
						phandle = <0x18e>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x18b>;
						phandle = <0x18f>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x18c>;
						phandle = <0x190>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x18d>;
						phandle = <0x191>;
					};
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x456>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18e>;
						phandle = <0x18a>;
					};
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x457>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18f>;
						phandle = <0x18b>;
					};
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-actpm";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x458>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x190>;
						phandle = <0x18c>;
					};
				};
			};
		};

		tpdm@7861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x7861000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x459>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x191>;
						phandle = <0x18d>;
					};
				};
			};
		};

		funnel@6c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-mm";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x192>;
						phandle = <0x17e>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x193>;
						phandle = <0x196>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x194>;
						phandle = <0x199>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x195>;
						phandle = <0x19a>;
					};
				};
			};
		};

		funnel@6832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6832000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-video";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x196>;
						phandle = <0x193>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x197>;
						phandle = <0x198>;
					};
				};
			};
		};

		tpdm@6830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-video";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x166>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x198>;
						phandle = <0x197>;
					};
				};
			};
		};

		tpdm@6c60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c60000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mdss";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x168>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x199>;
						phandle = <0x194>;
					};
				};
			};
		};

		tpdm@6c08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mm";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x16a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x19a>;
						phandle = <0x195>;
					};
				};
			};
		};

		funnel@6986000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6986000 0x1000 0x6985000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-turing_dup";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x45c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x19b>;
						phandle = <0x1a4>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x19c>;
						phandle = <0x1b9>;
					};
				};
			};
		};

		funnel@6985000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6985000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45d>;

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x19d>;
						source = <0x19e>;
						phandle = <0x14b>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x19f>;
						source = <0x1a0>;
						phandle = <0x14c>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1a1>;
						phandle = <0x13d>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a2>;
						phandle = <0x1a5>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1a3>;
						phandle = <0x1a6>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1a4>;
						phandle = <0x19b>;
					};
				};
			};
		};

		tpdm@6980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x19e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a5>;
						phandle = <0x1a2>;
					};
				};
			};
		};

		tpdm@69810000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing-llm";
			qcom,dummy-source;
			phandle = <0x1a0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a6>;
						phandle = <0x1a3>;
					};
				};
			};
		};

		funnel@6e05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6e05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a7>;
						phandle = <0x180>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a8>;
						phandle = <0x1ac>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1a9>;
						phandle = <0x1ae>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1aa>;
						phandle = <0x1b2>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1ab>;
						phandle = <0x1b3>;
					};
				};
			};
		};

		funnel@6e12000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6e12000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-ch02";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ac>;
						phandle = <0x1a8>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ad>;
						phandle = <0x1b0>;
					};
				};
			};
		};

		funnel@6e22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6e22000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-ch13";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x460>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ae>;
						phandle = <0x1a9>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1af>;
						phandle = <0x1b1>;
					};
				};
			};
		};

		tpdm@6e10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6e10000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch02";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x16e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b0>;
						phandle = <0x1ad>;
					};
				};
			};
		};

		tpdm@6e20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6e20000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch13";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x170>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b1>;
						phandle = <0x1af>;
					};
				};
			};
		};

		tpdm@6e00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6e00000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			status = "disabled";
			qcom,msr-fix-req;
			phandle = <0x172>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b2>;
						phandle = <0x1aa>;
					};
				};
			};
		};

		tpdm@6e01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6e01000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-shrm";
			status = "disabled";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x174>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b3>;
						phandle = <0x1ab>;
					};
				};
			};
		};

		funnel@6c3a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c3a000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-west";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x461>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b4>;
						phandle = <0x181>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b5>;
						phandle = <0x1b7>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1b6>;
						phandle = <0x1b8>;
					};
				};
			};
		};

		tpdm@6c38000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c38000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-rdpm";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x176>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b7>;
						phandle = <0x1b5>;
					};
				};
			};
		};

		tpdm@6c39000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c39000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-rdpm-mx";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x178>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b8>;
						phandle = <0x1b6>;
					};
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b9>;
						phandle = <0x19c>;
					};
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ba>;
						phandle = <0x10b>;
					};
				};
			};
		};

		ssc_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-ssc-etm0";
			qcom,inst-id = <0x08>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bb>;
						phandle = <0x10d>;
					};
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merg";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x462>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bc>;
						phandle = <0x127>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1bd>;
						phandle = <0x1c7>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1be>;
						phandle = <0x189>;
					};
				};
			};
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0x10>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x463>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bf>;
						phandle = <0x1c8>;
					};
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x11>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm1";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x464>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c0>;
						phandle = <0x1c9>;
					};
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x12>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x465>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c1>;
						phandle = <0x1ca>;
					};
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x13>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x466>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c2>;
						phandle = <0x1cb>;
					};
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x14>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm4";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x467>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c3>;
						phandle = <0x1cc>;
					};
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x15>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm5";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x468>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c4>;
						phandle = <0x1cd>;
					};
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x16>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm6";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x469>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c5>;
						phandle = <0x1ce>;
					};
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x17>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm7";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c6>;
						phandle = <0x1cf>;
					};
				};
			};
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c7>;
						phandle = <0x1bd>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1c8>;
						phandle = <0x1bf>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1c9>;
						phandle = <0x1c0>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1ca>;
						phandle = <0x1c1>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1cb>;
						phandle = <0x1c2>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1cc>;
						phandle = <0x1c3>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x1cd>;
						phandle = <0x1c4>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1ce>;
						phandle = <0x1c5>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x1cf>;
						phandle = <0x1c6>;
					};
				};
			};
		};

		hwevent {
			compatible = "qcom,coresight-hwevent";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0x107>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
		};

		tgu@6b0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x6b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x04>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46c>;
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46d>;
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46e>;
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46f>;
		};

		cti@6e02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x470>;
		};

		cti@6e03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x471>;
		};

		cti@6e04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e04000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x472>;
		};

		cti@6e0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e0c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x473>;
		};

		cti@6e0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e0d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x474>;
		};

		cti@6e0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e0e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x475>;
		};

		cti@6e11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_ch02_dl_cti_0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x476>;
		};

		cti@6e21000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6e21000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_ch13_dl_cti_0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x477>;
		};

		cti@6c09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x478>;
		};

		cti@6c0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti1";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x479>;
		};

		cti@6c2a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47a>;
		};

		cti@6c2b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c2b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti1";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47b>;
		};

		cti@6c2c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c2c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti2";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47c>;
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x106>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47d>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <0x00>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x1d0>;
			phandle = <0x47e>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x47f>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x480>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x481>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x482>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x483>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x484>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x485>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x486>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x487>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x488>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x489>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x48a>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x48b>;
		};

		cti@7020000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x10>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x48c>;
		};

		cti@7120000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x11>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x48d>;
		};

		cti@7220000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x12>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x48e>;
		};

		cti@7320000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x13>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x48f>;
		};

		cti@7420000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x14>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x490>;
		};

		cti@7520000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x15>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x491>;
		};

		cti@7620000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x16>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x492>;
		};

		cti@7720000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x17>;
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x493>;
		};

		cti@6831000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6831000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-iris_dl_cti";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x494>;
		};

		cti@6845000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6845000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-lpass_dl_cti";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x495>;
		};

		cti@6b2b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b2b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-lpass_q6_cti";
			status = "disabled";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x496>;
		};

		cti@6c61000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c61000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mdss_dl_cti";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x497>;
		};

		cti@6c13000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-sierra_a6_cti";
			status = "disabled";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x498>;
		};

		cti@6b00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b00000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x102>;
		};

		cti@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b01000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti1";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x499>;
		};

		cti@6b02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti2";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x49a>;
		};

		cti@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti3";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x103>;
		};

		cti@6982000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6982000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_dl_cti";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x49b>;
		};

		cti@698b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x698b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_q6_cti";
			clocks = <0x2f 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x49c>;
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,pm-cluster@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				idle-state-name = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-shift = <0x04>;
				qcom,psci-mode-mask = <0xfff>;

				qcom,pm-cluster-level@0 {
					reg = <0x00>;
					compatible = "arm,idle-state";
					idle-state-name = "l3-wfi";
					entry-latency-us = <0x30>;
					exit-latency-us = <0x33>;
					min-residency-us = <0x63>;
					arm,psci-suspend-param = <0x10>;
					qcom,psci-mode = <0x01>;
					phandle = <0x49d>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x01>;
					compatible = "arm,idle-state";
					idle-state-name = "l3-pc";
					entry-latency-us = <0xac0>;
					exit-latency-us = <0xbe8>;
					min-residency-us = <0x17e6>;
					arm,psci-suspend-param = <0x40>;
					qcom,psci-mode = <0x04>;
					qcom,is-reset;
					qcom,min-child-idx = <0x01>;
					phandle = <0x49e>;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x02>;
					compatible = "arm,idle-state";
					idle-state-name = "llcc-off";
					entry-latency-us = <0xcbf>;
					exit-latency-us = <0x19a2>;
					min-residency-us = <0x2703>;
					arm,psci-suspend-param = <0xc340>;
					qcom,psci-mode = <0xc34>;
					qcom,is-reset;
					qcom,notify-rpm;
					qcom,min-child-idx = <0x01>;
					phandle = <0x49f>;
				};

				qcom,pm-cpu@0 {
					reg = <0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x01>;
					qcom,disable-ipi-prediction;
					qcom,cpu = <0x10 0x11 0x12 0x13>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						compatible = "arm,idle-state";
						idle-state-name = "wfi";
						entry-latency-us = <0x39>;
						exit-latency-us = <0x2b>;
						min-residency-us = <0x64>;
						arm,psci-suspend-param = <0x01>;
						qcom,psci-cpu-mode = <0x01>;
						phandle = <0x4a0>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						compatible = "arm,idle-state";
						idle-state-name = "rail-pc";
						entry-latency-us = <0x168>;
						exit-latency-us = <0x213>;
						min-residency-us = <0xf5e>;
						arm,psci-suspend-param = <0x40000004>;
						local-timer-stop;
						qcom,psci-cpu-mode = <0x04>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
						phandle = <0x05>;
					};
				};

				qcom,pm-cpu@1 {
					reg = <0x01>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,cpu = <0x14 0x15 0x16 0x17>;

					qcom,pm-cpu-level@2 {
						reg = <0x02>;
						compatible = "arm,idle-state";
						idle-state-name = "wfi";
						entry-latency-us = <0x39>;
						exit-latency-us = <0x2b>;
						min-residency-us = <0x53>;
						arm,psci-suspend-param = <0x01>;
						qcom,psci-cpu-mode = <0x01>;
						phandle = <0x4a1>;
					};

					qcom,pm-cpu-level@3 {
						reg = <0x03>;
						compatible = "arm,idle-state";
						idle-state-name = "rail-pc";
						entry-latency-us = <0x2be>;
						exit-latency-us = <0x425>;
						min-residency-us = <0x1188>;
						arm,psci-suspend-param = <0x40000004>;
						local-timer-stop;
						qcom,psci-cpu-mode = <0x04>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
						phandle = <0x0b>;
					};
				};
			};
		};

		rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		soc-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			reg = <0xc3f0000 0x400>;
		};

		ddr-stats@c300000 {
			compatible = "qcom,ddr-stats";
			reg = <0xc300000 0x1000 0xc3f001c 0x04>;
			reg-names = "phys_addr_base\0offset_addr";
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators\0qcom,sys-pm-lahaina";
			reg = <0xc320000 0x400>;
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
		};

		qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x9c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0x22 0x246 0x08 0x200>;
			iommus = <0x29 0x5a3 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0x1d3>;
		};

		qcom,gpi-dma@900000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04 0x00 0xf9 0x04 0x00 0xfa 0x04 0x00 0xfb 0x04 0x00 0xfc 0x04 0x00 0xfd 0x04 0x00 0xfe 0x04 0x00 0xff 0x04>;
			qcom,max-num-gpii = <0x0c>;
			qcom,static-gpii-mask = <0x01>;
			qcom,gpii-mask = <0x7e>;
			qcom,ev-factor = <0x02>;
			iommus = <0x29 0x5b6 0x00>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,le-vm;
			status = "ok";
			phandle = <0x1db>;
		};

		qcom,qup_uart@98c000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x98c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x58 0x31 0x7e 0x31 0x7f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1d1>;
			pinctrl-1 = <0x1d2>;
			interrupts = <0x00 0x25c 0x04>;
			qcom,wrapper-core = <0x1d3>;
			status = "ok";
			phandle = <0x4a2>;
		};

		qcom,qup_uart@988000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x56 0x31 0x7e 0x31 0x7f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1d4>;
			pinctrl-1 = <0x1d5>;
			interrupts = <0x00 0x25b 0x04>;
			qcom,wrapper-core = <0x1d3>;
			status = "disabled";
			phandle = <0x4a3>;
		};

		qcom,qup_uart@998000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x998000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x5e 0x31 0x7e 0x31 0x7f>;
			pinctrl-names = "default\0active\0sleep";
			pinctrl-0 = <0x1d6>;
			pinctrl-1 = <0x1d7>;
			pinctrl-2 = <0x1d8>;
			interrupts = <0x00 0x25f 0x04>;
			qcom,wrapper-core = <0x1d3>;
			status = "disabled";
			phandle = <0x4a4>;
		};

		spi@980000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x980000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x52 0x31 0x7e 0x31 0x7f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1d9>;
			pinctrl-1 = <0x1da>;
			interrupts = <0x00 0x259 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1d3>;
			dmas = <0x1db 0x00 0x00 0x01 0x40 0x00 0x1db 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4a5>;
		};

		spi@984000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x984000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x54 0x31 0x7e 0x31 0x7f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1dc>;
			pinctrl-1 = <0x1dd>;
			interrupts = <0x00 0x25a 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1d3>;
			dmas = <0x1db 0x00 0x01 0x01 0x40 0x00 0x1db 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4a6>;
		};

		spi@988000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x56 0x31 0x7e 0x31 0x7f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1de>;
			pinctrl-1 = <0x1df>;
			interrupts = <0x00 0x25b 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1d3>;
			dmas = <0x1db 0x00 0x02 0x01 0x40 0x00 0x1db 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4a7>;
		};

		spi@990000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x990000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x5a 0x31 0x7e 0x31 0x7f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1e0>;
			pinctrl-1 = <0x1e1>;
			interrupts = <0x00 0x25d 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1d3>;
			dmas = <0x1db 0x00 0x04 0x01 0x40 0x02 0x1db 0x01 0x04 0x01 0x40 0x02>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4a8>;
		};

		spi@994000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x994000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x5c 0x31 0x7e 0x31 0x7f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1e2>;
			pinctrl-1 = <0x1e3>;
			interrupts = <0x00 0x25e 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1d3>;
			dmas = <0x1db 0x00 0x05 0x01 0x40 0x00 0x1db 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4a9>;
		};

		spi@998000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x998000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x5e 0x31 0x7e 0x31 0x7f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1e4>;
			pinctrl-1 = <0x1e5>;
			interrupts = <0x00 0x25f 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1d3>;
			dmas = <0x1db 0x00 0x06 0x01 0x40 0x00 0x1db 0x01 0x06 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4aa>;
		};

		spi@99c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x99c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x60 0x31 0x7e 0x31 0x7f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1e6>;
			pinctrl-1 = <0x1e7>;
			interrupts = <0x00 0x260 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1d3>;
			dmas = <0x1db 0x00 0x07 0x01 0x40 0x00 0x1db 0x01 0x07 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4ab>;
		};

		i2c@980000 {
			compatible = "qcom,i2c-geni";
			reg = <0x980000 0x4000>;
			interrupts = <0x00 0x259 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x52 0x31 0x7e 0x31 0x7f>;
			dmas = <0x1db 0x00 0x00 0x03 0x40 0x00 0x1db 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1e8>;
			pinctrl-1 = <0x1e9>;
			qcom,wrapper-core = <0x1d3>;
			status = "disabled";
			phandle = <0x4ac>;
		};

		i2c@984000 {
			compatible = "qcom,i2c-geni";
			reg = <0x984000 0x4000>;
			interrupts = <0x00 0x25a 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x54 0x31 0x7e 0x31 0x7f>;
			dmas = <0x1db 0x00 0x01 0x03 0x40 0x00 0x1db 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1ea>;
			pinctrl-1 = <0x1eb>;
			qcom,wrapper-core = <0x1d3>;
			status = "disabled";
			phandle = <0x4ad>;
		};

		i2c@988000 {
			compatible = "qcom,i2c-geni";
			reg = <0x988000 0x4000>;
			interrupts = <0x00 0x25b 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x56 0x31 0x7e 0x31 0x7f>;
			dmas = <0x1db 0x00 0x02 0x03 0x40 0x00 0x1db 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1ec>;
			pinctrl-1 = <0x1ed>;
			qcom,wrapper-core = <0x1d3>;
			status = "disabled";
			phandle = <0x4ae>;
		};

		i2c@990000 {
			compatible = "qcom,i2c-geni";
			reg = <0x990000 0x4000>;
			interrupts = <0x00 0x25d 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x5a 0x31 0x7e 0x31 0x7f>;
			dmas = <0x1db 0x00 0x04 0x03 0x40 0x02 0x1db 0x01 0x04 0x03 0x40 0x02>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1ee>;
			pinctrl-1 = <0x1ef>;
			qcom,wrapper-core = <0x1d3>;
			status = "okay";
			phandle = <0x4af>;
		};

		i2c@994000 {
			compatible = "qcom,i2c-geni";
			reg = <0x994000 0x4000>;
			interrupts = <0x00 0x25e 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x5c 0x31 0x7e 0x31 0x7f>;
			dmas = <0x1db 0x00 0x05 0x03 0x40 0x00 0x1db 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1f0>;
			pinctrl-1 = <0x1f1>;
			qcom,wrapper-core = <0x1d3>;
			status = "disabled";
			phandle = <0x4b0>;
		};

		i2c@998000 {
			compatible = "qcom,i2c-geni";
			reg = <0x998000 0x4000>;
			interrupts = <0x00 0x25f 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x5e 0x31 0x7e 0x31 0x7f>;
			dmas = <0x1db 0x00 0x06 0x03 0x40 0x00 0x1db 0x01 0x06 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1f2>;
			pinctrl-1 = <0x1f3>;
			qcom,wrapper-core = <0x1d3>;
			status = "disabled";
			phandle = <0x4b1>;
		};

		i2c@99c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x99c000 0x4000>;
			interrupts = <0x00 0x260 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x60 0x31 0x7e 0x31 0x7f>;
			dmas = <0x1db 0x00 0x07 0x03 0x40 0x00 0x1db 0x01 0x07 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1f4>;
			pinctrl-1 = <0x1f5>;
			qcom,wrapper-core = <0x1d3>;
			status = "disabled";
			phandle = <0x4b2>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0x23 0x247 0x09 0x200>;
			iommus = <0x29 0x43 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0x1f8>;
		};

		qcom,gpi-dma@a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x117 0x04 0x00 0x118 0x04 0x00 0x119 0x04 0x00 0x11a 0x04 0x00 0x11b 0x04 0x00 0x11c 0x04 0x00 0x125 0x04 0x00 0x126 0x04 0x00 0x127 0x04 0x00 0x128 0x04 0x00 0x129 0x04 0x00 0x12a 0x04>;
			qcom,max-num-gpii = <0x0c>;
			qcom,gpii-mask = <0xff>;
			qcom,ev-factor = <0x02>;
			iommus = <0x29 0x56 0x00>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			status = "ok";
			phandle = <0x1fd>;
		};

		i3c-master@a80000 {
			compatible = "qcom,geni-i3c";
			reg = <0xa80000 0x4000 0xec90000 0x10000>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x64 0x31 0x80 0x31 0x81>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1f6>;
			pinctrl-1 = <0x1f7>;
			interrupts-extended = <0x01 0x00 0x161 0x04 0x2a 0x1f 0x04 0x2a 0x1e 0x04>;
			qcom,ibi-ctrl-id = <0x08>;
			#address-cells = <0x03>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f8>;
			status = "disabled";
			phandle = <0x4b3>;
		};

		i3c-master@a84000 {
			compatible = "qcom,geni-i3c";
			reg = <0xa84000 0x4000 0xeca0000 0x10000>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x66 0x31 0x80 0x31 0x81>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1f9>;
			pinctrl-1 = <0x1fa>;
			interrupts-extended = <0x01 0x00 0x162 0x04 0x2a 0x21 0x04 0x2a 0x20 0x04>;
			qcom,ibi-ctrl-id = <0x01>;
			#address-cells = <0x03>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x1f8>;
			status = "disabled";
			phandle = <0x4b4>;
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x64 0x31 0x80 0x31 0x81>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1fb>;
			pinctrl-1 = <0x1fc>;
			interrupts = <0x00 0x161 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1f8>;
			dmas = <0x1fd 0x00 0x00 0x01 0x40 0x00 0x1fd 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4b5>;
		};

		spi@a84000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x66 0x31 0x80 0x31 0x81>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1fe>;
			pinctrl-1 = <0x1ff>;
			interrupts = <0x00 0x162 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1f8>;
			dmas = <0x1fd 0x00 0x01 0x01 0x40 0x00 0x1fd 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4b6>;
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x68 0x31 0x80 0x31 0x81>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x200>;
			pinctrl-1 = <0x201>;
			interrupts = <0x00 0x163 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1f8>;
			dmas = <0x1fd 0x00 0x02 0x01 0x40 0x00 0x1fd 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4b7>;
		};

		spi@a8c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x6a 0x31 0x80 0x31 0x81>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x202>;
			pinctrl-1 = <0x203>;
			interrupts = <0x00 0x164 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1f8>;
			dmas = <0x1fd 0x00 0x03 0x01 0x40 0x00 0x1fd 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4b8>;
		};

		spi@a90000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x6c 0x31 0x80 0x31 0x81>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x204>;
			pinctrl-1 = <0x205>;
			interrupts = <0x00 0x165 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1f8>;
			dmas = <0x1fd 0x00 0x04 0x01 0x40 0x00 0x1fd 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4b9>;
		};

		spi@a94000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x6e 0x31 0x80 0x31 0x81>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x206>;
			pinctrl-1 = <0x207>;
			interrupts = <0x00 0x166 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1f8>;
			dmas = <0x1fd 0x00 0x05 0x01 0x40 0x00 0x1fd 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4ba>;
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			interrupts = <0x00 0x161 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x64 0x31 0x80 0x31 0x81>;
			dmas = <0x1fd 0x00 0x00 0x03 0x40 0x00 0x1fd 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x208>;
			pinctrl-1 = <0x209>;
			qcom,wrapper-core = <0x1f8>;
			status = "disabled";
			phandle = <0x4bb>;
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			interrupts = <0x00 0x162 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x66 0x31 0x80 0x31 0x81>;
			dmas = <0x1fd 0x00 0x01 0x03 0x40 0x00 0x1fd 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x20a>;
			pinctrl-1 = <0x20b>;
			qcom,wrapper-core = <0x1f8>;
			status = "disabled";
			phandle = <0x4bc>;
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			interrupts = <0x00 0x163 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x68 0x31 0x80 0x31 0x81>;
			dmas = <0x1fd 0x00 0x02 0x03 0x40 0x00 0x1fd 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x20c>;
			pinctrl-1 = <0x20d>;
			qcom,wrapper-core = <0x1f8>;
			status = "disabled";
			phandle = <0x4bd>;
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			interrupts = <0x00 0x164 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x6a 0x31 0x80 0x31 0x81>;
			dmas = <0x1fd 0x00 0x03 0x03 0x40 0x00 0x1fd 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x20e>;
			pinctrl-1 = <0x20f>;
			qcom,wrapper-core = <0x1f8>;
			status = "disabled";
			phandle = <0x4be>;
		};

		i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			interrupts = <0x00 0x165 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x6c 0x31 0x80 0x31 0x81>;
			dmas = <0x1fd 0x00 0x04 0x03 0x40 0x00 0x1fd 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x210>;
			pinctrl-1 = <0x211>;
			qcom,wrapper-core = <0x1f8>;
			status = "disabled";
			phandle = <0x4bf>;
		};

		i2c@a94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			interrupts = <0x00 0x166 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x6e 0x31 0x80 0x31 0x81>;
			dmas = <0x1fd 0x00 0x05 0x03 0x40 0x00 0x1fd 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x212>;
			pinctrl-1 = <0x213>;
			qcom,wrapper-core = <0x1f8>;
			qcom,shared;
			status = "ok";
			phandle = <0x4c0>;

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x42>;
				phandle = <0x283>;
			};

			nq@64 {
				compatible = "rtc6226";
				reg = <0x64>;
				fmint-gpio = <0x94 0x32 0x00>;
				vdd-supply = <0xdc>;
				rtc6226,vdd-supply-voltage = <0x2ab980 0x2ab980>;
				vio-supply = <0xd9>;
				rtc6226,vio-supply-voltage = <0x1b7740 0x1b7740>;
			};
		};

		qcom,qupv3_2_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0x24 0x248 0x0a 0x200>;
			iommus = <0x29 0x5e3 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0x216>;
		};

		qcom,gpi-dma@800000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x24c 0x04 0x00 0x24d 0x04 0x00 0x24e 0x04 0x00 0x24f 0x04 0x00 0x250 0x04 0x00 0x251 0x04 0x00 0x252 0x04 0x00 0x253 0x04 0x00 0x254 0x04 0x00 0x255 0x04 0x00 0x256 0x04 0x00 0x257 0x04>;
			qcom,max-num-gpii = <0x0c>;
			qcom,gpii-mask = <0xff>;
			qcom,ev-factor = <0x02>;
			iommus = <0x29 0x5f6 0x00>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			status = "ok";
			phandle = <0x221>;
		};

		i3c-master@880000 {
			compatible = "qcom,geni-i3c";
			reg = <0x880000 0x4000 0xecb0000 0x10000>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x72 0x31 0x82 0x31 0x83>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x214>;
			pinctrl-1 = <0x215>;
			interrupts-extended = <0x01 0x00 0x175 0x04 0x2a 0x23 0x04 0x2a 0x22 0x04>;
			qcom,ibi-ctrl-id = <0x0e>;
			#address-cells = <0x03>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x216>;
			status = "disabled";
			phandle = <0x4c1>;
		};

		i3c-master@884000 {
			compatible = "qcom,geni-i3c";
			reg = <0x884000 0x4000 0xecc0000 0x10000>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x74 0x31 0x82 0x31 0x83>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x217>;
			pinctrl-1 = <0x218>;
			interrupts-extended = <0x01 0x00 0x247 0x04 0x2a 0x25 0x04 0x2a 0x24 0x04>;
			qcom,ibi-ctrl-id = <0x0f>;
			#address-cells = <0x03>;
			#size-cells = <0x00>;
			qcom,wrapper-core = <0x216>;
			status = "disabled";
			phandle = <0x4c2>;
		};

		qcom,qup_uart@890000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x7a 0x31 0x82 0x31 0x83>;
			pinctrl-names = "default\0active\0sleep\0shutdown";
			pinctrl-0 = <0x219 0x21a 0x21b>;
			pinctrl-1 = <0x21c 0x21d 0x21e>;
			pinctrl-2 = <0x21c 0x21d 0x21e>;
			pinctrl-3 = <0x219 0x21a 0x21b>;
			interrupts-extended = <0x01 0x00 0x24a 0x04 0x94 0x47 0x04>;
			qcom,wrapper-core = <0x216>;
			qcom,wakeup-byte = <0xfd>;
			status = "ok";
			phandle = <0x4c3>;
		};

		spi@880000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x72 0x31 0x82 0x31 0x83>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x21f>;
			pinctrl-1 = <0x220>;
			interrupts = <0x00 0x175 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x216>;
			dmas = <0x221 0x00 0x00 0x01 0x40 0x00 0x221 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4c4>;
		};

		spi@884000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x74 0x31 0x82 0x31 0x83>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x222>;
			pinctrl-1 = <0x223>;
			interrupts = <0x00 0x247 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x216>;
			dmas = <0x221 0x00 0x01 0x01 0x40 0x00 0x221 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4c5>;
		};

		spi@888000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x76 0x31 0x82 0x31 0x83>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x224>;
			pinctrl-1 = <0x225>;
			interrupts = <0x00 0x248 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x216>;
			dmas = <0x221 0x00 0x02 0x01 0x40 0x00 0x221 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4c6>;
		};

		spi@88c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x78 0x31 0x82 0x31 0x83>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x226>;
			pinctrl-1 = <0x227>;
			interrupts = <0x00 0x249 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x216>;
			dmas = <0x221 0x00 0x03 0x01 0x40 0x00 0x221 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4c7>;
		};

		spi@894000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x7c 0x31 0x82 0x31 0x83>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x228>;
			pinctrl-1 = <0x229>;
			interrupts = <0x00 0x24b 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x216>;
			dmas = <0x221 0x00 0x05 0x01 0x40 0x00 0x221 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x4c8>;
		};

		i2c@880000 {
			compatible = "qcom,i2c-geni";
			reg = <0x880000 0x4000>;
			interrupts = <0x00 0x175 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x72 0x31 0x82 0x31 0x83>;
			dmas = <0x221 0x00 0x00 0x03 0x40 0x00 0x221 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x22a>;
			pinctrl-1 = <0x22b>;
			qcom,wrapper-core = <0x216>;
			status = "disabled";
			phandle = <0x4c9>;
		};

		i2c@884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			interrupts = <0x00 0x247 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x74 0x31 0x82 0x31 0x83>;
			dmas = <0x221 0x00 0x01 0x03 0x40 0x00 0x221 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x22c>;
			pinctrl-1 = <0x22d>;
			qcom,wrapper-core = <0x216>;
			status = "disabled";
			phandle = <0x4ca>;
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x00 0x248 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x76 0x31 0x82 0x31 0x83>;
			dmas = <0x221 0x00 0x02 0x03 0x40 0x00 0x221 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x22e>;
			pinctrl-1 = <0x22f>;
			qcom,wrapper-core = <0x216>;
			status = "disabled";
			phandle = <0x4cb>;
		};

		i2c@88c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x88c000 0x4000>;
			interrupts = <0x00 0x249 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x78 0x31 0x82 0x31 0x83>;
			dmas = <0x221 0x00 0x03 0x03 0x40 0x00 0x221 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x230>;
			pinctrl-1 = <0x231>;
			qcom,wrapper-core = <0x216>;
			status = "disabled";
			phandle = <0x4cc>;
		};

		i2c@894000 {
			compatible = "qcom,i2c-geni";
			reg = <0x894000 0x4000>;
			interrupts = <0x00 0x24b 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x31 0x7c 0x31 0x82 0x31 0x83>;
			dmas = <0x221 0x00 0x05 0x03 0x40 0x00 0x221 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x232>;
			pinctrl-1 = <0x233>;
			qcom,wrapper-core = <0x216>;
			status = "ok";
			qcom,clk-freq-out = <0x61a80>;
			phandle = <0x4cd>;

			tfa98xx@34 {
				compatible = "nxp,tfa98xx";
				reg = <0x34>;
				tfa9874_vdd-supply = <0xd9>;
				reset-gpio = <0x94 0x0f 0x00>;
				tfa_min_range = <0x1388>;
				tfa_max_range = <0x1f40>;
				tfa_channel = <0x00>;
				status = "ok";
			};

			tfa98xx@35 {
				compatible = "nxp,tfa98xx";
				reg = <0x35>;
				tfa9874_vdd-supply = <0xd9>;
				reset-gpio = <0x94 0x2a 0x00>;
				tfa_min_range = <0x1388>;
				tfa_max_range = <0x1f40>;
				tfa_channel = <0x01>;
				status = "ok";
			};
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x00>;
			phandle = <0x236>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x240>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x241>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x237>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x238>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x242>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x4ce>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x23c>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x239>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x23a>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x4cf>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x23e>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x08>;
			phandle = <0x4d0>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x00>;
			phandle = <0x243>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x01>;
			phandle = <0x244>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x23b>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x4d1>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x4d2>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x4d3>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x245>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x246>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x247>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x248>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x249>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x05>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x24a>;
			};
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x4d4>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x26c>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x26d>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x26e>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x26f>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x270>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x271>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x272>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x273>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x274>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x276>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x278>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x27a>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x27c>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x27e>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				qcom,msm-cdc-dma-data-align = <0x01>;
				phandle = <0x280>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x281>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x275>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x277>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x279>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x27b>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x27d>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x27f>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x23f>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x25e>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x25f>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x4d5>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x4d6>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x4d7>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x4d8>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x4d9>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x251>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x252>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x253>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x254>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x255>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x256>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x257>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x258>;
			};

			qcom,msm-dai-q6-afe-proxy-tx-1 {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf2>;
				phandle = <0x259>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x25a>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x25b>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x25c>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x25d>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x23d>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x4da>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x02>;
				qcom,smmu-enabled;
				iommus = <0x29 0x1801 0x00>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				phandle = <0x4db>;
			};

			qcom,msm-audio-ion-cma {
				compatible = "qcom,msm-audio-ion-cma";
				phandle = <0x4dc>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0x4dd>;

				vote_lpass_core_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x09>;
					#clock-cells = <0x01>;
					phandle = <0x234>;
				};

				vote_lpass_audio_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x0b>;
					#clock-cells = <0x01>;
					phandle = <0x235>;
				};

				lpi_pinctrl@33c0000 {
					compatible = "qcom,lpi-pinctrl";
					reg = <0x33c0000 0x00>;
					qcom,slew-reg = <0x355a000 0x00>;
					qcom,gpios-count = <0x0f>;
					gpio-controller;
					#gpio-cells = <0x02>;
					qcom,lpi-offset-tbl = <0x00 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000>;
					qcom,lpi-slew-offset-tbl = <0x00 0x02 0x04 0x08 0x0a 0x0c 0x00 0x00 0x00 0x00 0x10 0x12 0x00 0x00 0x06>;
					clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
					clocks = <0x234 0x00 0x235 0x00>;
					phandle = <0x4de>;
				};

				bolero-cdc {
					compatible = "qcom,bolero-codec";
					clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
					clocks = <0x234 0x00 0x235 0x00>;
					phandle = <0x4df>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					va-macro@3370000 {
						phandle = <0x4e0>;
					};

					tx-macro@3220000 {
						phandle = <0x4e1>;

						tx_swr_master {
							phandle = <0x4e2>;
						};
					};

					rx-macro@3200000 {
						phandle = <0x4e3>;

						rx_swr_master {
							phandle = <0x4e4>;
						};
					};

					wsa-macro@3240000 {
						phandle = <0x4e5>;

						wsa_swr_master {
							phandle = <0x4e6>;
						};
					};
				};

				sound {
					compatible = "qcom,lahaina-asoc-snd";
					qcom,mi2s-audio-intf = <0x01>;
					qcom,auxpcm-audio-intf = <0x01>;
					qcom,wcn-bt = <0x00>;
					qcom,ext-disp-audio-rx = <0x00>;
					qcom,afe-rxtx-lb = <0x00>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x235 0x00>;
					asoc-platform = <0x236 0x237 0x238 0x239 0x23a 0x23b 0x23c 0x23d 0x23e 0x23f 0x240 0x241 0x242>;
					asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq";
					asoc-cpu = <0x243 0x244 0x245 0x246 0x247 0x248 0x249 0x24a 0x24b 0x24c 0x24d 0x24e 0x24f 0x250 0x251 0x252 0x253 0x254 0x255 0x256 0x257 0x258 0x259 0x25a 0x25b 0x25c 0x25d 0x25e 0x25f 0x260 0x261 0x262 0x263 0x264 0x265 0x266 0x267 0x268 0x269 0x26a 0x26b 0x26c 0x26d 0x26e 0x26f 0x270 0x271 0x272 0x273 0x274 0x275 0x276 0x277 0x278 0x279 0x27a 0x27b 0x27c 0x27d 0x27e 0x27f 0x280 0x281 0x282>;
					asoc-cpu-names = "msm-dai-q6-dp.0\0msm-dai-q6-dp.1\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-mi2s.4\0msm-dai-q6-mi2s.5\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-auxpcm.5\0msm-dai-q6-auxpcm.6\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.242\0msm-dai-q6-dev.8194\0msm-dai-q6-dev.8195\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-q6-tdm.36928\0msm-dai-q6-tdm.36929\0msm-dai-q6-tdm.36944\0msm-dai-q6-tdm.36945\0msm-dai-cdc-dma-dev.45056\0msm-dai-cdc-dma-dev.45057\0msm-dai-cdc-dma-dev.45058\0msm-dai-cdc-dma-dev.45059\0msm-dai-cdc-dma-dev.45061\0msm-dai-cdc-dma-dev.45089\0msm-dai-cdc-dma-dev.45091\0msm-dai-cdc-dma-dev.45093\0msm-dai-cdc-dma-dev.45104\0msm-dai-cdc-dma-dev.45105\0msm-dai-cdc-dma-dev.45106\0msm-dai-cdc-dma-dev.45107\0msm-dai-cdc-dma-dev.45108\0msm-dai-cdc-dma-dev.45109\0msm-dai-cdc-dma-dev.45110\0msm-dai-cdc-dma-dev.45111\0msm-dai-cdc-dma-dev.45112\0msm-dai-cdc-dma-dev.45113\0msm-dai-cdc-dma-dev.45114\0msm-dai-cdc-dma-dev.45115\0msm-dai-cdc-dma-dev.45116\0msm-dai-cdc-dma-dev.45118\0msm-dai-q6-dev.24577";
					fsa4480-i2c-handle = <0x283>;
					phandle = <0x4e7>;
				};
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x24b>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x24c>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x24d>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x24e>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x24f>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x250>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x4e8>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
			phandle = <0x4e9>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4ea>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x260>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4eb>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x261>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4ec>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x262>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4ed>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x263>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4ee>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x264>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4ef>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x265>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4f0>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x266>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4f1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x267>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4f2>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x268>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4f3>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x269>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4f4>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x26a>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4f5>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x26b>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x4f6>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x4f7>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x4f8>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x4f9>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x282>;
		};

		qcom,vidc@aa00000 {
			compatible = "qcom,msm-vidc\0qcom,lahaina-vidc";
			status = "okay";
			reg = <0xaa00000 0x100000>;
			interrupts = <0x00 0xae 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			cache-slice-names = "vidsc0";
			iris-ctl-supply = <0xc7>;
			vcodec-supply = <0x284>;
			clock-names = "gcc_video_axi0\0core_clk\0vcodec_clk";
			clocks = <0x31 0xcc 0x32 0x05 0x32 0x02>;
			qcom,proxy-clock-names = "gcc_video_axi0\0core_clk\0vcodec_clk";
			qcom,clock-configs = <0x00 0x01 0x01>;
			qcom,allowed-clock-rates = <0xe4e1bff 0x14257880 0x15d0b780 0x1a76e700>;
			resets = <0x31 0x23>;
			reset-names = "video_axi_reset";
			qcom,reg-presets = <0xb0088 0x00 0x11>;
			vidc,firmware-name = "vpu20_4v";
			interconnect-names = "venus-cnoc\0venus-ddr\0venus-llcc";
			interconnects = <0x92 0x02 0x93 0x233 0x8e 0x03 0x8e 0x200 0xc8 0x1f 0x92 0x23e>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0xe4e1c0 0x3e8 0xe4e1c0>;
			phandle = <0x4fa>;

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x29 0x2100 0x400>;
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x25800000 0xba800000>;
				dma-coherent-hint-cached;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x29 0x2104 0x400>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0x0b>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x29 0x2101 0x404>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0x09>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x29 0x2103 0x400>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0x0a>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};
		};

		qcom,cvp@ab00000 {
			compatible = "qcom,msm-cvp\0qcom,lahaina-cvp";
			status = "ok";
			reg = <0xab00000 0x100000>;
			interrupts = <0x00 0xea 0x04>;
			cache-slice-names = "cvp";
			cvp-supply = <0x285>;
			cvp-core-supply = <0x286>;
			clock-names = "gcc_video_axi1\0cvp_clk\0core_clk";
			clocks = <0x31 0xcd 0x32 0x0b 0x32 0x07>;
			qcom,proxy-clock-names = "gcc_video_axi1\0cvp_clk\0core_clk";
			qcom,clock-configs = <0x00 0x01 0x01>;
			qcom,allowed-clock-rates = <0x10b07600 0x15d0b780 0x1a76e700>;
			resets = <0x31 0x24 0x32 0x05>;
			reset-names = "cvp_axi_reset\0cvp_core_reset";
			reset-power-status = <0x02 0x01>;
			qcom,reg-presets = <0xb0088 0x00>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			pas-id = <0x1a>;
			memory-region = <0xcd>;
			cvp,firmware-name = "evass";
			phandle = <0x4fb>;

			cvp_cnoc {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-cnoc";
				qcom,bus-master = <0x02>;
				qcom,bus-slave = <0x233>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			cvp_bus_ddr {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-ddr";
				qcom,bus-master = <0x21>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			cvp_non_secure_cb {
				compatible = "qcom,msm-cvp,context-bank";
				label = "cvp_hlos";
				iommus = <0x29 0x2120 0x400>;
				buffer-types = <0xfff>;
				dma-coherent-hint-cached;
				qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
				qcom,iommu-faults = "non-fatal";
			};

			cvp_secure_nonpixel_cb {
				compatible = "qcom,msm-cvp,context-bank";
				label = "cvp_sec_nonpixel";
				iommus = <0x29 0x2124 0x400>;
				buffer-types = <0x741>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x25800000>;
				qcom,iommu-vmid = <0x0b>;
				qcom,iommu-faults = "non-fatal";
			};

			cvp_secure_pixel_cb {
				compatible = "qcom,msm-cvp,context-bank";
				label = "cvp_sec_pixel";
				iommus = <0x29 0x2123 0x400>;
				buffer-types = <0x106>;
				qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
				qcom,iommu-vmid = <0x0a>;
				qcom,iommu-faults = "non-fatal";
			};

			qcom,msm-cvp,mem_cdsp {
				compatible = "qcom,msm-cvp,mem-cdsp";
				memory-region = <0x287>;
			};
		};

		qcom,pcie@1c00000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf";
			cell-index = <0x00>;
			linux,pci-domain = <0x00>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x60200000 0x60200000 0x00 0x100000 0x2000000 0x00 0x60300000 0x60300000 0x00 0x3d00000>;
			interrupt-parent = <0x288>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x8c 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x95 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x96 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x97 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x98 0x04>;
			msi-parent = <0x289>;
			perst-gpio = <0x94 0x5e 0x00>;
			wake-gpio = <0x94 0x60 0x00>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x28a 0x28b 0x28c>;
			pinctrl-1 = <0x28a 0x28d 0x28c>;
			gdsc-vdd-supply = <0x28e>;
			vreg-1p8-supply = <0x1f>;
			vreg-0p9-supply = <0x1e>;
			vreg-cx-supply = <0x20>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x3a98>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0xbb1c>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x00>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x40 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0x8d 0x2d 0x8e 0x200>;
			clocks = <0x31 0x39 0x38 0x00 0x31 0x33 0x31 0x35 0x31 0x37 0x31 0x3b 0x31 0x36 0x31 0x3c 0x31 0x0d 0x31 0x31 0x31 0x1c 0x31 0x0b 0x31 0x0c 0x31 0x3a 0x31 0x01>;
			clock-names = "pcie_0_pipe_clk\0pcie_0_ref_clk_src\0pcie_0_aux_clk\0pcie_0_cfg_ahb_clk\0pcie_0_mstr_axi_clk\0pcie_0_slv_axi_clk\0pcie_0_ldo\0pcie_0_slv_q2a_axi_clk\0pcie_tbu_clk\0pcie_phy_refgen_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_0_axi_clk\0pcie_aggre_noc_1_axi_clk\0pcie_pipe_clk_mux\0pcie_pipe_clk_ext_src";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00 0x00>;
			resets = <0x31 0x04 0x31 0x07>;
			reset-names = "pcie_0_core_reset\0pcie_0_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1c00>;
			iommu-map = <0x00 0x29 0x1c00 0x01 0x100 0x29 0x1c01 0x01>;
			qcom,boot-option = <0x01>;
			qcom,aux-clk-freq = <0x14>;
			qcom,drv-supported;
			qcom,l1ss-sleep-disable = <0x00>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,no-l0s-supported;
			qcom,l1-2-th-scale = <0x02>;
			qcom,l1-2-th-value = <0x46>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,ep-latency = <0x0a>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,pcie-phy-ver = <0x526d>;
			qcom,phy-status-offset = <0x214>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x03 0x00 0x94 0x08 0x00 0x154 0x34 0x00 0x16c 0x08 0x00 0x58 0x0f 0x00 0xa4 0x42 0x00 0x110 0x24 0x00 0x11c 0x03 0x00 0x118 0xb4 0x00 0x10c 0x02 0x00 0x1bc 0x11 0x00 0xbc 0x82 0x00 0xd4 0x03 0x00 0xd0 0x55 0x00 0xcc 0x55 0x00 0xb0 0x1a 0x00 0xac 0x0a 0x00 0xc4 0x68 0x00 0xe0 0x02 0x00 0xdc 0xaa 0x00 0xd8 0xab 0x00 0xb8 0x34 0x00 0xb4 0x14 0x00 0x158 0x01 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b0 0x1e 0x00 0x1ac 0xca 0x00 0x1b8 0x18 0x00 0x1b4 0xa2 0x00 0x50 0x07 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0xee4 0x20 0x00 0xe84 0x75 0x00 0xe90 0x3f 0x00 0x115c 0x7f 0x00 0x1160 0xff 0x00 0x1164 0xbf 0x00 0x1168 0x3f 0x00 0x116c 0xd8 0x00 0x1170 0xdc 0x00 0x1174 0xdc 0x00 0x1178 0x5c 0x00 0x117c 0x34 0x00 0x1180 0xa6 0x00 0x1190 0x34 0x00 0x10d8 0x07 0x00 0xe3c 0x1d 0x00 0xe40 0x0c 0x00 0x10dc 0x00 0x00 0x104c 0x08 0x00 0x1050 0x08 0x00 0x1044 0xf0 0x00 0x11a4 0x38 0x00 0x10cc 0xf0 0x00 0x694 0x00 0x00 0x654 0x00 0x00 0x6a8 0x0f 0x00 0x48 0x90 0x00 0x620 0xc1 0x00 0x388 0x77 0x00 0x398 0x0b 0x00 0x2dc 0x05 0x00 0x200 0x00 0x00 0x244 0x03 0x00>;
			phandle = <0x288>;

			pcie0_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				#address-cells = <0x05>;
				#size-cells = <0x00>;
				phandle = <0x4fc>;

				cnss_pci {
					reg = <0x00 0x00 0x00 0x00 0x00>;
					qcom,iommu-group = <0x28f>;
					memory-region = <0x290>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x4fd>;

					cnss_pci_iommu_group {
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-pagetable = "coherent";
						qcom,iommu-faults = "stall-disable\0HUPCF\0no-CFRE\0non-fatal";
						phandle = <0x28f>;
					};
				};
			};
		};

		qcom,pcie0_msi@17a10040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17a10040 0x00>;
			qcom,msi-addr-size-exp = <0x14>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			phandle = <0x289>;
		};

		qcom,pcie@1c08000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c08000 0x3000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf";
			cell-index = <0x01>;
			linux,pci-domain = <0x01>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x40200000 0x40200000 0x00 0x100000 0x2000000 0x00 0x40300000 0x40300000 0x00 0x1fd00000>;
			interrupt-parent = <0xdf>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x132 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x1b2 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x1b3 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x1b6 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x1b7 0x04>;
			msi-parent = <0x291>;
			perst-gpio = <0x94 0x61 0x00>;
			wake-gpio = <0x94 0x63 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x292 0x293 0x294>;
			gdsc-vdd-supply = <0x295>;
			vreg-1p8-supply = <0x1f>;
			vreg-0p9-supply = <0x1e>;
			vreg-cx-supply = <0x20>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x61a8>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x182b8>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x00>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x40 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0x8d 0x2e 0x8e 0x200>;
			clocks = <0x31 0x43 0x38 0x00 0x31 0x3d 0x31 0x3f 0x31 0x41 0x31 0x45 0x31 0x40 0x31 0x46 0x31 0x0d 0x31 0x32 0x31 0x1c 0x31 0x0c 0x31 0x44 0x31 0x02>;
			clock-names = "pcie_1_pipe_clk\0pcie_1_ref_clk_src\0pcie_1_aux_clk\0pcie_1_cfg_ahb_clk\0pcie_1_mstr_axi_clk\0pcie_1_slv_axi_clk\0pcie_1_ldo\0pcie_1_slv_q2a_axi_clk\0pcie_tbu_clk\0pcie_phy_refgen_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_1_axi_clk\0pcie_pipe_clk_mux\0pcie_pipe_clk_ext_src";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00>;
			resets = <0x31 0x09 0x31 0x0c>;
			reset-names = "pcie_1_core_reset\0pcie_1_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1c80>;
			iommu-map = <0x00 0x29 0x1c80 0x01 0x100 0x29 0x1c81 0x01>;
			qcom,boot-option = <0x01>;
			qcom,aux-clk-freq = <0x14>;
			qcom,drv-supported;
			qcom,wr-halt-size = <0x08>;
			qcom,no-l0s-supported;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,ep-latency = <0x0a>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,pcie-phy-ver = <0x452>;
			qcom,phy-status-offset = <0x214>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x03 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0x48 0x90 0x00 0x58 0x0f 0x00 0x74 0x06 0x00 0x78 0x06 0x00 0x7c 0x16 0x00 0x80 0x16 0x00 0x84 0x36 0x00 0x88 0x36 0x00 0x94 0x08 0x00 0xa4 0x42 0x00 0xac 0x0a 0x00 0xb0 0x1a 0x00 0xb4 0x14 0x00 0xb8 0x34 0x00 0xbc 0x82 0x00 0xc4 0x68 0x00 0xcc 0x55 0x00 0xd0 0x55 0x00 0xd4 0x03 0x00 0xd8 0xab 0x00 0xdc 0xaa 0x00 0xe0 0x02 0x00 0x10c 0x02 0x00 0x110 0x24 0x00 0x118 0xb4 0x00 0x11c 0x03 0x00 0x154 0x34 0x00 0x158 0x01 0x00 0x16c 0x08 0x00 0x1ac 0xca 0x00 0x1b0 0x1e 0x00 0x1b4 0xa2 0x00 0x1b8 0x18 0x00 0x1bc 0x11 0x00 0xee4 0x02 0x00 0x16e4 0x04 0x00 0x1684 0xd5 0x00 0xe84 0xd5 0x00 0x1690 0x3f 0x00 0xe90 0x3f 0x00 0x115c 0x7f 0x00 0x1160 0xff 0x00 0x1164 0x7f 0x00 0x1168 0x34 0x00 0x116c 0xd8 0x00 0x1170 0xdc 0x00 0x1174 0xdc 0x00 0x1178 0x5c 0x00 0x117c 0x34 0x00 0x1180 0xa6 0x00 0x195c 0x7f 0x00 0x1960 0xff 0x00 0x1964 0x7f 0x00 0x1968 0x34 0x00 0x196c 0xd8 0x00 0x1970 0xdc 0x00 0x1974 0xdc 0x00 0x1978 0x5c 0x00 0x197c 0x34 0x00 0x1980 0xa6 0x00 0x10cc 0xf0 0x00 0x18cc 0xf0 0x00 0x10d8 0x0f 0x00 0x18d8 0x0f 0x00 0x10dc 0x00 0x00 0x18dc 0x00 0x00 0x11a4 0x38 0x00 0x19a4 0x38 0x00 0xe3c 0x1d 0x00 0x163c 0x1d 0x00 0xe40 0x0c 0x00 0x1640 0x0c 0x00 0x1190 0x34 0x00 0x1990 0x34 0x00 0x104c 0x08 0x00 0x184c 0x08 0x00 0x1050 0x08 0x00 0x1850 0x08 0x00 0x2dc 0x05 0x00 0x388 0x77 0x00 0x398 0x0b 0x00 0x3e0 0x0f 0x00 0x60c 0x1d 0x00 0x614 0x07 0x00 0x620 0xc1 0x00 0x694 0x00 0x00 0x200 0x00 0x00 0x244 0x03 0x00>;
			phandle = <0xdf>;

			pcie1_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				#address-cells = <0x05>;
				#size-cells = <0x00>;
				phandle = <0x4fe>;

				wil6210_pci {
					reg = <0x00 0x00 0x00 0x00 0x00>;
					qcom,iommu-group = <0x296>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x4ff>;

					wil6210_pci_iommu_group {
						reg = <0x00 0x00>;
						qcom,iommu-dma-addr-pool = <0x60000000 0xa0000000>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-pagetable = "coherent";
						phandle = <0x296>;
					};
				};
			};
		};

		qcom,pcie1_msi@17a10040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17a10040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x320 0x01 0x00 0x321 0x01 0x00 0x322 0x01 0x00 0x323 0x01 0x00 0x324 0x01 0x00 0x325 0x01 0x00 0x326 0x01 0x00 0x327 0x01 0x00 0x328 0x01 0x00 0x329 0x01 0x00 0x32a 0x01 0x00 0x32b 0x01 0x00 0x32c 0x01 0x00 0x32d 0x01 0x00 0x32e 0x01 0x00 0x32f 0x01 0x00 0x330 0x01 0x00 0x331 0x01 0x00 0x332 0x01 0x00 0x333 0x01 0x00 0x334 0x01 0x00 0x335 0x01 0x00 0x336 0x01 0x00 0x337 0x01 0x00 0x338 0x01 0x00 0x339 0x01 0x00 0x33a 0x01 0x00 0x33b 0x01 0x00 0x33c 0x01 0x00 0x33d 0x01 0x00 0x33e 0x01 0x00 0x33f 0x01>;
			phandle = <0x291>;
		};

		qcom,smp2p_interrupt_qvrexternal_5_out {
			compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
			qcom,smem-states = <0x297 0x00>;
			qcom,smem-state-names = "qvrexternal-smp2p-out";
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0d>;
			qcom,firmware-name = "a660_zap";
			memory-region = <0x298>;
			phandle = <0x500>;
		};

		qcom,kgsl-ddr-qos {
			compatible = "qcom,devfreq-qoslat";
			governor = "powersave";
			operating-points-v2 = <0xa1>;
			mboxes = <0x02 0x00>;
			phandle = <0x501>;
		};

		qcom,kgsl-3d0@3d00000 {
			compatible = "qcom,kgsl-3d0";
			status = "ok";
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3de0000 0x10000 0x3d8b000 0x2000 0x6900000 0x80000 0x634000 0x1000 0x636000 0x1000>;
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc\0rscc\0isense_cntl\0qdss_gfx\0rdpm_cx\0rdpm_mx";
			interrupts = <0x00 0x12c 0x04>;
			interrupt-names = "kgsl_3d0_irq";
			clocks = <0x31 0x2f 0x31 0x30 0x35 0x00 0x35 0x04 0x35 0x10 0x35 0x12 0x35 0x14 0x2f 0x00>;
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb\0gpu_cc_cx_gmu\0gpu_cc_hlos1_vote_gpu_smmu\0gpu_cc_hub_aon\0gpu_cc_hub_cx_int\0apb_pclk";
			qcom,chipid = <0x6060001>;
			qcom,no-nap;
			qcom,highest-bank-bit = <0x10>;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x04>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			nvmem-cells = <0x299>;
			nvmem-cell-names = "speed_bin";
			qcom,tzone-names = "gpuss-0-usr\0gpuss-1-usr";
			interconnect-names = "gpu_icc_path\0l3_path";
			interconnects = <0x92 0x17 0x8e 0x200 0x9f 0x00 0x9f 0x09>;
			qcom,bus-table-ddr7 = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x65ce03 0x7cb163 0x7f22ff>;
			qcom,bus-table-ddr8 = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17>;
			qcom,bus-table-cnoc = <0x00 0x64>;
			#cooling-cells = <0x02>;
			phandle = <0x78>;

			qcom,l3-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,l3-pwrlevels";

				qcom,l3-pwrlevel@0 {
					reg = <0x00>;
					qcom,l3-freq = <0x00>;
				};

				qcom,l3-pwrlevel@1 {
					reg = <0x01>;
					qcom,l3-freq = <0x249f0000>;
				};

				qcom,l3-pwrlevel@2 {
					reg = <0x02>;
					qcom,l3-freq = <0x5efc6800>;
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				compatible = "qcom,gpu-pwrlevel-bins";
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x00>;
					qcom,initial-pwrlevel = <0x09>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x2e5f5680>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2bfcfc80>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82b5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x1d4410c0>;
						qcom,level = <0x90>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82d5ffd>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x08>;
						qcom,gpu-freq = <0x169714c0>;
						qcom,level = <0x50>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882e5ffd>;
					};

					qcom,gpu-pwrlevel@9 {
						reg = <0x09>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x01>;
					qcom,initial-pwrlevel = <0x0a>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x35a4e900>;
						qcom,level = <0x1b0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2e5f5680>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x2bfcfc80>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82b5ffd>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x1d4410c0>;
						qcom,level = <0x90>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x08>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82d5ffd>;
					};

					qcom,gpu-pwrlevel@9 {
						reg = <0x09>;
						qcom,gpu-freq = <0x169714c0>;
						qcom,level = <0x50>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882e5ffd>;
					};

					qcom,gpu-pwrlevel@10 {
						reg = <0x0a>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x03>;
					qcom,initial-pwrlevel = <0x0a>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x35a4e900>;
						qcom,level = <0x1b0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2e5f5680>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x2bfcfc80>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82b5ffd>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x1d4410c0>;
						qcom,level = <0x90>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x08>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82d5ffd>;
					};

					qcom,gpu-pwrlevel@9 {
						reg = <0x09>;
						qcom,gpu-freq = <0x169714c0>;
						qcom,level = <0x50>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882e5ffd>;
					};

					qcom,gpu-pwrlevel@10 {
						reg = <0x0a>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x05>;
					qcom,initial-pwrlevel = <0x09>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x2e5f5680>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2bfcfc80>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82b5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x1d4410c0>;
						qcom,level = <0x90>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82d5ffd>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x08>;
						qcom,gpu-freq = <0x169714c0>;
						qcom,level = <0x50>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882e5ffd>;
					};

					qcom,gpu-pwrlevel@9 {
						reg = <0x09>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x07>;
					qcom,initial-pwrlevel = <0x09>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882a5ffd>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x2e5f5680>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x2bfcfc80>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0b>;
						qcom,bus-min-ddr8 = <0x0b>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82a5ffd>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x0b>;
						qcom,bus-min-ddr7 = <0x0b>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x0a>;
						qcom,bus-min-ddr8 = <0x0a>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0x882b5ffd>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0b>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x0b>;
						qcom,acd-level = <0xa82b5ffd>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x1d4410c0>;
						qcom,level = <0x90>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82c5ffd>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0xa82d5ffd>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x08>;
						qcom,gpu-freq = <0x169714c0>;
						qcom,level = <0x50>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x06>;
						qcom,bus-max-ddr7 = <0x0a>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882e5ffd>;
					};

					qcom,gpu-pwrlevel@9 {
						reg = <0x09>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x02>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x02>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x07>;
						qcom,acd-level = <0x882f5ffd>;
					};
				};
			};
		};

		qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x3da0000 0x20000>;
			vddcx-supply = <0xea>;
			phandle = <0x502>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xef 0x00 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x503>;
			};

			gfx3d_lpac {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xef 0x01 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x504>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xef 0x02 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x505>;
			};
		};

		qcom,gmu@3d69000 {
			compatible = "qcom,gpu-gmu";
			reg = <0x3d6a000 0x34000 0xb290000 0x10000>;
			reg-names = "kgsl_gmu_reg\0kgsl_gmu_pdc_cfg";
			interrupts = <0x00 0x130 0x04 0x00 0x131 0x04>;
			interrupt-names = "kgsl_hfi_irq\0kgsl_gmu_irq";
			regulator-names = "vddcx\0vdd";
			iommus = <0xef 0x05 0x400>;
			qcom,iommu-dma = "disabled";
			vddcx-supply = <0xea>;
			vdd-supply = <0x29a>;
			clocks = <0x35 0x04 0x35 0x0a 0x31 0x1b 0x31 0x2f 0x35 0x00 0x35 0x14 0x2f 0x00>;
			clock-names = "gmu_clk\0cxo_clk\0axi_clk\0memnoc_clk\0ahb_clk\0hub_clk\0apb_pclk";
			mboxes = <0x02 0x00>;
			mbox-names = "aop";
			phandle = <0x506>;
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800>;
			reg-names = "mdp_phys\0vbif_phys\0regdma_phys";
			clock-rate = <0x00 0x00 0x00 0x00 0x1b6b0b00 0x124f800 0x1b6b0b00 0x124f800>;
			clock-max-rate = <0x00 0x00 0x00 0x00 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			interrupts = <0x00 0x53 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x494>;
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000 0x1a000 0x1b000>;
			qcom,sde-ctl-size = <0x1e8>;
			qcom,sde-ctl-display-pref = "primary\0none\0none\0none\0none\0none";
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary\0primary\0none\0none\0none\0none";
			qcom,sde-mixer-cwb-pref = "none\0none\0cwb\0cwb\0cwb\0cwb";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-rc-off = <0x15800 0x14c00>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x06>;
			qcom,sde-wb-id = <0x02>;
			qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
			qcom,sde-wb-clk-status = <0x3bc 0x14>;
			qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
			qcom,sde-intf-size = <0x2c4>;
			qcom,sde-intf-type = "dp\0dsi\0dsi\0dp";
			qcom,sde-intf-tear-irq-off = <0x00 0x36800 0x37800 0x00>;
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x6e000 0x6f000>;
			qcom,sde-pp-slave = <0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-merge-3d-id = <0x00 0x00 0x01 0x01 0x02 0x02>;
			qcom,sde-merge-3d-off = <0x4f000 0x50000 0x51000>;
			qcom,sde-merge-3d-size = <0x10>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dsc-off = <0x81000 0x81000 0x82000 0x82000>;
			qcom,sde-dsc-size = <0x10>;
			qcom,sde-dsc-pair-mask = <0x02 0x01 0x04 0x03>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-enc = <0x100 0x200 0x100 0x200>;
			qcom,sde-dsc-enc-size = <0x100>;
			qcom,sde-dsc-ctl = <0xf00 0xf80 0xf00 0xf80>;
			qcom,sde-dsc-ctl-size = <0x10>;
			qcom,sde-dsc-native422-supp = <0x00 0x00 0x01 0x01>;
			qcom,sde-dsc-linewidth = <0x800>;
			qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-vdc-off = <0x7c000>;
			qcom,sde-vdc-size = <0x10>;
			qcom,sde-vdc-hw-rev = "vdc_1_2";
			qcom,sde-vdc-enc = <0x200>;
			qcom,sde-vdc-enc-size = <0x1c8>;
			qcom,sde-vdc-ctl = <0xf00>;
			qcom,sde-vdc-ctl-size = <0x10>;
			qcom,sde-sspp-type = "vig\0vig\0vig\0vig\0dma\0dma\0dma\0dma";
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-xin-id = <0x00 0x04 0x08 0x0c 0x01 0x05 0x09 0x0d>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
			qcom,sde-sspp-smart-dma-priority = <0x05 0x06 0x07 0x08 0x01 0x02 0x03 0x04>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x02 0x01 0x04 0x03 0x06 0x05>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2b4 0x00 0x2bc 0x00 0x2c4 0x00 0x2ac 0x08 0x2b4 0x08 0x2bc 0x08 0x2c4 0x08>;
			qcom,sde-sspp-clk-status = <0x2b0 0x00 0x2b8 0x00 0x2c0 0x00 0x2c8 0x00 0x2b0 0x0c 0x2b8 0x0c 0x2c8 0x0c 0x2c8 0x0e>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-qseed-scalar-version = <0x3000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0x1000>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-wb-linewidth-linear = <0x1400>;
			qcom,sde-mixer-blendstages = <0x0b>;
			qcom,sde-highest-bank-bit = <0x08 0x03 0x07 0x02>;
			qcom,sde-ubwc-version = <0x400>;
			qcom,sde-ubwc-swizzle = <0x06>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-ubwc-static = <0x01>;
			qcom,sde-macrotile-mode = <0x01>;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-has-dim-layer;
			qcom,sde-has-dest-scaler;
			qcom,sde-max-trusted-vm-displays = <0x01>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-bw-low-kbps = <0xb40dc0>;
			qcom,sde-max-bw-high-kbps = <0xec82e0>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-min-dram-ib-kbps = "\0\f5";
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-dspp-spr-off = <0x15400 0x14400>;
			qcom,sde-dspp-spr-size = <0x200>;
			qcom,sde-dspp-spr-version = <0x10000>;
			qcom,sde-dspp-demura-off = <0x15600 0x14800>;
			qcom,sde-dspp-demura-size = <0x200>;
			qcom,sde-dspp-demura-version = <0x10000>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-uidle-size = <0x70>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-cwb-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x03>;
			qcom,sde-vbif-qos-lutdma-remap = <0x03 0x03 0x03 0x03 0x04 0x04 0x04 0x06>;
			qcom,sde-danger-lut = <0xffff 0xffff 0x00 0x00 0xffff 0xffff 0x3ffff 0x3ffff 0x00 0x00 0x3ffff 0x3ffff>;
			qcom,sde-safe-lut = <0xfff0 0xff00 0xffff 0x3ff 0xff00 0xff00 0xfe00 0xfe00 0xffff 0x3ff 0xfe00 0xfe00>;
			qcom,sde-qos-lut-linear = <0x112233 0x44556677 0x112234 0x45566777>;
			qcom,sde-qos-lut-macrotile = <0x112233 0x44556677 0x112234 0x45566777>;
			qcom,sde-qos-lut-macrotile-qseed = <0x112233 0x66777777 0x112236 0x67777777>;
			qcom,sde-qos-lut-linear-qseed = <0x112233 0x66777777 0x112236 0x67777777>;
			qcom,sde-qos-lut-nrt = <0x00 0x00 0x00 0x00>;
			qcom,sde-qos-lut-cwb = "ffeA\0\0\0\0ffeA\0\0\0";
			qcom,sde-qos-refresh-rates = <0x3c 0x78>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-cpu-mask-performance = <0x0f>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-reg-dma-off = <0x00 0x400>;
			qcom,sde-reg-dma-id = <0x00 0x01>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-xin-id = <0x07>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-secure-sid-mask = <0x4000821>;
			qcom,pmic-arb = <0x29b>;
			qcom,pmic-arb-address = <0x3f800 0x3f900 0x3fa00>;
			qcom,sde-reg-bus,vectors-KBps = <0x00 0x00 0x00 0x12110 0x00 0x24220 0x00 0x40b28>;
			clocks = <0x31 0x1d 0x31 0x1e 0x31 0x1f 0x33 0x00 0x33 0x28 0x33 0x34 0x33 0x2a 0x33 0x30>;
			clock-names = "gcc_iface\0gcc_bus\0gcc_nrt_bus\0iface_clk\0core_clk\0vsync_clk\0lut_clk\0rot_clk";
			mmcx-supply = <0x22>;
			interconnects = <0xc8 0x27 0x8e 0x200 0xc8 0x28 0x8e 0x200 0x92 0x02 0x93 0x20e>;
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-data-bus1\0qcom,sde-reg-bus";
			qcom,sde-has-idle-pc;
			qcom,sde-dspp-ltm-version = <0x10001>;
			qcom,sde-dspp-ltm-off = <0x15300 0x14300>;
			phandle = <0x29c>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-gamut = <0x1d00 0x60001>;
				qcom,sde-vig-igc = <0x1d00 0x60000>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x200>;
				};

				dgm@1 {
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1200>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x1260 0x40000>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "mmcx";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.5";
			label = "dsi-ctrl-0";
			cell-index = <0x00>;
			frame-threshold-time-us = <0x320>;
			reg = <0xae94000 0x400 0xaf08000 0x04 0xae36000 0x300>;
			reg-names = "dsi_ctrl\0disp_cc_base\0mdp_intf_base";
			interrupt-parent = <0x29c>;
			interrupts = <0x04 0x00>;
			vdda-1p2-supply = <0x1f>;
			refgen-supply = <0xe1>;
			clocks = <0x33 0x02 0x33 0x03 0x33 0x05 0x33 0x2c 0x33 0x2d 0x33 0x24>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			phandle = <0x507>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x209e>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			compatible = "qcom,dsi-ctrl-hw-v2.5";
			label = "dsi-ctrl-1";
			cell-index = <0x01>;
			frame-threshold-time-us = <0x320>;
			reg = <0xae96000 0x400 0xaf08000 0x04 0xae37000 0x300>;
			reg-names = "dsi_ctrl\0disp_cc_base\0mdp_intf_base";
			interrupt-parent = <0x29c>;
			interrupts = <0x05 0x00>;
			vdda-1p2-supply = <0x1f>;
			refgen-supply = <0xe1>;
			clocks = <0x33 0x06 0x33 0x07 0x33 0x09 0x33 0x2e 0x33 0x2f 0x33 0x26>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			phandle = <0x508>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x209e>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94900 {
			compatible = "qcom,dsi-phy-v4.2";
			label = "dsi-phy-0";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xae94400 0x800 0xae94900 0x27c 0xaf03000 0x08 0xae94200 0x100>;
			reg-names = "dsi_phy\0pll_base\0gdsc_base\0dyn_refresh_base";
			pll-label = "dsi_pll_5nm";
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			vdda-0p9-supply = <0x1e>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			memory-region = <0x29d>;
			phandle = <0x509>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x92ae>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy1@ae96900 {
			compatible = "qcom,dsi-phy-v4.2";
			label = "dsi-phy-1";
			cell-index = <0x01>;
			#clock-cells = <0x01>;
			reg = <0xae96400 0x800 0xae96900 0x27c 0xaf03000 0x08 0xae96200 0x100>;
			reg-names = "dsi_phy\0pll_base\0gdsc_base\0dyn_refresh_base";
			pll-label = "dsi_pll_5nm";
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			vdda-0p9-supply = <0x1e>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x50a>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x92ae>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		disp_rdump_region@e1000000 {
			reg = <0xe1000000 0x800000>;
			label = "disp_rdump_region";
			phandle = <0x50b>;
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x29e>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x50c>;
			};
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x50d>;
		};

		qcom,dp_display@ae90000 {
			cell-index = <0x00>;
			compatible = "qcom,dp-display";
			usb-phy = <0xf4>;
			qcom,dp-aux-switch = <0x283>;
			qcom,ext-disp = <0x29e>;
			qcom,altmode-dev = <0x29f 0x00>;
			usb-controller = <0x2a0>;
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae91000 0x94 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x1a0 0x88ea000 0x200 0x88e8000 0x20 0xaee1000 0x34 0xae91400 0x94 0xaf03000 0x08>;
			reg-names = "dp_ahb\0dp_aux\0dp_link\0dp_p0\0dp_phy\0dp_ln_tx0\0dp_ln_tx1\0dp_mmss_cc\0dp_pll\0usb3_dp_com\0hdcp_physical\0dp_p1\0gdsc";
			interrupt-parent = <0x29c>;
			interrupts = <0x0c 0x00>;
			#clock-cells = <0x01>;
			clocks = <0x33 0x0c 0x38 0x00 0x31 0xc3 0x33 0x12 0x33 0x15 0x33 0x1b 0x2a1 0x05 0x33 0x17 0x33 0x1a 0x33 0x16>;
			clock-names = "core_aux_clk\0core_usb_ref_clk_src\0core_usb_pipe_clk\0link_clk\0link_iface_clk\0pixel_clk_rcg\0pixel_parent\0pixel1_clk_rcg\0strm0_pixel_clk\0strm1_pixel_clk";
			qcom,pll-revision = "5nm-v1";
			qcom,phy-version = <0x420>;
			qcom,aux-cfg0-settings = " ";
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,widebus-enable;
			qcom,mst-enable;
			qcom,dsc-feature-enable;
			qcom,fec-feature-enable;
			qcom,dsc-continuous-pps;
			vdda-1p2-supply = <0x1f>;
			vdda-0p9-supply = <0xf6>;
			vdd_mx-supply = <0x1a>;
			phandle = <0x2a1>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x54c4>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xdea80>;
					qcom,supply-max-voltage = <0xdea80>;
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x00>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			reg-names = "drv\0wrapper";
			qcom,sde-rsc-version = <0x04>;
			qcom,sde-dram-channels = <0x02>;
			vdd-supply = <0x3b>;
			clocks = <0x33 0x33 0x33 0x2b 0x33 0x32>;
			clock-names = "vsync_clk\0gdsc_clk\0iface_clk";
			qcom,msm-bus,active-only;
			interconnects = <0xc8 0x3eb 0x92 0x5e9 0xc8 0x3ec 0x92 0x5e9 0x8e 0x3e8 0x8e 0x5e8>;
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-data-bus1\0qcom,sde-ebi-bus";
			phandle = <0x50e>;
		};

		qcom,smmu_sde_unsec_cb {
			compatible = "qcom,smmu_sde_unsec";
			iommus = <0x29 0x820 0x402>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-earlymap;
			dma-coherent-hint-cached;
			phandle = <0x50f>;
		};

		qcom,smmu_sde_sec_cb {
			compatible = "qcom,smmu_sde_sec";
			iommus = <0x29 0x821 0x400>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0x0a>;
			phandle = <0x510>;
		};

		qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x41>;

			modem {
				qcom,instance-id = <0x00>;
				qcom,qmi-sensor-names = "pa\0pa_1\0qfe_wtr0\0modem_tsens\0qfe_mmw0\0qfe_mmw1\0qfe_mmw2\0qfe_mmw3\0xo_therm\0qfe_mmw_streamer0\0qfe_mmw0_mod\0qfe_mmw1_mod\0qfe_mmw2_mod\0qfe_mmw3_mod\0qfe_ret_pa0\0qfe_wtr_pa0\0qfe_wtr_pa1\0qfe_wtr_pa2\0qfe_wtr_pa3\0sys_therm1\0sys_therm2\0modem_tsens1\0mmw_pa1\0mmw_pa2\0mmw_pa3\0sdr_mmw_therm";
			};
		};

		mx_sdpm@0x00636000 {
			compatible = "qcom,sdpm";
			reg = <0x636000 0x1000>;
			clock-names = "cam_cc_ipe\0video_cc_mvs0\0gcc_gp1";
			clocks = <0x34 0x4b 0x32 0x03 0x31 0x22>;
			cam_cc_ipe-supply = <0x2a2>;
			video_cc_mvs0-supply = <0x284>;
			csr-id = <0x01 0x03 0x05>;
		};

		cx_sdpm@0x00634000 {
			compatible = "qcom,sdpm";
			reg = <0x634000 0x1000>;
			clock-names = "cam_cc_csi0phytiimer\0ufs_phy";
			clocks = <0x34 0x10 0x31 0xa1>;
			cam_cc_csi0phytiimer-supply = <0x2a2>;
			csr-id = <0x05 0x07>;
		};

		mx_rdpm_pe@0x00637000 {
			compatible = "qcom,policy-engine";
			#thermal-sensor-cells = <0x00>;
			reg = <0x637000 0x1000>;
			interrupts = <0x00 0xed 0x04>;
			phandle = <0x81>;
		};

		cx_rdpm_pe@0x00635000 {
			compatible = "qcom,policy-engine";
			#thermal-sensor-cells = <0x00>;
			reg = <0x635000 0x1000>;
			interrupts = <0x00 0xf3 0x04>;
			phandle = <0x85>;
		};

		qcom,ddr-cdev {
			compatible = "qcom,ddr-cooling-device";
			#cooling-cells = <0x02>;
			qcom,ddr-freq = <0x00 0x1a3ec0 0x1fd470 0x27a088 0x2cb168 0x3b3058 0x4ec028 0x5a7ff8 0x636938 0x79c3e0 0x7c2540 0x9f4188 0xba0518>;
			interconnects = <0x8e 0x03 0x8e 0x200>;
			phandle = <0x4e>;
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam-sync {
			compatible = "qcom,cam-sync";
			status = "ok";
		};

		qcom,csiphy0 {
			cell-index = <0x00>;
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			reg = <0xac6a000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0x6a000>;
			interrupts = <0x00 0x1dd 0x01>;
			interrupt-names = "csiphy0";
			gdscr-supply = <0x2a3>;
			csi-vdd-1p2-supply = <0x1f>;
			csi-vdd-0p9-supply = <0x1e>;
			rgltr-cntrl-support;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			clocks = <0x34 0x0e 0x34 0x1b 0x34 0x10 0x34 0x0f>;
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "nominal";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x511>;
		};

		qcom,csiphy1 {
			cell-index = <0x01>;
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			reg = <0xac6c000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0x6c000>;
			interrupts = <0x00 0x1de 0x01>;
			interrupt-names = "csiphy1";
			gdscr-supply = <0x2a3>;
			csi-vdd-1p2-supply = <0x1f>;
			csi-vdd-0p9-supply = <0x1e>;
			rgltr-cntrl-support;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			clocks = <0x34 0x0e 0x34 0x1c 0x34 0x12 0x34 0x11>;
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "nominal";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x512>;
		};

		qcom,csiphy2 {
			cell-index = <0x02>;
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			reg = <0xac6e000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0x6e000>;
			interrupts = <0x00 0x1df 0x01>;
			interrupt-names = "csiphy2";
			gdscr-supply = <0x2a3>;
			csi-vdd-1p2-supply = <0x1f>;
			csi-vdd-0p9-supply = <0x1e>;
			rgltr-cntrl-support;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			clocks = <0x34 0x0e 0x34 0x1d 0x34 0x14 0x34 0x13>;
			clock-names = "cphy_rx_clk_src\0csiphy2_clk\0csi2phytimer_clk_src\0csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "nominal";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x513>;
		};

		qcom,csiphy3 {
			cell-index = <0x03>;
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			reg = <0xac70000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0x70000>;
			interrupts = <0x00 0x1c0 0x01>;
			interrupt-names = "csiphy3";
			gdscr-supply = <0x2a3>;
			csi-vdd-1p2-supply = <0x1f>;
			csi-vdd-0p9-supply = <0x1e>;
			rgltr-cntrl-support;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			clocks = <0x34 0x0e 0x34 0x1e 0x34 0x16 0x34 0x15>;
			clock-names = "cphy_rx_clk_src\0csiphy3_clk\0csi3phytimer_clk_src\0csi3phytimer_clk";
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "nominal";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x514>;
		};

		qcom,csiphy4 {
			cell-index = <0x04>;
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			reg = <0xac72000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = "\0\a ";
			interrupts = <0x00 0x7a 0x01>;
			interrupt-names = "csiphy4";
			gdscr-supply = <0x2a3>;
			csi-vdd-1p2-supply = <0x1f>;
			csi-vdd-0p9-supply = <0x1e>;
			rgltr-cntrl-support;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			clocks = <0x34 0x0e 0x34 0x1f 0x34 0x18 0x34 0x17>;
			clock-names = "cphy_rx_clk_src\0csiphy4_clk\0csi4phytimer_clk_src\0csi4phytimer_clk";
			src-clock-name = "csi4phytimer_clk_src";
			clock-cntl-level = "nominal";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x515>;
		};

		qcom,csiphy5 {
			cell-index = <0x05>;
			compatible = "qcom,csiphy-v1.2.3\0qcom,csiphy";
			reg = <0xac74000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = "\0\a@";
			interrupts = <0x00 0x59 0x01>;
			interrupt-names = "csiphy5";
			gdscr-supply = <0x2a3>;
			csi-vdd-1p2-supply = <0x1f>;
			csi-vdd-0p9-supply = <0x1e>;
			rgltr-cntrl-support;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x126ec0 0xd8cc0>;
			rgltr-load-current = <0x00 0xd2f0 0x17890>;
			clocks = <0x34 0x0e 0x34 0x20 0x34 0x1a 0x34 0x19>;
			clock-names = "cphy_rx_clk_src\0csiphy5_clk\0csi5phytimer_clk_src\0csi5phytimer_clk";
			src-clock-name = "csi5phytimer_clk_src";
			clock-cntl-level = "nominal";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x516>;
		};

		qcom,cci0 {
			cell-index = <0x00>;
			compatible = "qcom,cci\0simple-bus";
			reg = <0xac4f000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4f000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x1cc 0x01>;
			status = "ok";
			gdscr-supply = <0x2a3>;
			regulator-names = "gdscr";
			clocks = <0x34 0x09 0x34 0x08>;
			clock-names = "cci_0_clk_src\0cci_0_clk";
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x2a4 0x2a5>;
			pinctrl-1 = <0x2a6 0x2a7>;
			gpios = <0x94 0x6b 0x00 0x94 0x6c 0x00 0x94 0x6d 0x00 0x94 0x6e 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA0\0CCI_I2C_CLK0\0CCI_I2C_DATA1\0CCI_I2C_CLK1";
			phandle = <0x517>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x518>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x519>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x51a>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x51b>;
			};
		};

		qcom,cci1 {
			cell-index = <0x01>;
			compatible = "qcom,cci\0simple-bus";
			reg = <0xac50000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x50000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x10f 0x01>;
			status = "ok";
			gdscr-supply = <0x2a3>;
			regulator-names = "gdscr";
			clocks = <0x34 0x0b 0x34 0x0a>;
			clock-names = "cci_1_clk_src\0cci_1_clk";
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x2a8 0x2a9>;
			pinctrl-1 = <0x2aa 0x2ab>;
			gpios = <0x94 0x6f 0x00 0x94 0x70 0x00 0x94 0x71 0x00 0x94 0x72 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA2\0CCI_I2C_CLK2\0CCI_I2C_DATA3\0CCI_I2C_CLK3";
			phandle = <0x51c>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x51d>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x51e>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x51f>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x520>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu\0simple-bus";
			status = "ok";

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x29 0x800 0x440 0x29 0x840 0x440 0x29 0xc00 0x440 0x29 0xc40 0x440>;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent-hint-cached;
				cam-smmu-label = "ife\0ife-cdm";
				multiple-client-devices;

				iova-mem-map {
					phandle = <0x521>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x29 0x2040 0x400 0x29 0x2440 0x400>;
				cam-smmu-label = "jpeg";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent-hint-cached;

				iova-mem-map {
					phandle = <0x522>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x2ac>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x29 0x20e2 0x400 0x29 0x24e2 0x400 0x29 0x2000 0x400 0x29 0x2400 0x400 0x29 0x2060 0x400 0x29 0x2460 0x400 0x29 0x2020 0x400 0x29 0x2420 0x400>;
				cam-smmu-label = "icp";
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
				iova-region-discard = <0xdff00000 0x300000>;
				dma-coherent-hint-cached;

				iova-mem-map {
					phandle = <0x523>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x00>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x00>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x500000>;
						iova-region-len = <0x10500000>;
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x04>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xee300000>;
						iova-region-id = <0x03>;
						iova-region-discard = <0xdff00000 0x300000>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x05>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x29 0x20c0 0x400 0x29 0x24c0 0x400>;
				cam-smmu-label = "cpas-cdm";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent-hint-cached;

				iova-mem-map {
					phandle = <0x524>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				cam-smmu-label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,cam-cpas {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top\0cam_camnoc\0cam_rpmh";
			reg = <0xac40000 0x1000 0xac42000 0x8000 0xbbf0000 0x1f00>;
			reg-cam-base = <0x40000 0x42000 0xbbf0000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x00 0x1cb 0x01>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x2a3>;
			clock-names = "gcc_ahb_clk\0gcc_axi_hf_clk\0gcc_axi_sf_clk\0slow_ahb_clk_src\0cpas_ahb_clk\0cpas_core_ahb_clk\0camnoc_axi_clk_src\0camnoc_axi_clk\0cpas_fast_ahb_clk_src";
			clocks = <0x31 0x15 0x31 0x16 0x31 0x17 0x34 0x76 0x34 0x0d 0x34 0x0c 0x34 0x06 0x34 0x05 0x34 0x21>;
			src-clock-name = "camnoc_axi_clk_src";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x11e1a300 0x00 0x5f5e100 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0xbebc200 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x11e1a300 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x1c9c3800 0x00 0x17d78400>;
			clock-cntl-level = "suspend\0lowsvs\0svs\0svs_l1\0nominal\0nominal_l1\0turbo";
			control-camnoc-axi-clk;
			camnoc-bus-width = <0x20>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			interconnect-names = "cam_ahb";
			interconnects = <0x92 0x02 0x93 0x205>;
			rpmh-bcm-info = <0x0c 0x04 0x800 0x00 0x04>;
			cam-ahb-num-cases = <0x08>;
			cam-ahb-bw-KBps = <0x00 0x00 0x00 0x12c00 0x00 0x12c00 0x00 0x249f0 0x00 0x249f0 0x00 0x493e0 0x00 0x493e0 0x00 0x493e0>;
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;
			vdd-corner-ahb-mapping = "suspend\0lowsvs\0lowsvs\0svs\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			client-id-based;
			client-names = "csiphy0\0csiphy1\0csiphy2\0csiphy3\0csiphy4\0csiphy5\0cci0\0cci1\0csid0\0csid1\0csid2\0csid3\0csid4\0ife0\0ife1\0ife2\0ife3\0ife4\0custom0\0custom1\0ipe0\0cam-cdm-intf0\0ife-cdm0\0ife-cdm1\0ife-cdm2\0cpas-cdm0\0bps0\0icp0\0jpeg-dma0\0jpeg-enc0\0tpg0\0tpg1";

			camera-bus-nodes {

				level3-nodes {
					level-index = <0x03>;

					level3-rt0-rd-wr-sum {
						cell-index = <0x00>;
						node-name = "level3-rt0-rd-wr-sum";
						traffic-merge-type = <0x00>;
						ib-bw-voting-needed;
						phandle = <0x2ad>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0";
							interconnects = <0xc8 0x0f 0x8e 0x200>;
						};
					};

					level3-nrt0-rd-wr-sum {
						cell-index = <0x01>;
						node-name = "level3-nrt0-rd-wr-sum";
						traffic-merge-type = <0x00>;
						phandle = <0x2ae>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0xc8 0x11 0x8e 0x200>;
						};
					};

					level3-nrt1-rd-wr-sum {
						cell-index = <0x02>;
						node-name = "level3-nrt1-rd-wr-sum";
						traffic-merge-type = <0x00>;
						phandle = <0x2af>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_icp";
							interconnects = <0xc8 0x10 0x8e 0x200>;
						};
					};
				};

				level2-nodes {
					level-index = <0x02>;
					camnoc-max-needed;

					level2-rt0-wr {
						cell-index = <0x03>;
						node-name = "level2-rt0-wr";
						parent-node = <0x2ad>;
						traffic-merge-type = <0x01>;
						phandle = <0x2b0>;
					};

					level2-rt0-rd {
						cell-index = <0x04>;
						node-name = "level2-rt0-rd";
						parent-node = <0x2ad>;
						traffic-merge-type = <0x01>;
						phandle = <0x2b1>;
					};

					level2-nrt0-wr {
						cell-index = <0x05>;
						node-name = "level2-nrt0-wr";
						parent-node = <0x2ae>;
						traffic-merge-type = <0x01>;
						phandle = <0x2b2>;
					};

					level2-nrt0-rd {
						cell-index = <0x06>;
						node-name = "level2-nrt0-rd";
						parent-node = <0x2ae>;
						traffic-merge-type = <0x01>;
						phandle = <0x2b3>;
					};

					level2-nrt1-rd {
						cell-index = <0x07>;
						node-name = "level2-nrt1-rd";
						parent-node = <0x2af>;
						traffic-merge-type = <0x00>;
						bus-width-factor = <0x04>;
						phandle = <0x2bd>;
					};
				};

				level1-nodes {
					level-index = <0x01>;
					camnoc-max-needed;

					level1-rt0-wr0 {
						cell-index = <0x08>;
						node-name = "level1-rt0-wr0";
						parent-node = <0x2b0>;
						traffic-merge-type = <0x00>;
						phandle = <0x2b4>;
					};

					level1-rt0-wr1 {
						cell-index = <0x09>;
						node-name = "level1-rt0-wr1";
						parent-node = <0x2b0>;
						traffic-merge-type = <0x00>;
						phandle = <0x2b5>;
					};

					level1-rt0-rd0 {
						cell-index = <0x0a>;
						node-name = "level1-rt0-rd0";
						parent-node = <0x2b1>;
						traffic-merge-type = <0x00>;
						phandle = <0x2b6>;
					};

					level1-rt0-wr2 {
						cell-index = <0x0b>;
						node-name = "level1-rt0-wr2";
						parent-node = <0x2b0>;
						traffic-merge-type = <0x00>;
						phandle = <0x2b7>;
					};

					level1-rt0-wr3 {
						cell-index = <0x0c>;
						node-name = "level1-rt0-wr3";
						parent-node = <0x2b0>;
						traffic-merge-type = <0x00>;
						phandle = <0x2b8>;
					};

					level1-nrt0-wr0 {
						cell-index = <0x0d>;
						node-name = "level1-nrt0-wr0";
						parent-node = <0x2b2>;
						traffic-merge-type = <0x00>;
						phandle = <0x2b9>;
					};

					level1-nrt0-rd0 {
						cell-index = <0x0e>;
						node-name = "level1-nrt0-rd0";
						parent-node = <0x2b3>;
						traffic-merge-type = <0x00>;
						phandle = <0x2ba>;
					};

					level1-nrt0-wr1 {
						cell-index = <0x0f>;
						node-name = "level1-nrt0-wr1";
						parent-node = <0x2b2>;
						traffic-merge-type = <0x00>;
						phandle = <0x2bb>;
					};

					level1-nrt0-rd1 {
						cell-index = <0x10>;
						node-name = "level1-nrt0-rd2";
						parent-node = <0x2b3>;
						traffic-merge-type = <0x00>;
						phandle = <0x2bc>;
					};
				};

				level0-nodes {
					level-index = <0x00>;

					ife2-ubwc-stats-wr {
						cell-index = <0x11>;
						node-name = "ife2-ubwc-stats-wr";
						client-name = "ife2";
						traffic-data = <0x102>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x01 0x02 0x03>;
						parent-node = <0x2b0>;
						phandle = <0x525>;
					};

					ife0-ubwc-stats-wr {
						cell-index = <0x12>;
						node-name = "ife0-ubwc-stats-wr";
						client-name = "ife0";
						traffic-data = <0x102>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x01 0x02 0x03>;
						parent-node = <0x2b4>;
						phandle = <0x526>;
					};

					ife1-ubwc-stats-wr {
						cell-index = <0x13>;
						node-name = "ife1-ubwc-stats-wr";
						client-name = "ife1";
						traffic-data = <0x102>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x01 0x02 0x03>;
						parent-node = <0x2b4>;
						phandle = <0x527>;
					};

					ife0-linear-pdaf-wr {
						cell-index = <0x14>;
						node-name = "ife0-linear-pdaf-wr";
						client-name = "ife0";
						traffic-data = <0x101>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x08>;
						parent-node = <0x2b5>;
						phandle = <0x528>;
					};

					ife1-linear-pdaf-wr {
						cell-index = <0x15>;
						node-name = "ife1-linear-pdaf-wr";
						client-name = "ife1";
						traffic-data = <0x101>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x08>;
						parent-node = <0x2b5>;
						phandle = <0x529>;
					};

					ife2-linear-pdaf-wr {
						cell-index = <0x16>;
						node-name = "ife2-linear-pdaf-wr";
						client-name = "ife2";
						traffic-data = <0x101>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x08>;
						parent-node = <0x2b5>;
						phandle = <0x52a>;
					};

					ife3-rdi-all-wr {
						cell-index = <0x17>;
						node-name = "ife3-rdi-all-wr";
						client-name = "ife3";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x2b5>;
						phandle = <0x52b>;
					};

					ife0-rdi-all-rd {
						cell-index = <0x18>;
						node-name = "ife0-rdi-all-rd";
						client-name = "ife0";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x2b6>;
						phandle = <0x52c>;
					};

					ife1-rdi-all-rd {
						cell-index = <0x19>;
						node-name = "ife1-rdi-all-rd";
						client-name = "ife1";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x2b6>;
						phandle = <0x52d>;
					};

					ife2-rdi-all-rd {
						cell-index = <0x1a>;
						node-name = "ife2-rdi-all-rd";
						client-name = "ife2";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x2b6>;
						phandle = <0x52e>;
					};

					custom0-rd {
						cell-index = <0x1b>;
						node-name = "custom0-rd";
						client-name = "custom0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2b6>;
						phandle = <0x52f>;
					};

					custom1-rd {
						cell-index = <0x1c>;
						node-name = "custom1-rd";
						client-name = "custom1";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2b6>;
						phandle = <0x530>;
					};

					ife2-rdi-pixel-raw-wr {
						cell-index = <0x1d>;
						node-name = "ife2-rdi-pixel-raw-wr";
						client-name = "ife2";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						parent-node = <0x2b7>;
						phandle = <0x531>;
					};

					ife4-rdi-all-wr {
						cell-index = <0x1e>;
						node-name = "ife4-rdi-all-wr";
						client-name = "ife4";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07>;
						parent-node = <0x2b7>;
						phandle = <0x532>;
					};

					custom1-wr {
						cell-index = <0x1f>;
						node-name = "custom1-wr";
						client-name = "custom1";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x2b7>;
						phandle = <0x533>;
					};

					ife0-rdi-pixel-raw-wr {
						cell-index = <0x20>;
						node-name = "ife0-rdi-pixel-raw-wr";
						client-name = "ife0";
						traffic-data = <0x104>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						parent-node = <0x2b8>;
						phandle = <0x534>;
					};

					ife1-rdi-pixel-raw-wr {
						cell-index = <0x21>;
						node-name = "ife1-rdi-pixel-raw-wr";
						client-name = "ife1";
						traffic-data = <0x104>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						parent-node = <0x2b8>;
						phandle = <0x535>;
					};

					custom0-wr {
						cell-index = <0x22>;
						node-name = "custom0-wr";
						client-name = "custom0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x2b8>;
						phandle = <0x536>;
					};

					ipe0-all-wr {
						cell-index = <0x23>;
						node-name = "ipe0-all-wr";
						client-name = "ipe0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x22 0x23 0x24>;
						parent-node = <0x2b9>;
						phandle = <0x537>;
					};

					bps0-all-wr {
						cell-index = <0x24>;
						node-name = "bps0-all-wr";
						client-name = "bps0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x2b9>;
						phandle = <0x538>;
					};

					ipe0-ref-rd {
						cell-index = <0x25>;
						node-name = "ipe0-ref-rd";
						client-name = "ipe0";
						traffic-data = <0x21>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2ba>;
						phandle = <0x539>;
					};

					bps0-all-rd {
						cell-index = <0x26>;
						node-name = "bps0-all-rd";
						client-name = "bps0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2ba>;
						phandle = <0x53a>;
					};

					ipe0-in-rd {
						cell-index = <0x27>;
						node-name = "ipe0-in-rd";
						client-name = "ipe0";
						traffic-data = <0x20>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2b3>;
						phandle = <0x53b>;
					};

					jpeg-enc0-all-wr {
						cell-index = <0x28>;
						node-name = "jpeg-enc0-all-wr";
						client-name = "jpeg-enc0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x2bb>;
						phandle = <0x53c>;
					};

					jpeg-dma0-all-wr {
						cell-index = <0x29>;
						node-name = "jpeg-dma0-all-wr";
						client-name = "jpeg-dma0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x2bb>;
						phandle = <0x53d>;
					};

					jpeg-enc0-all-rd {
						cell-index = <0x2a>;
						node-name = "jpeg-enc0-all-rd";
						client-name = "jpeg-enc0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2bc>;
						phandle = <0x53e>;
					};

					jpeg-dma0-all-rd {
						cell-index = <0x2b>;
						node-name = "jpeg-dma0-all-rd";
						client-name = "jpeg-dma0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2bc>;
						phandle = <0x53f>;
					};

					cpas-cdm0-all-rd {
						cell-index = <0x2c>;
						node-name = "cpas-cdm0-all-rd";
						client-name = "cpas-cdm0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2b3>;
						phandle = <0x540>;
					};

					icp0-all-rd {
						cell-index = <0x2d>;
						node-name = "icp0-all-rd";
						client-name = "icp0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x2bd>;
						phandle = <0x541>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x00>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x01>;
			cdm-client-names = "vfe\0jpegdma\0jpegenc";
			status = "ok";
		};

		qcom,cpas-cdm0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas-cdm1_2";
			label = "cpas-cdm";
			reg = <0xac4d000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x4d000>;
			interrupts = <0x00 0x1cd 0x01>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "cam_cc_cpas_slow_ahb_clk\0cam_cc_cpas_ahb_clk";
			clocks = <0x34 0x76 0x34 0x0d>;
			clock-rates = <0x00 0x00>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife3\0ife4\0dualife";
			status = "ok";
		};

		qcom,ife-cdm0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-ife-cdm1_2";
			label = "ife-cdm";
			reg = <0xacb4200 0x1000>;
			reg-names = "ife-cdm0";
			reg-cam-base = "\0\vB";
			interrupts = <0x00 0x1c8 0x01>;
			interrupt-names = "ife-cdm0";
			regulator-names = "camss\0ife0";
			camss-supply = <0x2a3>;
			ife0-supply = <0x2be>;
			clock-names = "ife_0_ahb\0ife_0_areg\0ife_clk\0ife_axi_clk\0cam_cc_cpas_ahb_clk";
			clocks = <0x34 0x26 0x34 0x27 0x34 0x29 0x34 0x28 0x34 0x0d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			cdm-client-names = "ife0";
			status = "ok";
		};

		qcom,ife-cdm1 {
			cell-index = <0x01>;
			compatible = "qcom,cam-ife-cdm1_2";
			label = "ife-cdm";
			reg = <0xacc3200 0x1000>;
			reg-names = "ife-cdm1";
			reg-cam-base = "\0\f2";
			interrupts = <0x00 0x11f 0x01>;
			interrupt-names = "ife-cdm1";
			regulator-names = "camss\0ife1";
			camss-supply = <0x2a3>;
			ife1-supply = <0x2bf>;
			clock-names = "ife_1_ahb\0ife_1_areg\0ife_clk\0ife_axi_clk\0cam_cc_cpas_ahb_clk";
			clocks = <0x34 0x2f 0x34 0x30 0x34 0x32 0x34 0x31 0x34 0x0d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			cdm-client-names = "ife1";
			status = "ok";
		};

		qcom,ife-cdm2 {
			cell-index = <0x02>;
			compatible = "qcom,cam-ife-cdm1_2";
			label = "ife-cdm";
			reg = <0xacef200 0x1000>;
			reg-names = "ife-cdm2";
			reg-cam-base = <0xef200>;
			interrupts = <0x00 0x282 0x01>;
			interrupt-names = "ife-cdm2";
			regulator-names = "camss\0ife2";
			camss-supply = <0x2a3>;
			ife2-supply = <0x2c0>;
			clock-names = "ife_2_ahb\0ife_2_areg\0ife_clk\0ife_axi_clk\0cam_cc_cpas_ahb_clk";
			clocks = <0x34 0x38 0x34 0x39 0x34 0x3b 0x34 0x3a 0x34 0x0d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			cdm-client-names = "ife2";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid0 {
			cell-index = <0x00>;
			compatible = "qcom,csid580";
			reg-names = "csid";
			reg = <0xacb5200 0x1000>;
			reg-cam-base = "\0\vR";
			interrupt-names = "csid";
			interrupts = <0x00 0x1d0 0x01>;
			regulator-names = "camss\0ife0";
			camss-supply = <0x2a3>;
			ife0-supply = <0x2be>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_0_areg\0ife_0_ahb\0ife_axi_clk";
			clocks = <0x34 0x2d 0x34 0x2c 0x34 0x0e 0x34 0x2b 0x34 0x2a 0x34 0x29 0x34 0x27 0x34 0x26 0x34 0x28>;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x14257880 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x542>;
		};

		qcom,ife0 {
			cell-index = <0x00>;
			compatible = "qcom,vfe580";
			reg-names = "ife\0cam_camnoc";
			reg = <0xacb4000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xb4000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d1 0x01>;
			regulator-names = "camss\0ife0";
			camss-supply = <0x2a3>;
			ife0-supply = <0x2be>;
			clock-names = "ife_0_ahb\0ife_0_areg\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x34 0x26 0x34 0x27 0x34 0x2a 0x34 0x29 0x34 0x28>;
			clock-rates = <0x00 0x00 0x14257880 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x34 0x2e>;
			clock-rates-option = <0x2aea5400>;
			ubwc-static-cfg = <0x1026 0x1036>;
			cam_hw_pid = <0x1c 0x04 0x10 0x08>;
			status = "ok";
			phandle = <0x543>;
		};

		qcom,csid1 {
			cell-index = <0x01>;
			compatible = "qcom,csid580";
			reg-names = "csid";
			reg = <0xacc4200 0x1000>;
			reg-cam-base = "\0\fB";
			interrupt-names = "csid";
			interrupts = <0x00 0x1d2 0x01>;
			regulator-names = "camss\0ife1";
			camss-supply = <0x2a3>;
			ife1-supply = <0x2bf>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_1_areg\0ife_1_ahb\0ife_axi_clk";
			clocks = <0x34 0x36 0x34 0x35 0x34 0x0e 0x34 0x34 0x34 0x33 0x34 0x32 0x34 0x30 0x34 0x2f 0x34 0x31>;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x14257880 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x544>;
		};

		qcom,ife1 {
			cell-index = <0x01>;
			compatible = "qcom,vfe580";
			reg-names = "ife\0cam_camnoc";
			reg = <0xacc3000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xc3000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d3 0x01>;
			regulator-names = "camss\0ife1";
			camss-supply = <0x2a3>;
			ife1-supply = <0x2bf>;
			clock-names = "ife_1_ahb\0ife_1_areg\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x34 0x2f 0x34 0x30 0x34 0x33 0x34 0x32 0x34 0x31>;
			clock-rates = <0x00 0x00 0x14257880 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x34 0x37>;
			clock-rates-option = <0x2aea5400>;
			ubwc-static-cfg = <0x1026 0x1036>;
			cam_hw_pid = <0x1d 0x05 0x11 0x09>;
			status = "ok";
			phandle = <0x545>;
		};

		qcom,csid2 {
			cell-index = <0x02>;
			compatible = "qcom,csid580";
			reg-names = "csid";
			reg = <0xacf0200 0x1000>;
			reg-cam-base = <0xf0200>;
			interrupt-names = "csid";
			interrupts = <0x00 0x280 0x01>;
			regulator-names = "camss\0ife2";
			camss-supply = <0x2a3>;
			ife2-supply = <0x2c0>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_2_areg\0ife_2_ahb\0ife_axi_clk";
			clocks = <0x34 0x3f 0x34 0x3e 0x34 0x0e 0x34 0x3d 0x34 0x3c 0x34 0x3b 0x34 0x39 0x34 0x38 0x34 0x3a>;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x14257880 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x2aea5400 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x546>;
		};

		qcom,ife2 {
			cell-index = <0x02>;
			compatible = "qcom,vfe580";
			reg-names = "ife\0cam_camnoc";
			reg = <0xacef000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xef000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x281 0x01>;
			regulator-names = "camss\0ife2";
			camss-supply = <0x2a3>;
			ife2-supply = <0x2c0>;
			clock-names = "ife_2_ahb\0ife_2_areg\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x34 0x38 0x34 0x39 0x34 0x3c 0x34 0x3b 0x34 0x3a>;
			clock-rates = <0x00 0x00 0x14257880 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00 0x00 0x00 0x2aea5400 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			ubwc-static-cfg = <0x1026 0x1036>;
			cam_hw_pid = <0x17 0x06 0x14 0x0a>;
			status = "ok";
			phandle = <0x547>;
		};

		qcom,csid-lite0 {
			cell-index = <0x03>;
			compatible = "qcom,csid-lite580";
			reg-names = "csid-lite";
			reg = <0xacd9200 0x1000>;
			reg-cam-base = <0xd9200>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x1d4 0x01>;
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_lite_ahb\0ife_clk";
			clocks = <0x34 0x46 0x34 0x45 0x34 0x0e 0x34 0x44 0x34 0x43 0x34 0x40 0x34 0x42>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x548>;
		};

		qcom,ife-lite0 {
			cell-index = <0x03>;
			compatible = "qcom,vfe-lite580";
			reg-names = "ife-lite";
			reg = <0xacd9000 0x2200>;
			reg-cam-base = <0xd9000>;
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x1d5 0x01>;
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "ife_lite_ahb\0ife_lite_axi\0ife_clk_src\0ife_clk";
			clocks = <0x34 0x40 0x34 0x41 0x34 0x43 0x34 0x42>;
			clock-rates = <0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x07>;
			status = "ok";
			phandle = <0x549>;
		};

		qcom,csid-lite1 {
			cell-index = <0x04>;
			compatible = "qcom,csid-lite580";
			reg-names = "csid-lite";
			reg = <0xacdb400 0x1000>;
			reg-cam-base = <0xdb400>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x167 0x01>;
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_lite_ahb\0ife_clk";
			clocks = <0x34 0x46 0x34 0x45 0x34 0x0e 0x34 0x44 0x34 0x43 0x34 0x40 0x34 0x42>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x54a>;
		};

		qcom,ife-lite1 {
			cell-index = <0x04>;
			compatible = "qcom,vfe-lite580";
			reg-names = "ife-lite";
			reg = <0xacdb200 0x2200>;
			reg-cam-base = <0xdb200>;
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x168 0x01>;
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "ife_lite_ahb\0ife_lite_axi\0ife_clk_src\0ife_clk";
			clocks = <0x34 0x40 0x34 0x41 0x34 0x43 0x34 0x42>;
			clock-rates = <0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x15>;
			status = "ok";
			phandle = <0x54b>;
		};

		qcom,tpg0@ac97000 {
			cell-index = <0x00>;
			compatible = "qcom,tpg102";
			reg-names = "tpg0\0cam_cpas_top";
			reg = <0xac97000 0x100 0xac40000 0x1000>;
			reg-cam-base = <0x97000 0x40000>;
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			clocks = <0x34 0x0e 0x34 0x1b 0x34 0x10 0x34 0x0f>;
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			clock-cntl-level = "nominal";
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
			phandle = <0x54c>;
		};

		qcom,tpg1@ac98000 {
			cell-index = <0x01>;
			compatible = "qcom,tpg102";
			reg-names = "tpg1\0cam_cpas_top";
			reg = <0xac98000 0x100 0xac40000 0x1000>;
			reg-cam-base = <0x98000 0x40000>;
			regulator-names = "camss";
			camss-supply = <0x2a3>;
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			clocks = <0x34 0x0e 0x34 0x1c 0x34 0x12 0x34 0x11>;
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			clock-cntl-level = "nominal";
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
			phandle = <0x54d>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5\0qcom,ipe0\0qcom,bps";
			num-a5 = <0x01>;
			num-ipe = <0x01>;
			num-bps = <0x01>;
			status = "ok";
			icp_pc_en;
			ipe_bps_pc_en;
		};

		qcom,a5 {
			cell-index = <0x00>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic\0a5_sierra\0a5_csr";
			reg-cam-base = <0x00 0x10000 0x18000>;
			interrupts = <0x00 0x1cf 0x01>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x2a3>;
			clock-names = "soc_fast_ahb\0icp_ahb_clk\0icp_clk_src\0icp_clk";
			src-clock-name = "icp_clk_src";
			clocks = <0x34 0x21 0x34 0x23 0x34 0x25 0x34 0x24>;
			clock-rates = <0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
			ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
			ubwc-bps-fetch-cfg = <0x707b 0x7083>;
			ubwc-bps-write-cfg = <0x161ef 0x1620f>;
			qos-val = <0xa0a>;
			status = "ok";
			phandle = <0x54e>;
		};

		qcom,ipe0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-ipe";
			reg = <0xac9a000 0x12000>;
			reg-names = "ipe0_top";
			reg-cam-base = <0x9a000>;
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0x2a2>;
			clock-names = "ipe_0_ahb_clk\0ipe_0_areg_clk\0ipe_0_axi_clk\0ipe_0_clk_src\0ipe_0_clk";
			src-clock-name = "ipe_0_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x34 0x47 0x34 0x48 0x34 0x49 0x34 0x4b 0x34 0x4a>;
			clock-rates = <0x00 0x00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x1ad27480 0x00 0x00 0x00 0x00 0x1f4add40 0x00 0x00 0x00 0x00 0x29b92700 0x00 0x00 0x00 0x00 0x29b92700 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x54f>;
		};

		qcom,bps {
			cell-index = <0x00>;
			compatible = "qcom,cam-bps";
			reg = <0xac7a000 0x8000>;
			reg-names = "bps_top";
			reg-cam-base = <0x7a000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0x2c1>;
			clock-names = "bps_ahb_clk\0bps_areg_clk\0bps_axi_clk\0bps_clk_src\0bps_clk";
			src-clock-name = "bps_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x34 0x00 0x34 0x01 0x34 0x02 0x34 0x04 0x34 0x03>;
			clock-rates = <0x00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x550>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc\0qcom,jpegdma";
			num-jpeg-enc = <0x01>;
			num-jpeg-dma = <0x01>;
			status = "ok";
		};

		qcom,jpegenc {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac53000 0x4000>;
			reg-cam-base = <0x53000>;
			interrupt-names = "jpeg";
			interrupts = <0x00 0x1da 0x01>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x2a3>;
			clock-names = "jpegenc_clk_src\0jpegenc_clk";
			clocks = <0x34 0x4d 0x34 0x4c>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x551>;
		};

		qcom,jpegdma {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac57000 0x4000>;
			reg-cam-base = <0x57000>;
			interrupt-names = "jpegdma";
			interrupts = <0x00 0x1db 0x01>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x2a3>;
			clock-names = "jpegdma_clk_src\0jpegdma_clk";
			clocks = <0x34 0x4d 0x34 0x4c>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x552>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x2c2 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x2c3 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x2c4 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x2c5 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};
	};

	shell_front {
		compatible = "oplus,shell-temp";
	};

	shell_frame {
		compatible = "oplus,shell-temp";
	};

	shell_back {
		compatible = "oplus,shell-temp";
	};

	__symbols__ {
		reserved_memory = "/reserved-memory";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_region@80700000";
		cmd_db = "/reserved-memory/reserved-memory@80860000";
		reserved_xbl_uefi_log = "/reserved-memory/res_xbl_uefi_log_region@80880000";
		smem_mem = "/reserved-memory/smem_region@80900000";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		cdsp_secure_heap = "/reserved-memory/cdsp_secure_heap@80c00000";
		pil_camera_mem = "/reserved-memory/pil_camera_region@85200000";
		pil_video_mem = "/reserved-memory/pil_video_region@85700000";
		pil_cvp_mem = "/reserved-memory/pil_cvp_region@85c00000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@86100000";
		pil_slpi_mem = "/reserved-memory/pil_slpi_region@88200000";
		pil_cdsp_mem = "/reserved-memory/pil_cdsp_region@89700000";
		pil_ipa_fw_mem = "/reserved-memory/pil_ipa_fw_region@8b500000";
		pil_ipa_gsi_mem = "/reserved-memory/pil_ipa_gsi_region@8b510000";
		pil_gpu_mem = "/reserved-memory/pil_gpu_region@8b51a000";
		pil_spss_mem = "/reserved-memory/pil_spss_region@8b600000";
		pil_modem_mem = "/reserved-memory/modem_region@8b800000";
		hyp_reserved_mem = "/reserved-memory/qheebsp_dbg_vm_hyp_region@d0000000";
		pil_trustedvm_mem = "/reserved-memory/pil_trustedvm_region@d0800000";
		qrtr_shbuf = "/reserved-memory/qrtr-shmem";
		chan0_shbuf = "/reserved-memory/neuron_block@0";
		chan1_shbuf = "/reserved-memory/neuron_block@1";
		removed_mem = "/reserved-memory/removed_region@d8800000";
		adsp_mem = "/reserved-memory/adsp_region";
		sdsp_mem = "/reserved-memory/sdsp_region";
		cdsp_mem = "/reserved-memory/cdsp_region";
		user_contig_mem = "/reserved-memory/user_contig_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		dump_mem = "/reserved-memory/mem_dump_region";
		sp_mem = "/reserved-memory/sp_region";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		splash_memory = "/reserved-memory/splash_region";
		demura_memory_0 = "/reserved-memory/demura_region_0";
		demura_memory_1 = "/reserved-memory/demura_region_1";
		dfps_data_memory = "/reserved-memory/dfps_data_region";
		memshare_mem = "/reserved-memory/memshare_region";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		firmware = "/firmware";
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		CPU1 = "/cpus/cpu@100";
		L2_1 = "/cpus/cpu@100/l2-cache";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		CPU3 = "/cpus/cpu@300";
		L2_3 = "/cpus/cpu@300/l2-cache";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		soc = "/soc";
		apps_rsc = "/soc/rsc@18200000";
		apps_bcm_voter = "/soc/rsc@18200000/bcm_voter";
		clock_rpmh = "/soc/rsc@18200000/qcom,rpmhclk";
		VDD_MXC_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level";
		S9B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level";
		pm8350_s9_level = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level";
		VDD_MXC_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level-ao";
		S9B_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level-ao";
		pm8350_s9_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level-ao";
		VDD_MXC_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-mmcx-sup-level";
		VDD_MXA_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level";
		S5B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level";
		pm8350_s5_level = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level";
		VDD_MXA_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level-ao";
		S5B_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level-ao";
		pm8350_s5_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level-ao";
		VDD_MXA_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-mmcx-sup-level";
		VDD_GFX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		S6B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		pm8350_s6_level = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		S10B = "/soc/rsc@18200000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		pm8350_s10 = "/soc/rsc@18200000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		S11B = "/soc/rsc@18200000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		pm8350_s11 = "/soc/rsc@18200000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		S12B = "/soc/rsc@18200000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		pm8350_s12 = "/soc/rsc@18200000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		L1B = "/soc/rsc@18200000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		pm8350_l1 = "/soc/rsc@18200000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		L2B = "/soc/rsc@18200000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		pm8350_l2 = "/soc/rsc@18200000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		L3B = "/soc/rsc@18200000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		pm8350_l3 = "/soc/rsc@18200000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		VDD_LPI_MX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		L4B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		pm8350_l4_level = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		L5B = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		pm8350_l5 = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		L5B_AO = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		pm8350_l5_ao = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		L6B = "/soc/rsc@18200000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		pm8350_l6 = "/soc/rsc@18200000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		L7B = "/soc/rsc@18200000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		pm8350_l7 = "/soc/rsc@18200000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		VDD_LPI_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		L8B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		pm8350_l8_level = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		L9B = "/soc/rsc@18200000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		pm8350_l9 = "/soc/rsc@18200000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		S1C = "/soc/rsc@18200000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		pm8350c_s1 = "/soc/rsc@18200000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		VDD_EBI_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350c-s2-level";
		S2C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350c-s2-level";
		pm8350c_s2_level = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350c-s2-level";
		S3C = "/soc/rsc@18200000/rpmh-regulator-smpc3/regulator-pm8350c-s3";
		pm8350c_s3 = "/soc/rsc@18200000/rpmh-regulator-smpc3/regulator-pm8350c-s3";
		VDD_MODEM_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		S4C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		pm8350c_s4_level = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		VDD_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		S6C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		pm8350c_s6_level = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		S6C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		pm8350c_s6_level_ao = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-mmcx-sup-level";
		VDD_MMCX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		S8C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		VDD_MM_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		pm8350c_s8_level = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		S8C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		VDD_MM_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		pm8350c_s8_level_ao = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		S10C = "/soc/rsc@18200000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		pm8350c_s10 = "/soc/rsc@18200000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		L1C = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		pm8350c_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		L1C_AO = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-ao";
		pm8350c_l1_ao = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-ao";
		L2C = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		pm8350c_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		L3C = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		pm8350c_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		L4C = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		pm8350c_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		L5C = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		pm8350c_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		L6C = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		pm8350c_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		L7C = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		pm8350c_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		L8C = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		pm8350c_l8 = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		L9C = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		pm8350c_l9 = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		L10C = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		pm8350c_l10 = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		L11C = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		pm8350c_l11 = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		L12C = "/soc/rsc@18200000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		pm8350c_l12 = "/soc/rsc@18200000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		L13C = "/soc/rsc@18200000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		pm8350c_l13 = "/soc/rsc@18200000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		BOB = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		pm8350c_bob = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		L1D = "/soc/rsc@18200000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		pm8350b_l1 = "/soc/rsc@18200000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		S1E = "/soc/rsc@18200000/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		pmr735a_s1 = "/soc/rsc@18200000/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		S2E = "/soc/rsc@18200000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		pmr735a_s2 = "/soc/rsc@18200000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		S3E = "/soc/rsc@18200000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		pmr735a_s3 = "/soc/rsc@18200000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		L1E = "/soc/rsc@18200000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		pmr735a_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		L2E = "/soc/rsc@18200000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		pmr735a_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		L3E = "/soc/rsc@18200000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		pmr735a_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		L4E = "/soc/rsc@18200000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		pmr735a_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		L5E = "/soc/rsc@18200000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		pmr735a_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		L6E = "/soc/rsc@18200000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		pmr735a_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		L7E = "/soc/rsc@18200000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		pmr735a_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		slim_aud = "/soc/slim@3ac0000";
		btfmslim_codec = "/soc/slim@3ac0000/qca6490";
		intc = "/soc/interrupt-controller@17a00000";
		arch_timer = "/soc/timer";
		memtimer = "/soc/timer@17c20000";
		dcc = "/soc/dcc_v2@117f000";
		cpu_pmu = "/soc/cpu-pmu";
		tlmm = "/soc/pinctrl@f000000";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		wcnss_en_sleep = "/soc/pinctrl@f000000/wcnss_en_sleep";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		qupv3_se3_2uart_pins = "/soc/pinctrl@f000000/qupv3_se3_2uart_pins";
		qupv3_se3_2uart_active = "/soc/pinctrl@f000000/qupv3_se3_2uart_pins/qupv3_se3_2uart_active";
		qupv3_se3_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se3_2uart_pins/qupv3_se3_2uart_sleep";
		qupv3_se2_2uart_pins = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins";
		qupv3_se2_2uart_active = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins/qupv3_se2_2uart_active";
		qupv3_se2_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins/qupv3_se2_2uart_sleep";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		qupv3_se6_2uart_pins = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins";
		qupv3_se6_default_txrx = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_default_txrx";
		qupv3_se6_2uart_active = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_2uart_active";
		qupv3_se6_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_2uart_sleep";
		qupv3_se18_4uart_pins = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins";
		qupv3_se18_default_cts = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_default_cts";
		qupv3_se18_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_default_rtsrx";
		qupv3_se18_default_tx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_default_tx";
		qupv3_se18_ctsrx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_ctsrx";
		qupv3_se18_rts = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_rts";
		qupv3_se18_tx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_tx";
		usb2_id_det_default = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/usb2_id_det_default";
		qupv3_se8_i3c_pins = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins";
		qupv3_se8_i3c_active = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_active";
		qupv3_se8_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_sleep";
		qupv3_se9_i3c_pins = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins";
		qupv3_se9_i3c_active = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_active";
		qupv3_se9_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_sleep";
		qupv3_se14_i3c_pins = "/soc/pinctrl@f000000/qupv3_se14_i3c_pins";
		qupv3_se14_i3c_active = "/soc/pinctrl@f000000/qupv3_se14_i3c_pins/qupv3_se14_i3c_active";
		qupv3_se14_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i3c_pins/qupv3_se14_i3c_sleep";
		qupv3_se15_i3c_pins = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins";
		qupv3_se15_i3c_active = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_active";
		qupv3_se15_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_sleep";
		lt9611_pins = "/soc/pinctrl@f000000/lt9611_pins";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		nfc_fwdl_active = "/soc/pinctrl@f000000/nfc/nfc_fwdl_active";
		nfc_fwdl_suspend = "/soc/pinctrl@f000000/nfc/nfc_fwdl_suspend";
		nfc_clk_req_active = "/soc/pinctrl@f000000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@f000000/nfc/nfc_clk_req_suspend";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_spi_pins = "/soc/pinctrl@f000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_active = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_sleep = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_spi_pins = "/soc/pinctrl@f000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		qupv3_se15_spi_sleep = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		qupv3_se16_spi_pins = "/soc/pinctrl@f000000/qupv3_se16_spi_pins";
		qupv3_se16_spi_active = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		qupv3_se16_spi_sleep = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		qupv3_se17_spi_pins = "/soc/pinctrl@f000000/qupv3_se17_spi_pins";
		qupv3_se17_spi_active = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		qupv3_se17_spi_sleep = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		qupv3_se19_spi_pins = "/soc/pinctrl@f000000/qupv3_se19_spi_pins";
		qupv3_se19_spi_active = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		qupv3_se19_spi_sleep = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se16_i2c_pins = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins";
		qupv3_se16_i2c_active = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		qupv3_se17_i2c_pins = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins";
		qupv3_se17_i2c_active = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		qupv3_se19_i2c_pins = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins";
		qupv3_se19_i2c_active = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		sec_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_sleep";
		sec_aux_pcm_clk_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_active";
		sec_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_sleep";
		sec_aux_pcm_ws_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_active";
		sec_aux_pcm_din_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_sleep";
		sec_aux_pcm_din_active = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_active";
		sec_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep";
		sec_aux_pcm_dout_active = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_active";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		sec_tdm_sck_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_sleep";
		sec_tdm_sck_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_active";
		sec_tdm_ws_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_sleep";
		sec_tdm_ws_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_active";
		sec_tdm_din_sleep = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_sleep";
		sec_tdm_din_active = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_active";
		sec_tdm_dout_sleep = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_sleep";
		sec_tdm_dout_active = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_active";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		sec_mi2s_sck_sleep = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_sleep";
		sec_mi2s_sck_active = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_active";
		sec_mi2s_ws_sleep = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_sleep";
		sec_mi2s_ws_active = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_active";
		sec_mi2s_sd0_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_sleep";
		sec_mi2s_sd0_active = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_active";
		sec_mi2s_sd1_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_sleep";
		sec_mi2s_sd1_active = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_active";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd938x_reset_active = "/soc/pinctrl@f000000/wcd938x_reset_active";
		wcd938x_reset_sleep = "/soc/pinctrl@f000000/wcd938x_reset_sleep";
		pm8008i_active = "/soc/pinctrl@f000000/pm8008i_active";
		pm8008j_active = "/soc/pinctrl@f000000/pm8008j_active";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		pcie1_perst_default = "/soc/pinctrl@f000000/pcie1/pcie1_perst_default";
		pcie1_clkreq_default = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_default";
		pcie1_wake_default = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default";
		wil6210_refclk_en_pin = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default/wil6210_refclk_en_pin";
		pmx_sde = "/soc/pinctrl@f000000/pmx_sde";
		sde_dsi_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_suspend";
		sde_dsi1_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_active";
		sde_dsi1_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_suspend";
		pmx_sde_te = "/soc/pinctrl@f000000/pmx_sde_te";
		sde_te_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_suspend";
		sde_te1_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		cam_sensor_mclk5_active = "/soc/pinctrl@f000000/cam_sensor_mclk5_active";
		cam_sensor_mclk5_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk5_suspend";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_sensor_active_rst4 = "/soc/pinctrl@f000000/cam_sensor_active_rst4";
		cam_sensor_suspend_rst4 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst4";
		cam_sensor_active_rst5 = "/soc/pinctrl@f000000/cam_sensor_active_rst5";
		cam_sensor_suspend_rst5 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst5";
		cam_sensor_active_ext_regs0 = "/soc/pinctrl@f000000/cam_sensor_active_ext_regs0";
		cam_sensor_suspend_ext_regs0 = "/soc/pinctrl@f000000/cam_sensor_suspend_ext_regs0";
		cam_sensor_active_ext_regs1 = "/soc/pinctrl@f000000/cam_sensor_active_ext_regs1";
		cam_sensor_suspend_ext_regs1 = "/soc/pinctrl@f000000/cam_sensor_suspend_ext_regs1";
		cci0_active = "/soc/pinctrl@f000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@f000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@f000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@f000000/cci1_suspend";
		cci2_active = "/soc/pinctrl@f000000/cci2_active";
		cci2_suspend = "/soc/pinctrl@f000000/cci2_suspend";
		cci3_active = "/soc/pinctrl@f000000/cci3_active";
		cci3_suspend = "/soc/pinctrl@f000000/cci3_suspend";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		ipcc_mproc = "/soc/qcom,ipcc@408000";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		xo_board = "/soc/clocks/xo-board";
		sleep_clk = "/soc/clocks/sleep-clk";
		clock_aop = "/soc/qcom,aopclk";
		clock_gcc = "/soc/qcom,gcc@100000";
		clock_videocc = "/soc/qcom,videocc@abf0000";
		clock_camcc = "/soc/qcom,camcc@ad00000";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		clock_gpucc = "/soc/qcom,gpucc@3d90000";
		clock_apsscc = "/soc/syscon@182a0000";
		clock_mccc = "/soc/syscon@90ba000";
		clock_debugcc = "/soc/qcom,cc-debug";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		cpu4_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu4-isolate";
		cpu5_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu5-isolate";
		cpu6_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu6-isolate";
		cpu7_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu7-isolate";
		cpu0_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu0-hotplug";
		cpu1_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu1-hotplug";
		cpu2_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu2-hotplug";
		cpu3_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu3-hotplug";
		cpu4_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu4-hotplug";
		cpu5_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu5-hotplug";
		cpu6_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu6-hotplug";
		cpu7_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu7-hotplug";
		apc1_cluster = "/soc/qcom,cpufreq-hw/qcom,cpu-voltage-cdev/qcom,apc1-cluster";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@ad07004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@ad0a004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@ad0b004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@ad0b070";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@ad08004";
		cam_cc_sbi_gdsc = "/soc/qcom,gdsc@ad09004";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@ad0c120";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@152128";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@18d004";
		gcc_ufs_card_gdsc = "/soc/qcom,gdsc@175004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		gcc_usb30_sec_gdsc = "/soc/qcom,gdsc@110004";
		gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d050";
		gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@17d058";
		gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@17d054";
		gcc_hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = "/soc/qcom,gdsc@17d06c";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d91540";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d9106c";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d9158c";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d91008";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9100c";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@abf0d18";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@abf0bf8";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@abf0d98";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@abf0c98";
		thermal_zones = "/soc/thermal-zones";
		mdmss10_config = "/soc/thermal-zones/mdmss-1-step/trips/active-config0";
		mdmss11_config = "/soc/thermal-zones/mdmss-1-step/trips/active-config1";
		mdmss12_config = "/soc/thermal-zones/mdmss-1-step/trips/active-config2";
		mdmss20_config = "/soc/thermal-zones/mdmss-2-step/trips/active-config0";
		mdmss21_config = "/soc/thermal-zones/mdmss-2-step/trips/active-config1";
		mdmss22_config = "/soc/thermal-zones/mdmss-2-step/trips/active-config2";
		pop_trip = "/soc/thermal-zones/pop-mem-step/trips/pop-trip";
		pop_trip1 = "/soc/thermal-zones/pop-mem-step/trips/pop-trip1";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu00_config1 = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config1";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu01_config1 = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config1";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu02_config1 = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config1";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu03_config1 = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config1";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu10_config1 = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config1";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu11_config1 = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config1";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu12_config1 = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config1";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		cpu13_config1 = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config1";
		cpu14_config = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config";
		cpu14_config1 = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config1";
		cpu15_config = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config";
		cpu15_config1 = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config1";
		cpu16_config = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config";
		cpu16_config1 = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config1";
		cpu17_config = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config";
		cpu17_config1 = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config1";
		gpuss0_config = "/soc/thermal-zones/gpuss-0-step/trips/active-config0";
		gpuss1_config = "/soc/thermal-zones/gpuss-1-step/trips/active-config0";
		nspss0_config = "/soc/thermal-zones/nspss-0-step/trips/active-config0";
		nspss0_config1 = "/soc/thermal-zones/nspss-0-step/trips/active-config1";
		nspss1_config = "/soc/thermal-zones/nspss-1-step/trips/active-config0";
		nspss1_config1 = "/soc/thermal-zones/nspss-1-step/trips/active-config1";
		nspss2_config = "/soc/thermal-zones/nspss-2-step/trips/active-config0";
		nspss2_config1 = "/soc/thermal-zones/nspss-2-step/trips/active-config1";
		mx_pe_config1 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config1";
		mx_pe_config2 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config2";
		mx_pe_config3 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config3";
		cx_pe_config1 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config1";
		cx_pe_config2 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config2";
		cx_pe_config3 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config3";
		cx_pe_config4 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config4";
		cx_pe_config5 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config5";
		qmi_tmd = "/soc/qmi-tmd-devices";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_pa_fr1 = "/soc/qmi-tmd-devices/modem/modem_pa_fr1";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_mmw_skin0 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0";
		modem_mmw_skin1 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1";
		modem_mmw_skin2 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2";
		modem_mmw_skin3 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3";
		modem_pa_dsc = "/soc/qmi-tmd-devices/modem/modem_pa_dsc";
		modem_pa_fr1_dsc = "/soc/qmi-tmd-devices/modem/modem_pa_fr1_dsc";
		modem_tj = "/soc/qmi-tmd-devices/modem/modem_tj";
		modem_skin_lte_dsc = "/soc/qmi-tmd-devices/modem/modem_skin_lte_dsc";
		modem_skin_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_skin_nr_dsc";
		modem_mmw_skin0_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0_dsc";
		modem_mmw_skin1_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1_dsc";
		modem_mmw_skin2_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2_dsc";
		modem_mmw_skin3_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3_dsc";
		modem_mmw0 = "/soc/qmi-tmd-devices/modem/modem_mmw0";
		modem_mmw1 = "/soc/qmi-tmd-devices/modem/modem_mmw1";
		modem_mmw2 = "/soc/qmi-tmd-devices/modem/modem_mmw2";
		modem_mmw3 = "/soc/qmi-tmd-devices/modem/modem_mmw3";
		modem_bcl = "/soc/qmi-tmd-devices/modem/modem_bcl";
		modem_charge_state = "/soc/qmi-tmd-devices/modem/modem_charge_state";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		clk_virt = "/soc/interconnect";
		config_noc = "/soc/interconnect@1500000";
		dc_noc = "/soc/interconnect@90e0000";
		gem_noc = "/soc/interconnect@9100000";
		lpass_ag_noc = "/soc/interconnect@3c40000";
		mc_virt = "/soc/interconnect@1580000";
		mmss_noc = "/soc/interconnect@1740000";
		nsp_noc = "/soc/interconnect@a0c0000";
		system_noc = "/soc/interconnect@1680000";
		epss_l3_cpu = "/soc/l3_cpu@18590000";
		qcom_hwkm = "/soc/hwkm@10c0000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		sdhc_2 = "/soc/sdhci@8804000";
		kryo_erp = "/soc/erp";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		tcsr = "/soc/syscon@1fc0000";
		smem = "/soc/qcom,smem";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		pdc = "/soc/interrupt-controller@b220000";
		disp_rsc = "/soc/rsc@af20000";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		spmi_bus = "/soc/qcom,spmi@c440000";
		spmi_debug_bus = "/soc/qcom,spmi-debug@6b12000";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		llcc_pmu = "/soc/llcc-pmu@9095000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		qoslat_opp_table = "/soc/qoslat-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@9091000";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu1_cpu_l3_lat = "/soc/qcom,cpu1-cpu-l3-lat";
		cpu2_cpu_l3_lat = "/soc/qcom,cpu2-cpu-l3-lat";
		cpu3_cpu_l3_lat = "/soc/qcom,cpu3-cpu-l3-lat";
		cpu4_cpu_l3_lat = "/soc/qcom,cpu4-cpu-l3-lat";
		cpu5_cpu_l3_lat = "/soc/qcom,cpu5-cpu-l3-lat";
		cpu6_cpu_l3_lat = "/soc/qcom,cpu6-cpu-l3-lat";
		cpu7_cpu_l3_lat = "/soc/qcom,cpu7-cpu-l3-lat";
		cpu7_cpu_l3_latfloor = "/soc/qcom,cpu7-cpu-l3-latfloor";
		snoop_l3_bw = "/soc/qcom,snoop-l3-bw";
		snoop_l3_bwmon = "/soc/qcom,snoop-l3-bwmon@9091000";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu4_cpu_llcc_lat = "/soc/qcom,cpu4-cpu-llcc-lat";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu4_llcc_ddr_lat = "/soc/qcom,cpu4-llcc-ddr-lat";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		cpu4_cpu_llcc_latfloor = "/soc/qcom,cpu4-cpu-llcc-latfloor";
		cpu7_cpu_ddr_latfloor = "/soc/qcom,cpu7-cpu-ddr-latfloor";
		cpu4_cpu_ddr_qoslat = "/soc/qcom,cpu4-cpu-ddr-qoslat";
		cpu7_cpu_ddr_qoslatfloor = "/soc/qcom,cpu7-cpu-ddr-qoslatfloor";
		cpu0_cpu_l3_tbl = "/soc/qcom,cpu0-cpu-l3-tbl";
		cpu4_cpu_l3_tbl = "/soc/qcom,cpu4-cpu-l3-tbl";
		memlat_cpugrp = "/soc/qcom,memlat-cpugrp";
		cpu0_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu0-cpu-l3-latmon";
		cpu1_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu1-cpu-l3-latmon";
		cpu2_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu2-cpu-l3-latmon";
		cpu3_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu3-cpu-l3-latmon";
		cpu0_cpu_llcc_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu0-cpu-llcc-latmon";
		cpu0_llcc_ddr_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu0-llcc-ddr-latmon";
		cpu4_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-cpu-l3-latmon";
		cpu5_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu5-cpu-l3-latmon";
		cpu6_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu6-cpu-l3-latmon";
		cpu7_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-cpu-l3-latmon";
		cpu7_l3_computemon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-l3-computemon";
		cpu4_cpu_llcc_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-cpu-llcc-latmon";
		cpu4_llcc_ddr_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-llcc-ddr-latmon";
		cpu4_computemon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-computemon";
		cpu4_llcc_computemon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-llcc-computemon";
		cpu7_llcc_ddr_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-llcc-ddr-latmon";
		cpu4_qoslatmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-qoslatmon";
		cpu7_qoslatmon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-qoslatmon";
		wdog = "/soc/qcom,wdt@17c10000";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_slpi = "/soc/qcom,glink/dsps";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		glink_spss = "/soc/qcom,glink/spss";
		pil_modem = "/soc/qcom,mss@8a800000";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/qcom,ipa@1e00000/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/qcom,ipa@1e00000/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/qcom,ipa@1e00000/ipa_smmu_uc";
		ipa_smmu_11ad = "/soc/qcom,ipa@1e00000/ipa_smmu_11ad";
		c400_scandump = "/soc/mem_dump/c400_scandump";
		c500_scandump = "/soc/mem_dump/c500_scandump";
		c600_scandump = "/soc/mem_dump/c600_scandump";
		c700_scandump = "/soc/mem_dump/c700_scandump";
		LLCC_1 = "/soc/mem_dump/llcc_1_dcache";
		LLCC_2 = "/soc/mem_dump/llcc_2_dcache";
		LLCC_3 = "/soc/mem_dump/llcc_3_dcache";
		LLCC_4 = "/soc/mem_dump/llcc_4_dcache";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		qcom_tzlog = "/soc/tz-log@146bf720";
		qcom_qseecom = "/soc/qseecom@c1700000";
		spss_utils = "/soc/qcom,spss_utils";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		eud = "/soc/qcom,msm-eud@88e0000";
		qcom_rng = "/soc/qrng@10d3000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_crypto = "/soc/qcrypto@1de0000";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		usb_port0_connector = "/soc/qcom,pmic_glink/qcom,ucsi/port/endpoint";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		spmi_glink_debug = "/soc/qcom,pmic_glink_log/qcom,spmi_glink_debug";
		smb1398_debug = "/soc/qcom,pmic_glink_log/qcom,spmi_glink_debug/spmi@1/qcom,smb1398-debug@d";
		bluetooth = "/soc/bt_qca6490";
		wil6210 = "/soc/qcom,wil6210";
		qfprom = "/soc/qfprom@784000";
		gpu_speed_bin = "/soc/qfprom@784000/gpu_speed_bin@17b";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcc_self_ping_slpi = "/soc/ipcc-self-ping-slpi";
		refgen = "/soc/refgen-regulator@88e7000";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps/master-kernel";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps/qcom,sleepstate-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-nsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-nsp/slave-kernel";
		smp2p_qvrexternal5_out = "/soc/qcom,smp2p-nsp/qcom,smp2p-qvrexternal5-out";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-nsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-nsp/qcom,smp2p-rdbg5-in";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		adsp_heap = "/soc/qcom,ion/qcom,ion-heap@22";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3dc5000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3dc9000";
		apps_smmu = "/soc/apps-smmu@15000000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@15185000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@15189000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@1518d000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@15191000";
		compute_dsp_1_tbu = "/soc/apps-smmu@15000000/compute_dsp_1_tbu@15195000";
		compute_dsp_0_tbu = "/soc/apps-smmu@15000000/compute_dsp_0_tbu@15199000";
		adsp_tbu = "/soc/apps-smmu@15000000/adsp_tbu@1519d000";
		anoc_1_pcie_tbu = "/soc/apps-smmu@15000000/anoc_1_pcie_tbu@151a1000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@15000000/mnoc_sf_0_tbu@151a5000";
		mnoc_sf_1_tbu = "/soc/apps-smmu@15000000/mnoc_sf_1_tbu@151a9000";
		usb0 = "/soc/ssusb@a600000";
		usb_port0 = "/soc/ssusb@a600000/port/endpoint";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		usb1 = "/soc/ssusb@a800000";
		usb2_phy1 = "/soc/hsphy@88e4000";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_phy = "/soc/ssphy@88eb000";
		replicator_qdss = "/soc/replicator@6046000";
		replicator_cx_in_swao_out = "/soc/replicator@6046000/in-ports/port/endpoint";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/out-ports/port@0/endpoint";
		replicator_swao = "/soc/replicator@6b06000";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b06000/in-ports/port/endpoint";
		replicator_swao_out_cx_in = "/soc/replicator@6b06000/out-ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@6b06000/out-ports/port@1/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		tmc_etf_swao = "/soc/tmc@6b05000";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b05000/in-ports/port/endpoint";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b05000/out-ports/port/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/in-ports/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm@6b46000";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm@6b46000/out-ports/port/endpoint";
		funnel_lpass_lpi = "/soc/funnel@6b44000";
		funnel_lpass_lpi_out_funnel_swao = "/soc/funnel@6b44000/out-ports/port/endpoint";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@6b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@6b44000/in-ports/port@5/endpoint";
		funnel_swao = "/soc/funnel@6b04000";
		funnel_swao_in_ssc_etm0 = "/soc/funnel@6b04000/in-ports/port@3/endpoint";
		funnel_swao_in_funnel_lpass_lpi = "/soc/funnel@6b04000/in-ports/port@5/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b04000/in-ports/port@6/endpoint";
		funnel_swao_in_funnel_merg = "/soc/funnel@6b04000/in-ports/port@7/endpoint";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@6b04000/out-ports/port/endpoint";
		tpda_swao = "/soc/tpda@6b08000";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b08000/out-ports/port/endpoint";
		tpda_swao_in_tpdm_swao_p0 = "/soc/tpda@6b08000/in-ports/port@0/endpoint";
		tpda_swao_in_tpdm_swao_p1 = "/soc/tpda@6b08000/in-ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao_p2 = "/soc/tpda@6b08000/in-ports/port@2/endpoint";
		tpda_swao_in_tpdm_swao_p3 = "/soc/tpda@6b08000/in-ports/port@3/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b08000/in-ports/port@4/endpoint";
		tpdm_swao_p0 = "/soc/tpdm@6b09000";
		tpdm_swao_p0_out_tpda_swao = "/soc/tpdm@6b09000/out-ports/port/endpoint";
		tpdm_swao_p1 = "/soc/tpdm@6b0a000";
		tpdm_swao_p1_out_tpda_swao = "/soc/tpdm@6b0a000/out-ports/port/endpoint";
		tpdm_swao_p2 = "/soc/tpdm@6b0b000";
		tpdm_swao_p2_out_tpda_swao = "/soc/tpdm@6b0b000/out-ports/port/endpoint";
		tpdm_swao_p3 = "/soc/tpdm@6b0c000";
		tpdm_swao_p3_out_tpda_swao = "/soc/tpdm@6b0c000/out-ports/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b0d000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b0d000/out-ports/port/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_out_funnel_swao = "/soc/funnel@6045000/out-ports/port/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/in-ports/port@0/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/in-ports/port@1/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/out-ports/port/endpoint";
		csr = "/soc/csr@6001000";
		swao_csr = "/soc/csr@6b0f000";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@6041000/out-ports/port/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/in-ports/port@6/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/in-ports/port@7/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/out-ports/port/endpoint";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@6042000/in-ports/port@0/endpoint";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@6042000/in-ports/port@1/endpoint";
		funnel_in1_in_funnel_apss_merg = "/soc/funnel@6042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_modem = "/soc/funnel@6042000/in-ports/port@5/endpoint";
		funnel_modem = "/soc/funnel@6804000";
		funnel_modem_out_funnel_in1 = "/soc/funnel@6804000/out-ports/port/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@6804000/in-ports/port@0/endpoint";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@6804000/in-ports/port@1/endpoint";
		funnel_modem_in_funnel_mq6_dup = "/soc/funnel@6804000/in-ports/port@3/endpoint";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@680c000";
		funnel_modem_q6_out_funnel_mq6_dup = "/soc/funnel@680c000/out-ports/port/endpoint";
		funnel_modem_q6_in_modem_etm0 = "/soc/funnel@680c000/in-ports/port@0/endpoint";
		funnel_mq6_dup = "/soc/funnel@680d000";
		funnel_mq6_dup_out_funnel_modem = "/soc/funnel@680d000/out-ports/port/endpoint";
		funnel_mq6_dup_in_funnel_modem_q6 = "/soc/funnel@680d000/in-ports/port@1/endpoint";
		funnel_mq6_dup_in_modem_diag = "/soc/funnel@680d000/in-ports/port@2/endpoint";
		modem_diag = "/soc/dummy_source";
		modem_diag_out_funnel_mq6_dup = "/soc/dummy_source/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6 = "/soc/modem_etm0/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@6803000";
		tpda_modem_out_funnel_modem = "/soc/tpda@6803000/out-ports/port/endpoint";
		tpda_modem_in_tpdm_modem_0 = "/soc/tpda@6803000/in-ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem_1 = "/soc/tpda@6803000/in-ports/port@1/endpoint";
		tpdm_modem_0 = "/soc/tpdm@6800000";
		tpdm_modem_0_out_tpda_modem = "/soc/tpdm@6800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@6801000";
		tpdm_modem_1_out_tpda_modem = "/soc/tpdm@6801000/out-ports/port/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/out-ports/port/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/in-ports/port@0/endpoint";
		qatb_in_funnel_dl_center = "/soc/funnel@6005000/in-ports/port@2/endpoint";
		qatb_in_funnel_dl_turing = "/soc/funnel@6005000/in-ports/port@3/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/out-ports/port/endpoint";
		tpda_5_in_tpdm_video = "/soc/tpda@6004000/in-ports/port@5/endpoint";
		tpda_6_in_tpdm_mdss = "/soc/tpda@6004000/in-ports/port@6/endpoint";
		tpda_8_in_tpdm_mm = "/soc/tpda@6004000/in-ports/port@8/endpoint";
		tpda_9_in_tpdm_lpass = "/soc/tpda@6004000/in-ports/port@9/endpoint";
		tpda_10_in_tpdm_ddr_ch02 = "/soc/tpda@6004000/in-ports/port@a/endpoint";
		tpda_11_in_tpdm_ddr_ch13 = "/soc/tpda@6004000/in-ports/port@b/endpoint";
		tpda_12_in_tpdm_ddr = "/soc/tpda@6004000/in-ports/port@c/endpoint";
		tpda_13_in_tpdm_shrm = "/soc/tpda@6004000/in-ports/port@d/endpoint";
		tpda_14_in_tpdm_rdpm = "/soc/tpda@6004000/in-ports/port@e/endpoint";
		tpda_15_in_tpdm_rdpm_mx = "/soc/tpda@6004000/in-ports/port@f/endpoint";
		tpda_19_in_tpdm_dlct = "/soc/tpda@6004000/in-ports/port@13/endpoint";
		tpda_20_in_tpdm_ipcc = "/soc/tpda@6004000/in-ports/port@14/endpoint";
		tpda_21_in_tpdm_turing = "/soc/tpda@6004000/in-ports/port@15/endpoint";
		tpda_22_in_tpdm_llm_turing = "/soc/tpda@6004000/in-ports/port@16/endpoint";
		tpda_in_tpdm_dcc = "/soc/tpda@6004000/in-ports/port@17/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/in-ports/port@18/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/in-ports/port@19/endpoint";
		tpda_in_tpdm_gcc = "/soc/tpda@6004000/in-ports/port@1a/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/in-ports/port@1b/endpoint";
		tpda_in_tpdm_spdm = "/soc/tpda@6004000/in-ports/port@1c/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/in-ports/port@1f/endpoint";
		tpdm_dcc = "/soc/tpdm@6870000";
		tpdm_dcc_out_tpda = "/soc/tpdm@6870000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@6841000";
		tpdm_prng_out_tpda = "/soc/tpdm@6841000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/out-ports/port/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_out_funnel_dl_center = "/soc/funnel@6846000/out-ports/port/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/in-ports/port@0/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/out-ports/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@6ac0000";
		tpdm_dl_north_out_tpda_dl_north = "/soc/tpdm@6ac0000/out-ports/port/endpoint";
		tpda_dl_north = "/soc/tpda@6ac1000";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@6ac1000/out-ports/port/endpoint";
		tpda_dl_north_in_tpdm_dl_north = "/soc/tpda@6ac1000/in-ports/port@0/endpoint";
		funnel_dl_south = "/soc/funnel@69c2000";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@69c2000/out-ports/port/endpoint";
		funnel_dl_south_in_tpda_dl_south = "/soc/funnel@69c2000/in-ports/port@0/endpoint";
		tpda_dl_south = "/soc/tpda@69c1000";
		tpda_dl_south_out_funnel_dl_south = "/soc/tpda@69c1000/out-ports/port/endpoint";
		tpda_dl_south_in_tpdm_dl_south = "/soc/tpda@69c1000/in-ports/port@0/endpoint";
		tpdm_dl_south = "/soc/tpdm@69c0000";
		tpdm_dl_south_out_tpda_dl_south = "/soc/tpdm@69c0000/out-ports/port/endpoint";
		funnel_dl_north = "/soc/funnel@6ac2000";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@6ac2000/out-ports/port/endpoint";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@6ac2000/in-ports/port@0/endpoint";
		funnel_dl_center = "/soc/funnel@6c2d000";
		tpdm_video_out_tpda5 = "/soc/funnel@6c2d000/out-ports/port@0/endpoint";
		tpdm_mdss_out_tpda6 = "/soc/funnel@6c2d000/out-ports/port@1/endpoint";
		tpdm_mm_out_tpda8 = "/soc/funnel@6c2d000/out-ports/port@2/endpoint";
		tpdm_lpass_out_tpda_9 = "/soc/funnel@6c2d000/out-ports/port@3/endpoint";
		tpdm_ddr_ch02_out_tpda10 = "/soc/funnel@6c2d000/out-ports/port@4/endpoint";
		tpdm_ddr_ch13_out_tpda11 = "/soc/funnel@6c2d000/out-ports/port@5/endpoint";
		tpdm_ddr_out_tpda12 = "/soc/funnel@6c2d000/out-ports/port@6/endpoint";
		tpdm_shrm_out_tpda13 = "/soc/funnel@6c2d000/out-ports/port@7/endpoint";
		tpdm_rdpm_out_tpda14 = "/soc/funnel@6c2d000/out-ports/port@8/endpoint";
		tpdm_rdpm_mx_out_tpda15 = "/soc/funnel@6c2d000/out-ports/port@9/endpoint";
		tpdm_dlct_out_tpda19 = "/soc/funnel@6c2d000/out-ports/port@a/endpoint";
		tpdm_ipcc_out_tpda20 = "/soc/funnel@6c2d000/out-ports/port@b/endpoint";
		funnel_dl_center_out_qatb = "/soc/funnel@6c2d000/out-ports/port@c/endpoint";
		funnel_dl_center_in_funnel_dl_mm = "/soc/funnel@6c2d000/in-ports/port@2/endpoint";
		funnel_dl_center_in_funnel_lpass = "/soc/funnel@6c2d000/in-ports/port@3/endpoint";
		funnel_dl_center_in_funnel_ddr_0 = "/soc/funnel@6c2d000/in-ports/port@4/endpoint";
		funnel_dl_center_in_funnel_dlwt = "/soc/funnel@6c2d000/in-ports/port@5/endpoint";
		funnel_center_in_tpdm_dlct = "/soc/funnel@6c2d000/in-ports/port@6/endpoint";
		funnel_center_in_tpdm_ipcc = "/soc/funnel@6c2d000/in-ports/port@7/endpoint";
		tpdm_dlct = "/soc/tpdm@6c28000";
		tpdm_dlct_out_funnel_center = "/soc/tpdm@6c28000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@6c29000";
		tpdm_ipcc_out_funnel_center = "/soc/tpdm@6c29000/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@682c000";
		tpdm_gcc_out_tpda = "/soc/tpdm@682c000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@69d0000/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@600f000";
		tpdm_spdm_out_tpda = "/soc/tpdm@600f000/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@7863000";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7863000/out-ports/port/endpoint";
		tpda_apss_in_tpdm_llm_silver = "/soc/tpda@7863000/in-ports/port@0/endpoint";
		tpda_apss_in_tpdm_llm_gold = "/soc/tpda@7863000/in-ports/port@1/endpoint";
		tpda_apss_in_tpdm_actpm = "/soc/tpda@7863000/in-ports/port@2/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7863000/in-ports/port@3/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_apss = "/soc/tpdm@78a0000/out-ports/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_apss = "/soc/tpdm@78b0000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@7860000";
		tpdm_actpm_out_tpda_apss = "/soc/tpdm@7860000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@7861000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7861000/out-ports/port/endpoint";
		funnel_dl_mm = "/soc/funnel@6c0b000";
		funnel_dl_mm_out_funnel_dl_center = "/soc/funnel@6c0b000/out-ports/port/endpoint";
		funnel_dl_mm_in_funnel_video = "/soc/funnel@6c0b000/in-ports/port@0/endpoint";
		funnel_dl_mm_in_tpdm_mdss = "/soc/funnel@6c0b000/in-ports/port@1/endpoint";
		funnel_dl_mm_in_tpdm_mm = "/soc/funnel@6c0b000/in-ports/port@3/endpoint";
		funnel_video = "/soc/funnel@6832000";
		funnel_video_out_funnel_dl_mm = "/soc/funnel@6832000/out-ports/port/endpoint";
		funnel_video_in_tpdm_video = "/soc/funnel@6832000/in-ports/port@0/endpoint";
		tpdm_video = "/soc/tpdm@6830000";
		tpdm_video_out_funnel_video = "/soc/tpdm@6830000/out-ports/port/endpoint";
		tpdm_mdss = "/soc/tpdm@6c60000";
		tpdm_mdss_out_funnel_dl_mm = "/soc/tpdm@6c60000/out-ports/port/endpoint";
		tpdm_mm = "/soc/tpdm@6c08000";
		tpdm_mm_out_funnel_dl_mm = "/soc/tpdm@6c08000/out-ports/port/endpoint";
		funnel_dup_turing = "/soc/funnel@6986000";
		turing_dup_out_turing = "/soc/funnel@6986000/out-ports/port/endpoint";
		funnel_dup_turing_in_turing_etm = "/soc/funnel@6986000/in-ports/port@3/endpoint";
		funnel_turing = "/soc/funnel@6985000";
		tpdm_turing_out_tpda21 = "/soc/funnel@6985000/out-ports/port@0/endpoint";
		tpdm_llm_turing_out_tpda22 = "/soc/funnel@6985000/out-ports/port@1/endpoint";
		funnel_dl_turing_out_qatb = "/soc/funnel@6985000/out-ports/port@2/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6985000/in-ports/port@0/endpoint";
		funnel_turing_in_tpdm_llm_turing = "/soc/funnel@6985000/in-ports/port@1/endpoint";
		turing_in_turing_dup = "/soc/funnel@6985000/in-ports/port@4/endpoint";
		tpdm_turing = "/soc/tpdm@6980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6980000/out-ports/port/endpoint";
		tpdm_llm_turing = "/soc/tpdm@69810000";
		tpdm_llm_turing_out_funnel_turing = "/soc/tpdm@69810000/out-ports/port/endpoint";
		funnel_ddr_0 = "/soc/funnel@6e05000";
		funnel_ddr_0_out_funnel_dl_center = "/soc/funnel@6e05000/out-ports/port/endpoint";
		funnel_ddr_0_in_funnel_ddr_ch02 = "/soc/funnel@6e05000/in-ports/port@0/endpoint";
		funnel_ddr_0_in_funnel_ddr_ch13 = "/soc/funnel@6e05000/in-ports/port@1/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6e05000/in-ports/port@2/endpoint";
		funnel_ddr_0_in_tpdm_shrm = "/soc/funnel@6e05000/in-ports/port@3/endpoint";
		funnel_ddr_ch02 = "/soc/funnel@6e12000";
		funnel_ddr_ch02_out_funnel_ddr_0 = "/soc/funnel@6e12000/out-ports/port/endpoint";
		funnel_ddr_ch02_in_tpdm_ddr_ch02 = "/soc/funnel@6e12000/in-ports/port@0/endpoint";
		funnel_ddr_ch13 = "/soc/funnel@6e22000";
		funnel_ddr_ch13_out_funnel_ddr_0 = "/soc/funnel@6e22000/out-ports/port/endpoint";
		funnel_ddr_ch13_in_tpdm_ddr_ch13 = "/soc/funnel@6e22000/in-ports/port@0/endpoint";
		tpdm_ddr_ch02 = "/soc/tpdm@6e10000";
		tpdm_ddr_ch02_out_funnel_ddr_ch02 = "/soc/tpdm@6e10000/out-ports/port/endpoint";
		tpdm_ddr_ch13 = "/soc/tpdm@6e20000";
		tpdm_ddr_ch13_out_funnel_ddr_ch13 = "/soc/tpdm@6e20000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@6e00000";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6e00000/out-ports/port/endpoint";
		tpdm_shrm = "/soc/tpdm@6e01000";
		tpdm_shrm_out_funnel_ddr_0 = "/soc/tpdm@6e01000/out-ports/port/endpoint";
		funnel_dl_west = "/soc/funnel@6c3a000";
		funnel_dlwt_out_funnel_dl_center = "/soc/funnel@6c3a000/out-ports/port/endpoint";
		funnel_dlwt_0_in_tpdm_rdpm = "/soc/funnel@6c3a000/in-ports/port@0/endpoint";
		funnel_dlwt_0_in_tpdm_rdpm_mx = "/soc/funnel@6c3a000/in-ports/port@1/endpoint";
		tpdm_rdpm = "/soc/tpdm@6c38000";
		tpdm_rdpm_out_funnel_dlwt_0 = "/soc/tpdm@6c38000/out-ports/port/endpoint";
		tpdm_rdpm_mx = "/soc/tpdm@6c39000";
		tpdm_rdpm_mx_out_funnel_dlwt_0 = "/soc/tpdm@6c39000/out-ports/port/endpoint";
		turing_etm_out_funnel_dup_turing = "/soc/turing_etm0/out-ports/port/endpoint";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		ssc_etm0_out_funnel_swao = "/soc/ssc_etm0/out-ports/port/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_out_funnel_in1 = "/soc/funnel@7810000/out-ports/port/endpoint";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/in-ports/port@0/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/in-ports/port@3/endpoint";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/out-ports/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/out-ports/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/out-ports/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/out-ports/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/out-ports/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/out-ports/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/out-ports/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/out-ports/port/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/in-ports/port@0/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/in-ports/port@1/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/in-ports/port@2/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/in-ports/port@3/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/in-ports/port@4/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/in-ports/port@5/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/in-ports/port@6/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/in-ports/port@7/endpoint";
		ipcb_tgu = "/soc/tgu@6b0e000";
		cti0_apss = "/soc/cti@78e0000";
		cti1_apss = "/soc/cti@78f0000";
		cti2_apss = "/soc/cti@7900000";
		cti0_ddr0 = "/soc/cti@6e02000";
		cti1_ddr0 = "/soc/cti@6e03000";
		cti2_ddr0 = "/soc/cti@6e04000";
		cti0_ddr1 = "/soc/cti@6e0c000";
		cti1_ddr1 = "/soc/cti@6e0d000";
		cti2_ddr1 = "/soc/cti@6e0e000";
		cti_ddr_ch02 = "/soc/cti@6e11000";
		cti_ddr_ch13 = "/soc/cti@6e21000";
		cti0_dlmm = "/soc/cti@6c09000";
		cti1_dlmm = "/soc/cti@6c0a000";
		cti0_dlct = "/soc/cti@6c2a000";
		cti1_dlct = "/soc/cti@6c2b000";
		cti2_dlct = "/soc/cti@6c2c000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		cti_iris = "/soc/cti@6831000";
		cti_lpass = "/soc/cti@6845000";
		cti_lpass_q6 = "/soc/cti@6b2b000";
		cti_mdss = "/soc/cti@6c61000";
		cti_titan = "/soc/cti@6c13000";
		cti0_swao = "/soc/cti@6b00000";
		cti1_swao = "/soc/cti@6b01000";
		cti2_swao = "/soc/cti@6b02000";
		cti3_swao = "/soc/cti@6b03000";
		cti_turing = "/soc/cti@6982000";
		cti_turing_q6 = "/soc/cti@698b000";
		CLUSTER_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@0";
		CLUSTER_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@1";
		LLCC_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@2";
		SLVR_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@0";
		SLVR_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@1";
		GOLD_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@2";
		GOLD_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@3";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		qupv3_se3_2uart = "/soc/qcom,qup_uart@98c000";
		qupv3_se2_2uart = "/soc/qcom,qup_uart@988000";
		qupv3_se6_2uart = "/soc/qcom,qup_uart@998000";
		qupv3_se0_spi = "/soc/spi@980000";
		qupv3_se1_spi = "/soc/spi@984000";
		qupv3_se2_spi = "/soc/spi@988000";
		qupv3_se4_spi = "/soc/spi@990000";
		qupv3_se5_spi = "/soc/spi@994000";
		qupv3_se6_spi = "/soc/spi@998000";
		qupv3_se7_spi = "/soc/spi@99c000";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se1_i2c = "/soc/i2c@984000";
		qupv3_se2_i2c = "/soc/i2c@988000";
		qupv3_se4_i2c = "/soc/i2c@990000";
		qupv3_se5_i2c = "/soc/i2c@994000";
		qupv3_se6_i2c = "/soc/i2c@998000";
		qupv3_se7_i2c = "/soc/i2c@99c000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		i3c0 = "/soc/i3c-master@a80000";
		i3c1 = "/soc/i3c-master@a84000";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se13_spi = "/soc/spi@a94000";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		fsa4480 = "/soc/i2c@a94000/fsa4480@42";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@8c0000";
		gpi_dma2 = "/soc/qcom,gpi-dma@800000";
		i3c2 = "/soc/i3c-master@880000";
		i3c3 = "/soc/i3c-master@884000";
		qupv3_se18_4uart = "/soc/qcom,qup_uart@890000";
		qupv3_se14_spi = "/soc/spi@880000";
		qupv3_se15_spi = "/soc/spi@884000";
		qupv3_se16_spi = "/soc/spi@888000";
		qupv3_se17_spi = "/soc/spi@88c000";
		qupv3_se19_spi = "/soc/spi@894000";
		qupv3_se14_i2c = "/soc/i2c@880000";
		qupv3_se15_i2c = "/soc/i2c@884000";
		qupv3_se16_i2c = "/soc/i2c@888000";
		qupv3_se17_i2c = "/soc/i2c@88c000";
		qupv3_se19_i2c = "/soc/i2c@894000";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		msm_audio_ion_cma = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion-cma";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		lpass_core_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_core_hw";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		lpi_tlmm = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		va_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@3370000";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		lahaina_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		msm_cvp = "/soc/qcom,cvp@ab00000";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		cnss_pci = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci";
		cnss_pci_iommu_group = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci/cnss_pci_iommu_group";
		pcie0_msi = "/soc/qcom,pcie0_msi@17a10040";
		pcie1 = "/soc/qcom,pcie@1c08000";
		pcie1_rp = "/soc/qcom,pcie@1c08000/pcie1_rp";
		wil6210_pci = "/soc/qcom,pcie@1c08000/pcie1_rp/wil6210_pci";
		wil6210_pci_iommu_group = "/soc/qcom,pcie@1c08000/pcie1_rp/wil6210_pci/wil6210_pci_iommu_group";
		pcie1_msi = "/soc/qcom,pcie1_msi@17a10040";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		kgsl_ddr_qos = "/soc/qcom,kgsl-ddr-qos";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@3d69000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94900";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1@ae96900";
		disp_rdump_memory = "/soc/disp_rdump_region@e1000000";
		ext_disp = "/soc/qcom,msm-ext-disp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		qmi_sensor = "/soc/qmi-ts-sensors";
		mx_pe = "/soc/mx_rdpm_pe@0x00637000";
		cx_pe = "/soc/cx_rdpm_pe@0x00635000";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		cam_csiphy2 = "/soc/qcom,csiphy2";
		cam_csiphy3 = "/soc/qcom,csiphy3";
		cam_csiphy4 = "/soc/qcom,csiphy4";
		cam_csiphy5 = "/soc/qcom,csiphy5";
		cam_cci0 = "/soc/qcom,cci0";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		cam_cci1 = "/soc/qcom,cci1";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_plus_mode";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		level3_rt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-rt0-rd-wr-sum";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level2_rt0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-wr";
		level2_rt0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-rd";
		level2_nrt0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-wr";
		level2_nrt0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-rd";
		level2_nrt1_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt1-rd";
		level1_rt0_wr0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr0";
		level1_rt0_wr1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr1";
		level1_rt0_rd0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-rd0";
		level1_rt0_wr2 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr2";
		level1_rt0_wr3 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr3";
		level1_nrt0_wr0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-wr0";
		level1_nrt0_rd0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-rd0";
		level1_nrt0_wr1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-wr1";
		level1_nrt0_rd1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-rd1";
		ife2_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-ubwc-stats-wr";
		ife0_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-ubwc-stats-wr";
		ife1_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-ubwc-stats-wr";
		ife0_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-linear-pdaf-wr";
		ife1_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-linear-pdaf-wr";
		ife2_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-linear-pdaf-wr";
		ife3_rdi_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife3-rdi-all-wr";
		ife0_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-all-rd";
		ife1_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-all-rd";
		ife2_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-all-rd";
		custom0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom0-rd";
		custom1_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom1-rd";
		ife2_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-pixel-raw-wr";
		ife4_rdi_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife4-rdi-all-wr";
		custom1_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom1-wr";
		ife0_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-pixel-raw-wr";
		ife1_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-pixel-raw-wr";
		custom0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom0-wr";
		ipe0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		bps0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-wr";
		ipe0_ref_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		bps0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-rd";
		ipe0_in_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		jpeg_enc0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
		jpeg_dma0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
		jpeg_enc0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-rd";
		jpeg_dma0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-rd";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		icp0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/icp0-all-rd";
		cam_csid0 = "/soc/qcom,csid0";
		cam_vfe0 = "/soc/qcom,ife0";
		cam_csid1 = "/soc/qcom,csid1";
		cam_vfe1 = "/soc/qcom,ife1";
		cam_csid2 = "/soc/qcom,csid2";
		cam_vfe2 = "/soc/qcom,ife2";
		cam_csid_lite0 = "/soc/qcom,csid-lite0";
		cam_vfe_lite0 = "/soc/qcom,ife-lite0";
		cam_csid_lite1 = "/soc/qcom,csid-lite1";
		cam_vfe_lite1 = "/soc/qcom,ife-lite1";
		cam_csiphy_tpg0 = "/soc/qcom,tpg0@ac97000";
		cam_csiphy_tpg1 = "/soc/qcom,tpg1@ac98000";
		cam_a5 = "/soc/qcom,a5";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_bps = "/soc/qcom,bps";
		cam_jpeg_enc = "/soc/qcom,jpegenc";
		cam_jpeg_dma = "/soc/qcom,jpegdma";
	};
};
