

================================================================
== Vivado HLS Report for 'softmax_array_array_ap_fixed_2u_softmax_config13_s'
================================================================
* Date:           Tue Jul 20 16:20:24 2021

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.740 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 30.000 ns | 30.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [6/6] (0.00ns)   --->   "call fastcc void @"softmax_latency<array,array,softmax_config13>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V)" [firmware/nnet_utils/nnet_activation_stream.h:333]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 9 [5/6] (3.74ns)   --->   "call fastcc void @"softmax_latency<array,array,softmax_config13>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V)" [firmware/nnet_utils/nnet_activation_stream.h:333]   --->   Operation 9 'call' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 10 [4/6] (3.74ns)   --->   "call fastcc void @"softmax_latency<array,array,softmax_config13>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V)" [firmware/nnet_utils/nnet_activation_stream.h:333]   --->   Operation 10 'call' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.74>
ST_4 : Operation 11 [3/6] (3.74ns)   --->   "call fastcc void @"softmax_latency<array,array,softmax_config13>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V)" [firmware/nnet_utils/nnet_activation_stream.h:333]   --->   Operation 11 'call' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 12 [2/6] (3.74ns)   --->   "call fastcc void @"softmax_latency<array,array,softmax_config13>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V)" [firmware/nnet_utils/nnet_activation_stream.h:333]   --->   Operation 12 'call' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 13 [1/6] (3.74ns)   --->   "call fastcc void @"softmax_latency<array,array,softmax_config13>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V)" [firmware/nnet_utils/nnet_activation_stream.h:333]   --->   Operation 13 'call' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2198, i32 0, i32 0, [1 x i8]* @p_str2199, [1 x i8]* @p_str2200, [1 x i8]* @p_str2201, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2202, [1 x i8]* @p_str2203)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2191, i32 0, i32 0, [1 x i8]* @p_str2192, [1 x i8]* @p_str2193, [1 x i8]* @p_str2194, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2195, [1 x i8]* @p_str2196)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:342]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.74ns
The critical path consists of the following:
	'call' operation ('call_ln333', firmware/nnet_utils/nnet_activation_stream.h:333) to 'softmax_latency<array,array,softmax_config13>' [13]  (3.74 ns)

 <State 3>: 3.74ns
The critical path consists of the following:
	'call' operation ('call_ln333', firmware/nnet_utils/nnet_activation_stream.h:333) to 'softmax_latency<array,array,softmax_config13>' [13]  (3.74 ns)

 <State 4>: 3.74ns
The critical path consists of the following:
	'call' operation ('call_ln333', firmware/nnet_utils/nnet_activation_stream.h:333) to 'softmax_latency<array,array,softmax_config13>' [13]  (3.74 ns)

 <State 5>: 3.74ns
The critical path consists of the following:
	'call' operation ('call_ln333', firmware/nnet_utils/nnet_activation_stream.h:333) to 'softmax_latency<array,array,softmax_config13>' [13]  (3.74 ns)

 <State 6>: 3.74ns
The critical path consists of the following:
	'call' operation ('call_ln333', firmware/nnet_utils/nnet_activation_stream.h:333) to 'softmax_latency<array,array,softmax_config13>' [13]  (3.74 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
