/////////////////////////////////////////////////////////////////////////////////////////////////////////
// Company:        MICRO-ELECTRONICS RESEARCH LABORATORY                                               //
//                                                                                                     //
// Engineers:      Kinza Qamar Zaman - Verification                                                    //
//                                                                                                     //
// Additional contributions by:                                                                        //
//                                                                                                     //
// Create Date:    20-MARCH-2022                                                                       //
// Design Name:    PWM Verification IP                                                                 //
// Module Name:    run.f                                                                               //
// Project Name:   PWM Verification IP.                                                                //
// Language:       SystemVerilog - UVM                                                                 //
//                                                                                                     //
// Description:                                                                                        //
//             This file contain names of the files to be compiled, elaborate and simulate.            //
// Revision Date:                                                                                      //
/////////////////////////////////////////////////////////////////////////////////////////////////////////

-64

-uvmhome $UVMHOME

//For simulating on Xcelium SimVision GUI mode, uncomment the below line
//-access +rwc -gui

//TEST_NAME
+UVM_TESTNAME=pwm_test 

//Seed randomization
-svseed random -nowarn RTSVQO

// compile files
../pkg/base_class_pkg.sv
../hdl_top/hdl_top.sv          
../interface/pwm_interface.sv
../../RTL/pwm.sv

//Additional options
+UVM_NO_RELNOTES
+UVM_OBJECTION_TRACE
+uvm_set_config_int=uvm_test_top,active,1 // Pass 0 for passive agent
//+args="UVM_PASSIVE"
//+UVM_CONFIG_DB_TRACE
//+uvm_set_config_enum=uvm_test_top,active,UVM_PASSIVE
