{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399248760543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399248760543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 04 17:12:40 2014 " "Processing started: Sun May 04 17:12:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399248760543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399248760543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rle -c rle " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rle -c rle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399248760544 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rle_5_900mv_100c_slow.vo C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/ simulation " "Generated file rle_5_900mv_100c_slow.vo in folder \"C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399248761214 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rle_5_900mv_-40c_slow.vo C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/ simulation " "Generated file rle_5_900mv_-40c_slow.vo in folder \"C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399248761329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rle_min_900mv_-40c_fast.vo C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/ simulation " "Generated file rle_min_900mv_-40c_fast.vo in folder \"C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399248761432 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rle.vo C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/ simulation " "Generated file rle.vo in folder \"C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399248761547 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rle_5_900mv_100c_v_slow.sdo C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/ simulation " "Generated file rle_5_900mv_100c_v_slow.sdo in folder \"C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399248761659 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rle_5_900mv_-40c_v_slow.sdo C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/ simulation " "Generated file rle_5_900mv_-40c_v_slow.sdo in folder \"C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399248761772 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rle_min_900mv_-40c_v_fast.sdo C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/ simulation " "Generated file rle_min_900mv_-40c_v_fast.sdo in folder \"C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399248761885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rle_v.sdo C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/ simulation " "Generated file rle_v.sdo in folder \"C:/Users/James Tang/Documents/GitHub/ECE_111_RLE_ENCODING_JTDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399248761998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399248762090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 04 17:12:42 2014 " "Processing ended: Sun May 04 17:12:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399248762090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399248762090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399248762090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399248762090 ""}
