{"vcs1":{"timestamp_begin":1730441268.365654499, "rt":1.66, "ut":0.61, "st":0.31}}
{"vcselab":{"timestamp_begin":1730441270.112293464, "rt":1.60, "ut":0.26, "st":0.21}}
{"link":{"timestamp_begin":1730441271.796698133, "rt":0.38, "ut":0.16, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730441267.620604096}
{"VCS_COMP_START_TIME": 1730441267.620604096}
{"VCS_COMP_END_TIME": 1730441273.501608745}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 223356}}
