INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_axi_s_conv2d_input_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_conv2d_input_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer13_out_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer13_out_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer13_out_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer13_out_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_4u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_4u_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/relu_array_array_ap_fixed_4u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_array_ap_fixed_4u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_4u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_4u_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_8u_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_8u_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/relu_array_array_ap_fixed_8u_relu_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_array_ap_fixed_8u_relu_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_8u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_8u_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_16u_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_16u_config8_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/relu_array_array_ap_fixed_16u_relu_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_array_ap_fixed_16u_relu_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/relu_array_array_ap_fixed_16u_relu_config11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_array_ap_fixed_16u_relu_config11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config13_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/softmax_array_array_ap_fixed_2u_softmax_config13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_array_array_ap_fixed_2u_softmax_config13_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/myproject_mux_255_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_255_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d84_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d84_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb_rom
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d28_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d28_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d28_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d36_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d36_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d36_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe_rom
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d12_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d12_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d12_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d12_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d12_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d12_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config13_s_exp_table11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config13_s_exp_table11_rom
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config13_s_exp_table11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config13_s_invert_tabfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config13_s_invert_tabfYi_rom
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config13_s_invert_tabfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d784_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d784_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d196_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d196_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d144_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d144_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d36_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d36_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d36_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d16_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_fixed_4u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_4u_relu_config3_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_fixed_8u_relu_config6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_8u_relu_config6_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_8u_relu_config6_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config9_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_16u_relu_config9_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_16u_relu_config9_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config11_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_16u_relu_config11_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_16u_relu_config11_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Block_proc
Compiling module xil_defaultlib.myproject_mux_255_9_1_1(ID=1,din...
Compiling module xil_defaultlib.fifo_w16_d84_A
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.relu_array_array_ap_fixed_4u_rel...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d28_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d28_A
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d36_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d36_A
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.relu_array_array_ap_fixed_8u_rel...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d12_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d12_A
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d12_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d12_A_x
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.relu_array_array_ap_fixed_16u_re...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_array_array_ap_fixed_16_6_...
Compiling module xil_defaultlib.relu_array_array_ap_fixed_16u_re...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_array_array_ap_fixed_16_6_...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_array_array_ap_fixed_2u_...
Compiling module xil_defaultlib.fifo_w16_d784_A
Compiling module xil_defaultlib.fifo_w16_d196_A
Compiling module xil_defaultlib.fifo_w16_d144_A
Compiling module xil_defaultlib.fifo_w16_d36_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d36_A_x
Compiling module xil_defaultlib.fifo_w16_d16_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d16_A
Compiling module xil_defaultlib.fifo_w16_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_dense_array_array_ap_f...
Compiling module xil_defaultlib.start_for_dense_array_array_ap_f...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_dense_array_array_ap_f...
Compiling module xil_defaultlib.start_for_dense_array_array_ap_f...
Compiling module xil_defaultlib.start_for_softmax_array_array_ap...
Compiling module xil_defaultlib.start_for_softmax_array_array_ap...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=900,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_conv2d_input_V_data_0...
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_layer13_out_V_data_0_...
Compiling module xil_defaultlib.AESL_axi_s_layer13_out_V_data_1_...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject
