ISim log file
Running: D:\work\Projects\FPGA_prj\FPGA2USB\DDC_316_SPI_module\SPI_module\FPGA_SPI_module_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/work/Projects/FPGA_prj/FPGA2USB/DDC_316_SPI_module/SPI_module/FPGA_SPI_module_isim_beh.wdb 
ISim P.49d (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1 ms
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# isim force add /fpga_spi_module/clk_in_40meg 1 -radix bin -value 0 -radix bin -time 12500 ps -repeat 25 ns
# isim force add /fpga_spi_module/clk_in_40meg 1 -radix bin -value 0 -radix bin -time 12500 ps -repeat 25 ns
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.49d (signature 0x7708f090)
This is a Full version of ISim.
# run 1 ms
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# isim force add /fpga_spi_module/clk_in_40meg 1 -radix bin -value 0 -radix bin -time 12500 ps -repeat 25 ns
# isim force add /fpga_spi_module/clk_in_40meg 1 -radix bin -value 0 -radix bin -time 12500 ps -repeat 25 ns
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.49d (signature 0x7708f090)
This is a Full version of ISim.
# run 1 ms
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# isim force add /fpga_spi_module/clk_in_40meg 1 -radix bin -value 0 -radix bin -time 12500 ps -repeat 25 ns
# isim force add /fpga_spi_module/clk_in_40meg 1 -radix bin -value 0 -radix bin -time 12500 ps -repeat 25 ns
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.49d (signature 0x7708f090)
This is a Full version of ISim.
# run 1 ms
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# isim force add /fpga_spi_module/clk_in_40meg 1 -radix bin -value 0 -radix bin -time 12500 ps -repeat 25 ns
# isim force add /fpga_spi_module/clk_in_40meg 1 -radix bin -value 0 -radix bin -time 12500 ps -repeat 25 ns
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.49d (signature 0x7708f090)
This is a Full version of ISim.
# run 1 ms
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# isim force add /fpga_spi_module/clk_in_40meg 1 -radix bin -value 0 -radix bin -time 12500 ps -repeat 25 ns
# isim force add /fpga_spi_module/clk_in_40meg 1 -radix bin -value 0 -radix bin -time 12500 ps -repeat 25 ns
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
ISim P.49d (signature 0x7708f090)
This is a Full version of ISim.
# run 1 ms
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# isim force add /fpga_spi_module/clk_in_40meg 1 -radix bin -value 0 -radix bin -time 12500 ps -repeat 25 ns
# isim force add /fpga_spi_module/clk_in_40meg 1 -radix bin -value 0 -radix bin -time 12500 ps -repeat 25 ns
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.49d (signature 0x7708f090)
This is a Full version of ISim.
# run 1 ms
Simulator is doing circuit initialization process.
Finished circuit initialization process.
