

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3'
================================================================
* Date:           Thu May  9 15:21:23 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.081 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_3  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add123_17 = alloca i32 1"   --->   Operation 4 'alloca' 'add123_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add136_18 = alloca i32 1"   --->   Operation 5 'alloca' 'add136_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add156_19 = alloca i32 1"   --->   Operation 6 'alloca' 'add156_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add173_110 = alloca i32 1"   --->   Operation 7 'alloca' 'add173_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_2_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_cast"   --->   Operation 9 'read' 'arg1_r_2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 10 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 11 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_3_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_3_cast"   --->   Operation 12 'read' 'arg1_r_3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_4_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_4_cast"   --->   Operation 13 'read' 'arg1_r_4_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_5_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_5_cast"   --->   Operation 14 'read' 'arg1_r_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_7_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_7_cast"   --->   Operation 15 'read' 'arg1_r_7_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_6_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_6_cast"   --->   Operation 16 'read' 'arg1_r_6_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_8_reload"   --->   Operation 17 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 18 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_reload"   --->   Operation 19 'read' 'arg1_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_27_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_27"   --->   Operation 20 'read' 'arr_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_11_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_11_reload"   --->   Operation 21 'read' 'arr_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_10_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_10_reload"   --->   Operation 22 'read' 'arr_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_9_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_9_reload"   --->   Operation 23 'read' 'arr_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_9_reload_read, i64 %add173_110"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_10_reload_read, i64 %add156_19"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_11_reload_read, i64 %add136_18"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_27_read, i64 %add123_17"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body102"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [d2.cpp:46]   --->   Operation 30 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_1, i32 2" [d2.cpp:46]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp, void %for.body102.split, void %for.end179.exitStub" [d2.cpp:46]   --->   Operation 32 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%add123_17_load = load i64 %add123_17" [d2.cpp:52]   --->   Operation 33 'load' 'add123_17_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%add136_18_load = load i64 %add136_18" [d2.cpp:53]   --->   Operation 34 'load' 'add136_18_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%add156_19_load = load i64 %add156_19" [d2.cpp:54]   --->   Operation 35 'load' 'add156_19_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%add173_110_load = load i64 %add173_110" [d2.cpp:55]   --->   Operation 36 'load' 'add173_110_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i3 %i_1" [d2.cpp:46]   --->   Operation 37 'trunc' 'trunc_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [d2.cpp:48]   --->   Operation 38 'specpipeline' 'specpipeline_ln48' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d2.cpp:46]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [d2.cpp:46]   --->   Operation 40 'specloopname' 'specloopname_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.47ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_reload_read, i32 0, i32 %arg1_r_2_reload_read, i2 %trunc_ln46" [d2.cpp:52]   --->   Operation 41 'mux' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i32 %tmp_8" [d2.cpp:52]   --->   Operation 42 'zext' 'zext_ln52' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.54ns)   --->   "%icmp_ln52_2 = icmp_eq  i2 %trunc_ln46, i2 0" [d2.cpp:52]   --->   Operation 43 'icmp' 'icmp_ln52_2' <Predicate = (!tmp)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.41ns)   --->   "%select_ln52 = select i1 %icmp_ln52_2, i31 %arg1_r_8_reload_read, i31 %arg1_r_6_cast_read" [d2.cpp:52]   --->   Operation 44 'select' 'select_ln52' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln52, i1 0" [d2.cpp:52]   --->   Operation 45 'bitconcatenate' 'shl_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i32 %shl_ln3" [d2.cpp:52]   --->   Operation 46 'zext' 'zext_ln52_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.41ns)   --->   "%select_ln53 = select i1 %icmp_ln52_2, i31 %arg1_r_7_cast_read, i31 %arg1_r_5_cast_read" [d2.cpp:53]   --->   Operation 47 'select' 'select_ln53' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln53, i1 0" [d2.cpp:53]   --->   Operation 48 'bitconcatenate' 'shl_ln4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i32 %shl_ln4" [d2.cpp:53]   --->   Operation 49 'zext' 'zext_ln53' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.41ns)   --->   "%select_ln54 = select i1 %icmp_ln52_2, i31 %arg1_r_6_cast_read, i31 %arg1_r_4_cast_read" [d2.cpp:54]   --->   Operation 50 'select' 'select_ln54' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln54, i1 0" [d2.cpp:54]   --->   Operation 51 'bitconcatenate' 'shl_ln5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i32 %shl_ln5" [d2.cpp:54]   --->   Operation 52 'zext' 'zext_ln54' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.41ns)   --->   "%select_ln55 = select i1 %icmp_ln52_2, i31 %arg1_r_5_cast_read, i31 %arg1_r_3_cast_read" [d2.cpp:55]   --->   Operation 53 'select' 'select_ln55' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln55, i1 0" [d2.cpp:55]   --->   Operation 54 'bitconcatenate' 'shl_ln6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i32 %shl_ln6" [d2.cpp:55]   --->   Operation 55 'zext' 'zext_ln55' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln52 = or i2 %trunc_ln46, i2 1" [d2.cpp:52]   --->   Operation 56 'or' 'or_ln52' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_1_reload_read, i32 0, i32 %arg1_r_3_reload_read, i2 %trunc_ln46" [d2.cpp:52]   --->   Operation 57 'mux' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i32 %tmp_s" [d2.cpp:54]   --->   Operation 58 'zext' 'zext_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i32 %tmp_s" [d2.cpp:52]   --->   Operation 59 'zext' 'zext_ln52_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.54ns)   --->   "%icmp_ln52 = icmp_eq  i2 %or_ln52, i2 1" [d2.cpp:52]   --->   Operation 60 'icmp' 'icmp_ln52' <Predicate = (!tmp)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.54ns)   --->   "%icmp_ln52_1 = icmp_eq  i2 %or_ln52, i2 3" [d2.cpp:52]   --->   Operation 61 'icmp' 'icmp_ln52_1' <Predicate = (!tmp)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%or_ln52_1 = or i1 %icmp_ln52, i1 %icmp_ln52_1" [d2.cpp:52]   --->   Operation 62 'or' 'or_ln52_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%trunc_ln52 = trunc i31 %select_ln53" [d2.cpp:52]   --->   Operation 63 'trunc' 'trunc_ln52' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%st = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln52, i2 0" [d2.cpp:52]   --->   Operation 64 'bitconcatenate' 'st' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln52_1 = select i1 %or_ln52_1, i32 %st, i32 %shl_ln4" [d2.cpp:52]   --->   Operation 65 'select' 'select_ln52_1' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i32 %select_ln52_1" [d2.cpp:52]   --->   Operation 66 'zext' 'zext_ln52_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : [1/1] (0.96ns)   --->   Input mux for Operation 67 '%mul_ln52 = mul i64 %zext_ln52_1, i64 %zext_ln52'
ST_2 : Operation 67 [1/1] (2.45ns)   --->   "%mul_ln52 = mul i64 %zext_ln52_1, i64 %zext_ln52" [d2.cpp:52]   --->   Operation 67 'mul' 'mul_ln52' <Predicate = (!tmp)> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.96ns)   --->   Input mux for Operation 68 '%mul_ln52_1 = mul i64 %zext_ln52_2, i64 %zext_ln54_1'
ST_2 : Operation 68 [1/1] (2.45ns)   --->   "%mul_ln52_1 = mul i64 %zext_ln52_2, i64 %zext_ln54_1" [d2.cpp:52]   --->   Operation 68 'mul' 'mul_ln52_1' <Predicate = (!tmp)> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52 = add i64 %mul_ln52_1, i64 %mul_ln52" [d2.cpp:52]   --->   Operation 69 'add' 'add_ln52' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln52_1 = add i64 %add123_17_load, i64 %add_ln52" [d2.cpp:52]   --->   Operation 70 'add' 'add_ln52_1' <Predicate = (!tmp)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : [1/1] (0.96ns)   --->   Input mux for Operation 71 '%mul_ln53 = mul i64 %zext_ln53, i64 %zext_ln52'
ST_2 : Operation 71 [1/1] (2.45ns)   --->   "%mul_ln53 = mul i64 %zext_ln53, i64 %zext_ln52" [d2.cpp:53]   --->   Operation 71 'mul' 'mul_ln53' <Predicate = (!tmp)> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.96ns)   --->   Input mux for Operation 72 '%mul_ln53_1 = mul i64 %zext_ln54_1, i64 %zext_ln54'
ST_2 : Operation 72 [1/1] (2.45ns)   --->   "%mul_ln53_1 = mul i64 %zext_ln54_1, i64 %zext_ln54" [d2.cpp:53]   --->   Operation 72 'mul' 'mul_ln53_1' <Predicate = (!tmp)> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53 = add i64 %mul_ln53_1, i64 %mul_ln53" [d2.cpp:53]   --->   Operation 73 'add' 'add_ln53' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln53_1 = add i64 %add136_18_load, i64 %add_ln53" [d2.cpp:53]   --->   Operation 74 'add' 'add_ln53_1' <Predicate = (!tmp)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : [1/1] (0.96ns)   --->   Input mux for Operation 75 '%mul_ln54 = mul i64 %zext_ln54, i64 %zext_ln52'
ST_2 : Operation 75 [1/1] (2.45ns)   --->   "%mul_ln54 = mul i64 %zext_ln54, i64 %zext_ln52" [d2.cpp:54]   --->   Operation 75 'mul' 'mul_ln54' <Predicate = (!tmp)> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln54_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_s, i1 0" [d2.cpp:54]   --->   Operation 76 'bitconcatenate' 'shl_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.43ns)   --->   "%select_ln54_1 = select i1 %icmp_ln52, i33 %shl_ln54_1, i33 %zext_ln52_3" [d2.cpp:54]   --->   Operation 77 'select' 'select_ln54_1' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i33 %select_ln54_1" [d2.cpp:54]   --->   Operation 78 'zext' 'zext_ln54_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (3.41ns)   --->   "%mul_ln54_1 = mul i64 %zext_ln54_2, i64 %zext_ln55" [d2.cpp:54]   --->   Operation 79 'mul' 'mul_ln54_1' <Predicate = (!tmp)> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54 = add i64 %mul_ln54_1, i64 %mul_ln54" [d2.cpp:54]   --->   Operation 80 'add' 'add_ln54' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln54_1 = add i64 %add156_19_load, i64 %add_ln54" [d2.cpp:54]   --->   Operation 81 'add' 'add_ln54_1' <Predicate = (!tmp)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.41ns)   --->   "%select_ln55_1 = select i1 %icmp_ln52_2, i31 %arg1_r_4_cast_read, i31 %arg1_r_2_cast_read" [d2.cpp:55]   --->   Operation 82 'select' 'select_ln55_1' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln55_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln55_1, i1 0" [d2.cpp:55]   --->   Operation 83 'bitconcatenate' 'shl_ln55_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i32 %shl_ln55_1" [d2.cpp:55]   --->   Operation 84 'zext' 'zext_ln55_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.54ns)   --->   "%icmp_ln55 = icmp_ne  i2 %or_ln52, i2 3" [d2.cpp:55]   --->   Operation 85 'icmp' 'icmp_ln55' <Predicate = (!tmp)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.96ns)   --->   Input mux for Operation 86 '%mul_ln55 = mul i64 %zext_ln55, i64 %zext_ln52'
ST_2 : Operation 86 [1/1] (2.45ns)   --->   "%mul_ln55 = mul i64 %zext_ln55, i64 %zext_ln52" [d2.cpp:55]   --->   Operation 86 'mul' 'mul_ln55' <Predicate = (!tmp)> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.96ns)   --->   Input mux for Operation 87 '%mul_ln55_1 = mul i64 %zext_ln55_1, i64 %zext_ln54_1'
ST_2 : Operation 87 [1/1] (2.45ns)   --->   "%mul_ln55_1 = mul i64 %zext_ln55_1, i64 %zext_ln54_1" [d2.cpp:55]   --->   Operation 87 'mul' 'mul_ln55_1' <Predicate = (!tmp)> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln55)   --->   "%select_ln55_2 = select i1 %icmp_ln55, i64 18446744073709551615, i64 0" [d2.cpp:55]   --->   Operation 88 'select' 'select_ln55_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln55 = and i64 %mul_ln55_1, i64 %select_ln55_2" [d2.cpp:55]   --->   Operation 89 'and' 'and_ln55' <Predicate = (!tmp)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55 = add i64 %and_ln55, i64 %mul_ln55" [d2.cpp:55]   --->   Operation 90 'add' 'add_ln55' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln55_1 = add i64 %add173_110_load, i64 %add_ln55" [d2.cpp:55]   --->   Operation 91 'add' 'add_ln55_1' <Predicate = (!tmp)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.67ns)   --->   "%add_ln46 = add i3 %i_1, i3 2" [d2.cpp:46]   --->   Operation 92 'add' 'add_ln46' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln46 = store i3 %add_ln46, i3 %i" [d2.cpp:46]   --->   Operation 93 'store' 'store_ln46' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln46 = store i64 %add_ln55_1, i64 %add173_110" [d2.cpp:46]   --->   Operation 94 'store' 'store_ln46' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln46 = store i64 %add_ln54_1, i64 %add156_19" [d2.cpp:46]   --->   Operation 95 'store' 'store_ln46' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln46 = store i64 %add_ln53_1, i64 %add136_18" [d2.cpp:46]   --->   Operation 96 'store' 'store_ln46' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln46 = store i64 %add_ln52_1, i64 %add123_17" [d2.cpp:46]   --->   Operation 97 'store' 'store_ln46' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.body102" [d2.cpp:46]   --->   Operation 98 'br' 'br_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%add123_17_load_1 = load i64 %add123_17"   --->   Operation 99 'load' 'add123_17_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%add136_18_load_1 = load i64 %add136_18"   --->   Operation 100 'load' 'add136_18_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%add156_19_load_1 = load i64 %add156_19"   --->   Operation 101 'load' 'add156_19_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%add173_110_load_1 = load i64 %add173_110"   --->   Operation 102 'load' 'add173_110_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add173_110_out, i64 %add173_110_load_1"   --->   Operation 103 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add156_19_out, i64 %add156_19_load_1"   --->   Operation 104 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add136_18_out, i64 %add136_18_load_1"   --->   Operation 105 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add123_17_out, i64 %add123_17_load_1"   --->   Operation 106 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add173_110_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add156_19_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add136_18_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add123_17_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add123_17              (alloca           ) [ 011]
add136_18              (alloca           ) [ 011]
add156_19              (alloca           ) [ 011]
add173_110             (alloca           ) [ 011]
i                      (alloca           ) [ 011]
arg1_r_2_cast_read     (read             ) [ 011]
arg1_r_3_reload_read   (read             ) [ 011]
arg1_r_1_reload_read   (read             ) [ 011]
arg1_r_3_cast_read     (read             ) [ 011]
arg1_r_4_cast_read     (read             ) [ 011]
arg1_r_5_cast_read     (read             ) [ 011]
arg1_r_7_cast_read     (read             ) [ 011]
arg1_r_6_cast_read     (read             ) [ 011]
arg1_r_8_reload_read   (read             ) [ 011]
arg1_r_2_reload_read   (read             ) [ 011]
arg1_r_reload_read     (read             ) [ 011]
arr_27_read            (read             ) [ 000]
arr_11_reload_read     (read             ) [ 000]
arr_10_reload_read     (read             ) [ 000]
arr_9_reload_read      (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 000]
tmp                    (bitselect        ) [ 011]
br_ln46                (br               ) [ 000]
add123_17_load         (load             ) [ 000]
add136_18_load         (load             ) [ 000]
add156_19_load         (load             ) [ 000]
add173_110_load        (load             ) [ 000]
trunc_ln46             (trunc            ) [ 000]
specpipeline_ln48      (specpipeline     ) [ 000]
speclooptripcount_ln46 (speclooptripcount) [ 000]
specloopname_ln46      (specloopname     ) [ 000]
tmp_8                  (mux              ) [ 000]
zext_ln52              (zext             ) [ 000]
icmp_ln52_2            (icmp             ) [ 000]
select_ln52            (select           ) [ 000]
shl_ln3                (bitconcatenate   ) [ 000]
zext_ln52_1            (zext             ) [ 000]
select_ln53            (select           ) [ 000]
shl_ln4                (bitconcatenate   ) [ 000]
zext_ln53              (zext             ) [ 000]
select_ln54            (select           ) [ 000]
shl_ln5                (bitconcatenate   ) [ 000]
zext_ln54              (zext             ) [ 000]
select_ln55            (select           ) [ 000]
shl_ln6                (bitconcatenate   ) [ 000]
zext_ln55              (zext             ) [ 000]
or_ln52                (or               ) [ 000]
tmp_s                  (mux              ) [ 000]
zext_ln54_1            (zext             ) [ 000]
zext_ln52_3            (zext             ) [ 000]
icmp_ln52              (icmp             ) [ 000]
icmp_ln52_1            (icmp             ) [ 000]
or_ln52_1              (or               ) [ 000]
trunc_ln52             (trunc            ) [ 000]
st                     (bitconcatenate   ) [ 000]
select_ln52_1          (select           ) [ 000]
zext_ln52_2            (zext             ) [ 000]
mul_ln52               (mul              ) [ 000]
mul_ln52_1             (mul              ) [ 000]
add_ln52               (add              ) [ 000]
add_ln52_1             (add              ) [ 000]
mul_ln53               (mul              ) [ 000]
mul_ln53_1             (mul              ) [ 000]
add_ln53               (add              ) [ 000]
add_ln53_1             (add              ) [ 000]
mul_ln54               (mul              ) [ 000]
shl_ln54_1             (bitconcatenate   ) [ 000]
select_ln54_1          (select           ) [ 000]
zext_ln54_2            (zext             ) [ 000]
mul_ln54_1             (mul              ) [ 000]
add_ln54               (add              ) [ 000]
add_ln54_1             (add              ) [ 000]
select_ln55_1          (select           ) [ 000]
shl_ln55_1             (bitconcatenate   ) [ 000]
zext_ln55_1            (zext             ) [ 000]
icmp_ln55              (icmp             ) [ 000]
mul_ln55               (mul              ) [ 000]
mul_ln55_1             (mul              ) [ 000]
select_ln55_2          (select           ) [ 000]
and_ln55               (and              ) [ 000]
add_ln55               (add              ) [ 000]
add_ln55_1             (add              ) [ 000]
add_ln46               (add              ) [ 000]
store_ln46             (store            ) [ 000]
store_ln46             (store            ) [ 000]
store_ln46             (store            ) [ 000]
store_ln46             (store            ) [ 000]
store_ln46             (store            ) [ 000]
br_ln46                (br               ) [ 000]
add123_17_load_1       (load             ) [ 000]
add136_18_load_1       (load             ) [ 000]
add156_19_load_1       (load             ) [ 000]
add173_110_load_1      (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_9_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_10_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_10_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_11_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_11_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_27">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_27"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_8_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_6_cast">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_cast"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_7_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_5_cast">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_cast"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_4_cast">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_cast"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_3_cast">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_cast"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_1_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg1_r_2_cast">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_cast"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="add173_110_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add173_110_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="add156_19_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add156_19_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="add136_18_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add136_18_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="add123_17_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add123_17_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="add123_17_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add123_17/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add136_18_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add136_18/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add156_19_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add156_19/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add173_110_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add173_110/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arg1_r_2_cast_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="31" slack="0"/>
<pin id="114" dir="0" index="1" bw="31" slack="0"/>
<pin id="115" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_cast_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arg1_r_3_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arg1_r_1_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arg1_r_3_cast_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="0"/>
<pin id="132" dir="0" index="1" bw="31" slack="0"/>
<pin id="133" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_cast_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg1_r_4_cast_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="0" index="1" bw="31" slack="0"/>
<pin id="139" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_cast_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arg1_r_5_cast_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="0" index="1" bw="31" slack="0"/>
<pin id="145" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_cast_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg1_r_7_cast_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="0" index="1" bw="31" slack="0"/>
<pin id="151" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_cast_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arg1_r_6_cast_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="31" slack="0"/>
<pin id="156" dir="0" index="1" bw="31" slack="0"/>
<pin id="157" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_cast_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arg1_r_8_reload_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="0" index="1" bw="31" slack="0"/>
<pin id="163" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arg1_r_2_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arg1_r_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="arr_27_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_27_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="arr_11_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_11_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arr_10_reload_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_10_reload_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="arr_9_reload_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_9_reload_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln0_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="64" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln0_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="0" index="2" bw="64" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln0_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="64" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln0_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="0" index="2" bw="64" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mul_ln52_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln52/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mul_ln52_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln52_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="mul_ln53_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mul_ln53_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mul_ln54_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="mul_ln55_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln55/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="mul_ln55_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln55_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="mul_ln54_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="33" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln0_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln0_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln0_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="i_1_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="1"/>
<pin id="289" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="0" index="2" bw="3" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add123_17_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add123_17_load/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add136_18_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add136_18_load/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add156_19_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add156_19_load/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add173_110_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add173_110_load/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln46_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_8_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="1"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="0" index="3" bw="32" slack="1"/>
<pin id="319" dir="0" index="4" bw="2" slack="0"/>
<pin id="320" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln52_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln52_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_2/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln52_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="31" slack="1"/>
<pin id="341" dir="0" index="2" bw="31" slack="1"/>
<pin id="342" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="shl_ln3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="31" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln52_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln53_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="31" slack="1"/>
<pin id="360" dir="0" index="2" bw="31" slack="1"/>
<pin id="361" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="shl_ln4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="31" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln53_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln54_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="31" slack="1"/>
<pin id="379" dir="0" index="2" bw="31" slack="1"/>
<pin id="380" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="shl_ln5_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="31" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln54_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln55_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="31" slack="1"/>
<pin id="399" dir="0" index="2" bw="31" slack="1"/>
<pin id="400" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="shl_ln6_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="31" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln55_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="or_ln52_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_s_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="1"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="0" index="3" bw="32" slack="1"/>
<pin id="427" dir="0" index="4" bw="2" slack="0"/>
<pin id="428" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln54_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln52_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_3/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln52_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln52_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="or_ln52_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln52_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="31" slack="0"/>
<pin id="463" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="st_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="30" slack="0"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln52_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="32" slack="0"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln52_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_2/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln52_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="0"/>
<pin id="489" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln52_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln53_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln53_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="shl_ln54_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="33" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln54_1/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln54_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="33" slack="0"/>
<pin id="521" dir="0" index="2" bw="32" slack="0"/>
<pin id="522" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln54_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="33" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_2/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln54_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln54_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="0"/>
<pin id="540" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln55_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="31" slack="1"/>
<pin id="546" dir="0" index="2" bw="31" slack="1"/>
<pin id="547" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="shl_ln55_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="31" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_1/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln55_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln55_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln55_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_2/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="and_ln55_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="0"/>
<pin id="579" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln55_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="0" index="1" bw="64" slack="0"/>
<pin id="585" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln55_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="0"/>
<pin id="591" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln46_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="3" slack="0"/>
<pin id="596" dir="0" index="1" bw="3" slack="0"/>
<pin id="597" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln46_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="0"/>
<pin id="602" dir="0" index="1" bw="3" slack="1"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln46_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="64" slack="1"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln46_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="0"/>
<pin id="612" dir="0" index="1" bw="64" slack="1"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln46_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="1"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln46_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="1"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add123_17_load_1_load_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="1"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add123_17_load_1/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add136_18_load_1_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="1"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add136_18_load_1/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add156_19_load_1_load_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="1"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add156_19_load_1/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add173_110_load_1_load_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add173_110_load_1/2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="add123_17_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add123_17 "/>
</bind>
</comp>

<comp id="649" class="1005" name="add136_18_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add136_18 "/>
</bind>
</comp>

<comp id="657" class="1005" name="add156_19_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add156_19 "/>
</bind>
</comp>

<comp id="665" class="1005" name="add173_110_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add173_110 "/>
</bind>
</comp>

<comp id="673" class="1005" name="i_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="0"/>
<pin id="675" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="680" class="1005" name="arg1_r_2_cast_read_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="31" slack="1"/>
<pin id="682" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_cast_read "/>
</bind>
</comp>

<comp id="685" class="1005" name="arg1_r_3_reload_read_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="690" class="1005" name="arg1_r_1_reload_read_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_reload_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="arg1_r_3_cast_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="31" slack="1"/>
<pin id="697" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_cast_read "/>
</bind>
</comp>

<comp id="700" class="1005" name="arg1_r_4_cast_read_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="31" slack="1"/>
<pin id="702" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_4_cast_read "/>
</bind>
</comp>

<comp id="706" class="1005" name="arg1_r_5_cast_read_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="31" slack="1"/>
<pin id="708" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_5_cast_read "/>
</bind>
</comp>

<comp id="712" class="1005" name="arg1_r_7_cast_read_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="31" slack="1"/>
<pin id="714" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_cast_read "/>
</bind>
</comp>

<comp id="717" class="1005" name="arg1_r_6_cast_read_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="31" slack="1"/>
<pin id="719" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_6_cast_read "/>
</bind>
</comp>

<comp id="723" class="1005" name="arg1_r_8_reload_read_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="31" slack="1"/>
<pin id="725" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_reload_read "/>
</bind>
</comp>

<comp id="728" class="1005" name="arg1_r_2_reload_read_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="733" class="1005" name="arg1_r_reload_read_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="90" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="90" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="90" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="90" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="196" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="190" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="184" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="178" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="313"><net_src comp="287" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="68" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="310" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="327"><net_src comp="314" pin="5"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="336"><net_src comp="310" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="70" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="72" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="338" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="362"><net_src comp="332" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="72" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="357" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="74" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="381"><net_src comp="332" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="72" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="74" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="401"><net_src comp="332" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="72" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="396" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="74" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="420"><net_src comp="310" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="310" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="435"><net_src comp="422" pin="5"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="442"><net_src comp="422" pin="5"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="416" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="76" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="416" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="78" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="443" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="357" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="80" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="70" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="455" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="465" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="363" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="490"><net_src comp="234" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="230" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="298" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="242" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="238" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="301" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="82" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="422" pin="5"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="74" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="443" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="510" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="439" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="535"><net_src comp="258" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="246" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="304" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="332" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="554"><net_src comp="72" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="543" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="74" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="566"><net_src comp="416" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="78" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="84" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="86" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="254" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="568" pin="3"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="250" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="307" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="582" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="287" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="88" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="588" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="537" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="504" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="492" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="625" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="632"><net_src comp="629" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="636"><net_src comp="633" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="640"><net_src comp="637" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="644"><net_src comp="92" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="648"><net_src comp="641" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="652"><net_src comp="96" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="660"><net_src comp="100" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="664"><net_src comp="657" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="668"><net_src comp="104" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="676"><net_src comp="108" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="683"><net_src comp="112" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="688"><net_src comp="118" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="422" pin=3"/></net>

<net id="693"><net_src comp="124" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="698"><net_src comp="130" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="703"><net_src comp="136" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="709"><net_src comp="142" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="715"><net_src comp="148" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="720"><net_src comp="154" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="726"><net_src comp="160" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="731"><net_src comp="166" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="314" pin=3"/></net>

<net id="736"><net_src comp="172" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="314" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add173_110_out | {2 }
	Port: add156_19_out | {2 }
	Port: add136_18_out | {2 }
	Port: add123_17_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arr_9_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arr_10_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arr_11_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arr_27 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arg1_r_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arg1_r_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arg1_r_8_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arg1_r_6_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arg1_r_7_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arg1_r_5_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arg1_r_4_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arg1_r_3_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arg1_r_1_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 : arg1_r_2_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		tmp : 1
		br_ln46 : 2
		trunc_ln46 : 1
		tmp_8 : 2
		zext_ln52 : 3
		icmp_ln52_2 : 2
		select_ln52 : 3
		shl_ln3 : 4
		zext_ln52_1 : 5
		select_ln53 : 3
		shl_ln4 : 4
		zext_ln53 : 5
		select_ln54 : 3
		shl_ln5 : 4
		zext_ln54 : 5
		select_ln55 : 3
		shl_ln6 : 4
		zext_ln55 : 5
		or_ln52 : 2
		tmp_s : 2
		zext_ln54_1 : 3
		zext_ln52_3 : 3
		icmp_ln52 : 2
		icmp_ln52_1 : 2
		or_ln52_1 : 3
		trunc_ln52 : 4
		st : 5
		select_ln52_1 : 6
		zext_ln52_2 : 7
		mul_ln52 : 6
		mul_ln52_1 : 8
		add_ln52 : 9
		add_ln52_1 : 10
		mul_ln53 : 6
		mul_ln53_1 : 6
		add_ln53 : 7
		add_ln53_1 : 8
		mul_ln54 : 6
		shl_ln54_1 : 3
		select_ln54_1 : 4
		zext_ln54_2 : 5
		mul_ln54_1 : 6
		add_ln54 : 7
		add_ln54_1 : 8
		select_ln55_1 : 3
		shl_ln55_1 : 4
		zext_ln55_1 : 5
		icmp_ln55 : 2
		mul_ln55 : 6
		mul_ln55_1 : 6
		select_ln55_2 : 3
		and_ln55 : 7
		add_ln55 : 7
		add_ln55_1 : 8
		add_ln46 : 1
		store_ln46 : 2
		store_ln46 : 9
		store_ln46 : 9
		store_ln46 : 9
		store_ln46 : 11
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln52_fu_486         |    0    |    0    |    64   |
|          |         add_ln52_1_fu_492        |    0    |    0    |    64   |
|          |          add_ln53_fu_498         |    0    |    0    |    64   |
|          |         add_ln53_1_fu_504        |    0    |    0    |    64   |
|    add   |          add_ln54_fu_531         |    0    |    0    |    64   |
|          |         add_ln54_1_fu_537        |    0    |    0    |    64   |
|          |          add_ln55_fu_582         |    0    |    0    |    64   |
|          |         add_ln55_1_fu_588        |    0    |    0    |    64   |
|          |          add_ln46_fu_594         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln52_fu_338        |    0    |    0    |    31   |
|          |        select_ln53_fu_357        |    0    |    0    |    31   |
|          |        select_ln54_fu_376        |    0    |    0    |    31   |
|  select  |        select_ln55_fu_396        |    0    |    0    |    31   |
|          |       select_ln52_1_fu_473       |    0    |    0    |    32   |
|          |       select_ln54_1_fu_518       |    0    |    0    |    32   |
|          |       select_ln55_1_fu_543       |    0    |    0    |    31   |
|          |       select_ln55_2_fu_568       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          mul_ln52_fu_230         |    4    |    0    |    20   |
|          |         mul_ln52_1_fu_234        |    4    |    0    |    20   |
|          |          mul_ln53_fu_238         |    4    |    0    |    20   |
|    mul   |         mul_ln53_1_fu_242        |    4    |    0    |    20   |
|          |          mul_ln54_fu_246         |    4    |    0    |    20   |
|          |          mul_ln55_fu_250         |    4    |    0    |    20   |
|          |         mul_ln55_1_fu_254        |    4    |    0    |    20   |
|          |         mul_ln54_1_fu_258        |    4    |    0    |    21   |
|----------|----------------------------------|---------|---------|---------|
|    and   |          and_ln55_fu_576         |    0    |    0    |    64   |
|----------|----------------------------------|---------|---------|---------|
|          |        icmp_ln52_2_fu_332        |    0    |    0    |    9    |
|   icmp   |         icmp_ln52_fu_443         |    0    |    0    |    9    |
|          |        icmp_ln52_1_fu_449        |    0    |    0    |    9    |
|          |         icmp_ln55_fu_562         |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|    mux   |           tmp_8_fu_314           |    0    |    0    |    14   |
|          |           tmp_s_fu_422           |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|
|    or    |          or_ln52_fu_416          |    0    |    0    |    0    |
|          |         or_ln52_1_fu_455         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |  arg1_r_2_cast_read_read_fu_112  |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_118 |    0    |    0    |    0    |
|          | arg1_r_1_reload_read_read_fu_124 |    0    |    0    |    0    |
|          |  arg1_r_3_cast_read_read_fu_130  |    0    |    0    |    0    |
|          |  arg1_r_4_cast_read_read_fu_136  |    0    |    0    |    0    |
|          |  arg1_r_5_cast_read_read_fu_142  |    0    |    0    |    0    |
|          |  arg1_r_7_cast_read_read_fu_148  |    0    |    0    |    0    |
|   read   |  arg1_r_6_cast_read_read_fu_154  |    0    |    0    |    0    |
|          | arg1_r_8_reload_read_read_fu_160 |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_166 |    0    |    0    |    0    |
|          |  arg1_r_reload_read_read_fu_172  |    0    |    0    |    0    |
|          |      arr_27_read_read_fu_178     |    0    |    0    |    0    |
|          |  arr_11_reload_read_read_fu_184  |    0    |    0    |    0    |
|          |  arr_10_reload_read_read_fu_190  |    0    |    0    |    0    |
|          |   arr_9_reload_read_read_fu_196  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_202      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_209      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_216      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_223      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|            tmp_fu_290            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln46_fu_310        |    0    |    0    |    0    |
|          |         trunc_ln52_fu_461        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln52_fu_324         |    0    |    0    |    0    |
|          |        zext_ln52_1_fu_352        |    0    |    0    |    0    |
|          |         zext_ln53_fu_371         |    0    |    0    |    0    |
|          |         zext_ln54_fu_390         |    0    |    0    |    0    |
|   zext   |         zext_ln55_fu_410         |    0    |    0    |    0    |
|          |        zext_ln54_1_fu_432        |    0    |    0    |    0    |
|          |        zext_ln52_3_fu_439        |    0    |    0    |    0    |
|          |        zext_ln52_2_fu_481        |    0    |    0    |    0    |
|          |        zext_ln54_2_fu_526        |    0    |    0    |    0    |
|          |        zext_ln55_1_fu_557        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          shl_ln3_fu_344          |    0    |    0    |    0    |
|          |          shl_ln4_fu_363          |    0    |    0    |    0    |
|          |          shl_ln5_fu_382          |    0    |    0    |    0    |
|bitconcatenate|          shl_ln6_fu_402          |    0    |    0    |    0    |
|          |             st_fu_465            |    0    |    0    |    0    |
|          |         shl_ln54_1_fu_510        |    0    |    0    |    0    |
|          |         shl_ln55_1_fu_549        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    32   |    0    |   1034  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add123_17_reg_641     |   64   |
|      add136_18_reg_649     |   64   |
|      add156_19_reg_657     |   64   |
|     add173_110_reg_665     |   64   |
|arg1_r_1_reload_read_reg_690|   32   |
| arg1_r_2_cast_read_reg_680 |   31   |
|arg1_r_2_reload_read_reg_728|   32   |
| arg1_r_3_cast_read_reg_695 |   31   |
|arg1_r_3_reload_read_reg_685|   32   |
| arg1_r_4_cast_read_reg_700 |   31   |
| arg1_r_5_cast_read_reg_706 |   31   |
| arg1_r_6_cast_read_reg_717 |   31   |
| arg1_r_7_cast_read_reg_712 |   31   |
|arg1_r_8_reload_read_reg_723|   31   |
| arg1_r_reload_read_reg_733 |   32   |
|          i_reg_673         |    3   |
+----------------------------+--------+
|            Total           |   604  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   32   |    0   |  1034  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   604  |    -   |
+-----------+--------+--------+--------+
|   Total   |   32   |   604  |  1034  |
+-----------+--------+--------+--------+
