\subsection{pllcfg\+\_\+pkg Package Reference}
\label{classpllcfg__pkg}\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}


Collaboration diagram for pllcfg\+\_\+pkg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{d2/da3/classpllcfg__pkg__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Records}
 \begin{DoxyCompactItemize}
\item 
{\bf t\+\_\+\+F\+R\+O\+M\+\_\+\+P\+L\+L\+C\+FG} {\bfseries  }
\item 
{\bf phcfg\+\_\+start} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf pllcfg\+\_\+start} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf pllrst\+\_\+start} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf phcfg\+\_\+updn} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf cnt\+\_\+ind} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf pll\+\_\+ind} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf phcfg\+\_\+mode} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf phcfg\+\_\+tst} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf cnt\+\_\+phase} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf chp\+\_\+curr} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf pllcfg\+\_\+vcodiv} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf pllcfg\+\_\+lf\+\_\+res} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf pllcfg\+\_\+lf\+\_\+cap} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf m\+\_\+odddiv} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf m\+\_\+byp} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf n\+\_\+odddiv} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf n\+\_\+byp} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c0\+\_\+odddiv} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c0\+\_\+byp} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c1\+\_\+odddiv} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c1\+\_\+byp} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c2\+\_\+odddiv} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c2\+\_\+byp} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c3\+\_\+odddiv} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c3\+\_\+byp} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c4\+\_\+odddiv} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c4\+\_\+byp} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf n\+\_\+cnt} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf m\+\_\+cnt} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c0\+\_\+cnt} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c1\+\_\+cnt} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c2\+\_\+cnt} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c3\+\_\+cnt} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf c4\+\_\+cnt} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf auto\+\_\+phcfg\+\_\+smpls} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf auto\+\_\+phcfg\+\_\+step} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+\+T\+O\+\_\+\+P\+L\+L\+C\+FG} {\bfseries  }
\item 
{\bf pllcfg\+\_\+busy} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf pllcfg\+\_\+done} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf phcfg\+\_\+done} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf phcfg\+\_\+error} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf pll\+\_\+lock} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 19} of file {\bf pllcfg\+\_\+pkg.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!auto\+\_\+phcfg\+\_\+smpls@{auto\+\_\+phcfg\+\_\+smpls}}
\index{auto\+\_\+phcfg\+\_\+smpls@{auto\+\_\+phcfg\+\_\+smpls}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{auto\+\_\+phcfg\+\_\+smpls}]{\setlength{\rightskip}{0pt plus 5cm}{\bf auto\+\_\+phcfg\+\_\+smpls} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a80bf5846f7db82cae2f5e3d2f4f0195d}


Definition at line {\bf 78} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!auto\+\_\+phcfg\+\_\+step@{auto\+\_\+phcfg\+\_\+step}}
\index{auto\+\_\+phcfg\+\_\+step@{auto\+\_\+phcfg\+\_\+step}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{auto\+\_\+phcfg\+\_\+step}]{\setlength{\rightskip}{0pt plus 5cm}{\bf auto\+\_\+phcfg\+\_\+step} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a7f15718519f52aaa84529cdecba6fd01}


Definition at line {\bf 79} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c0\+\_\+byp@{c0\+\_\+byp}}
\index{c0\+\_\+byp@{c0\+\_\+byp}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c0\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c0\+\_\+byp} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_ad7fd646ca551430454786ce1d6040f43}


Definition at line {\bf 46} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c0\+\_\+cnt@{c0\+\_\+cnt}}
\index{c0\+\_\+cnt@{c0\+\_\+cnt}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c0\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c0\+\_\+cnt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_adf61dd781fe29b65462ce779c7cbaf92}


Definition at line {\bf 68} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c0\+\_\+odddiv@{c0\+\_\+odddiv}}
\index{c0\+\_\+odddiv@{c0\+\_\+odddiv}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c0\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c0\+\_\+odddiv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a6e24df4843165b89e5ddce2757f79f5d}


Definition at line {\bf 45} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c1\+\_\+byp@{c1\+\_\+byp}}
\index{c1\+\_\+byp@{c1\+\_\+byp}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c1\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c1\+\_\+byp} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a926c50c193398f6c4a84af62130cbcb5}


Definition at line {\bf 48} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c1\+\_\+cnt@{c1\+\_\+cnt}}
\index{c1\+\_\+cnt@{c1\+\_\+cnt}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c1\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c1\+\_\+cnt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_aeddaa64110ef440f2ba4e371f1a681c9}


Definition at line {\bf 69} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c1\+\_\+odddiv@{c1\+\_\+odddiv}}
\index{c1\+\_\+odddiv@{c1\+\_\+odddiv}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c1\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c1\+\_\+odddiv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a9dd835a04c213a7b0578f58dedbcdaa0}


Definition at line {\bf 47} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c2\+\_\+byp@{c2\+\_\+byp}}
\index{c2\+\_\+byp@{c2\+\_\+byp}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c2\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c2\+\_\+byp} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_ab13f8ab6b2dece283f478bfece342406}


Definition at line {\bf 50} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c2\+\_\+cnt@{c2\+\_\+cnt}}
\index{c2\+\_\+cnt@{c2\+\_\+cnt}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c2\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c2\+\_\+cnt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a088dd24739a05a4a24ede778de2ed637}


Definition at line {\bf 70} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c2\+\_\+odddiv@{c2\+\_\+odddiv}}
\index{c2\+\_\+odddiv@{c2\+\_\+odddiv}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c2\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c2\+\_\+odddiv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a8f8214313e7673c92aca84f25acb5a96}


Definition at line {\bf 49} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c3\+\_\+byp@{c3\+\_\+byp}}
\index{c3\+\_\+byp@{c3\+\_\+byp}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c3\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c3\+\_\+byp} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a17d6a97cbe261d0f54f0fc4d23254f95}


Definition at line {\bf 52} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c3\+\_\+cnt@{c3\+\_\+cnt}}
\index{c3\+\_\+cnt@{c3\+\_\+cnt}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c3\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c3\+\_\+cnt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a9c67421001e0b76731772935cf995209}


Definition at line {\bf 71} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c3\+\_\+odddiv@{c3\+\_\+odddiv}}
\index{c3\+\_\+odddiv@{c3\+\_\+odddiv}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c3\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c3\+\_\+odddiv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a2ab4bd5b63f8176ef8007016d42f81d6}


Definition at line {\bf 51} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c4\+\_\+byp@{c4\+\_\+byp}}
\index{c4\+\_\+byp@{c4\+\_\+byp}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c4\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c4\+\_\+byp} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a4621ebdbe293e46a6005616ae8ddd355}


Definition at line {\bf 54} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c4\+\_\+cnt@{c4\+\_\+cnt}}
\index{c4\+\_\+cnt@{c4\+\_\+cnt}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c4\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c4\+\_\+cnt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a5f2a8d0dbb015734e8bf57774f23553b}


Definition at line {\bf 72} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!c4\+\_\+odddiv@{c4\+\_\+odddiv}}
\index{c4\+\_\+odddiv@{c4\+\_\+odddiv}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{c4\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c4\+\_\+odddiv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a9161c64e9182361a83f04306c7e42000}


Definition at line {\bf 53} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!chp\+\_\+curr@{chp\+\_\+curr}}
\index{chp\+\_\+curr@{chp\+\_\+curr}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{chp\+\_\+curr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf chp\+\_\+curr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a45b76b7c7201f2a7b2b0b97d67696f66}


Definition at line {\bf 35} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!cnt\+\_\+ind@{cnt\+\_\+ind}}
\index{cnt\+\_\+ind@{cnt\+\_\+ind}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{cnt\+\_\+ind}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+ind} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a5c052e1ed460037093ac425fdeb0c1ab}


Definition at line {\bf 28} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!cnt\+\_\+phase@{cnt\+\_\+phase}}
\index{cnt\+\_\+phase@{cnt\+\_\+phase}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{cnt\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a30db88a9808d89cf1997a040774a3154}


Definition at line {\bf 33} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!ieee@{ieee}}
\index{ieee@{ieee}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpllcfg__pkg_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 12} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!m\+\_\+byp@{m\+\_\+byp}}
\index{m\+\_\+byp@{m\+\_\+byp}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{m\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf m\+\_\+byp} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a6d234b7b186b1bb688cb5194af20d7b7}


Definition at line {\bf 41} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!m\+\_\+cnt@{m\+\_\+cnt}}
\index{m\+\_\+cnt@{m\+\_\+cnt}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{m\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf m\+\_\+cnt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_ae04aef686ba964b550b2de0a1a212f27}


Definition at line {\bf 66} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!m\+\_\+odddiv@{m\+\_\+odddiv}}
\index{m\+\_\+odddiv@{m\+\_\+odddiv}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{m\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf m\+\_\+odddiv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a849d1b93368e73be711410b19bbe0442}


Definition at line {\bf 40} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!n\+\_\+byp@{n\+\_\+byp}}
\index{n\+\_\+byp@{n\+\_\+byp}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{n\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf n\+\_\+byp} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a0d833c65ab506649c25a1e6b07f61a13}


Definition at line {\bf 43} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!n\+\_\+cnt@{n\+\_\+cnt}}
\index{n\+\_\+cnt@{n\+\_\+cnt}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{n\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf n\+\_\+cnt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_aff6bff2445b0e096987ebbed7b9fc3e4}


Definition at line {\bf 65} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!n\+\_\+odddiv@{n\+\_\+odddiv}}
\index{n\+\_\+odddiv@{n\+\_\+odddiv}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{n\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf n\+\_\+odddiv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a943dfa5f77260507d4fe1fb3550ea56e}


Definition at line {\bf 42} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpllcfg__pkg_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 14} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!phcfg\+\_\+done@{phcfg\+\_\+done}}
\index{phcfg\+\_\+done@{phcfg\+\_\+done}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{phcfg\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a5e222edabcfb3e8cecf68e8dd153c4a9}


Definition at line {\bf 87} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!phcfg\+\_\+error@{phcfg\+\_\+error}}
\index{phcfg\+\_\+error@{phcfg\+\_\+error}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{phcfg\+\_\+error}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+error} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_ad7a5d34aecc01dedcbad9de79839e1dc}


Definition at line {\bf 88} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!phcfg\+\_\+mode@{phcfg\+\_\+mode}}
\index{phcfg\+\_\+mode@{phcfg\+\_\+mode}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{phcfg\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_ad5b717aa0b78421f7dcbd8c9d30f94b5}


Definition at line {\bf 30} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!phcfg\+\_\+start@{phcfg\+\_\+start}}
\index{phcfg\+\_\+start@{phcfg\+\_\+start}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{phcfg\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a58a621fbb541d07569ecd31529813ac6}


Definition at line {\bf 24} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!phcfg\+\_\+tst@{phcfg\+\_\+tst}}
\index{phcfg\+\_\+tst@{phcfg\+\_\+tst}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{phcfg\+\_\+tst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+tst} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a2763591218a32868ef124f1def7d97ef}


Definition at line {\bf 31} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!phcfg\+\_\+updn@{phcfg\+\_\+updn}}
\index{phcfg\+\_\+updn@{phcfg\+\_\+updn}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{phcfg\+\_\+updn}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+updn} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_ad1d948588904c20c3d3d2bfbbd2197bf}


Definition at line {\bf 27} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!pll\+\_\+ind@{pll\+\_\+ind}}
\index{pll\+\_\+ind@{pll\+\_\+ind}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{pll\+\_\+ind}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+ind} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_acd4269bade61d885ca0d25d39e0626f1}


Definition at line {\bf 29} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!pll\+\_\+lock@{pll\+\_\+lock}}
\index{pll\+\_\+lock@{pll\+\_\+lock}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{pll\+\_\+lock}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+lock} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_adf014809c2c3ebf524817e3384bccdfe}


Definition at line {\bf 90} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!pllcfg\+\_\+busy@{pllcfg\+\_\+busy}}
\index{pllcfg\+\_\+busy@{pllcfg\+\_\+busy}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{pllcfg\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a85196189b09f61002ddbfeebd1350bdd}


Definition at line {\bf 85} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!pllcfg\+\_\+done@{pllcfg\+\_\+done}}
\index{pllcfg\+\_\+done@{pllcfg\+\_\+done}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{pllcfg\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a6e5c7648d808c0b8cd0e1b2fdc8bc17a}


Definition at line {\bf 86} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!pllcfg\+\_\+lf\+\_\+cap@{pllcfg\+\_\+lf\+\_\+cap}}
\index{pllcfg\+\_\+lf\+\_\+cap@{pllcfg\+\_\+lf\+\_\+cap}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{pllcfg\+\_\+lf\+\_\+cap}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+lf\+\_\+cap} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a3d0535248b2bf1c64f681c44f219993f}


Definition at line {\bf 38} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!pllcfg\+\_\+lf\+\_\+res@{pllcfg\+\_\+lf\+\_\+res}}
\index{pllcfg\+\_\+lf\+\_\+res@{pllcfg\+\_\+lf\+\_\+res}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{pllcfg\+\_\+lf\+\_\+res}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+lf\+\_\+res} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a063d3d053ed81b87b4e4015a202cbc0d}


Definition at line {\bf 37} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!pllcfg\+\_\+start@{pllcfg\+\_\+start}}
\index{pllcfg\+\_\+start@{pllcfg\+\_\+start}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{pllcfg\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_ae15a1f33eaf1f7e2d82ff6044f461b48}


Definition at line {\bf 25} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!pllcfg\+\_\+vcodiv@{pllcfg\+\_\+vcodiv}}
\index{pllcfg\+\_\+vcodiv@{pllcfg\+\_\+vcodiv}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{pllcfg\+\_\+vcodiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+vcodiv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a066c7db031055f9cd27f191f5973a66c}


Definition at line {\bf 36} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!pllrst\+\_\+start@{pllrst\+\_\+start}}
\index{pllrst\+\_\+start@{pllrst\+\_\+start}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{pllrst\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllrst\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a99c9b17a64cc2f5c891a16dec8bd2295}


Definition at line {\bf 26} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpllcfg__pkg_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 13} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!t\+\_\+\+F\+R\+O\+M\+\_\+\+P\+L\+L\+C\+FG@{t\+\_\+\+F\+R\+O\+M\+\_\+\+P\+L\+L\+C\+FG}}
\index{t\+\_\+\+F\+R\+O\+M\+\_\+\+P\+L\+L\+C\+FG@{t\+\_\+\+F\+R\+O\+M\+\_\+\+P\+L\+L\+C\+FG}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{t\+\_\+\+F\+R\+O\+M\+\_\+\+P\+L\+L\+C\+FG}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+\+F\+R\+O\+M\+\_\+\+P\+L\+L\+C\+FG} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_a75f3ea99ebc7158b7832607f36898a83}


Definition at line {\bf 22} of file {\bf pllcfg\+\_\+pkg.\+vhd}.

\index{pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}!t\+\_\+\+T\+O\+\_\+\+P\+L\+L\+C\+FG@{t\+\_\+\+T\+O\+\_\+\+P\+L\+L\+C\+FG}}
\index{t\+\_\+\+T\+O\+\_\+\+P\+L\+L\+C\+FG@{t\+\_\+\+T\+O\+\_\+\+P\+L\+L\+C\+FG}!pllcfg\+\_\+pkg@{pllcfg\+\_\+pkg}}
\paragraph[{t\+\_\+\+T\+O\+\_\+\+P\+L\+L\+C\+FG}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+\+T\+O\+\_\+\+P\+L\+L\+C\+FG} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classpllcfg__pkg_ad81ed21addee86d751844c2cd6e7335d}


Definition at line {\bf 83} of file {\bf pllcfg\+\_\+pkg.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/{\bf pllcfg\+\_\+pkg.\+vhd}\end{DoxyCompactItemize}
