{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 15:36:03 2025 " "Info: Processing started: Fri Oct 31 15:36:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sifo3 -c sifo3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sifo3 -c sifo3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "inclock " "Info: Assuming node \"inclock\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -48 -64 104 -32 "inclock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "read " "Info: Assuming node \"read\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "read" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "write " "Info: Assuming node \"write\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "write" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "outclock " "Info: Assuming node \"outclock\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -112 56 216 "outclock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "outclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "rom_ram " "Info: Assuming node \"rom_ram\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_ram" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 216 216 280 264 "inst5" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15~0 " "Info: Detected gated clock \"inst15~0\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 536 1256 1320 584 "inst15" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1048 1112 288 "inst3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst4 " "Info: Detected gated clock \"inst4\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "inclock register Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] memory lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg5 302.39 MHz 3.307 ns Internal " "Info: Clock \"inclock\" has Internal fmax of 302.39 MHz between source register \"Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]\" and destination memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg5\" (period= 3.307 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.601 ns + Longest register memory " "Info: + Longest register to memory delay is 2.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] 1 REG LCFF_X22_Y11_N1 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 28; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.357 ns) 1.073 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[5\]~19 2 COMB LCCOMB_X23_Y10_N24 3 " "Info: 2: + IC(0.716 ns) + CELL(0.357 ns) = 1.073 ns; Loc. = LCCOMB_X23_Y10_N24; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[5\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.272 ns) 1.704 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[5\]~2 3 COMB LCCOMB_X22_Y10_N10 1 " "Info: 3: + IC(0.359 ns) + CELL(0.272 ns) = 1.704 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[5\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~19 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[5]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.096 ns) 2.601 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg5 4 MEM M4K_X20_Y9 1 " "Info: 4: + IC(0.801 ns) + CELL(0.096 ns) = 2.601 ns; Loc. = M4K_X20_Y9; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[5]~2 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.725 ns ( 27.87 % ) " "Info: Total cell delay = 0.725 ns ( 27.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.876 ns ( 72.13 % ) " "Info: Total interconnect delay = 1.876 ns ( 72.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~19 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[5]~2 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~19 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[5]~2 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.716ns 0.359ns 0.801ns } { 0.000ns 0.357ns 0.272ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.590 ns - Smallest " "Info: - Smallest clock skew is -0.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 4.860 ns + Shortest memory " "Info: + Shortest clock path from clock \"inclock\" to destination memory is 4.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns inclock 1 CLK PIN_Y11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y11; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -48 -64 104 -32 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.053 ns) 2.285 ns inst4 2 COMB LCCOMB_X21_Y9_N14 1 " "Info: 2: + IC(1.423 ns) + CELL(0.053 ns) = 2.285 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { inclock inst4 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 3.728 ns inst4~clkctrl 3 COMB CLKCTRL_G5 25 " "Info: 3: + IC(1.443 ns) + CELL(0.000 ns) = 3.728 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.481 ns) 4.860 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg5 4 MEM M4K_X20_Y9 1 " "Info: 4: + IC(0.651 ns) + CELL(0.481 ns) = 4.860 ns; Loc. = M4K_X20_Y9; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 27.63 % ) " "Info: Total cell delay = 1.343 ns ( 27.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.517 ns ( 72.37 % ) " "Info: Total interconnect delay = 3.517 ns ( 72.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.860 ns" { inclock inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.860 ns" { inclock {} inclock~combout {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.423ns 1.443ns 0.651ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 5.450 ns - Longest register " "Info: - Longest clock path from clock \"inclock\" to source register is 5.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns inclock 1 CLK PIN_Y11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y11; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -48 -64 104 -32 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.053 ns) 2.282 ns inst21 2 COMB LCCOMB_X21_Y9_N26 1 " "Info: 2: + IC(1.420 ns) + CELL(0.053 ns) = 2.282 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { inclock inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(0.000 ns) 4.165 ns inst21~clkctrl 3 COMB CLKCTRL_G1 54 " "Info: 3: + IC(1.883 ns) + CELL(0.000 ns) = 4.165 ns; Loc. = CLKCTRL_G1; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 5.450 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] 4 REG LCFF_X22_Y11_N1 28 " "Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.450 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 28; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 27.16 % ) " "Info: Total cell delay = 1.480 ns ( 27.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.970 ns ( 72.84 % ) " "Info: Total interconnect delay = 3.970 ns ( 72.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.450 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.450 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.420ns 1.883ns 0.667ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.860 ns" { inclock inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.860 ns" { inclock {} inclock~combout {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.423ns 1.443ns 0.651ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.450 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.450 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.420ns 1.883ns 0.667ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~19 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[5]~2 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~19 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[5]~2 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.716ns 0.359ns 0.801ns } { 0.000ns 0.357ns 0.272ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.860 ns" { inclock inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.860 ns" { inclock {} inclock~combout {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.423ns 1.443ns 0.651ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.450 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.450 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.420ns 1.883ns 0.667ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "read register Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] register Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[2\] 325.41 MHz 3.073 ns Internal " "Info: Clock \"read\" has Internal fmax of 325.41 MHz between source register \"Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]\" and destination register \"Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (period= 3.073 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.885 ns + Longest register register " "Info: + Longest register to register delay is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] 1 REG LCFF_X22_Y11_N5 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N5; Fanout = 27; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.228 ns) 1.375 ns Block1:inst7\|lpm_bustri0:inst33\|lpm_bustri:lpm_bustri_component\|dout\[2\]~5 2 COMB LCCOMB_X21_Y9_N28 3 " "Info: 2: + IC(1.147 ns) + CELL(0.228 ns) = 1.375 ns; Loc. = LCCOMB_X21_Y9_N28; Fanout = 3; COMB Node = 'Block1:inst7\|lpm_bustri0:inst33\|lpm_bustri:lpm_bustri_component\|dout\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]~5 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.346 ns) 2.081 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~46 3 COMB LCCOMB_X22_Y9_N2 6 " "Info: 3: + IC(0.360 ns) + CELL(0.346 ns) = 2.081 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 6; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]~5 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~46 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.309 ns) 2.885 ns Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X23_Y9_N29 1 " "Info: 4: + IC(0.495 ns) + CELL(0.309 ns) = 2.885 ns; Loc. = LCFF_X23_Y9_N29; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~46 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.883 ns ( 30.61 % ) " "Info: Total cell delay = 0.883 ns ( 30.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.002 ns ( 69.39 % ) " "Info: Total interconnect delay = 2.002 ns ( 69.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]~5 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~46 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]~5 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~46 {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 1.147ns 0.360ns 0.495ns } { 0.000ns 0.228ns 0.346ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read destination 5.825 ns + Shortest register " "Info: + Shortest clock path from clock \"read\" to destination register is 5.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns read 1 CLK PIN_C12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 16; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.225 ns) 2.661 ns inst21 2 COMB LCCOMB_X21_Y9_N26 1 " "Info: 2: + IC(1.627 ns) + CELL(0.225 ns) = 2.661 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { read inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(0.000 ns) 4.544 ns inst21~clkctrl 3 COMB CLKCTRL_G1 54 " "Info: 3: + IC(1.883 ns) + CELL(0.000 ns) = 4.544 ns; Loc. = CLKCTRL_G1; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 5.825 ns Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X23_Y9_N29 1 " "Info: 4: + IC(0.663 ns) + CELL(0.618 ns) = 5.825 ns; Loc. = LCFF_X23_Y9_N29; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 28.36 % ) " "Info: Total cell delay = 1.652 ns ( 28.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.173 ns ( 71.64 % ) " "Info: Total interconnect delay = 4.173 ns ( 71.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.825 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.825 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.627ns 1.883ns 0.663ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read source 5.829 ns - Longest register " "Info: - Longest clock path from clock \"read\" to source register is 5.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns read 1 CLK PIN_C12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 16; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.225 ns) 2.661 ns inst21 2 COMB LCCOMB_X21_Y9_N26 1 " "Info: 2: + IC(1.627 ns) + CELL(0.225 ns) = 2.661 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { read inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(0.000 ns) 4.544 ns inst21~clkctrl 3 COMB CLKCTRL_G1 54 " "Info: 3: + IC(1.883 ns) + CELL(0.000 ns) = 4.544 ns; Loc. = CLKCTRL_G1; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 5.829 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] 4 REG LCFF_X22_Y11_N5 27 " "Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.829 ns; Loc. = LCFF_X22_Y11_N5; Fanout = 27; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 28.34 % ) " "Info: Total cell delay = 1.652 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.177 ns ( 71.66 % ) " "Info: Total interconnect delay = 4.177 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.627ns 1.883ns 0.667ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.825 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.825 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.627ns 1.883ns 0.663ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.627ns 1.883ns 0.667ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]~5 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~46 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]~5 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~46 {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 1.147ns 0.360ns 0.495ns } { 0.000ns 0.228ns 0.346ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.825 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.825 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.627ns 1.883ns 0.663ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.627ns 1.883ns 0.667ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "write register Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] register Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[2\] 325.41 MHz 3.073 ns Internal " "Info: Clock \"write\" has Internal fmax of 325.41 MHz between source register \"Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]\" and destination register \"Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (period= 3.073 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.885 ns + Longest register register " "Info: + Longest register to register delay is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] 1 REG LCFF_X22_Y11_N5 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N5; Fanout = 27; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.228 ns) 1.375 ns Block1:inst7\|lpm_bustri0:inst33\|lpm_bustri:lpm_bustri_component\|dout\[2\]~5 2 COMB LCCOMB_X21_Y9_N28 3 " "Info: 2: + IC(1.147 ns) + CELL(0.228 ns) = 1.375 ns; Loc. = LCCOMB_X21_Y9_N28; Fanout = 3; COMB Node = 'Block1:inst7\|lpm_bustri0:inst33\|lpm_bustri:lpm_bustri_component\|dout\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]~5 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.346 ns) 2.081 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~46 3 COMB LCCOMB_X22_Y9_N2 6 " "Info: 3: + IC(0.360 ns) + CELL(0.346 ns) = 2.081 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 6; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]~5 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~46 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.309 ns) 2.885 ns Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X23_Y9_N29 1 " "Info: 4: + IC(0.495 ns) + CELL(0.309 ns) = 2.885 ns; Loc. = LCFF_X23_Y9_N29; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~46 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.883 ns ( 30.61 % ) " "Info: Total cell delay = 0.883 ns ( 30.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.002 ns ( 69.39 % ) " "Info: Total interconnect delay = 2.002 ns ( 69.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]~5 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~46 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]~5 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~46 {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 1.147ns 0.360ns 0.495ns } { 0.000ns 0.228ns 0.346ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write destination 5.599 ns + Shortest register " "Info: + Shortest clock path from clock \"write\" to destination register is 5.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns write 1 CLK PIN_W10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 6; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.228 ns) 2.435 ns inst21 2 COMB LCCOMB_X21_Y9_N26 1 " "Info: 2: + IC(1.408 ns) + CELL(0.228 ns) = 2.435 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { write inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(0.000 ns) 4.318 ns inst21~clkctrl 3 COMB CLKCTRL_G1 54 " "Info: 3: + IC(1.883 ns) + CELL(0.000 ns) = 4.318 ns; Loc. = CLKCTRL_G1; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 5.599 ns Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X23_Y9_N29 1 " "Info: 4: + IC(0.663 ns) + CELL(0.618 ns) = 5.599 ns; Loc. = LCFF_X23_Y9_N29; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.645 ns ( 29.38 % ) " "Info: Total cell delay = 1.645 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.954 ns ( 70.62 % ) " "Info: Total interconnect delay = 3.954 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.599 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.599 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.408ns 1.883ns 0.663ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write source 5.603 ns - Longest register " "Info: - Longest clock path from clock \"write\" to source register is 5.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns write 1 CLK PIN_W10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 6; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.228 ns) 2.435 ns inst21 2 COMB LCCOMB_X21_Y9_N26 1 " "Info: 2: + IC(1.408 ns) + CELL(0.228 ns) = 2.435 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { write inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(0.000 ns) 4.318 ns inst21~clkctrl 3 COMB CLKCTRL_G1 54 " "Info: 3: + IC(1.883 ns) + CELL(0.000 ns) = 4.318 ns; Loc. = CLKCTRL_G1; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 5.603 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] 4 REG LCFF_X22_Y11_N5 27 " "Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.603 ns; Loc. = LCFF_X22_Y11_N5; Fanout = 27; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.645 ns ( 29.36 % ) " "Info: Total cell delay = 1.645 ns ( 29.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.958 ns ( 70.64 % ) " "Info: Total interconnect delay = 3.958 ns ( 70.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.603 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.603 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.408ns 1.883ns 0.667ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.599 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.599 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.408ns 1.883ns 0.663ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.603 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.603 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.408ns 1.883ns 0.667ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]~5 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~46 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]~5 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~46 {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 1.147ns 0.360ns 0.495ns } { 0.000ns 0.228ns 0.346ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.599 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.599 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.408ns 1.883ns 0.663ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.603 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.603 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.408ns 1.883ns 0.667ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "outclock memory lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 memory lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 365.36 MHz 2.737 ns Internal " "Info: Clock \"outclock\" has Internal fmax of 365.36 MHz between source memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]\" (period= 2.737 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y10; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y10 1 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y10; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.956 ns - Smallest " "Info: - Smallest clock skew is -0.956 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "outclock destination 5.119 ns + Shortest memory " "Info: + Shortest clock path from clock \"outclock\" to destination memory is 5.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns outclock 1 CLK PIN_AA11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 2; CLK Node = 'outclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -112 56 216 "outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.228 ns) 2.270 ns inst16 2 COMB LCCOMB_X21_Y9_N10 2 " "Info: 2: + IC(1.233 ns) + CELL(0.228 ns) = 2.270 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 2; COMB Node = 'inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { outclock inst16 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.000 ns) 3.994 ns inst16~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.724 ns) + CELL(0.000 ns) = 3.994 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst16~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { inst16 inst16~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.472 ns) 5.119 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 4 MEM M4K_X20_Y10 1 " "Info: 4: + IC(0.653 ns) + CELL(0.472 ns) = 5.119 ns; Loc. = M4K_X20_Y10; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.509 ns ( 29.48 % ) " "Info: Total cell delay = 1.509 ns ( 29.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.610 ns ( 70.52 % ) " "Info: Total interconnect delay = 3.610 ns ( 70.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { outclock inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.119 ns" { outclock {} outclock~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.233ns 1.724ns 0.653ns } { 0.000ns 0.809ns 0.228ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "outclock source 6.075 ns - Longest memory " "Info: - Longest clock path from clock \"outclock\" to source memory is 6.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns outclock 1 CLK PIN_AA11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 2; CLK Node = 'outclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -112 56 216 "outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.228 ns) 2.270 ns inst16 2 COMB LCCOMB_X21_Y9_N10 2 " "Info: 2: + IC(1.233 ns) + CELL(0.228 ns) = 2.270 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 2; COMB Node = 'inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { outclock inst16 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.346 ns) 2.873 ns inst5 3 COMB LCCOMB_X21_Y9_N30 1 " "Info: 3: + IC(0.257 ns) + CELL(0.346 ns) = 2.873 ns; Loc. = LCCOMB_X21_Y9_N30; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { inst16 inst5 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 216 216 280 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.041 ns) + CELL(0.000 ns) 4.914 ns inst5~clkctrl 4 COMB CLKCTRL_G8 8 " "Info: 4: + IC(2.041 ns) + CELL(0.000 ns) = 4.914 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst5~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { inst5 inst5~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 216 216 280 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.481 ns) 6.075 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 5 MEM M4K_X20_Y10 8 " "Info: 5: + IC(0.680 ns) + CELL(0.481 ns) = 6.075 ns; Loc. = M4K_X20_Y10; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.864 ns ( 30.68 % ) " "Info: Total cell delay = 1.864 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.211 ns ( 69.32 % ) " "Info: Total interconnect delay = 4.211 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.075 ns" { outclock inst16 inst5 inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.075 ns" { outclock {} outclock~combout {} inst16 {} inst5 {} inst5~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.233ns 0.257ns 2.041ns 0.680ns } { 0.000ns 0.809ns 0.228ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { outclock inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.119 ns" { outclock {} outclock~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.233ns 1.724ns 0.653ns } { 0.000ns 0.809ns 0.228ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.075 ns" { outclock inst16 inst5 inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.075 ns" { outclock {} outclock~combout {} inst16 {} inst5 {} inst5~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.233ns 0.257ns 2.041ns 0.680ns } { 0.000ns 0.809ns 0.228ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { outclock inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.119 ns" { outclock {} outclock~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.233ns 1.724ns 0.653ns } { 0.000ns 0.809ns 0.228ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.075 ns" { outclock inst16 inst5 inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.075 ns" { outclock {} outclock~combout {} inst16 {} inst5 {} inst5~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.233ns 0.257ns 2.041ns 0.680ns } { 0.000ns 0.809ns 0.228ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rom_ram memory lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 memory lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 365.36 MHz 2.737 ns Internal " "Info: Clock \"rom_ram\" has Internal fmax of 365.36 MHz between source memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]\" (period= 2.737 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y10; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y10 1 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y10; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.956 ns - Smallest " "Info: - Smallest clock skew is -0.956 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram destination 5.080 ns + Shortest memory " "Info: + Shortest clock path from clock \"rom_ram\" to destination memory is 5.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns rom_ram 1 CLK PIN_Y10 13 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 13; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.053 ns) 2.231 ns inst16 2 COMB LCCOMB_X21_Y9_N10 2 " "Info: 2: + IC(1.379 ns) + CELL(0.053 ns) = 2.231 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 2; COMB Node = 'inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { rom_ram inst16 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.000 ns) 3.955 ns inst16~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.724 ns) + CELL(0.000 ns) = 3.955 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst16~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { inst16 inst16~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.472 ns) 5.080 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 4 MEM M4K_X20_Y10 1 " "Info: 4: + IC(0.653 ns) + CELL(0.472 ns) = 5.080 ns; Loc. = M4K_X20_Y10; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.06 % ) " "Info: Total cell delay = 1.324 ns ( 26.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.756 ns ( 73.94 % ) " "Info: Total interconnect delay = 3.756 ns ( 73.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.080 ns" { rom_ram inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.080 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.379ns 1.724ns 0.653ns } { 0.000ns 0.799ns 0.053ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram source 6.036 ns - Longest memory " "Info: - Longest clock path from clock \"rom_ram\" to source memory is 6.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns rom_ram 1 CLK PIN_Y10 13 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 13; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.053 ns) 2.231 ns inst16 2 COMB LCCOMB_X21_Y9_N10 2 " "Info: 2: + IC(1.379 ns) + CELL(0.053 ns) = 2.231 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 2; COMB Node = 'inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { rom_ram inst16 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.346 ns) 2.834 ns inst5 3 COMB LCCOMB_X21_Y9_N30 1 " "Info: 3: + IC(0.257 ns) + CELL(0.346 ns) = 2.834 ns; Loc. = LCCOMB_X21_Y9_N30; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { inst16 inst5 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 216 216 280 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.041 ns) + CELL(0.000 ns) 4.875 ns inst5~clkctrl 4 COMB CLKCTRL_G8 8 " "Info: 4: + IC(2.041 ns) + CELL(0.000 ns) = 4.875 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst5~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { inst5 inst5~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 216 216 280 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.481 ns) 6.036 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 5 MEM M4K_X20_Y10 8 " "Info: 5: + IC(0.680 ns) + CELL(0.481 ns) = 6.036 ns; Loc. = M4K_X20_Y10; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.679 ns ( 27.82 % ) " "Info: Total cell delay = 1.679 ns ( 27.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.357 ns ( 72.18 % ) " "Info: Total interconnect delay = 4.357 ns ( 72.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.036 ns" { rom_ram inst16 inst5 inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.036 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst5 {} inst5~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.379ns 0.257ns 2.041ns 0.680ns } { 0.000ns 0.799ns 0.053ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.080 ns" { rom_ram inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.080 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.379ns 1.724ns 0.653ns } { 0.000ns 0.799ns 0.053ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.036 ns" { rom_ram inst16 inst5 inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.036 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst5 {} inst5~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.379ns 0.257ns 2.041ns 0.680ns } { 0.000ns 0.799ns 0.053ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.080 ns" { rom_ram inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.080 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.379ns 1.724ns 0.653ns } { 0.000ns 0.799ns 0.053ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.036 ns" { rom_ram inst16 inst5 inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.036 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst5 {} inst5~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.379ns 0.257ns 2.041ns 0.680ns } { 0.000ns 0.799ns 0.053ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg2 read inclock 2.803 ns memory " "Info: tsu for memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg2\" (data pin = \"read\", clock pin = \"inclock\") is 2.803 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.641 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns read 1 CLK PIN_C12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 16; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.206 ns) + CELL(0.346 ns) 6.361 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~30 2 COMB LCCOMB_X21_Y9_N12 3 " "Info: 2: + IC(5.206 ns) + CELL(0.346 ns) = 6.361 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { read lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~30 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.272 ns) 7.035 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[2\]~5 3 COMB LCCOMB_X21_Y9_N6 1 " "Info: 3: + IC(0.402 ns) + CELL(0.272 ns) = 7.035 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~30 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]~5 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.096 ns) 7.641 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg2 4 MEM M4K_X20_Y9 1 " "Info: 4: + IC(0.510 ns) + CELL(0.096 ns) = 7.641 ns; Loc. = M4K_X20_Y9; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]~5 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 19.93 % ) " "Info: Total cell delay = 1.523 ns ( 19.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.118 ns ( 80.07 % ) " "Info: Total interconnect delay = 6.118 ns ( 80.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.641 ns" { read lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~30 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]~5 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.641 ns" { read {} read~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~30 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]~5 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 5.206ns 0.402ns 0.510ns } { 0.000ns 0.809ns 0.346ns 0.272ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 4.860 ns - Shortest memory " "Info: - Shortest clock path from clock \"inclock\" to destination memory is 4.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns inclock 1 CLK PIN_Y11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y11; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -48 -64 104 -32 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.053 ns) 2.285 ns inst4 2 COMB LCCOMB_X21_Y9_N14 1 " "Info: 2: + IC(1.423 ns) + CELL(0.053 ns) = 2.285 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { inclock inst4 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 3.728 ns inst4~clkctrl 3 COMB CLKCTRL_G5 25 " "Info: 3: + IC(1.443 ns) + CELL(0.000 ns) = 3.728 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.481 ns) 4.860 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg2 4 MEM M4K_X20_Y9 1 " "Info: 4: + IC(0.651 ns) + CELL(0.481 ns) = 4.860 ns; Loc. = M4K_X20_Y9; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 27.63 % ) " "Info: Total cell delay = 1.343 ns ( 27.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.517 ns ( 72.37 % ) " "Info: Total interconnect delay = 3.517 ns ( 72.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.860 ns" { inclock inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.860 ns" { inclock {} inclock~combout {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 1.423ns 1.443ns 0.651ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.641 ns" { read lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~30 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]~5 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.641 ns" { read {} read~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]~30 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]~5 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 5.206ns 0.402ns 0.510ns } { 0.000ns 0.809ns 0.346ns 0.272ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.860 ns" { inclock inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.860 ns" { inclock {} inclock~combout {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 1.423ns 1.443ns 0.651ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "read Data\[5\] Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] 11.634 ns register " "Info: tco from clock \"read\" to destination pin \"Data\[5\]\" through register \"Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]\" is 11.634 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read source 5.829 ns + Longest register " "Info: + Longest clock path from clock \"read\" to source register is 5.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns read 1 CLK PIN_C12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 16; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.225 ns) 2.661 ns inst21 2 COMB LCCOMB_X21_Y9_N26 1 " "Info: 2: + IC(1.627 ns) + CELL(0.225 ns) = 2.661 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { read inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(0.000 ns) 4.544 ns inst21~clkctrl 3 COMB CLKCTRL_G1 54 " "Info: 3: + IC(1.883 ns) + CELL(0.000 ns) = 4.544 ns; Loc. = CLKCTRL_G1; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 5.829 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] 4 REG LCFF_X22_Y11_N1 28 " "Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.829 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 28; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 28.34 % ) " "Info: Total cell delay = 1.652 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.177 ns ( 71.66 % ) " "Info: Total interconnect delay = 4.177 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.627ns 1.883ns 0.667ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.711 ns + Longest register pin " "Info: + Longest register to pin delay is 5.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] 1 REG LCFF_X22_Y11_N1 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 28; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.357 ns) 1.073 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[5\]~19 2 COMB LCCOMB_X23_Y10_N24 3 " "Info: 2: + IC(0.716 ns) + CELL(0.357 ns) = 1.073 ns; Loc. = LCCOMB_X23_Y10_N24; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[5\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.378 ns) 2.218 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[5\]~20 3 COMB LCCOMB_X26_Y9_N18 1 " "Info: 3: + IC(0.767 ns) + CELL(0.378 ns) = 2.218 ns; Loc. = LCCOMB_X26_Y9_N18; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[5\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~19 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~20 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(2.144 ns) 5.711 ns Data\[5\] 4 PIN PIN_N2 0 " "Info: 4: + IC(1.349 ns) + CELL(2.144 ns) = 5.711 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'Data\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.493 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~20 Data[5] } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 632 1528 1704 648 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.879 ns ( 50.41 % ) " "Info: Total cell delay = 2.879 ns ( 50.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.832 ns ( 49.59 % ) " "Info: Total interconnect delay = 2.832 ns ( 49.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.711 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~19 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~20 Data[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.711 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~19 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~20 {} Data[5] {} } { 0.000ns 0.716ns 0.767ns 1.349ns } { 0.000ns 0.357ns 0.378ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.627ns 1.883ns 0.667ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.711 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~19 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~20 Data[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.711 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~19 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]~20 {} Data[5] {} } { 0.000ns 0.716ns 0.767ns 1.349ns } { 0.000ns 0.357ns 0.378ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rom_ram Data\[7\] 10.361 ns Longest " "Info: Longest tpd from source pin \"rom_ram\" to destination pin \"Data\[7\]\" is 10.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns rom_ram 1 CLK PIN_Y10 13 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 13; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.802 ns) + CELL(0.366 ns) 5.967 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9 2 COMB LCCOMB_X22_Y10_N24 3 " "Info: 2: + IC(4.802 ns) + CELL(0.366 ns) = 5.967 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.168 ns" { rom_ram lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.154 ns) 6.846 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~11 3 COMB LCCOMB_X25_Y9_N18 1 " "Info: 3: + IC(0.725 ns) + CELL(0.154 ns) = 6.846 ns; Loc. = LCCOMB_X25_Y9_N18; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(2.154 ns) 10.361 ns Data\[7\] 4 PIN PIN_R2 0 " "Info: 4: + IC(1.361 ns) + CELL(2.154 ns) = 10.361 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'Data\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.515 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 Data[7] } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 632 1528 1704 648 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.473 ns ( 33.52 % ) " "Info: Total cell delay = 3.473 ns ( 33.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.888 ns ( 66.48 % ) " "Info: Total interconnect delay = 6.888 ns ( 66.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.361 ns" { rom_ram lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 Data[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.361 ns" { rom_ram {} rom_ram~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 {} Data[7] {} } { 0.000ns 0.000ns 4.802ns 0.725ns 1.361ns } { 0.000ns 0.799ns 0.366ns 0.154ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg2 write read 2.450 ns memory " "Info: th for memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg2\" (data pin = \"write\", clock pin = \"read\") is 2.450 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read destination 5.759 ns + Longest memory " "Info: + Longest clock path from clock \"read\" to destination memory is 5.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns read 1 CLK PIN_C12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 16; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.272 ns) 2.739 ns inst3 2 COMB LCCOMB_X21_Y9_N22 2 " "Info: 2: + IC(1.658 ns) + CELL(0.272 ns) = 2.739 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 2; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { read inst3 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1048 1112 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 3.184 ns inst4 3 COMB LCCOMB_X21_Y9_N14 1 " "Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 3.184 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { inst3 inst4 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 4.627 ns inst4~clkctrl 4 COMB CLKCTRL_G5 25 " "Info: 4: + IC(1.443 ns) + CELL(0.000 ns) = 4.627 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.481 ns) 5.759 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg2 5 MEM M4K_X20_Y9 1 " "Info: 5: + IC(0.651 ns) + CELL(0.481 ns) = 5.759 ns; Loc. = M4K_X20_Y9; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.787 ns ( 31.03 % ) " "Info: Total cell delay = 1.787 ns ( 31.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.972 ns ( 68.97 % ) " "Info: Total interconnect delay = 3.972 ns ( 68.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.759 ns" { read inst3 inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.759 ns" { read {} read~combout {} inst3 {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 1.658ns 0.220ns 1.443ns 0.651ns } { 0.000ns 0.809ns 0.272ns 0.225ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.512 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns write 1 CLK PIN_W10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 6; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.053 ns) 2.231 ns inst15~0 2 COMB LCCOMB_X21_Y9_N16 9 " "Info: 2: + IC(1.379 ns) + CELL(0.053 ns) = 2.231 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 9; COMB Node = 'inst15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { write inst15~0 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 536 1256 1320 584 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.378 ns) 2.906 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[2\]~5 3 COMB LCCOMB_X21_Y9_N6 1 " "Info: 3: + IC(0.297 ns) + CELL(0.378 ns) = 2.906 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { inst15~0 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]~5 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.096 ns) 3.512 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg2 4 MEM M4K_X20_Y9 1 " "Info: 4: + IC(0.510 ns) + CELL(0.096 ns) = 3.512 ns; Loc. = M4K_X20_Y9; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]~5 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 37.76 % ) " "Info: Total cell delay = 1.326 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.186 ns ( 62.24 % ) " "Info: Total interconnect delay = 2.186 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { write inst15~0 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]~5 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.512 ns" { write {} write~combout {} inst15~0 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]~5 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 1.379ns 0.297ns 0.510ns } { 0.000ns 0.799ns 0.053ns 0.378ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.759 ns" { read inst3 inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.759 ns" { read {} read~combout {} inst3 {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 1.658ns 0.220ns 1.443ns 0.651ns } { 0.000ns 0.809ns 0.272ns 0.225ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { write inst15~0 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]~5 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.512 ns" { write {} write~combout {} inst15~0 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]~5 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 1.379ns 0.297ns 0.510ns } { 0.000ns 0.799ns 0.053ns 0.378ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 31 15:36:03 2025 " "Info: Processing ended: Fri Oct 31 15:36:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
