;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	CMP @40, @2
	ADD @127, 100
	JMN <-207, @-120
	JMP <121, 106
	SLT <-123, -336
	ADD 210, 60
	JMP @12, #261
	SPL 0, <792
	ADD #-30, 9
	SPL 0, <792
	MOV @121, 106
	SUB #770, 300
	CMP -0, @-12
	SLT 12, @10
	SUB @5, @902
	ADD 270, <40
	ADD 270, 60
	JMP @12, #260
	SUB @0, @2
	SLT @12, @10
	MOV @12, @10
	MOV @12, @10
	SUB @0, @2
	SUB 20, @2
	SUB -100, <-109
	CMP @40, @2
	ADD 210, 60
	SUB -207, <-120
	CMP -700, -1
	CMP -700, -1
	SPL 0, <792
	CMP -700, -1
	SPL -120, -300
	JMP <-127, 100
	SUB #-30, 9
	SPL -120, -300
	SPL 0, <792
	SPL 0, <792
	ADD 270, @60
	ADD 210, 60
	ADD 210, 60
	SPL 0, <792
	MOV -1, <-26
	SUB 270, <40
	MOV -1, <-26
	MOV -7, <-20
