{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491280918869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491280918870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 12:41:58 2017 " "Processing started: Tue Apr 04 12:41:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491280918870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491280918870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog_yunfang -c verilog_yunfang " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilog_yunfang -c verilog_yunfang" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491280918870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1491280919416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_yunfang.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_yunfang.v" { { "Info" "ISGN_ENTITY_NAME" "1 verilog_yunfang " "Found entity 1: verilog_yunfang" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491280919500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491280919500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_module " "Found entity 1: pwm_module" {  } { { "pwm_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pwm_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491280919503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491280919503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_module " "Found entity 1: adc_module" {  } { { "adc_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/adc_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491280919507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491280919507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pid_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pid_module " "Found entity 1: pid_module" {  } { { "pid_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pid_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491280919510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491280919510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_400m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_400m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_400M " "Found entity 1: pll_400M" {  } { { "pll_400M.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pll_400M.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491280919514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491280919514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_module.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_module " "Found entity 1: reset_module" {  } { { "reset_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/reset_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491280919518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491280919518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "verilog_yunfang " "Elaborating entity \"verilog_yunfang\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491280919589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_400M pll_400M:pll_400M_inst " "Elaborating entity \"pll_400M\" for hierarchy \"pll_400M:pll_400M_inst\"" {  } { { "verilog_yunfang.v" "pll_400M_inst" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_400M:pll_400M_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_400M:pll_400M_inst\|altpll:altpll_component\"" {  } { { "pll_400M.v" "altpll_component" { Text "D:/program/d amplifier/verilog_yunfang/pll_400M.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_400M:pll_400M_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_400M:pll_400M_inst\|altpll:altpll_component\"" {  } { { "pll_400M.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pll_400M.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280919675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_400M:pll_400M_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_400M:pll_400M_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_400M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_400M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919676 ""}  } { { "pll_400M.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pll_400M.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491280919676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_400m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_400m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_400M_altpll " "Found entity 1: pll_400M_altpll" {  } { { "db/pll_400m_altpll.v" "" { Text "D:/program/d amplifier/verilog_yunfang/db/pll_400m_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491280919829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491280919829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_400M_altpll pll_400M:pll_400M_inst\|altpll:altpll_component\|pll_400M_altpll:auto_generated " "Elaborating entity \"pll_400M_altpll\" for hierarchy \"pll_400M:pll_400M_inst\|altpll:altpll_component\|pll_400M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_module reset_module:U0 " "Elaborating entity \"reset_module\" for hierarchy \"reset_module:U0\"" {  } { { "verilog_yunfang.v" "U0" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reset_module.v(20) " "Verilog HDL assignment warning at reset_module.v(20): truncated value with size 32 to match size of target (4)" {  } { { "reset_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/reset_module.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491280919841 "|verilog_yunfang|reset_module:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "signal_module.v 1 1 " "Using design file signal_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 signal_module " "Found entity 1: signal_module" {  } { { "signal_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/signal_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491280919858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1491280919858 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "expect_signal packed signal_module.v(13) " "Verilog HDL Port Declaration warning at signal_module.v(13): data type declaration for \"expect_signal\" declares packed dimensions but the port declaration declaration does not" {  } { { "signal_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/signal_module.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1491280919859 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "expect_signal signal_module.v(7) " "HDL info at signal_module.v(7): see declaration for object \"expect_signal\"" {  } { { "signal_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/signal_module.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280919859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_module signal_module:U1 " "Elaborating entity \"signal_module\" for hierarchy \"signal_module:U1\"" {  } { { "verilog_yunfang.v" "U1" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 signal_module.v(21) " "Verilog HDL assignment warning at signal_module.v(21): truncated value with size 32 to match size of target (1)" {  } { { "signal_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/signal_module.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491280919867 "|verilog_yunfang|signal_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 signal_module.v(45) " "Verilog HDL assignment warning at signal_module.v(45): truncated value with size 32 to match size of target (10)" {  } { { "signal_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/signal_module.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491280919867 "|verilog_yunfang|signal_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_module adc_module:U2 " "Elaborating entity \"adc_module\" for hierarchy \"adc_module:U2\"" {  } { { "verilog_yunfang.v" "U2" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc_module.v(47) " "Verilog HDL assignment warning at adc_module.v(47): truncated value with size 32 to match size of target (1)" {  } { { "adc_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/adc_module.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491280919872 "|verilog_yunfang|adc_module:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adc_module.v(49) " "Verilog HDL assignment warning at adc_module.v(49): truncated value with size 32 to match size of target (6)" {  } { { "adc_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/adc_module.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491280919873 "|verilog_yunfang|adc_module:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_module.v(55) " "Verilog HDL assignment warning at adc_module.v(55): truncated value with size 32 to match size of target (3)" {  } { { "adc_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/adc_module.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491280919873 "|verilog_yunfang|adc_module:U2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_oc adc_module.v(10) " "Output port \"adc_oc\" at adc_module.v(10) has no driver" {  } { { "adc_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/adc_module.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491280919873 "|verilog_yunfang|adc_module:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pid_module pid_module:U3 " "Elaborating entity \"pid_module\" for hierarchy \"pid_module:U3\"" {  } { { "verilog_yunfang.v" "U3" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pid_module.v(36) " "Verilog HDL assignment warning at pid_module.v(36): truncated value with size 32 to match size of target (1)" {  } { { "pid_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pid_module.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491280919877 "|verilog_yunfang|pid_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pid_module.v(38) " "Verilog HDL assignment warning at pid_module.v(38): truncated value with size 32 to match size of target (6)" {  } { { "pid_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pid_module.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491280919877 "|verilog_yunfang|pid_module:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_module pwm_module:U4 " "Elaborating entity \"pwm_module\" for hierarchy \"pwm_module:U4\"" {  } { { "verilog_yunfang.v" "U4" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491280919880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm_module.v(43) " "Verilog HDL assignment warning at pwm_module.v(43): truncated value with size 32 to match size of target (8)" {  } { { "pwm_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pwm_module.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491280919884 "|verilog_yunfang|pwm_module:U4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_oc GND " "Pin \"adc_oc\" is stuck at GND" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491280921708 "|verilog_yunfang|adc_oc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1491280921708 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1491280921973 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1491280922368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491280922740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922740 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[0\] " "No output dependent on input pin \"adc_q\[0\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_q[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[1\] " "No output dependent on input pin \"adc_q\[1\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_q[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[2\] " "No output dependent on input pin \"adc_q\[2\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_q[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[3\] " "No output dependent on input pin \"adc_q\[3\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_q[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[4\] " "No output dependent on input pin \"adc_q\[4\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_q[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[5\] " "No output dependent on input pin \"adc_q\[5\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_q[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[6\] " "No output dependent on input pin \"adc_q\[6\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_q[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[7\] " "No output dependent on input pin \"adc_q\[7\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_q[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[8\] " "No output dependent on input pin \"adc_q\[8\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_q[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_q\[9\] " "No output dependent on input pin \"adc_q\[9\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_q[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[0\] " "No output dependent on input pin \"adc_i\[0\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[1\] " "No output dependent on input pin \"adc_i\[1\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[2\] " "No output dependent on input pin \"adc_i\[2\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[3\] " "No output dependent on input pin \"adc_i\[3\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[4\] " "No output dependent on input pin \"adc_i\[4\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[5\] " "No output dependent on input pin \"adc_i\[5\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[6\] " "No output dependent on input pin \"adc_i\[6\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[7\] " "No output dependent on input pin \"adc_i\[7\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[8\] " "No output dependent on input pin \"adc_i\[8\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_i\[9\] " "No output dependent on input pin \"adc_i\[9\]\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_iq " "No output dependent on input pin \"adc_iq\"" {  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491280922835 "|verilog_yunfang|adc_iq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1491280922835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "403 " "Implemented 403 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491280922838 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491280922838 ""} { "Info" "ICUT_CUT_TM_LCELLS" "375 " "Implemented 375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491280922838 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1491280922838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491280922838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491280922871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 12:42:02 2017 " "Processing ended: Tue Apr 04 12:42:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491280922871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491280922871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491280922871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491280922871 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491280924357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491280924358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 12:42:03 2017 " "Processing started: Tue Apr 04 12:42:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491280924358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1491280924358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off verilog_yunfang -c verilog_yunfang " "Command: quartus_fit --read_settings_files=off --write_settings_files=off verilog_yunfang -c verilog_yunfang" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1491280924358 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1491280924495 ""}
{ "Info" "0" "" "Project  = verilog_yunfang" {  } {  } 0 0 "Project  = verilog_yunfang" 0 0 "Fitter" 0 0 1491280924495 ""}
{ "Info" "0" "" "Revision = verilog_yunfang" {  } {  } 0 0 "Revision = verilog_yunfang" 0 0 "Fitter" 0 0 1491280924495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1491280924584 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "verilog_yunfang EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"verilog_yunfang\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491280924605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491280924706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491280924706 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_400M:pll_400M_inst\|altpll:altpll_component\|pll_400M_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_400M:pll_400M_inst\|altpll:altpll_component\|pll_400M_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_400M:pll_400M_inst\|altpll:altpll_component\|pll_400M_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_400M:pll_400M_inst\|altpll:altpll_component\|pll_400M_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_400m_altpll.v" "" { Text "D:/program/d amplifier/verilog_yunfang/db/pll_400m_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491280924826 ""}  } { { "db/pll_400m_altpll.v" "" { Text "D:/program/d amplifier/verilog_yunfang/db/pll_400m_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1491280924826 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491280924863 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491280925258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491280925258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491280925258 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1491280925258 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 825 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491280925262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 827 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491280925262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491280925262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 831 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491280925262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 833 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491280925262 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1491280925262 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491280925265 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "verilog_yunfang.sdc " "Synopsys Design Constraints File file not found: 'verilog_yunfang.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491280926898 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491280926899 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491280926902 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491280926908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491280926909 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491280926910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491280926961 ""}  } { { "verilog_yunfang.v" "" { Text "D:/program/d amplifier/verilog_yunfang/verilog_yunfang.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 817 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491280926961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_400M:pll_400M_inst\|altpll:altpll_component\|pll_400M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_400M:pll_400M_inst\|altpll:altpll_component\|pll_400M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491280926961 ""}  } { { "db/pll_400m_altpll.v" "" { Text "D:/program/d amplifier/verilog_yunfang/db/pll_400m_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_400M:pll_400M_inst|altpll:altpll_component|pll_400M_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491280926961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "signal_module:U1\|signal_clk  " "Automatically promoted node signal_module:U1\|signal_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491280926962 ""}  } { { "signal_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/signal_module.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_module:U1|signal_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491280926962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pid_module:U3\|pid_clk  " "Automatically promoted node pid_module:U3\|pid_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491280926962 ""}  } { { "pid_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/pid_module.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_module:U3|pid_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491280926962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_module:U0\|rst_n  " "Automatically promoted node reset_module:U0\|rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491280926962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_module:U0\|rst_n~0 " "Destination node reset_module:U0\|rst_n~0" {  } { { "reset_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/reset_module.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_module:U0|rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491280926962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_module:U1\|signal_clk " "Destination node signal_module:U1\|signal_clk" {  } { { "signal_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/signal_module.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_module:U1|signal_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491280926962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491280926962 ""}  } { { "reset_module.v" "" { Text "D:/program/d amplifier/verilog_yunfang/reset_module.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_module:U0|rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491280926962 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491280927535 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491280927537 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491280927537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491280927539 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491280927541 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491280927542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491280927543 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491280927544 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491280928120 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1491280928122 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491280928122 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491280928176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491280929589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491280929957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491280929977 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491280931393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491280931393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491280932359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/program/d amplifier/verilog_yunfang/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1491280933415 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491280933415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491280935156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1491280935158 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491280935158 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.97 " "Total time spent on timing analysis during the Fitter is 0.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1491280935182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491280935286 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491280935623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491280935726 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491280936104 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491280936832 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/program/d amplifier/verilog_yunfang/output_files/verilog_yunfang.fit.smsg " "Generated suppressed messages file D:/program/d amplifier/verilog_yunfang/output_files/verilog_yunfang.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1491280938104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1007 " "Peak virtual memory: 1007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491280938746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 12:42:18 2017 " "Processing ended: Tue Apr 04 12:42:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491280938746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491280938746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491280938746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491280938746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1491280940012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491280940012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 12:42:19 2017 " "Processing started: Tue Apr 04 12:42:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491280940012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491280940012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off verilog_yunfang -c verilog_yunfang " "Command: quartus_asm --read_settings_files=off --write_settings_files=off verilog_yunfang -c verilog_yunfang" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491280940013 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1491280941162 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491280941195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491280941750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 12:42:21 2017 " "Processing ended: Tue Apr 04 12:42:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491280941750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491280941750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491280941750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491280941750 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1491280942465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1491280943558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491280943558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 12:42:22 2017 " "Processing started: Tue Apr 04 12:42:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491280943558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491280943558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta verilog_yunfang -c verilog_yunfang " "Command: quartus_sta verilog_yunfang -c verilog_yunfang" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491280943559 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1491280943704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1491280943945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491280944054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491280944054 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "verilog_yunfang.sdc " "Synopsys Design Constraints File file not found: 'verilog_yunfang.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1491280944490 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1491280944491 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944493 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_400M_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_400M_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944493 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944493 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1491280944494 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pid_module:U3\|pid_clk pid_module:U3\|pid_clk " "create_clock -period 1.000 -name pid_module:U3\|pid_clk pid_module:U3\|pid_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944495 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name signal_module:U1\|signal_clk signal_module:U1\|signal_clk " "create_clock -period 1.000 -name signal_module:U1\|signal_clk signal_module:U1\|signal_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944495 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944495 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1491280944685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944686 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1491280944688 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1491280944699 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1491280944743 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491280944743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.298 " "Worst-case setup slack is -6.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.298      -358.424 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.298      -358.424 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.889      -173.482 signal_module:U1\|signal_clk  " "   -4.889      -173.482 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693       -15.207 pid_module:U3\|pid_clk  " "   -0.693       -15.207 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.858         0.000 clk  " "   17.858         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280944745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 signal_module:U1\|signal_clk  " "    0.434         0.000 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.452         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 clk  " "    0.453         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475         0.000 pid_module:U3\|pid_clk  " "    0.475         0.000 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280944752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.232 " "Worst-case recovery slack is -3.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.232       -63.880 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.232       -63.880 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.356       -75.373 pid_module:U3\|pid_clk  " "   -2.356       -75.373 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.349      -105.664 signal_module:U1\|signal_clk  " "   -2.349      -105.664 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280944756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.207 " "Worst-case removal slack is 2.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.207         0.000 signal_module:U1\|signal_clk  " "    2.207         0.000 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.706         0.000 pid_module:U3\|pid_clk  " "    2.706         0.000 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.115         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.115         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280944760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -68.402 signal_module:U1\|signal_clk  " "   -1.487       -68.402 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -47.584 pid_module:U3\|pid_clk  " "   -1.487       -47.584 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.191         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.191         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785         0.000 clk  " "    9.785         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280944764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280944764 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1491280944991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1491280945034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1491280945585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945729 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1491280945746 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491280945746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.696 " "Worst-case setup slack is -5.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.696      -319.885 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.696      -319.885 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.380      -156.635 signal_module:U1\|signal_clk  " "   -4.380      -156.635 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600       -12.206 pid_module:U3\|pid_clk  " "   -0.600       -12.206 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.981         0.000 clk  " "   17.981         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280945753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 signal_module:U1\|signal_clk  " "    0.384         0.000 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clk  " "    0.401         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 pid_module:U3\|pid_clk  " "    0.448         0.000 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280945770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.609 " "Worst-case recovery slack is -2.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.609       -32.687 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.609       -32.687 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.059       -65.888 pid_module:U3\|pid_clk  " "   -2.059       -65.888 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.048       -91.990 signal_module:U1\|signal_clk  " "   -2.048       -91.990 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280945780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.008 " "Worst-case removal slack is 2.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.008         0.000 signal_module:U1\|signal_clk  " "    2.008         0.000 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.483         0.000 pid_module:U3\|pid_clk  " "    2.483         0.000 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.619         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.619         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280945790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -68.402 signal_module:U1\|signal_clk  " "   -1.487       -68.402 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -47.584 pid_module:U3\|pid_clk  " "   -1.487       -47.584 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.162         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.162         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.773         0.000 clk  " "    9.773         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280945799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280945799 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1491280946112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1491280946463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491280946463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.410 " "Worst-case setup slack is -2.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.410      -136.382 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.410      -136.382 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557       -47.078 signal_module:U1\|signal_clk  " "   -1.557       -47.078 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280         0.000 pid_module:U3\|pid_clk  " "    0.280         0.000 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.041         0.000 clk  " "   19.041         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280946476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170         0.000 pid_module:U3\|pid_clk  " "    0.170         0.000 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 signal_module:U1\|signal_clk  " "    0.179         0.000 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk  " "    0.186         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280946491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.578 " "Worst-case recovery slack is -0.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578       -18.495 pid_module:U3\|pid_clk  " "   -0.578       -18.495 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.576       -25.505 signal_module:U1\|signal_clk  " "   -0.576       -25.505 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249        -0.912 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.249        -0.912 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280946505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.002 " "Worst-case removal slack is 1.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002         0.000 signal_module:U1\|signal_clk  " "    1.002         0.000 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.203         0.000 pid_module:U3\|pid_clk  " "    1.203         0.000 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.935         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.935         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280946520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -46.000 signal_module:U1\|signal_clk  " "   -1.000       -46.000 signal_module:U1\|signal_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.000 pid_module:U3\|pid_clk  " "   -1.000       -32.000 pid_module:U3\|pid_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.231         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.231         0.000 pll_400M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.436         0.000 clk  " "    9.436         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491280946537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491280946537 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491280947577 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491280947578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491280947804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 12:42:27 2017 " "Processing ended: Tue Apr 04 12:42:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491280947804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491280947804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491280947804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491280947804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491280949154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491280949154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 12:42:28 2017 " "Processing started: Tue Apr 04 12:42:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491280949154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491280949154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off verilog_yunfang -c verilog_yunfang " "Command: quartus_eda --read_settings_files=off --write_settings_files=off verilog_yunfang -c verilog_yunfang" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491280949154 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_8_1200mv_85c_slow.vo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_8_1200mv_85c_slow.vo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491280949971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_8_1200mv_0c_slow.vo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_8_1200mv_0c_slow.vo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491280950099 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_min_1200mv_0c_fast.vo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_min_1200mv_0c_fast.vo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491280950222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang.vo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang.vo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491280950350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_8_1200mv_85c_v_slow.sdo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_8_1200mv_85c_v_slow.sdo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491280950468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_8_1200mv_0c_v_slow.sdo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_8_1200mv_0c_v_slow.sdo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491280950577 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_min_1200mv_0c_v_fast.sdo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_min_1200mv_0c_v_fast.sdo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491280950692 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_v.sdo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_v.sdo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491280950804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491280950871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 12:42:30 2017 " "Processing ended: Tue Apr 04 12:42:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491280950871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491280950871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491280950871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491280950871 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491280951616 ""}
