Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 57997d4796f447e88cfd810769d81a80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/HIBIKI/Desktop/2023_univ_cell_B--main/2023_grad_cell/LASER.v" Line 2. Module LASER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HIBIKI/Desktop/2023_univ_cell_B--main/2023_grad_cell/det_inside.v" Line 1. Module det_inside doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HIBIKI/Desktop/2023_univ_cell_B--main/2023_grad_cell/det_inside.v" Line 1. Module det_inside doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HIBIKI/Desktop/2023_univ_cell_B--main/2023_grad_cell/det_inside.v" Line 1. Module det_inside doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HIBIKI/Desktop/2023_univ_cell_B--main/2023_grad_cell/det_inside.v" Line 1. Module det_inside doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HIBIKI/Desktop/2023_univ_cell_B--main/2023_grad_cell/LASER.v" Line 2. Module LASER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HIBIKI/Desktop/2023_univ_cell_B--main/2023_grad_cell/det_inside.v" Line 1. Module det_inside doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HIBIKI/Desktop/2023_univ_cell_B--main/2023_grad_cell/det_inside.v" Line 1. Module det_inside doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HIBIKI/Desktop/2023_univ_cell_B--main/2023_grad_cell/det_inside.v" Line 1. Module det_inside doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HIBIKI/Desktop/2023_univ_cell_B--main/2023_grad_cell/det_inside.v" Line 1. Module det_inside doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.det_inside
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
