// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CNN_stream_conv2d_4_stream_layer_post_9u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        sum_out4_0_0_dout,
        sum_out4_0_0_empty_n,
        sum_out4_0_0_read,
        sum_out4_0_0_num_data_valid,
        sum_out4_0_0_fifo_cap,
        sum_out4_0_1_dout,
        sum_out4_0_1_empty_n,
        sum_out4_0_1_read,
        sum_out4_0_1_num_data_valid,
        sum_out4_0_1_fifo_cap,
        sum_out4_0_2_dout,
        sum_out4_0_2_empty_n,
        sum_out4_0_2_read,
        sum_out4_0_2_num_data_valid,
        sum_out4_0_2_fifo_cap,
        sum_out4_0_3_dout,
        sum_out4_0_3_empty_n,
        sum_out4_0_3_read,
        sum_out4_0_3_num_data_valid,
        sum_out4_0_3_fifo_cap,
        sum_out4_0_4_dout,
        sum_out4_0_4_empty_n,
        sum_out4_0_4_read,
        sum_out4_0_4_num_data_valid,
        sum_out4_0_4_fifo_cap,
        sum_out4_0_5_dout,
        sum_out4_0_5_empty_n,
        sum_out4_0_5_read,
        sum_out4_0_5_num_data_valid,
        sum_out4_0_5_fifo_cap,
        sum_out4_0_6_dout,
        sum_out4_0_6_empty_n,
        sum_out4_0_6_read,
        sum_out4_0_6_num_data_valid,
        sum_out4_0_6_fifo_cap,
        sum_out4_0_7_dout,
        sum_out4_0_7_empty_n,
        sum_out4_0_7_read,
        sum_out4_0_7_num_data_valid,
        sum_out4_0_7_fifo_cap,
        sum_out4_1_0_dout,
        sum_out4_1_0_empty_n,
        sum_out4_1_0_read,
        sum_out4_1_0_num_data_valid,
        sum_out4_1_0_fifo_cap,
        sum_out4_1_1_dout,
        sum_out4_1_1_empty_n,
        sum_out4_1_1_read,
        sum_out4_1_1_num_data_valid,
        sum_out4_1_1_fifo_cap,
        sum_out4_1_2_dout,
        sum_out4_1_2_empty_n,
        sum_out4_1_2_read,
        sum_out4_1_2_num_data_valid,
        sum_out4_1_2_fifo_cap,
        sum_out4_1_3_dout,
        sum_out4_1_3_empty_n,
        sum_out4_1_3_read,
        sum_out4_1_3_num_data_valid,
        sum_out4_1_3_fifo_cap,
        sum_out4_1_4_dout,
        sum_out4_1_4_empty_n,
        sum_out4_1_4_read,
        sum_out4_1_4_num_data_valid,
        sum_out4_1_4_fifo_cap,
        sum_out4_1_5_dout,
        sum_out4_1_5_empty_n,
        sum_out4_1_5_read,
        sum_out4_1_5_num_data_valid,
        sum_out4_1_5_fifo_cap,
        sum_out4_1_6_dout,
        sum_out4_1_6_empty_n,
        sum_out4_1_6_read,
        sum_out4_1_6_num_data_valid,
        sum_out4_1_6_fifo_cap,
        sum_out4_1_7_dout,
        sum_out4_1_7_empty_n,
        sum_out4_1_7_read,
        sum_out4_1_7_num_data_valid,
        sum_out4_1_7_fifo_cap,
        sum_out4_2_0_dout,
        sum_out4_2_0_empty_n,
        sum_out4_2_0_read,
        sum_out4_2_0_num_data_valid,
        sum_out4_2_0_fifo_cap,
        sum_out4_2_1_dout,
        sum_out4_2_1_empty_n,
        sum_out4_2_1_read,
        sum_out4_2_1_num_data_valid,
        sum_out4_2_1_fifo_cap,
        sum_out4_2_2_dout,
        sum_out4_2_2_empty_n,
        sum_out4_2_2_read,
        sum_out4_2_2_num_data_valid,
        sum_out4_2_2_fifo_cap,
        sum_out4_2_3_dout,
        sum_out4_2_3_empty_n,
        sum_out4_2_3_read,
        sum_out4_2_3_num_data_valid,
        sum_out4_2_3_fifo_cap,
        sum_out4_2_4_dout,
        sum_out4_2_4_empty_n,
        sum_out4_2_4_read,
        sum_out4_2_4_num_data_valid,
        sum_out4_2_4_fifo_cap,
        sum_out4_2_5_dout,
        sum_out4_2_5_empty_n,
        sum_out4_2_5_read,
        sum_out4_2_5_num_data_valid,
        sum_out4_2_5_fifo_cap,
        sum_out4_2_6_dout,
        sum_out4_2_6_empty_n,
        sum_out4_2_6_read,
        sum_out4_2_6_num_data_valid,
        sum_out4_2_6_fifo_cap,
        sum_out4_2_7_dout,
        sum_out4_2_7_empty_n,
        sum_out4_2_7_read,
        sum_out4_2_7_num_data_valid,
        sum_out4_2_7_fifo_cap,
        sum_out4_3_0_dout,
        sum_out4_3_0_empty_n,
        sum_out4_3_0_read,
        sum_out4_3_0_num_data_valid,
        sum_out4_3_0_fifo_cap,
        sum_out4_3_1_dout,
        sum_out4_3_1_empty_n,
        sum_out4_3_1_read,
        sum_out4_3_1_num_data_valid,
        sum_out4_3_1_fifo_cap,
        sum_out4_3_2_dout,
        sum_out4_3_2_empty_n,
        sum_out4_3_2_read,
        sum_out4_3_2_num_data_valid,
        sum_out4_3_2_fifo_cap,
        sum_out4_3_3_dout,
        sum_out4_3_3_empty_n,
        sum_out4_3_3_read,
        sum_out4_3_3_num_data_valid,
        sum_out4_3_3_fifo_cap,
        sum_out4_3_4_dout,
        sum_out4_3_4_empty_n,
        sum_out4_3_4_read,
        sum_out4_3_4_num_data_valid,
        sum_out4_3_4_fifo_cap,
        sum_out4_3_5_dout,
        sum_out4_3_5_empty_n,
        sum_out4_3_5_read,
        sum_out4_3_5_num_data_valid,
        sum_out4_3_5_fifo_cap,
        sum_out4_3_6_dout,
        sum_out4_3_6_empty_n,
        sum_out4_3_6_read,
        sum_out4_3_6_num_data_valid,
        sum_out4_3_6_fifo_cap,
        sum_out4_3_7_dout,
        sum_out4_3_7_empty_n,
        sum_out4_3_7_read,
        sum_out4_3_7_num_data_valid,
        sum_out4_3_7_fifo_cap,
        sum_out4_4_0_dout,
        sum_out4_4_0_empty_n,
        sum_out4_4_0_read,
        sum_out4_4_0_num_data_valid,
        sum_out4_4_0_fifo_cap,
        sum_out4_4_1_dout,
        sum_out4_4_1_empty_n,
        sum_out4_4_1_read,
        sum_out4_4_1_num_data_valid,
        sum_out4_4_1_fifo_cap,
        sum_out4_4_2_dout,
        sum_out4_4_2_empty_n,
        sum_out4_4_2_read,
        sum_out4_4_2_num_data_valid,
        sum_out4_4_2_fifo_cap,
        sum_out4_4_3_dout,
        sum_out4_4_3_empty_n,
        sum_out4_4_3_read,
        sum_out4_4_3_num_data_valid,
        sum_out4_4_3_fifo_cap,
        sum_out4_4_4_dout,
        sum_out4_4_4_empty_n,
        sum_out4_4_4_read,
        sum_out4_4_4_num_data_valid,
        sum_out4_4_4_fifo_cap,
        sum_out4_4_5_dout,
        sum_out4_4_5_empty_n,
        sum_out4_4_5_read,
        sum_out4_4_5_num_data_valid,
        sum_out4_4_5_fifo_cap,
        sum_out4_4_6_dout,
        sum_out4_4_6_empty_n,
        sum_out4_4_6_read,
        sum_out4_4_6_num_data_valid,
        sum_out4_4_6_fifo_cap,
        sum_out4_4_7_dout,
        sum_out4_4_7_empty_n,
        sum_out4_4_7_read,
        sum_out4_4_7_num_data_valid,
        sum_out4_4_7_fifo_cap,
        sum_out4_5_0_dout,
        sum_out4_5_0_empty_n,
        sum_out4_5_0_read,
        sum_out4_5_0_num_data_valid,
        sum_out4_5_0_fifo_cap,
        sum_out4_5_1_dout,
        sum_out4_5_1_empty_n,
        sum_out4_5_1_read,
        sum_out4_5_1_num_data_valid,
        sum_out4_5_1_fifo_cap,
        sum_out4_5_2_dout,
        sum_out4_5_2_empty_n,
        sum_out4_5_2_read,
        sum_out4_5_2_num_data_valid,
        sum_out4_5_2_fifo_cap,
        sum_out4_5_3_dout,
        sum_out4_5_3_empty_n,
        sum_out4_5_3_read,
        sum_out4_5_3_num_data_valid,
        sum_out4_5_3_fifo_cap,
        sum_out4_5_4_dout,
        sum_out4_5_4_empty_n,
        sum_out4_5_4_read,
        sum_out4_5_4_num_data_valid,
        sum_out4_5_4_fifo_cap,
        sum_out4_5_5_dout,
        sum_out4_5_5_empty_n,
        sum_out4_5_5_read,
        sum_out4_5_5_num_data_valid,
        sum_out4_5_5_fifo_cap,
        sum_out4_5_6_dout,
        sum_out4_5_6_empty_n,
        sum_out4_5_6_read,
        sum_out4_5_6_num_data_valid,
        sum_out4_5_6_fifo_cap,
        sum_out4_5_7_dout,
        sum_out4_5_7_empty_n,
        sum_out4_5_7_read,
        sum_out4_5_7_num_data_valid,
        sum_out4_5_7_fifo_cap,
        sum_out4_6_0_dout,
        sum_out4_6_0_empty_n,
        sum_out4_6_0_read,
        sum_out4_6_0_num_data_valid,
        sum_out4_6_0_fifo_cap,
        sum_out4_6_1_dout,
        sum_out4_6_1_empty_n,
        sum_out4_6_1_read,
        sum_out4_6_1_num_data_valid,
        sum_out4_6_1_fifo_cap,
        sum_out4_6_2_dout,
        sum_out4_6_2_empty_n,
        sum_out4_6_2_read,
        sum_out4_6_2_num_data_valid,
        sum_out4_6_2_fifo_cap,
        sum_out4_6_3_dout,
        sum_out4_6_3_empty_n,
        sum_out4_6_3_read,
        sum_out4_6_3_num_data_valid,
        sum_out4_6_3_fifo_cap,
        sum_out4_6_4_dout,
        sum_out4_6_4_empty_n,
        sum_out4_6_4_read,
        sum_out4_6_4_num_data_valid,
        sum_out4_6_4_fifo_cap,
        sum_out4_6_5_dout,
        sum_out4_6_5_empty_n,
        sum_out4_6_5_read,
        sum_out4_6_5_num_data_valid,
        sum_out4_6_5_fifo_cap,
        sum_out4_6_6_dout,
        sum_out4_6_6_empty_n,
        sum_out4_6_6_read,
        sum_out4_6_6_num_data_valid,
        sum_out4_6_6_fifo_cap,
        sum_out4_6_7_dout,
        sum_out4_6_7_empty_n,
        sum_out4_6_7_read,
        sum_out4_6_7_num_data_valid,
        sum_out4_6_7_fifo_cap,
        sum_out4_7_0_dout,
        sum_out4_7_0_empty_n,
        sum_out4_7_0_read,
        sum_out4_7_0_num_data_valid,
        sum_out4_7_0_fifo_cap,
        sum_out4_7_1_dout,
        sum_out4_7_1_empty_n,
        sum_out4_7_1_read,
        sum_out4_7_1_num_data_valid,
        sum_out4_7_1_fifo_cap,
        sum_out4_7_2_dout,
        sum_out4_7_2_empty_n,
        sum_out4_7_2_read,
        sum_out4_7_2_num_data_valid,
        sum_out4_7_2_fifo_cap,
        sum_out4_7_3_dout,
        sum_out4_7_3_empty_n,
        sum_out4_7_3_read,
        sum_out4_7_3_num_data_valid,
        sum_out4_7_3_fifo_cap,
        sum_out4_7_4_dout,
        sum_out4_7_4_empty_n,
        sum_out4_7_4_read,
        sum_out4_7_4_num_data_valid,
        sum_out4_7_4_fifo_cap,
        sum_out4_7_5_dout,
        sum_out4_7_5_empty_n,
        sum_out4_7_5_read,
        sum_out4_7_5_num_data_valid,
        sum_out4_7_5_fifo_cap,
        sum_out4_7_6_dout,
        sum_out4_7_6_empty_n,
        sum_out4_7_6_read,
        sum_out4_7_6_num_data_valid,
        sum_out4_7_6_fifo_cap,
        sum_out4_7_7_dout,
        sum_out4_7_7_empty_n,
        sum_out4_7_7_read,
        sum_out4_7_7_num_data_valid,
        sum_out4_7_7_fifo_cap,
        sum_out4_8_0_dout,
        sum_out4_8_0_empty_n,
        sum_out4_8_0_read,
        sum_out4_8_0_num_data_valid,
        sum_out4_8_0_fifo_cap,
        sum_out4_8_1_dout,
        sum_out4_8_1_empty_n,
        sum_out4_8_1_read,
        sum_out4_8_1_num_data_valid,
        sum_out4_8_1_fifo_cap,
        sum_out4_8_2_dout,
        sum_out4_8_2_empty_n,
        sum_out4_8_2_read,
        sum_out4_8_2_num_data_valid,
        sum_out4_8_2_fifo_cap,
        sum_out4_8_3_dout,
        sum_out4_8_3_empty_n,
        sum_out4_8_3_read,
        sum_out4_8_3_num_data_valid,
        sum_out4_8_3_fifo_cap,
        sum_out4_8_4_dout,
        sum_out4_8_4_empty_n,
        sum_out4_8_4_read,
        sum_out4_8_4_num_data_valid,
        sum_out4_8_4_fifo_cap,
        sum_out4_8_5_dout,
        sum_out4_8_5_empty_n,
        sum_out4_8_5_read,
        sum_out4_8_5_num_data_valid,
        sum_out4_8_5_fifo_cap,
        sum_out4_8_6_dout,
        sum_out4_8_6_empty_n,
        sum_out4_8_6_read,
        sum_out4_8_6_num_data_valid,
        sum_out4_8_6_fifo_cap,
        sum_out4_8_7_dout,
        sum_out4_8_7_empty_n,
        sum_out4_8_7_read,
        sum_out4_8_7_num_data_valid,
        sum_out4_8_7_fifo_cap,
        conv_out4_0_0_din,
        conv_out4_0_0_full_n,
        conv_out4_0_0_write,
        conv_out4_0_0_num_data_valid,
        conv_out4_0_0_fifo_cap,
        conv_out4_0_1_din,
        conv_out4_0_1_full_n,
        conv_out4_0_1_write,
        conv_out4_0_1_num_data_valid,
        conv_out4_0_1_fifo_cap,
        conv_out4_0_2_din,
        conv_out4_0_2_full_n,
        conv_out4_0_2_write,
        conv_out4_0_2_num_data_valid,
        conv_out4_0_2_fifo_cap,
        conv_out4_0_3_din,
        conv_out4_0_3_full_n,
        conv_out4_0_3_write,
        conv_out4_0_3_num_data_valid,
        conv_out4_0_3_fifo_cap,
        conv_out4_0_4_din,
        conv_out4_0_4_full_n,
        conv_out4_0_4_write,
        conv_out4_0_4_num_data_valid,
        conv_out4_0_4_fifo_cap,
        conv_out4_0_5_din,
        conv_out4_0_5_full_n,
        conv_out4_0_5_write,
        conv_out4_0_5_num_data_valid,
        conv_out4_0_5_fifo_cap,
        conv_out4_1_0_din,
        conv_out4_1_0_full_n,
        conv_out4_1_0_write,
        conv_out4_1_0_num_data_valid,
        conv_out4_1_0_fifo_cap,
        conv_out4_1_1_din,
        conv_out4_1_1_full_n,
        conv_out4_1_1_write,
        conv_out4_1_1_num_data_valid,
        conv_out4_1_1_fifo_cap,
        conv_out4_1_2_din,
        conv_out4_1_2_full_n,
        conv_out4_1_2_write,
        conv_out4_1_2_num_data_valid,
        conv_out4_1_2_fifo_cap,
        conv_out4_1_3_din,
        conv_out4_1_3_full_n,
        conv_out4_1_3_write,
        conv_out4_1_3_num_data_valid,
        conv_out4_1_3_fifo_cap,
        conv_out4_1_4_din,
        conv_out4_1_4_full_n,
        conv_out4_1_4_write,
        conv_out4_1_4_num_data_valid,
        conv_out4_1_4_fifo_cap,
        conv_out4_1_5_din,
        conv_out4_1_5_full_n,
        conv_out4_1_5_write,
        conv_out4_1_5_num_data_valid,
        conv_out4_1_5_fifo_cap
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] sum_out4_0_0_dout;
input   sum_out4_0_0_empty_n;
output   sum_out4_0_0_read;
input  [2:0] sum_out4_0_0_num_data_valid;
input  [2:0] sum_out4_0_0_fifo_cap;
input  [31:0] sum_out4_0_1_dout;
input   sum_out4_0_1_empty_n;
output   sum_out4_0_1_read;
input  [2:0] sum_out4_0_1_num_data_valid;
input  [2:0] sum_out4_0_1_fifo_cap;
input  [31:0] sum_out4_0_2_dout;
input   sum_out4_0_2_empty_n;
output   sum_out4_0_2_read;
input  [2:0] sum_out4_0_2_num_data_valid;
input  [2:0] sum_out4_0_2_fifo_cap;
input  [31:0] sum_out4_0_3_dout;
input   sum_out4_0_3_empty_n;
output   sum_out4_0_3_read;
input  [2:0] sum_out4_0_3_num_data_valid;
input  [2:0] sum_out4_0_3_fifo_cap;
input  [31:0] sum_out4_0_4_dout;
input   sum_out4_0_4_empty_n;
output   sum_out4_0_4_read;
input  [2:0] sum_out4_0_4_num_data_valid;
input  [2:0] sum_out4_0_4_fifo_cap;
input  [31:0] sum_out4_0_5_dout;
input   sum_out4_0_5_empty_n;
output   sum_out4_0_5_read;
input  [2:0] sum_out4_0_5_num_data_valid;
input  [2:0] sum_out4_0_5_fifo_cap;
input  [31:0] sum_out4_0_6_dout;
input   sum_out4_0_6_empty_n;
output   sum_out4_0_6_read;
input  [2:0] sum_out4_0_6_num_data_valid;
input  [2:0] sum_out4_0_6_fifo_cap;
input  [31:0] sum_out4_0_7_dout;
input   sum_out4_0_7_empty_n;
output   sum_out4_0_7_read;
input  [2:0] sum_out4_0_7_num_data_valid;
input  [2:0] sum_out4_0_7_fifo_cap;
input  [31:0] sum_out4_1_0_dout;
input   sum_out4_1_0_empty_n;
output   sum_out4_1_0_read;
input  [2:0] sum_out4_1_0_num_data_valid;
input  [2:0] sum_out4_1_0_fifo_cap;
input  [31:0] sum_out4_1_1_dout;
input   sum_out4_1_1_empty_n;
output   sum_out4_1_1_read;
input  [2:0] sum_out4_1_1_num_data_valid;
input  [2:0] sum_out4_1_1_fifo_cap;
input  [31:0] sum_out4_1_2_dout;
input   sum_out4_1_2_empty_n;
output   sum_out4_1_2_read;
input  [2:0] sum_out4_1_2_num_data_valid;
input  [2:0] sum_out4_1_2_fifo_cap;
input  [31:0] sum_out4_1_3_dout;
input   sum_out4_1_3_empty_n;
output   sum_out4_1_3_read;
input  [2:0] sum_out4_1_3_num_data_valid;
input  [2:0] sum_out4_1_3_fifo_cap;
input  [31:0] sum_out4_1_4_dout;
input   sum_out4_1_4_empty_n;
output   sum_out4_1_4_read;
input  [2:0] sum_out4_1_4_num_data_valid;
input  [2:0] sum_out4_1_4_fifo_cap;
input  [31:0] sum_out4_1_5_dout;
input   sum_out4_1_5_empty_n;
output   sum_out4_1_5_read;
input  [2:0] sum_out4_1_5_num_data_valid;
input  [2:0] sum_out4_1_5_fifo_cap;
input  [31:0] sum_out4_1_6_dout;
input   sum_out4_1_6_empty_n;
output   sum_out4_1_6_read;
input  [2:0] sum_out4_1_6_num_data_valid;
input  [2:0] sum_out4_1_6_fifo_cap;
input  [31:0] sum_out4_1_7_dout;
input   sum_out4_1_7_empty_n;
output   sum_out4_1_7_read;
input  [2:0] sum_out4_1_7_num_data_valid;
input  [2:0] sum_out4_1_7_fifo_cap;
input  [31:0] sum_out4_2_0_dout;
input   sum_out4_2_0_empty_n;
output   sum_out4_2_0_read;
input  [2:0] sum_out4_2_0_num_data_valid;
input  [2:0] sum_out4_2_0_fifo_cap;
input  [31:0] sum_out4_2_1_dout;
input   sum_out4_2_1_empty_n;
output   sum_out4_2_1_read;
input  [2:0] sum_out4_2_1_num_data_valid;
input  [2:0] sum_out4_2_1_fifo_cap;
input  [31:0] sum_out4_2_2_dout;
input   sum_out4_2_2_empty_n;
output   sum_out4_2_2_read;
input  [2:0] sum_out4_2_2_num_data_valid;
input  [2:0] sum_out4_2_2_fifo_cap;
input  [31:0] sum_out4_2_3_dout;
input   sum_out4_2_3_empty_n;
output   sum_out4_2_3_read;
input  [2:0] sum_out4_2_3_num_data_valid;
input  [2:0] sum_out4_2_3_fifo_cap;
input  [31:0] sum_out4_2_4_dout;
input   sum_out4_2_4_empty_n;
output   sum_out4_2_4_read;
input  [2:0] sum_out4_2_4_num_data_valid;
input  [2:0] sum_out4_2_4_fifo_cap;
input  [31:0] sum_out4_2_5_dout;
input   sum_out4_2_5_empty_n;
output   sum_out4_2_5_read;
input  [2:0] sum_out4_2_5_num_data_valid;
input  [2:0] sum_out4_2_5_fifo_cap;
input  [31:0] sum_out4_2_6_dout;
input   sum_out4_2_6_empty_n;
output   sum_out4_2_6_read;
input  [2:0] sum_out4_2_6_num_data_valid;
input  [2:0] sum_out4_2_6_fifo_cap;
input  [31:0] sum_out4_2_7_dout;
input   sum_out4_2_7_empty_n;
output   sum_out4_2_7_read;
input  [2:0] sum_out4_2_7_num_data_valid;
input  [2:0] sum_out4_2_7_fifo_cap;
input  [31:0] sum_out4_3_0_dout;
input   sum_out4_3_0_empty_n;
output   sum_out4_3_0_read;
input  [2:0] sum_out4_3_0_num_data_valid;
input  [2:0] sum_out4_3_0_fifo_cap;
input  [31:0] sum_out4_3_1_dout;
input   sum_out4_3_1_empty_n;
output   sum_out4_3_1_read;
input  [2:0] sum_out4_3_1_num_data_valid;
input  [2:0] sum_out4_3_1_fifo_cap;
input  [31:0] sum_out4_3_2_dout;
input   sum_out4_3_2_empty_n;
output   sum_out4_3_2_read;
input  [2:0] sum_out4_3_2_num_data_valid;
input  [2:0] sum_out4_3_2_fifo_cap;
input  [31:0] sum_out4_3_3_dout;
input   sum_out4_3_3_empty_n;
output   sum_out4_3_3_read;
input  [2:0] sum_out4_3_3_num_data_valid;
input  [2:0] sum_out4_3_3_fifo_cap;
input  [31:0] sum_out4_3_4_dout;
input   sum_out4_3_4_empty_n;
output   sum_out4_3_4_read;
input  [2:0] sum_out4_3_4_num_data_valid;
input  [2:0] sum_out4_3_4_fifo_cap;
input  [31:0] sum_out4_3_5_dout;
input   sum_out4_3_5_empty_n;
output   sum_out4_3_5_read;
input  [2:0] sum_out4_3_5_num_data_valid;
input  [2:0] sum_out4_3_5_fifo_cap;
input  [31:0] sum_out4_3_6_dout;
input   sum_out4_3_6_empty_n;
output   sum_out4_3_6_read;
input  [2:0] sum_out4_3_6_num_data_valid;
input  [2:0] sum_out4_3_6_fifo_cap;
input  [31:0] sum_out4_3_7_dout;
input   sum_out4_3_7_empty_n;
output   sum_out4_3_7_read;
input  [2:0] sum_out4_3_7_num_data_valid;
input  [2:0] sum_out4_3_7_fifo_cap;
input  [31:0] sum_out4_4_0_dout;
input   sum_out4_4_0_empty_n;
output   sum_out4_4_0_read;
input  [2:0] sum_out4_4_0_num_data_valid;
input  [2:0] sum_out4_4_0_fifo_cap;
input  [31:0] sum_out4_4_1_dout;
input   sum_out4_4_1_empty_n;
output   sum_out4_4_1_read;
input  [2:0] sum_out4_4_1_num_data_valid;
input  [2:0] sum_out4_4_1_fifo_cap;
input  [31:0] sum_out4_4_2_dout;
input   sum_out4_4_2_empty_n;
output   sum_out4_4_2_read;
input  [2:0] sum_out4_4_2_num_data_valid;
input  [2:0] sum_out4_4_2_fifo_cap;
input  [31:0] sum_out4_4_3_dout;
input   sum_out4_4_3_empty_n;
output   sum_out4_4_3_read;
input  [2:0] sum_out4_4_3_num_data_valid;
input  [2:0] sum_out4_4_3_fifo_cap;
input  [31:0] sum_out4_4_4_dout;
input   sum_out4_4_4_empty_n;
output   sum_out4_4_4_read;
input  [2:0] sum_out4_4_4_num_data_valid;
input  [2:0] sum_out4_4_4_fifo_cap;
input  [31:0] sum_out4_4_5_dout;
input   sum_out4_4_5_empty_n;
output   sum_out4_4_5_read;
input  [2:0] sum_out4_4_5_num_data_valid;
input  [2:0] sum_out4_4_5_fifo_cap;
input  [31:0] sum_out4_4_6_dout;
input   sum_out4_4_6_empty_n;
output   sum_out4_4_6_read;
input  [2:0] sum_out4_4_6_num_data_valid;
input  [2:0] sum_out4_4_6_fifo_cap;
input  [31:0] sum_out4_4_7_dout;
input   sum_out4_4_7_empty_n;
output   sum_out4_4_7_read;
input  [2:0] sum_out4_4_7_num_data_valid;
input  [2:0] sum_out4_4_7_fifo_cap;
input  [31:0] sum_out4_5_0_dout;
input   sum_out4_5_0_empty_n;
output   sum_out4_5_0_read;
input  [2:0] sum_out4_5_0_num_data_valid;
input  [2:0] sum_out4_5_0_fifo_cap;
input  [31:0] sum_out4_5_1_dout;
input   sum_out4_5_1_empty_n;
output   sum_out4_5_1_read;
input  [2:0] sum_out4_5_1_num_data_valid;
input  [2:0] sum_out4_5_1_fifo_cap;
input  [31:0] sum_out4_5_2_dout;
input   sum_out4_5_2_empty_n;
output   sum_out4_5_2_read;
input  [2:0] sum_out4_5_2_num_data_valid;
input  [2:0] sum_out4_5_2_fifo_cap;
input  [31:0] sum_out4_5_3_dout;
input   sum_out4_5_3_empty_n;
output   sum_out4_5_3_read;
input  [2:0] sum_out4_5_3_num_data_valid;
input  [2:0] sum_out4_5_3_fifo_cap;
input  [31:0] sum_out4_5_4_dout;
input   sum_out4_5_4_empty_n;
output   sum_out4_5_4_read;
input  [2:0] sum_out4_5_4_num_data_valid;
input  [2:0] sum_out4_5_4_fifo_cap;
input  [31:0] sum_out4_5_5_dout;
input   sum_out4_5_5_empty_n;
output   sum_out4_5_5_read;
input  [2:0] sum_out4_5_5_num_data_valid;
input  [2:0] sum_out4_5_5_fifo_cap;
input  [31:0] sum_out4_5_6_dout;
input   sum_out4_5_6_empty_n;
output   sum_out4_5_6_read;
input  [2:0] sum_out4_5_6_num_data_valid;
input  [2:0] sum_out4_5_6_fifo_cap;
input  [31:0] sum_out4_5_7_dout;
input   sum_out4_5_7_empty_n;
output   sum_out4_5_7_read;
input  [2:0] sum_out4_5_7_num_data_valid;
input  [2:0] sum_out4_5_7_fifo_cap;
input  [31:0] sum_out4_6_0_dout;
input   sum_out4_6_0_empty_n;
output   sum_out4_6_0_read;
input  [2:0] sum_out4_6_0_num_data_valid;
input  [2:0] sum_out4_6_0_fifo_cap;
input  [31:0] sum_out4_6_1_dout;
input   sum_out4_6_1_empty_n;
output   sum_out4_6_1_read;
input  [2:0] sum_out4_6_1_num_data_valid;
input  [2:0] sum_out4_6_1_fifo_cap;
input  [31:0] sum_out4_6_2_dout;
input   sum_out4_6_2_empty_n;
output   sum_out4_6_2_read;
input  [2:0] sum_out4_6_2_num_data_valid;
input  [2:0] sum_out4_6_2_fifo_cap;
input  [31:0] sum_out4_6_3_dout;
input   sum_out4_6_3_empty_n;
output   sum_out4_6_3_read;
input  [2:0] sum_out4_6_3_num_data_valid;
input  [2:0] sum_out4_6_3_fifo_cap;
input  [31:0] sum_out4_6_4_dout;
input   sum_out4_6_4_empty_n;
output   sum_out4_6_4_read;
input  [2:0] sum_out4_6_4_num_data_valid;
input  [2:0] sum_out4_6_4_fifo_cap;
input  [31:0] sum_out4_6_5_dout;
input   sum_out4_6_5_empty_n;
output   sum_out4_6_5_read;
input  [2:0] sum_out4_6_5_num_data_valid;
input  [2:0] sum_out4_6_5_fifo_cap;
input  [31:0] sum_out4_6_6_dout;
input   sum_out4_6_6_empty_n;
output   sum_out4_6_6_read;
input  [2:0] sum_out4_6_6_num_data_valid;
input  [2:0] sum_out4_6_6_fifo_cap;
input  [31:0] sum_out4_6_7_dout;
input   sum_out4_6_7_empty_n;
output   sum_out4_6_7_read;
input  [2:0] sum_out4_6_7_num_data_valid;
input  [2:0] sum_out4_6_7_fifo_cap;
input  [31:0] sum_out4_7_0_dout;
input   sum_out4_7_0_empty_n;
output   sum_out4_7_0_read;
input  [2:0] sum_out4_7_0_num_data_valid;
input  [2:0] sum_out4_7_0_fifo_cap;
input  [31:0] sum_out4_7_1_dout;
input   sum_out4_7_1_empty_n;
output   sum_out4_7_1_read;
input  [2:0] sum_out4_7_1_num_data_valid;
input  [2:0] sum_out4_7_1_fifo_cap;
input  [31:0] sum_out4_7_2_dout;
input   sum_out4_7_2_empty_n;
output   sum_out4_7_2_read;
input  [2:0] sum_out4_7_2_num_data_valid;
input  [2:0] sum_out4_7_2_fifo_cap;
input  [31:0] sum_out4_7_3_dout;
input   sum_out4_7_3_empty_n;
output   sum_out4_7_3_read;
input  [2:0] sum_out4_7_3_num_data_valid;
input  [2:0] sum_out4_7_3_fifo_cap;
input  [31:0] sum_out4_7_4_dout;
input   sum_out4_7_4_empty_n;
output   sum_out4_7_4_read;
input  [2:0] sum_out4_7_4_num_data_valid;
input  [2:0] sum_out4_7_4_fifo_cap;
input  [31:0] sum_out4_7_5_dout;
input   sum_out4_7_5_empty_n;
output   sum_out4_7_5_read;
input  [2:0] sum_out4_7_5_num_data_valid;
input  [2:0] sum_out4_7_5_fifo_cap;
input  [31:0] sum_out4_7_6_dout;
input   sum_out4_7_6_empty_n;
output   sum_out4_7_6_read;
input  [2:0] sum_out4_7_6_num_data_valid;
input  [2:0] sum_out4_7_6_fifo_cap;
input  [31:0] sum_out4_7_7_dout;
input   sum_out4_7_7_empty_n;
output   sum_out4_7_7_read;
input  [2:0] sum_out4_7_7_num_data_valid;
input  [2:0] sum_out4_7_7_fifo_cap;
input  [31:0] sum_out4_8_0_dout;
input   sum_out4_8_0_empty_n;
output   sum_out4_8_0_read;
input  [2:0] sum_out4_8_0_num_data_valid;
input  [2:0] sum_out4_8_0_fifo_cap;
input  [31:0] sum_out4_8_1_dout;
input   sum_out4_8_1_empty_n;
output   sum_out4_8_1_read;
input  [2:0] sum_out4_8_1_num_data_valid;
input  [2:0] sum_out4_8_1_fifo_cap;
input  [31:0] sum_out4_8_2_dout;
input   sum_out4_8_2_empty_n;
output   sum_out4_8_2_read;
input  [2:0] sum_out4_8_2_num_data_valid;
input  [2:0] sum_out4_8_2_fifo_cap;
input  [31:0] sum_out4_8_3_dout;
input   sum_out4_8_3_empty_n;
output   sum_out4_8_3_read;
input  [2:0] sum_out4_8_3_num_data_valid;
input  [2:0] sum_out4_8_3_fifo_cap;
input  [31:0] sum_out4_8_4_dout;
input   sum_out4_8_4_empty_n;
output   sum_out4_8_4_read;
input  [2:0] sum_out4_8_4_num_data_valid;
input  [2:0] sum_out4_8_4_fifo_cap;
input  [31:0] sum_out4_8_5_dout;
input   sum_out4_8_5_empty_n;
output   sum_out4_8_5_read;
input  [2:0] sum_out4_8_5_num_data_valid;
input  [2:0] sum_out4_8_5_fifo_cap;
input  [31:0] sum_out4_8_6_dout;
input   sum_out4_8_6_empty_n;
output   sum_out4_8_6_read;
input  [2:0] sum_out4_8_6_num_data_valid;
input  [2:0] sum_out4_8_6_fifo_cap;
input  [31:0] sum_out4_8_7_dout;
input   sum_out4_8_7_empty_n;
output   sum_out4_8_7_read;
input  [2:0] sum_out4_8_7_num_data_valid;
input  [2:0] sum_out4_8_7_fifo_cap;
output  [31:0] conv_out4_0_0_din;
input   conv_out4_0_0_full_n;
output   conv_out4_0_0_write;
input  [31:0] conv_out4_0_0_num_data_valid;
input  [31:0] conv_out4_0_0_fifo_cap;
output  [31:0] conv_out4_0_1_din;
input   conv_out4_0_1_full_n;
output   conv_out4_0_1_write;
input  [31:0] conv_out4_0_1_num_data_valid;
input  [31:0] conv_out4_0_1_fifo_cap;
output  [31:0] conv_out4_0_2_din;
input   conv_out4_0_2_full_n;
output   conv_out4_0_2_write;
input  [31:0] conv_out4_0_2_num_data_valid;
input  [31:0] conv_out4_0_2_fifo_cap;
output  [31:0] conv_out4_0_3_din;
input   conv_out4_0_3_full_n;
output   conv_out4_0_3_write;
input  [31:0] conv_out4_0_3_num_data_valid;
input  [31:0] conv_out4_0_3_fifo_cap;
output  [31:0] conv_out4_0_4_din;
input   conv_out4_0_4_full_n;
output   conv_out4_0_4_write;
input  [31:0] conv_out4_0_4_num_data_valid;
input  [31:0] conv_out4_0_4_fifo_cap;
output  [31:0] conv_out4_0_5_din;
input   conv_out4_0_5_full_n;
output   conv_out4_0_5_write;
input  [31:0] conv_out4_0_5_num_data_valid;
input  [31:0] conv_out4_0_5_fifo_cap;
output  [31:0] conv_out4_1_0_din;
input   conv_out4_1_0_full_n;
output   conv_out4_1_0_write;
input  [31:0] conv_out4_1_0_num_data_valid;
input  [31:0] conv_out4_1_0_fifo_cap;
output  [31:0] conv_out4_1_1_din;
input   conv_out4_1_1_full_n;
output   conv_out4_1_1_write;
input  [31:0] conv_out4_1_1_num_data_valid;
input  [31:0] conv_out4_1_1_fifo_cap;
output  [31:0] conv_out4_1_2_din;
input   conv_out4_1_2_full_n;
output   conv_out4_1_2_write;
input  [31:0] conv_out4_1_2_num_data_valid;
input  [31:0] conv_out4_1_2_fifo_cap;
output  [31:0] conv_out4_1_3_din;
input   conv_out4_1_3_full_n;
output   conv_out4_1_3_write;
input  [31:0] conv_out4_1_3_num_data_valid;
input  [31:0] conv_out4_1_3_fifo_cap;
output  [31:0] conv_out4_1_4_din;
input   conv_out4_1_4_full_n;
output   conv_out4_1_4_write;
input  [31:0] conv_out4_1_4_num_data_valid;
input  [31:0] conv_out4_1_4_fifo_cap;
output  [31:0] conv_out4_1_5_din;
input   conv_out4_1_5_full_n;
output   conv_out4_1_5_write;
input  [31:0] conv_out4_1_5_num_data_valid;
input  [31:0] conv_out4_1_5_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg sum_out4_0_0_read;
reg sum_out4_0_1_read;
reg sum_out4_0_2_read;
reg sum_out4_0_3_read;
reg sum_out4_0_4_read;
reg sum_out4_0_5_read;
reg sum_out4_0_6_read;
reg sum_out4_0_7_read;
reg sum_out4_1_0_read;
reg sum_out4_1_1_read;
reg sum_out4_1_2_read;
reg sum_out4_1_3_read;
reg sum_out4_1_4_read;
reg sum_out4_1_5_read;
reg sum_out4_1_6_read;
reg sum_out4_1_7_read;
reg sum_out4_2_0_read;
reg sum_out4_2_1_read;
reg sum_out4_2_2_read;
reg sum_out4_2_3_read;
reg sum_out4_2_4_read;
reg sum_out4_2_5_read;
reg sum_out4_2_6_read;
reg sum_out4_2_7_read;
reg sum_out4_3_0_read;
reg sum_out4_3_1_read;
reg sum_out4_3_2_read;
reg sum_out4_3_3_read;
reg sum_out4_3_4_read;
reg sum_out4_3_5_read;
reg sum_out4_3_6_read;
reg sum_out4_3_7_read;
reg sum_out4_4_0_read;
reg sum_out4_4_1_read;
reg sum_out4_4_2_read;
reg sum_out4_4_3_read;
reg sum_out4_4_4_read;
reg sum_out4_4_5_read;
reg sum_out4_4_6_read;
reg sum_out4_4_7_read;
reg sum_out4_5_0_read;
reg sum_out4_5_1_read;
reg sum_out4_5_2_read;
reg sum_out4_5_3_read;
reg sum_out4_5_4_read;
reg sum_out4_5_5_read;
reg sum_out4_5_6_read;
reg sum_out4_5_7_read;
reg sum_out4_6_0_read;
reg sum_out4_6_1_read;
reg sum_out4_6_2_read;
reg sum_out4_6_3_read;
reg sum_out4_6_4_read;
reg sum_out4_6_5_read;
reg sum_out4_6_6_read;
reg sum_out4_6_7_read;
reg sum_out4_7_0_read;
reg sum_out4_7_1_read;
reg sum_out4_7_2_read;
reg sum_out4_7_3_read;
reg sum_out4_7_4_read;
reg sum_out4_7_5_read;
reg sum_out4_7_6_read;
reg sum_out4_7_7_read;
reg sum_out4_8_0_read;
reg sum_out4_8_1_read;
reg sum_out4_8_2_read;
reg sum_out4_8_3_read;
reg sum_out4_8_4_read;
reg sum_out4_8_5_read;
reg sum_out4_8_6_read;
reg sum_out4_8_7_read;
reg conv_out4_0_0_write;
reg conv_out4_0_1_write;
reg conv_out4_0_2_write;
reg conv_out4_0_3_write;
reg conv_out4_0_4_write;
reg conv_out4_0_5_write;
reg conv_out4_1_0_write;
reg conv_out4_1_1_write;
reg conv_out4_1_2_write;
reg conv_out4_1_3_write;
reg conv_out4_1_4_write;
reg conv_out4_1_5_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0_grp1;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_state1_pp0_stage0_iter0_grp2;
reg    ap_block_pp0_stage0_subdone_grp2_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp2;
reg    ap_block_state1_pp0_stage0_iter0_grp3;
reg    ap_block_pp0_stage0_subdone_grp3_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp3;
reg    ap_block_state1_pp0_stage0_iter0_grp4;
reg    ap_block_pp0_stage0_subdone_grp4_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp4;
reg    ap_block_state1_pp0_stage0_iter0_grp5;
reg    ap_block_pp0_stage0_subdone_grp5_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp5;
reg    ap_block_state1_pp0_stage0_iter0_grp6;
reg    ap_block_pp0_stage0_subdone_grp6_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp6;
reg    ap_block_state1_pp0_stage0_iter0_grp7;
reg    ap_block_pp0_stage0_subdone_grp7_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp7;
reg    ap_block_state1_pp0_stage0_iter0_grp8;
reg    ap_block_pp0_stage0_subdone_grp8_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp8;
reg    ap_block_state1_pp0_stage0_iter0_grp9;
reg    ap_block_pp0_stage0_subdone_grp9_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp9;
reg    ap_block_state1_pp0_stage0_iter0_grp11;
reg    ap_block_pp0_stage0_subdone_grp11_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp11;
reg    ap_block_state1_pp0_stage0_iter0_grp12;
reg    ap_block_pp0_stage0_subdone_grp12_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp12;
reg    ap_block_state1_pp0_stage0_iter0_grp13;
reg    ap_block_pp0_stage0_subdone_grp13_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp13;
reg    ap_block_state1_pp0_stage0_iter0_grp15;
reg    ap_block_pp0_stage0_subdone_grp15_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp15;
reg    ap_block_state1_pp0_stage0_iter0_grp16;
reg    ap_block_pp0_stage0_subdone_grp16_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp16;
reg    ap_block_state1_pp0_stage0_iter0_grp17;
reg    ap_block_pp0_stage0_subdone_grp17_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp17;
reg    ap_block_state1_pp0_stage0_iter0_grp20;
reg    ap_block_pp0_stage0_subdone_grp20_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp20;
reg    ap_block_state1_pp0_stage0_iter0_grp21;
reg    ap_block_pp0_stage0_subdone_grp21_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp21;
reg    ap_block_state1_pp0_stage0_iter0_grp24;
reg    ap_block_pp0_stage0_subdone_grp24_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp24;
reg    ap_block_state1_pp0_stage0_iter0_grp25;
reg    ap_block_pp0_stage0_subdone_grp25_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp25;
reg    ap_block_state1_pp0_stage0_iter0_grp28;
reg    ap_block_pp0_stage0_subdone_grp28_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp28;
reg    ap_block_state1_pp0_stage0_iter0_grp31;
reg    ap_block_pp0_stage0_subdone_grp31_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp31;
reg    ap_block_state1_pp0_stage0_iter0_grp34;
reg    ap_block_pp0_stage0_subdone_grp34_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp34;
reg    ap_block_state1_pp0_stage0_iter0_grp37;
reg    ap_block_pp0_stage0_subdone_grp37_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp37;
reg    ap_block_state1_pp0_stage0_iter0_grp40;
reg    ap_block_pp0_stage0_subdone_grp40_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp40;
reg    ap_block_state1_pp0_stage0_iter0_grp43;
reg    ap_block_pp0_stage0_subdone_grp43_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp43;
reg    ap_block_state1_pp0_stage0_iter0_grp46;
reg    ap_block_pp0_stage0_subdone_grp46_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp46;
reg    ap_block_state1_pp0_stage0_iter0_grp49;
reg    ap_block_pp0_stage0_subdone_grp49_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp49;
reg    ap_block_state1_pp0_stage0_iter0_grp50;
reg    ap_block_pp0_stage0_subdone_grp50_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp50;
reg    ap_block_state1_pp0_stage0_iter0_grp52;
reg    ap_block_pp0_stage0_subdone_grp52_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp52;
reg    ap_block_state1_pp0_stage0_iter0_grp53;
reg    ap_block_pp0_stage0_subdone_grp53_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp53;
reg    ap_block_state1_pp0_stage0_iter0_grp55;
reg    ap_block_pp0_stage0_subdone_grp55_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp55;
reg    ap_block_state1_pp0_stage0_iter0_grp56;
reg    ap_block_pp0_stage0_subdone_grp56_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp56;
reg    ap_block_state1_pp0_stage0_iter0_grp57;
reg    ap_block_pp0_stage0_subdone_grp57_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp57;
reg    ap_block_state1_pp0_stage0_iter0_grp58;
reg    ap_block_pp0_stage0_subdone_grp58_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp58;
reg    ap_block_state1_pp0_stage0_iter0_grp59;
reg    ap_block_pp0_stage0_subdone_grp59_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp59;
reg    ap_block_state1_pp0_stage0_iter0_grp60;
reg    ap_block_pp0_stage0_subdone_grp60_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp60;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp5_done_reg;
reg    ap_block_pp0_stage0_subdone_grp9_done_reg;
reg    ap_block_pp0_stage0_subdone_grp13_done_reg;
reg    ap_block_pp0_stage0_subdone_grp17_done_reg;
reg    ap_block_pp0_stage0_subdone_grp21_done_reg;
reg    ap_block_pp0_stage0_subdone_grp25_done_reg;
reg    ap_block_pp0_stage0_subdone_grp28_done_reg;
reg    ap_block_pp0_stage0_subdone_grp31_done_reg;
reg    ap_block_pp0_stage0_subdone_grp34_done_reg;
reg    ap_block_pp0_stage0_subdone_grp37_done_reg;
reg    ap_block_pp0_stage0_subdone_grp40_done_reg;
reg    sum_out4_0_0_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    sum_out4_0_1_blk_n;
wire    ap_block_pp0_stage0_grp2;
reg    sum_out4_0_2_blk_n;
wire    ap_block_pp0_stage0_grp3;
reg    sum_out4_0_3_blk_n;
wire    ap_block_pp0_stage0_grp4;
reg    sum_out4_0_4_blk_n;
wire    ap_block_pp0_stage0_grp5;
reg    sum_out4_0_5_blk_n;
wire    ap_block_pp0_stage0_grp6;
reg    sum_out4_0_6_blk_n;
wire    ap_block_pp0_stage0_grp7;
reg    sum_out4_0_7_blk_n;
wire    ap_block_pp0_stage0_grp8;
reg    sum_out4_1_0_blk_n;
wire    ap_block_pp0_stage0_grp9;
reg    sum_out4_1_1_blk_n;
reg    sum_out4_1_2_blk_n;
wire    ap_block_pp0_stage0_grp11;
reg    sum_out4_1_3_blk_n;
wire    ap_block_pp0_stage0_grp12;
reg    sum_out4_1_4_blk_n;
wire    ap_block_pp0_stage0_grp13;
reg    sum_out4_1_5_blk_n;
reg    sum_out4_1_6_blk_n;
wire    ap_block_pp0_stage0_grp15;
reg    sum_out4_1_7_blk_n;
wire    ap_block_pp0_stage0_grp16;
reg    sum_out4_2_0_blk_n;
wire    ap_block_pp0_stage0_grp17;
reg    sum_out4_2_1_blk_n;
reg    sum_out4_2_2_blk_n;
reg    sum_out4_2_3_blk_n;
wire    ap_block_pp0_stage0_grp20;
reg    sum_out4_2_4_blk_n;
wire    ap_block_pp0_stage0_grp21;
reg    sum_out4_2_5_blk_n;
reg    sum_out4_2_6_blk_n;
reg    sum_out4_2_7_blk_n;
wire    ap_block_pp0_stage0_grp24;
reg    sum_out4_3_0_blk_n;
wire    ap_block_pp0_stage0_grp25;
reg    sum_out4_3_1_blk_n;
reg    sum_out4_3_2_blk_n;
reg    sum_out4_3_3_blk_n;
reg    sum_out4_3_4_blk_n;
wire    ap_block_pp0_stage0_grp28;
reg    sum_out4_3_5_blk_n;
reg    sum_out4_3_6_blk_n;
reg    sum_out4_3_7_blk_n;
reg    sum_out4_4_0_blk_n;
wire    ap_block_pp0_stage0_grp31;
reg    sum_out4_4_1_blk_n;
reg    sum_out4_4_2_blk_n;
reg    sum_out4_4_3_blk_n;
reg    sum_out4_4_4_blk_n;
wire    ap_block_pp0_stage0_grp34;
reg    sum_out4_4_5_blk_n;
reg    sum_out4_4_6_blk_n;
reg    sum_out4_4_7_blk_n;
reg    sum_out4_5_0_blk_n;
wire    ap_block_pp0_stage0_grp37;
reg    sum_out4_5_1_blk_n;
reg    sum_out4_5_2_blk_n;
reg    sum_out4_5_3_blk_n;
reg    sum_out4_5_4_blk_n;
wire    ap_block_pp0_stage0_grp40;
reg    sum_out4_5_5_blk_n;
reg    sum_out4_5_6_blk_n;
reg    sum_out4_5_7_blk_n;
reg    sum_out4_6_0_blk_n;
wire    ap_block_pp0_stage0_grp43;
reg    sum_out4_6_1_blk_n;
reg    sum_out4_6_2_blk_n;
reg    sum_out4_6_3_blk_n;
reg    sum_out4_6_4_blk_n;
wire    ap_block_pp0_stage0_grp46;
reg    sum_out4_6_5_blk_n;
reg    sum_out4_6_6_blk_n;
reg    sum_out4_6_7_blk_n;
reg    sum_out4_7_0_blk_n;
wire    ap_block_pp0_stage0_grp49;
reg    sum_out4_7_1_blk_n;
wire    ap_block_pp0_stage0_grp50;
reg    sum_out4_7_2_blk_n;
reg    sum_out4_7_3_blk_n;
reg    sum_out4_7_4_blk_n;
wire    ap_block_pp0_stage0_grp52;
reg    sum_out4_7_5_blk_n;
wire    ap_block_pp0_stage0_grp53;
reg    sum_out4_7_6_blk_n;
reg    sum_out4_7_7_blk_n;
reg    sum_out4_8_0_blk_n;
wire    ap_block_pp0_stage0_grp55;
reg    sum_out4_8_1_blk_n;
wire    ap_block_pp0_stage0_grp56;
reg    sum_out4_8_2_blk_n;
wire    ap_block_pp0_stage0_grp57;
reg    sum_out4_8_3_blk_n;
reg    sum_out4_8_4_blk_n;
wire    ap_block_pp0_stage0_grp58;
reg    sum_out4_8_5_blk_n;
wire    ap_block_pp0_stage0_grp59;
reg    sum_out4_8_6_blk_n;
wire    ap_block_pp0_stage0_grp60;
reg    sum_out4_8_7_blk_n;
reg    conv_out4_0_0_blk_n;
reg    conv_out4_0_1_blk_n;
reg    conv_out4_0_2_blk_n;
reg    conv_out4_0_3_blk_n;
reg    conv_out4_0_4_blk_n;
reg    conv_out4_0_5_blk_n;
reg    conv_out4_1_0_blk_n;
reg    conv_out4_1_1_blk_n;
reg    conv_out4_1_2_blk_n;
reg    conv_out4_1_3_blk_n;
reg    conv_out4_1_4_blk_n;
reg    conv_out4_1_5_blk_n;
reg   [31:0] sum_out_reg_894;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [31:0] sum_out_50_reg_899;
reg    ap_block_pp0_stage0_11001_grp5;
reg   [31:0] sum_out_51_reg_904;
reg    ap_block_pp0_stage0_11001_grp9;
reg   [31:0] sum_out_52_reg_909;
reg   [31:0] sum_out_53_reg_914;
reg    ap_block_pp0_stage0_11001_grp13;
reg   [31:0] sum_out_54_reg_919;
reg   [31:0] sum_out_55_reg_924;
reg    ap_block_pp0_stage0_11001_grp17;
reg   [31:0] sum_out_56_reg_929;
reg   [31:0] sum_out_58_reg_934;
reg    ap_block_pp0_stage0_11001_grp21;
reg   [31:0] sum_out_59_reg_939;
reg   [31:0] sum_out_61_reg_944;
reg    ap_block_pp0_stage0_11001_grp25;
reg   [31:0] sum_out_62_reg_949;
reg   [31:0] sum_out_65_reg_954;
reg    ap_block_pp0_stage0_11001_grp28;
reg   [31:0] sum_out_66_reg_959;
reg   [31:0] sum_out_69_reg_964;
reg    ap_block_pp0_stage0_11001_grp31;
reg   [31:0] sum_out_70_reg_969;
reg   [31:0] sum_out_73_reg_974;
reg    ap_block_pp0_stage0_11001_grp34;
reg   [31:0] sum_out_74_reg_979;
reg   [31:0] sum_out_77_reg_984;
reg    ap_block_pp0_stage0_11001_grp37;
reg   [31:0] sum_out_78_reg_989;
reg   [31:0] sum_out_81_reg_994;
reg    ap_block_pp0_stage0_11001_grp40;
reg   [31:0] sum_out_82_reg_999;
reg   [31:0] sum_out_85_reg_1004;
reg   [31:0] sum_out_88_reg_1009;
wire   [31:0] add_ln231_1_fu_702_p2;
reg   [31:0] add_ln231_1_reg_1014;
wire   [31:0] add_ln231_4_fu_708_p2;
reg   [31:0] add_ln231_4_reg_1019;
wire   [31:0] add_ln231_7_fu_714_p2;
reg   [31:0] add_ln231_7_reg_1024;
wire   [31:0] add_ln231_10_fu_720_p2;
reg   [31:0] add_ln231_10_reg_1029;
wire   [31:0] add_ln231_13_fu_726_p2;
reg   [31:0] add_ln231_13_reg_1034;
wire   [31:0] add_ln231_16_fu_732_p2;
reg   [31:0] add_ln231_16_reg_1039;
wire   [31:0] add_ln231_19_fu_738_p2;
reg   [31:0] add_ln231_19_reg_1044;
wire   [31:0] add_ln231_22_fu_744_p2;
reg   [31:0] add_ln231_22_reg_1049;
wire   [31:0] add_ln231_25_fu_750_p2;
reg   [31:0] add_ln231_25_reg_1054;
wire   [31:0] add_ln231_28_fu_756_p2;
reg   [31:0] add_ln231_28_reg_1059;
wire   [31:0] add_ln231_31_fu_762_p2;
reg   [31:0] add_ln231_31_reg_1064;
wire   [31:0] add_ln231_34_fu_768_p2;
reg   [31:0] add_ln231_34_reg_1069;
reg    ap_block_pp0_stage0_11001_grp2;
reg    ap_block_pp0_stage0_11001_grp3;
reg    ap_block_pp0_stage0_11001_grp4;
reg    ap_block_pp0_stage0_11001_grp6;
reg    ap_block_pp0_stage0_11001_grp7;
reg    ap_block_pp0_stage0_11001_grp8;
reg    ap_block_pp0_stage0_11001_grp11;
reg    ap_block_pp0_stage0_11001_grp12;
reg    ap_block_pp0_stage0_11001_grp15;
reg    ap_block_pp0_stage0_11001_grp16;
reg    ap_block_pp0_stage0_11001_grp20;
reg    ap_block_pp0_stage0_11001_grp24;
reg    ap_block_pp0_stage0_11001_grp43;
reg    ap_block_pp0_stage0_11001_grp46;
reg    ap_block_pp0_stage0_11001_grp49;
reg    ap_block_pp0_stage0_11001_grp50;
reg    ap_block_pp0_stage0_11001_grp52;
reg    ap_block_pp0_stage0_11001_grp53;
reg    ap_block_pp0_stage0_11001_grp55;
reg    ap_block_pp0_stage0_11001_grp56;
reg    ap_block_pp0_stage0_11001_grp57;
reg    ap_block_pp0_stage0_11001_grp58;
reg    ap_block_pp0_stage0_11001_grp59;
reg    ap_block_pp0_stage0_11001_grp60;
reg    ap_block_pp0_stage0_01001_grp1;
reg    ap_block_pp0_stage0_01001_grp9;
reg    ap_block_pp0_stage0_01001_grp17;
reg    ap_block_pp0_stage0_01001_grp25;
reg    ap_block_pp0_stage0_01001_grp31;
reg    ap_block_pp0_stage0_01001_grp37;
reg    ap_block_pp0_stage0_01001_grp5;
reg    ap_block_pp0_stage0_01001_grp13;
reg    ap_block_pp0_stage0_01001_grp21;
reg    ap_block_pp0_stage0_01001_grp28;
reg    ap_block_pp0_stage0_01001_grp34;
reg    ap_block_pp0_stage0_01001_grp40;
wire   [31:0] add_ln231_fu_774_p2;
wire   [31:0] add_ln231_3_fu_784_p2;
wire   [31:0] add_ln231_6_fu_794_p2;
wire   [31:0] add_ln231_9_fu_804_p2;
wire   [31:0] add_ln231_12_fu_814_p2;
wire   [31:0] add_ln231_15_fu_824_p2;
wire   [31:0] add_ln231_18_fu_834_p2;
wire   [31:0] add_ln231_21_fu_844_p2;
wire   [31:0] add_ln231_24_fu_854_p2;
wire   [31:0] add_ln231_27_fu_864_p2;
wire   [31:0] add_ln231_30_fu_874_p2;
wire   [31:0] add_ln231_33_fu_884_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp3_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp4_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp5_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp6_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp7_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp8_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp9_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp11_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp12_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp13_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp15_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp16_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp17_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp20_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp21_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp24_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp25_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp28_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp31_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp34_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp37_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp40_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp43_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp46_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp49_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp50_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp52_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp53_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp55_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp56_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp57_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp58_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp59_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp60_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp13_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp17_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp21_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp25_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp28_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp31_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp34_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp37_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp40_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp11_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp11_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp11)) begin
                ap_block_pp0_stage0_subdone_grp11_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp12_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp12_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp12)) begin
                ap_block_pp0_stage0_subdone_grp12_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp13_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp13_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp13)) begin
            ap_block_pp0_stage0_subdone_grp13_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp13_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp13_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp13)) begin
                ap_block_pp0_stage0_subdone_grp13_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp15_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp15_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp15)) begin
                ap_block_pp0_stage0_subdone_grp15_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp16_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp16_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp16)) begin
                ap_block_pp0_stage0_subdone_grp16_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp17_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp17_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp17)) begin
            ap_block_pp0_stage0_subdone_grp17_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp17_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp17_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp17)) begin
                ap_block_pp0_stage0_subdone_grp17_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp20_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp20_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp20)) begin
                ap_block_pp0_stage0_subdone_grp20_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp21_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp21_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp21)) begin
            ap_block_pp0_stage0_subdone_grp21_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp21_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp21_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp21)) begin
                ap_block_pp0_stage0_subdone_grp21_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp24_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp24_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp24)) begin
                ap_block_pp0_stage0_subdone_grp24_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp25_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp25_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp25)) begin
            ap_block_pp0_stage0_subdone_grp25_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp25_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp25_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp25)) begin
                ap_block_pp0_stage0_subdone_grp25_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp28_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp28_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp28)) begin
            ap_block_pp0_stage0_subdone_grp28_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp28_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp28_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp28)) begin
                ap_block_pp0_stage0_subdone_grp28_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp2)) begin
                ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp31_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp31_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp31)) begin
            ap_block_pp0_stage0_subdone_grp31_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp31_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp31_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp31)) begin
                ap_block_pp0_stage0_subdone_grp31_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp34_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp34_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp34)) begin
            ap_block_pp0_stage0_subdone_grp34_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp34_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp34_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp34)) begin
                ap_block_pp0_stage0_subdone_grp34_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp37_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp37_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp37)) begin
            ap_block_pp0_stage0_subdone_grp37_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp37_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp37_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp37)) begin
                ap_block_pp0_stage0_subdone_grp37_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp3_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp3_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp3)) begin
                ap_block_pp0_stage0_subdone_grp3_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp40_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp40_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp40)) begin
            ap_block_pp0_stage0_subdone_grp40_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp40_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp40_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp40)) begin
                ap_block_pp0_stage0_subdone_grp40_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp43_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp43_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp43)) begin
                ap_block_pp0_stage0_subdone_grp43_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp46_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp46_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp46)) begin
                ap_block_pp0_stage0_subdone_grp46_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp49_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp49_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp49)) begin
                ap_block_pp0_stage0_subdone_grp49_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp4_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp4_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp4)) begin
                ap_block_pp0_stage0_subdone_grp4_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp50_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp50_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp50)) begin
                ap_block_pp0_stage0_subdone_grp50_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp52_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp52_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp52)) begin
                ap_block_pp0_stage0_subdone_grp52_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp53_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp53_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp53)) begin
                ap_block_pp0_stage0_subdone_grp53_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp55_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp55_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp55)) begin
                ap_block_pp0_stage0_subdone_grp55_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp56_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp56_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp56)) begin
                ap_block_pp0_stage0_subdone_grp56_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp57_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp57_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp57)) begin
                ap_block_pp0_stage0_subdone_grp57_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp58_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp58_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp58)) begin
                ap_block_pp0_stage0_subdone_grp58_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp59_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp59_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp59)) begin
                ap_block_pp0_stage0_subdone_grp59_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp5_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp5)) begin
            ap_block_pp0_stage0_subdone_grp5_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp5_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp5_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp5)) begin
                ap_block_pp0_stage0_subdone_grp5_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp60_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp60_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp60)) begin
                ap_block_pp0_stage0_subdone_grp60_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp6_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp6_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp6)) begin
                ap_block_pp0_stage0_subdone_grp6_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp7_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp7_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp7)) begin
                ap_block_pp0_stage0_subdone_grp7_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp8_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp8_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp8)) begin
                ap_block_pp0_stage0_subdone_grp8_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp9_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp9)) begin
            ap_block_pp0_stage0_subdone_grp9_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp9_done_reg_iter0 <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp9_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp9)) begin
                ap_block_pp0_stage0_subdone_grp9_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp25) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln231_10_reg_1029 <= add_ln231_10_fu_720_p2;
        sum_out_61_reg_944 <= sum_out4_3_0_dout;
        sum_out_70_reg_969 <= sum_out4_4_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp31) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln231_13_reg_1034 <= add_ln231_13_fu_726_p2;
        sum_out_69_reg_964 <= sum_out4_4_0_dout;
        sum_out_78_reg_989 <= sum_out4_5_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp37) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln231_16_reg_1039 <= add_ln231_16_fu_732_p2;
        sum_out_77_reg_984 <= sum_out4_5_0_dout;
        sum_out_85_reg_1004 <= sum_out4_6_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln231_19_reg_1044 <= add_ln231_19_fu_738_p2;
        sum_out_50_reg_899 <= sum_out4_0_4_dout;
        sum_out_54_reg_919 <= sum_out4_1_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln231_1_reg_1014 <= add_ln231_1_fu_702_p2;
        sum_out_52_reg_909 <= sum_out4_1_1_dout;
        sum_out_reg_894 <= sum_out4_0_0_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp13) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln231_22_reg_1049 <= add_ln231_22_fu_744_p2;
        sum_out_53_reg_914 <= sum_out4_1_4_dout;
        sum_out_59_reg_939 <= sum_out4_2_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp21) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln231_25_reg_1054 <= add_ln231_25_fu_750_p2;
        sum_out_58_reg_934 <= sum_out4_2_4_dout;
        sum_out_66_reg_959 <= sum_out4_3_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp28) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln231_28_reg_1059 <= add_ln231_28_fu_756_p2;
        sum_out_65_reg_954 <= sum_out4_3_4_dout;
        sum_out_74_reg_979 <= sum_out4_4_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp34) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln231_31_reg_1064 <= add_ln231_31_fu_762_p2;
        sum_out_73_reg_974 <= sum_out4_4_4_dout;
        sum_out_82_reg_999 <= sum_out4_5_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp40) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln231_34_reg_1069 <= add_ln231_34_fu_768_p2;
        sum_out_81_reg_994 <= sum_out4_5_4_dout;
        sum_out_88_reg_1009 <= sum_out4_6_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp9) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln231_4_reg_1019 <= add_ln231_4_fu_708_p2;
        sum_out_51_reg_904 <= sum_out4_1_0_dout;
        sum_out_56_reg_929 <= sum_out4_2_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp17) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln231_7_reg_1024 <= add_ln231_7_fu_714_p2;
        sum_out_55_reg_924 <= sum_out4_2_0_dout;
        sum_out_62_reg_949 <= sum_out4_3_1_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_0_0_blk_n = conv_out4_0_0_full_n;
    end else begin
        conv_out4_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_0_0_write = 1'b1;
    end else begin
        conv_out4_0_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp9) & (1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_0_1_blk_n = conv_out4_0_1_full_n;
    end else begin
        conv_out4_0_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp9) & (1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_0_1_write = 1'b1;
    end else begin
        conv_out4_0_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp17) & (1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_0_2_blk_n = conv_out4_0_2_full_n;
    end else begin
        conv_out4_0_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp17) & (1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_0_2_write = 1'b1;
    end else begin
        conv_out4_0_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp25) & (1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_0_3_blk_n = conv_out4_0_3_full_n;
    end else begin
        conv_out4_0_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp25) & (1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_0_3_write = 1'b1;
    end else begin
        conv_out4_0_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp31) & (1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_0_4_blk_n = conv_out4_0_4_full_n;
    end else begin
        conv_out4_0_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp31) & (1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_0_4_write = 1'b1;
    end else begin
        conv_out4_0_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp37) & (1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_0_5_blk_n = conv_out4_0_5_full_n;
    end else begin
        conv_out4_0_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp37) & (1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_0_5_write = 1'b1;
    end else begin
        conv_out4_0_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp5) & (1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_1_0_blk_n = conv_out4_1_0_full_n;
    end else begin
        conv_out4_1_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp5) & (1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_1_0_write = 1'b1;
    end else begin
        conv_out4_1_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp13) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_1_1_blk_n = conv_out4_1_1_full_n;
    end else begin
        conv_out4_1_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp13) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_1_1_write = 1'b1;
    end else begin
        conv_out4_1_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp21) & (1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_1_2_blk_n = conv_out4_1_2_full_n;
    end else begin
        conv_out4_1_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp21) & (1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_1_2_write = 1'b1;
    end else begin
        conv_out4_1_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp28) & (1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_1_3_blk_n = conv_out4_1_3_full_n;
    end else begin
        conv_out4_1_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp28) & (1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_1_3_write = 1'b1;
    end else begin
        conv_out4_1_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp34) & (1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_1_4_blk_n = conv_out4_1_4_full_n;
    end else begin
        conv_out4_1_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp34) & (1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_1_4_write = 1'b1;
    end else begin
        conv_out4_1_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp40) & (1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_1_5_blk_n = conv_out4_1_5_full_n;
    end else begin
        conv_out4_1_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp40) & (1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out4_1_5_write = 1'b1;
    end else begin
        conv_out4_1_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_0_blk_n = sum_out4_0_0_empty_n;
    end else begin
        sum_out4_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_0_read = 1'b1;
    end else begin
        sum_out4_0_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp2) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_1_blk_n = sum_out4_0_1_empty_n;
    end else begin
        sum_out4_0_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_1_read = 1'b1;
    end else begin
        sum_out4_0_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp3) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_2_blk_n = sum_out4_0_2_empty_n;
    end else begin
        sum_out4_0_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_2_read = 1'b1;
    end else begin
        sum_out4_0_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp4) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_3_blk_n = sum_out4_0_3_empty_n;
    end else begin
        sum_out4_0_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_3_read = 1'b1;
    end else begin
        sum_out4_0_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp5) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_4_blk_n = sum_out4_0_4_empty_n;
    end else begin
        sum_out4_0_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_4_read = 1'b1;
    end else begin
        sum_out4_0_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp6_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp6) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_5_blk_n = sum_out4_0_5_empty_n;
    end else begin
        sum_out4_0_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp6_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_5_read = 1'b1;
    end else begin
        sum_out4_0_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp7) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_6_blk_n = sum_out4_0_6_empty_n;
    end else begin
        sum_out4_0_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp7) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_6_read = 1'b1;
    end else begin
        sum_out4_0_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp8_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp8) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_7_blk_n = sum_out4_0_7_empty_n;
    end else begin
        sum_out4_0_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp8_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp8) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_0_7_read = 1'b1;
    end else begin
        sum_out4_0_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp9) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_0_blk_n = sum_out4_1_0_empty_n;
    end else begin
        sum_out4_1_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp9) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_0_read = 1'b1;
    end else begin
        sum_out4_1_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_1_blk_n = sum_out4_1_1_empty_n;
    end else begin
        sum_out4_1_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_1_read = 1'b1;
    end else begin
        sum_out4_1_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp11) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_2_blk_n = sum_out4_1_2_empty_n;
    end else begin
        sum_out4_1_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp11) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_2_read = 1'b1;
    end else begin
        sum_out4_1_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp12) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_3_blk_n = sum_out4_1_3_empty_n;
    end else begin
        sum_out4_1_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp12) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_3_read = 1'b1;
    end else begin
        sum_out4_1_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp13) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_4_blk_n = sum_out4_1_4_empty_n;
    end else begin
        sum_out4_1_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp13) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_4_read = 1'b1;
    end else begin
        sum_out4_1_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp5) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_5_blk_n = sum_out4_1_5_empty_n;
    end else begin
        sum_out4_1_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_5_read = 1'b1;
    end else begin
        sum_out4_1_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp15_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp15) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_6_blk_n = sum_out4_1_6_empty_n;
    end else begin
        sum_out4_1_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp15_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp15) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_6_read = 1'b1;
    end else begin
        sum_out4_1_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp16_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp16) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_7_blk_n = sum_out4_1_7_empty_n;
    end else begin
        sum_out4_1_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp16_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp16) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_1_7_read = 1'b1;
    end else begin
        sum_out4_1_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp17) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_0_blk_n = sum_out4_2_0_empty_n;
    end else begin
        sum_out4_2_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp17) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_0_read = 1'b1;
    end else begin
        sum_out4_2_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp9) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_1_blk_n = sum_out4_2_1_empty_n;
    end else begin
        sum_out4_2_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp9) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_1_read = 1'b1;
    end else begin
        sum_out4_2_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_2_blk_n = sum_out4_2_2_empty_n;
    end else begin
        sum_out4_2_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_2_read = 1'b1;
    end else begin
        sum_out4_2_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp20) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_3_blk_n = sum_out4_2_3_empty_n;
    end else begin
        sum_out4_2_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp20) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_3_read = 1'b1;
    end else begin
        sum_out4_2_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp21) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_4_blk_n = sum_out4_2_4_empty_n;
    end else begin
        sum_out4_2_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp21) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_4_read = 1'b1;
    end else begin
        sum_out4_2_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp13) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_5_blk_n = sum_out4_2_5_empty_n;
    end else begin
        sum_out4_2_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp13) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_5_read = 1'b1;
    end else begin
        sum_out4_2_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp5) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_6_blk_n = sum_out4_2_6_empty_n;
    end else begin
        sum_out4_2_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_6_read = 1'b1;
    end else begin
        sum_out4_2_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp24_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp24) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_7_blk_n = sum_out4_2_7_empty_n;
    end else begin
        sum_out4_2_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp24_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp24) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_2_7_read = 1'b1;
    end else begin
        sum_out4_2_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp25) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_0_blk_n = sum_out4_3_0_empty_n;
    end else begin
        sum_out4_3_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp25) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_0_read = 1'b1;
    end else begin
        sum_out4_3_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp17) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_1_blk_n = sum_out4_3_1_empty_n;
    end else begin
        sum_out4_3_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp17) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_1_read = 1'b1;
    end else begin
        sum_out4_3_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp9) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_2_blk_n = sum_out4_3_2_empty_n;
    end else begin
        sum_out4_3_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp9) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_2_read = 1'b1;
    end else begin
        sum_out4_3_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_3_blk_n = sum_out4_3_3_empty_n;
    end else begin
        sum_out4_3_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_3_read = 1'b1;
    end else begin
        sum_out4_3_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp28) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_4_blk_n = sum_out4_3_4_empty_n;
    end else begin
        sum_out4_3_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp28) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_4_read = 1'b1;
    end else begin
        sum_out4_3_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp21) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_5_blk_n = sum_out4_3_5_empty_n;
    end else begin
        sum_out4_3_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp21) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_5_read = 1'b1;
    end else begin
        sum_out4_3_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp13) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_6_blk_n = sum_out4_3_6_empty_n;
    end else begin
        sum_out4_3_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp13) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_6_read = 1'b1;
    end else begin
        sum_out4_3_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp5) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_7_blk_n = sum_out4_3_7_empty_n;
    end else begin
        sum_out4_3_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_3_7_read = 1'b1;
    end else begin
        sum_out4_3_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp31) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_0_blk_n = sum_out4_4_0_empty_n;
    end else begin
        sum_out4_4_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp31) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_0_read = 1'b1;
    end else begin
        sum_out4_4_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp25) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_1_blk_n = sum_out4_4_1_empty_n;
    end else begin
        sum_out4_4_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp25) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_1_read = 1'b1;
    end else begin
        sum_out4_4_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp17) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_2_blk_n = sum_out4_4_2_empty_n;
    end else begin
        sum_out4_4_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp17) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_2_read = 1'b1;
    end else begin
        sum_out4_4_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp9) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_3_blk_n = sum_out4_4_3_empty_n;
    end else begin
        sum_out4_4_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp9) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_3_read = 1'b1;
    end else begin
        sum_out4_4_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp34) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_4_blk_n = sum_out4_4_4_empty_n;
    end else begin
        sum_out4_4_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp34) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_4_read = 1'b1;
    end else begin
        sum_out4_4_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp28) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_5_blk_n = sum_out4_4_5_empty_n;
    end else begin
        sum_out4_4_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp28) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_5_read = 1'b1;
    end else begin
        sum_out4_4_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp21) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_6_blk_n = sum_out4_4_6_empty_n;
    end else begin
        sum_out4_4_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp21) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_6_read = 1'b1;
    end else begin
        sum_out4_4_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp13) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_7_blk_n = sum_out4_4_7_empty_n;
    end else begin
        sum_out4_4_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp13) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_4_7_read = 1'b1;
    end else begin
        sum_out4_4_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp37) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_0_blk_n = sum_out4_5_0_empty_n;
    end else begin
        sum_out4_5_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp37) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_0_read = 1'b1;
    end else begin
        sum_out4_5_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp31) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_1_blk_n = sum_out4_5_1_empty_n;
    end else begin
        sum_out4_5_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp31) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_1_read = 1'b1;
    end else begin
        sum_out4_5_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp25) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_2_blk_n = sum_out4_5_2_empty_n;
    end else begin
        sum_out4_5_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp25) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_2_read = 1'b1;
    end else begin
        sum_out4_5_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp17) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_3_blk_n = sum_out4_5_3_empty_n;
    end else begin
        sum_out4_5_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp17) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_3_read = 1'b1;
    end else begin
        sum_out4_5_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp40) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_4_blk_n = sum_out4_5_4_empty_n;
    end else begin
        sum_out4_5_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp40) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_4_read = 1'b1;
    end else begin
        sum_out4_5_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp34) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_5_blk_n = sum_out4_5_5_empty_n;
    end else begin
        sum_out4_5_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp34) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_5_read = 1'b1;
    end else begin
        sum_out4_5_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp28) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_6_blk_n = sum_out4_5_6_empty_n;
    end else begin
        sum_out4_5_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp28) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_6_read = 1'b1;
    end else begin
        sum_out4_5_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp21) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_7_blk_n = sum_out4_5_7_empty_n;
    end else begin
        sum_out4_5_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp21) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_5_7_read = 1'b1;
    end else begin
        sum_out4_5_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp43_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp43) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_0_blk_n = sum_out4_6_0_empty_n;
    end else begin
        sum_out4_6_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp43_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp43) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_0_read = 1'b1;
    end else begin
        sum_out4_6_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp37) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_1_blk_n = sum_out4_6_1_empty_n;
    end else begin
        sum_out4_6_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp37) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_1_read = 1'b1;
    end else begin
        sum_out4_6_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp31) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_2_blk_n = sum_out4_6_2_empty_n;
    end else begin
        sum_out4_6_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp31) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_2_read = 1'b1;
    end else begin
        sum_out4_6_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp25) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_3_blk_n = sum_out4_6_3_empty_n;
    end else begin
        sum_out4_6_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp25) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_3_read = 1'b1;
    end else begin
        sum_out4_6_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp46_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp46) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_4_blk_n = sum_out4_6_4_empty_n;
    end else begin
        sum_out4_6_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp46_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp46) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_4_read = 1'b1;
    end else begin
        sum_out4_6_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp40) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_5_blk_n = sum_out4_6_5_empty_n;
    end else begin
        sum_out4_6_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp40) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_5_read = 1'b1;
    end else begin
        sum_out4_6_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp34) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_6_blk_n = sum_out4_6_6_empty_n;
    end else begin
        sum_out4_6_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp34) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_6_read = 1'b1;
    end else begin
        sum_out4_6_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp28) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_7_blk_n = sum_out4_6_7_empty_n;
    end else begin
        sum_out4_6_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp28) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_6_7_read = 1'b1;
    end else begin
        sum_out4_6_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp49_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp49) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_0_blk_n = sum_out4_7_0_empty_n;
    end else begin
        sum_out4_7_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp49_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp49) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_0_read = 1'b1;
    end else begin
        sum_out4_7_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp50_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp50) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_1_blk_n = sum_out4_7_1_empty_n;
    end else begin
        sum_out4_7_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp50_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp50) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_1_read = 1'b1;
    end else begin
        sum_out4_7_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp37) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_2_blk_n = sum_out4_7_2_empty_n;
    end else begin
        sum_out4_7_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp37) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_2_read = 1'b1;
    end else begin
        sum_out4_7_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp31) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_3_blk_n = sum_out4_7_3_empty_n;
    end else begin
        sum_out4_7_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp31) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_3_read = 1'b1;
    end else begin
        sum_out4_7_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp52_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp52) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_4_blk_n = sum_out4_7_4_empty_n;
    end else begin
        sum_out4_7_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp52_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp52) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_4_read = 1'b1;
    end else begin
        sum_out4_7_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp53_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp53) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_5_blk_n = sum_out4_7_5_empty_n;
    end else begin
        sum_out4_7_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp53_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp53) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_5_read = 1'b1;
    end else begin
        sum_out4_7_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp40) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_6_blk_n = sum_out4_7_6_empty_n;
    end else begin
        sum_out4_7_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp40) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_6_read = 1'b1;
    end else begin
        sum_out4_7_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp34) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_7_blk_n = sum_out4_7_7_empty_n;
    end else begin
        sum_out4_7_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp34) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_7_7_read = 1'b1;
    end else begin
        sum_out4_7_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp55_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp55) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_0_blk_n = sum_out4_8_0_empty_n;
    end else begin
        sum_out4_8_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp55_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp55) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_0_read = 1'b1;
    end else begin
        sum_out4_8_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp56_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp56) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_1_blk_n = sum_out4_8_1_empty_n;
    end else begin
        sum_out4_8_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp56_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp56) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_1_read = 1'b1;
    end else begin
        sum_out4_8_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp57_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp57) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_2_blk_n = sum_out4_8_2_empty_n;
    end else begin
        sum_out4_8_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp57_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp57) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_2_read = 1'b1;
    end else begin
        sum_out4_8_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp37) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_3_blk_n = sum_out4_8_3_empty_n;
    end else begin
        sum_out4_8_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp37) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_3_read = 1'b1;
    end else begin
        sum_out4_8_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp58_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp58) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_4_blk_n = sum_out4_8_4_empty_n;
    end else begin
        sum_out4_8_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp58_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp58) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_4_read = 1'b1;
    end else begin
        sum_out4_8_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp59_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp59) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_5_blk_n = sum_out4_8_5_empty_n;
    end else begin
        sum_out4_8_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp59_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp59) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_5_read = 1'b1;
    end else begin
        sum_out4_8_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp60) & (1'b0 == ap_block_pp0_stage0_subdone_grp60_done_reg_iter0) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_6_blk_n = sum_out4_8_6_empty_n;
    end else begin
        sum_out4_8_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp60) & (1'b0 == ap_block_pp0_stage0_subdone_grp60_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_6_read = 1'b1;
    end else begin
        sum_out4_8_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp40) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_7_blk_n = sum_out4_8_7_empty_n;
    end else begin
        sum_out4_8_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp40) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out4_8_7_read = 1'b1;
    end else begin
        sum_out4_8_7_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln231_10_fu_720_p2 = (sum_out4_5_2_dout + sum_out4_6_3_dout);

assign add_ln231_12_fu_814_p2 = (sum_out_78_reg_989 + sum_out_69_reg_964);

assign add_ln231_13_fu_726_p2 = (sum_out4_6_2_dout + sum_out4_7_3_dout);

assign add_ln231_15_fu_824_p2 = (sum_out_85_reg_1004 + sum_out_77_reg_984);

assign add_ln231_16_fu_732_p2 = (sum_out4_7_2_dout + sum_out4_8_3_dout);

assign add_ln231_18_fu_834_p2 = (sum_out_54_reg_919 + sum_out_50_reg_899);

assign add_ln231_19_fu_738_p2 = (sum_out4_2_6_dout + sum_out4_3_7_dout);

assign add_ln231_1_fu_702_p2 = (sum_out4_2_2_dout + sum_out4_3_3_dout);

assign add_ln231_21_fu_844_p2 = (sum_out_59_reg_939 + sum_out_53_reg_914);

assign add_ln231_22_fu_744_p2 = (sum_out4_3_6_dout + sum_out4_4_7_dout);

assign add_ln231_24_fu_854_p2 = (sum_out_66_reg_959 + sum_out_58_reg_934);

assign add_ln231_25_fu_750_p2 = (sum_out4_4_6_dout + sum_out4_5_7_dout);

assign add_ln231_27_fu_864_p2 = (sum_out_74_reg_979 + sum_out_65_reg_954);

assign add_ln231_28_fu_756_p2 = (sum_out4_5_6_dout + sum_out4_6_7_dout);

assign add_ln231_30_fu_874_p2 = (sum_out_82_reg_999 + sum_out_73_reg_974);

assign add_ln231_31_fu_762_p2 = (sum_out4_6_6_dout + sum_out4_7_7_dout);

assign add_ln231_33_fu_884_p2 = (sum_out_88_reg_1009 + sum_out_81_reg_994);

assign add_ln231_34_fu_768_p2 = (sum_out4_7_6_dout + sum_out4_8_7_dout);

assign add_ln231_3_fu_784_p2 = (sum_out_56_reg_929 + sum_out_51_reg_904);

assign add_ln231_4_fu_708_p2 = (sum_out4_3_2_dout + sum_out4_4_3_dout);

assign add_ln231_6_fu_794_p2 = (sum_out_62_reg_949 + sum_out_55_reg_924);

assign add_ln231_7_fu_714_p2 = (sum_out4_4_2_dout + sum_out4_5_3_dout);

assign add_ln231_9_fu_804_p2 = (sum_out_70_reg_969 + sum_out_61_reg_944);

assign add_ln231_fu_774_p2 = (sum_out_52_reg_909 + sum_out_reg_894);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (conv_out4_0_0_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp13 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp13)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg) & (conv_out4_1_1_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp17 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp17)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg) & (conv_out4_0_2_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp21 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp21)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg) & (conv_out4_1_2_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp25 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp25)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg) & (conv_out4_0_3_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp28 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp28)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg) & (conv_out4_1_3_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp31 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp31)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (conv_out4_0_4_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp34 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp34)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg) & (conv_out4_1_4_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp37 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp37)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg) & (conv_out4_0_5_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp40 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp40)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg) & (conv_out4_1_5_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp5 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp5)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg) & (conv_out4_1_0_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp9 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp9)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (conv_out4_0_1_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (conv_out4_0_0_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp11 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp11)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp12 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp12)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp13 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp13)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg) & (conv_out4_1_1_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp15 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp15_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp15)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp16 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp16_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp16)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp17 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp17)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg) & (conv_out4_0_2_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp2 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp20 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp20)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp21 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp21)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg) & (conv_out4_1_2_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp24 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp24_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp24)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp25 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp25)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg) & (conv_out4_0_3_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp28 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp28)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg) & (conv_out4_1_3_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp3 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp3)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp31 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp31)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (conv_out4_0_4_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp34 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp34)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg) & (conv_out4_1_4_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp37 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp37)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg) & (conv_out4_0_5_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp4 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp4)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp40 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp40)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg) & (conv_out4_1_5_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp43 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp43_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp43)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp46 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp46_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp46)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp49 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp49_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp49)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp5 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp5)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg) & (conv_out4_1_0_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp50 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp50_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp50)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp52 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp52_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp52)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp53 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp53_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp53)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp55 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp55_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp55)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp56 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp56_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp56)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp57 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp57_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp57)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp58 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp58_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp58)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp59 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp59_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp59)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp6 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp6_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp6)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp60 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp60_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp60)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp7 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp7)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp8 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp8_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp8)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp9 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp9)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (conv_out4_0_1_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp34 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp37 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp40 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp43 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp46 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp49 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp50 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp52 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp53 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp55 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp56 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp57 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp58 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp59 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp60 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp59_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp59)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp58_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp58)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp57_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp57)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp56_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp56)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp55_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp55)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp53_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp53)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp52_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp52)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp50_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp50)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp49_done_reg_iter0) 
    & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp49)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp46_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp46)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp43_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp43)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp40)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp37)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp34)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp31)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp28)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp25)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp24_done_reg_iter0) 
    & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp24)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp21)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp20)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp17)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp16_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp16)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp15_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp15)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp13)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp12)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp11)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) 
    & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp9)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp8_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp8)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp7)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp6_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp6)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp5)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp4)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp3)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp2)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp60_done_reg_iter0) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp60)))) 
    | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg) & (conv_out4_1_5_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg) & (conv_out4_0_5_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg) & (conv_out4_1_4_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (conv_out4_0_4_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg) & (conv_out4_1_3_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg) & (conv_out4_0_3_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg) & (conv_out4_1_2_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg) & (conv_out4_0_2_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg) & (conv_out4_1_1_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (conv_out4_0_1_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg) & (conv_out4_1_0_full_n == 1'b0)) 
    | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (conv_out4_0_0_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (conv_out4_0_0_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp11 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp11)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp12 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp12)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp13 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp13)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg) & (conv_out4_1_1_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp15 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp15_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp15)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp16 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp16_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp16)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp17 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp17)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg) & (conv_out4_0_2_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp2 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp2)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp20 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp20)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp21 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp21)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg) & (conv_out4_1_2_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp24 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp24_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp24)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp25 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp25)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp25_done_reg) & (conv_out4_0_3_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp28 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp28)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp28_done_reg) & (conv_out4_1_3_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp3 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp3)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp31 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp31)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp31_done_reg) & (conv_out4_0_4_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp34 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp34)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg) & (conv_out4_1_4_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp37 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp37)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp37_done_reg) & (conv_out4_0_5_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp4 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp4)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp40 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp40)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp40_done_reg) & (conv_out4_1_5_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp43 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp43_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp43)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp46 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp46_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp46)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp49 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp49_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp49)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp5 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp5)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg) & (conv_out4_1_0_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp50 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp50_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp50)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp52 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp52_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp52)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp53 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp53_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp53)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp55 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp55_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp55)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp56 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp56_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp56)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp57 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp57_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp57)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp58 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp58_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp58)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp59 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp59_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp59)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp6 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp6_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp6)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp60 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp60_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp60)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp7 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp7)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp8 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp8_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp8)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp9 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp9)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (conv_out4_0_1_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp1 = ((sum_out4_1_1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (sum_out4_0_0_empty_n == 1'b0) | (sum_out4_3_3_empty_n == 1'b0) | (sum_out4_2_2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp11 = ((sum_out4_1_2_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp12 = ((sum_out4_1_3_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp13 = ((ap_done_reg == 1'b1) | (sum_out4_4_7_empty_n == 1'b0) | (sum_out4_3_6_empty_n == 1'b0) | (sum_out4_2_5_empty_n == 1'b0) | (sum_out4_1_4_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp15 = ((ap_done_reg == 1'b1) | (sum_out4_1_6_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp16 = ((ap_done_reg == 1'b1) | (sum_out4_1_7_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp17 = ((ap_done_reg == 1'b1) | (sum_out4_5_3_empty_n == 1'b0) | (sum_out4_4_2_empty_n == 1'b0) | (sum_out4_3_1_empty_n == 1'b0) | (sum_out4_2_0_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp2 = ((ap_done_reg == 1'b1) | (sum_out4_0_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp20 = ((ap_done_reg == 1'b1) | (sum_out4_2_3_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp21 = ((ap_done_reg == 1'b1) | (sum_out4_5_7_empty_n == 1'b0) | (sum_out4_4_6_empty_n == 1'b0) | (sum_out4_3_5_empty_n == 1'b0) | (sum_out4_2_4_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp24 = ((ap_done_reg == 1'b1) | (sum_out4_2_7_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp25 = ((ap_done_reg == 1'b1) | (sum_out4_6_3_empty_n == 1'b0) | (sum_out4_5_2_empty_n == 1'b0) | (sum_out4_4_1_empty_n == 1'b0) | (sum_out4_3_0_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp28 = ((ap_done_reg == 1'b1) | (sum_out4_6_7_empty_n == 1'b0) | (sum_out4_5_6_empty_n == 1'b0) | (sum_out4_4_5_empty_n == 1'b0) | (sum_out4_3_4_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp3 = ((ap_done_reg == 1'b1) | (sum_out4_0_2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp31 = ((ap_done_reg == 1'b1) | (sum_out4_7_3_empty_n == 1'b0) | (sum_out4_6_2_empty_n == 1'b0) | (sum_out4_5_1_empty_n == 1'b0) | (sum_out4_4_0_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp34 = ((ap_done_reg == 1'b1) | (sum_out4_7_7_empty_n == 1'b0) | (sum_out4_6_6_empty_n == 1'b0) | (sum_out4_5_5_empty_n == 1'b0) | (sum_out4_4_4_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp37 = ((ap_done_reg == 1'b1) | (sum_out4_8_3_empty_n == 1'b0) | (sum_out4_7_2_empty_n == 1'b0) | (sum_out4_6_1_empty_n == 1'b0) | (sum_out4_5_0_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp4 = ((ap_done_reg == 1'b1) | (sum_out4_0_3_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp40 = ((ap_done_reg == 1'b1) | (sum_out4_8_7_empty_n == 1'b0) | (sum_out4_7_6_empty_n == 1'b0) | (sum_out4_6_5_empty_n == 1'b0) | (sum_out4_5_4_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp43 = ((ap_done_reg == 1'b1) | (sum_out4_6_0_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp46 = ((ap_done_reg == 1'b1) | (sum_out4_6_4_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp49 = ((ap_done_reg == 1'b1) | (sum_out4_7_0_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp5 = ((sum_out4_0_4_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (sum_out4_3_7_empty_n == 1'b0) | (sum_out4_2_6_empty_n == 1'b0) | (sum_out4_1_5_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp50 = ((ap_done_reg == 1'b1) | (sum_out4_7_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp52 = ((ap_done_reg == 1'b1) | (sum_out4_7_4_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp53 = ((ap_done_reg == 1'b1) | (sum_out4_7_5_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp55 = ((ap_done_reg == 1'b1) | (sum_out4_8_0_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp56 = ((ap_done_reg == 1'b1) | (sum_out4_8_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp57 = ((ap_done_reg == 1'b1) | (sum_out4_8_2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp58 = ((ap_done_reg == 1'b1) | (sum_out4_8_4_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp59 = ((ap_done_reg == 1'b1) | (sum_out4_8_5_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp6 = ((sum_out4_0_5_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp60 = ((ap_done_reg == 1'b1) | (sum_out4_8_6_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp7 = ((sum_out4_0_6_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp8 = ((sum_out4_0_7_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp9 = ((sum_out4_1_0_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (sum_out4_4_3_empty_n == 1'b0) | (sum_out4_3_2_empty_n == 1'b0) | (sum_out4_2_1_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign conv_out4_0_0_din = (add_ln231_1_reg_1014 + add_ln231_fu_774_p2);

assign conv_out4_0_1_din = (add_ln231_4_reg_1019 + add_ln231_3_fu_784_p2);

assign conv_out4_0_2_din = (add_ln231_7_reg_1024 + add_ln231_6_fu_794_p2);

assign conv_out4_0_3_din = (add_ln231_10_reg_1029 + add_ln231_9_fu_804_p2);

assign conv_out4_0_4_din = (add_ln231_13_reg_1034 + add_ln231_12_fu_814_p2);

assign conv_out4_0_5_din = (add_ln231_16_reg_1039 + add_ln231_15_fu_824_p2);

assign conv_out4_1_0_din = (add_ln231_19_reg_1044 + add_ln231_18_fu_834_p2);

assign conv_out4_1_1_din = (add_ln231_22_reg_1049 + add_ln231_21_fu_844_p2);

assign conv_out4_1_2_din = (add_ln231_25_reg_1054 + add_ln231_24_fu_854_p2);

assign conv_out4_1_3_din = (add_ln231_28_reg_1059 + add_ln231_27_fu_864_p2);

assign conv_out4_1_4_din = (add_ln231_31_reg_1064 + add_ln231_30_fu_874_p2);

assign conv_out4_1_5_din = (add_ln231_34_reg_1069 + add_ln231_33_fu_884_p2);

endmodule //CNN_stream_conv2d_4_stream_layer_post_9u_s
