$date
	Tue Jan 21 16:28:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! z $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module ex1 $end
$var wire 1 $ h $end
$var wire 1 " m $end
$var wire 1 # s $end
$var wire 1 % w15 $end
$var wire 1 & w17 $end
$var wire 1 ' w35 $end
$var wire 1 ( w36 $end
$var wire 1 ) w38 $end
$var wire 1 * w51 $end
$var wire 1 + w53 $end
$var wire 1 , w54 $end
$var wire 1 - w57 $end
$var wire 1 . w59 $end
$var wire 1 / w63 $end
$var wire 1 0 w65 $end
$var wire 1 1 w67 $end
$var wire 1 2 w69 $end
$var wire 1 3 w71 $end
$var wire 1 4 w80 $end
$var wire 1 5 w83 $end
$var wire 1 6 w84 $end
$var wire 1 7 w87 $end
$var wire 1 8 w92 $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
18
17
16
15
04
03
02
01
10
0/
0.
0-
1,
0+
1*
0)
0(
1'
1&
0%
0$
0#
0"
0!
$end
#10
14
1.
12
13
1%
1!
08
0'
0-
0+
1(
0*
11
1"
#20
1)
1!
18
0(
04
0.
06
02
1-
0+
03
07
00
1'
0,
1#
#30
0!
0)
0%
0-
1*
01
0"
#40
16
1/
05
1$
#50
0%
0!
08
0-
0+
10
0/
0&
1,
1(
0*
01
0#
1"
#60
18
0(
1*
0"
#70
1%
1!
1-
1+
11
08
00
1/
1&
0,
1(
0*
1#
1"
#80
