{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702860626540 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1702860626541 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "systeme_verin EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"systeme_verin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702860626554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702860626603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702860626603 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702860626742 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702860626750 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702860627075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702860627075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702860627075 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702860627075 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/" { { 0 { 0 ""} 0 2808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702860627079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/" { { 0 { 0 ""} 0 2810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702860627079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/" { { 0 { 0 ""} 0 2812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702860627079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/" { { 0 { 0 ""} 0 2814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702860627079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/" { { 0 { 0 ""} 0 2816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702860627079 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702860627079 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702860627081 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1702860627117 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 51 " "No exact pin location assignment(s) for 47 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702860627437 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1702860627631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1702860627631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1702860627631 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1702860627631 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_verin/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_verin/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1702860627637 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc " "Reading SDC File: 'avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1702860627641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 46 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_break:the_avalon_verin_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(46): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_break:the_avalon_verin_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 46 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(46): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860627643 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 47 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(47): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627644 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 47 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(47): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[33\]\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860627644 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 48 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(48): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 48 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(48): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[0\]\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860627647 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 49 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(49): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 49 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(49): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[34\]\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860627648 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 50 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(50): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860627649 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 51 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(51): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 51 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(51): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$avalon_verin_cpu_cpu_jtag_sr*    -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$avalon_verin_cpu_cpu_jtag_sr*    -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860627653 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 52 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(52): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860627655 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 53 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(53): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702860627657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860627657 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702860627657 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702860627667 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702860627667 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1702860627667 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1702860627667 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702860627668 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702860627668 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702860627668 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702860627668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702860627742 ""}  } { { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702860627742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702860627742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/" { { 0 { 0 ""} 0 2068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702860627742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/" { { 0 { 0 ""} 0 2094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702860627742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702860627742 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702860627742 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/" { { 0 { 0 ""} 0 1527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702860627742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702860627985 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702860627987 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702860627988 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702860627990 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702860627994 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702860627998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702860627998 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702860628000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702860628000 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702860628002 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702860628002 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 2.5V 45 2 0 " "Number of I/O pins in group: 47 (unused VREF, 2.5V VCCIO, 45 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702860628005 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702860628005 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702860628005 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702860628005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702860628005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702860628005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 18 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702860628005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702860628005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702860628005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702860628005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702860628005 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1702860628005 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702860628005 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_50Mhz " "Node \"clk_50Mhz\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_adc " "Node \"clk_adc\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_adc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cs_out " "Node \"cs_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cs_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_in " "Node \"data_in\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_in" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[0\] " "Node \"data_out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[1\] " "Node \"data_out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[2\] " "Node \"data_out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[3\] " "Node \"data_out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[4\] " "Node \"data_out\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[5\] " "Node \"data_out\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[6\] " "Node \"data_out\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[7\] " "Node \"data_out\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "raz_n " "Node \"raz_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "raz_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset_n " "Node \"reset_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702860628079 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1702860628079 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702860628080 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702860628085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702860628795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702860629001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702860629019 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702860629682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702860629682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702860629946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702860630859 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702860630859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702860630960 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1702860630960 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702860630960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702860630962 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702860631081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702860631094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702860631292 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702860631293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702860631629 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702860632054 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1702860632318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/output_files/systeme_verin.fit.smsg " "Generated suppressed messages file E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/output_files/systeme_verin.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702860632421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 50 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5259 " "Peak virtual memory: 5259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702860632888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 01:50:32 2023 " "Processing ended: Mon Dec 18 01:50:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702860632888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702860632888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702860632888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702860632888 ""}
