;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	ADD 214, 36
	CMP 112, @14
	SUB 7, <-20
	CMP @0, @2
	SLT 10, 20
	JMP -7, @-20
	MOV @121, 106
	ADD 210, 36
	MOV <0, @2
	CMP <100, @0
	CMP @2, 0
	CMP @0, @62
	CMP @127, 806
	SPL @12, #-200
	MOV -7, <-20
	SUB @127, 106
	MOV -7, <-520
	SUB @127, 106
	SUB @127, 106
	CMP 10, -30
	ADD 270, 60
	ADD 270, 60
	MOV <0, @2
	JMP 0, #2
	JMP 0, #2
	MOV -7, <-20
	SUB @127, 106
	SUB @-627, 106
	JMZ @12, #-200
	ADD @10, 20
	SUB 112, @14
	ADD 26, 9
	ADD @0, @2
	MOV -7, <-20
	MOV <0, @2
	SUB 10, -30
	SUB @127, 106
	SUB #976, -0
	SUB @127, 106
	ADD @127, 106
	SUB 67, -100
	SPL 0, <402
	SUB 67, -100
	ADD 26, 9
	SPL 0, <402
