{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699873059491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699873059491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 19:57:39 2023 " "Processing started: Mon Nov 13 19:57:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699873059491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699873059491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPB_CPLD -c SPB_CPLD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPB_CPLD -c SPB_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699873059491 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699873059781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spb_cpld.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spb_cpld.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SPB_CPLD " "Found entity 1: SPB_CPLD" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699873059831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699873059831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter10-SYN " "Found design unit 1: lpm_counter10-SYN" {  } { { "LPM_COUNTER10.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699873060171 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM_COUNTER10 " "Found entity 1: LPM_COUNTER10" {  } { { "LPM_COUNTER10.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699873060171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699873060171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shifter16-SYN " "Found design unit 1: lpm_shifter16-SYN" {  } { { "LPM_SHIFTER16.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_SHIFTER16.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699873060171 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM_SHIFTER16 " "Found entity 1: LPM_SHIFTER16" {  } { { "LPM_SHIFTER16.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_SHIFTER16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699873060171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699873060171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPB_CPLD " "Elaborating entity \"SPB_CPLD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699873060211 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "BF_A\[0..19\] " "Not all bits in bus \"BF_A\[0..19\]\" are used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } { -8 -720 -528 8 "BF_A\[17..19\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1699873060265 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "BF_A " "Converted elements in bus name \"BF_A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BF_A\[0..4\] BF_A0..4 " "Converted element name(s) from \"BF_A\[0..4\]\" to \"BF_A0..4\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699873060265 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BF_A\[17..19\] BF_A17..19 " "Converted element name(s) from \"BF_A\[17..19\]\" to \"BF_A17..19\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -8 -720 -528 8 "BF_A\[17..19\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699873060265 ""}  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } { -8 -720 -528 8 "BF_A\[17..19\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1699873060265 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_JOY_FAST " "Pin \"LED_JOY_FAST\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 416 8 227 432 "LED_JOY_FAST" "" } { 408 -120 13 424 "LED_JOY_FAST" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_JOY_SLOW " "Pin \"LED_JOY_SLOW\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 432 8 233 448 "LED_JOY_SLOW" "" } { 424 -120 19 440 "LED_JOY_SLOW" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_DCU_POWER " "Pin \"LED_DCU_POWER\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 400 8 250 416 "LED_DCU_POWER" "" } { 392 -120 36 408 "LED_DCU_POWER" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_X_/RD " "Pin \"SIG_X_/RD\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 288 8 187 304 "SIG_X_/RD" "" } { 280 -120 8 296 "SIG_X_/RD" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_X_/WR " "Pin \"SIG_X_/WR\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 304 8 191 320 "SIG_X_/WR" "" } { 296 -120 8 312 "SIG_X_/WR" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SPI_CLK_TX " "Pin \"SPI_CLK_TX\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 480 8 199 496 "SPI_CLK_TX" "" } { 472 -120 8 488 "SPI_CLK_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SPI_CLK_RX " "Pin \"SPI_CLK_RX\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 496 8 200 512 "SPI_CLK_RX" "" } { 488 -120 8 504 "SPI_CLK_RX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED4 " "Pin \"LED4\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 600 8 184 616 "LED4" "" } { 592 -120 8 608 "LED4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED5 " "Pin \"LED5\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 616 8 184 632 "LED5" "" } { 608 -120 8 624 "LED5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED6 " "Pin \"LED6\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 632 8 184 648 "LED6" "" } { 624 -120 8 640 "LED6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED7 " "Pin \"LED7\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 648 8 184 664 "LED7" "" } { 640 -120 8 656 "LED7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC1_LOT " "Pin \"SIG_RDC1_LOT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 888 -752 -528 904 "SIG_RDC1_LOT" "" } { 840 2168 2301 856 "SIG_RDC1_LOT" "" } { 880 -528 -395 896 "SIG_RDC1_LOT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC1_DOS " "Pin \"SIG_RDC1_DOS\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 904 -760 -528 920 "SIG_RDC1_DOS" "" } { 856 2168 2304 872 "SIG_RDC1_DOS" "" } { 896 -528 -392 912 "SIG_RDC1_DOS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC2_LOT " "Pin \"SIG_RDC2_LOT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 936 -752 -528 952 "SIG_RDC2_LOT" "" } { 888 2168 2301 904 "SIG_RDC2_LOT" "" } { 928 -528 -395 944 "SIG_RDC2_LOT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC2_DOS " "Pin \"SIG_RDC2_DOS\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 952 -760 -528 968 "SIG_RDC2_DOS" "" } { 904 2168 2304 920 "SIG_RDC2_DOS" "" } { 944 -528 -392 960 "SIG_RDC2_DOS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC1_/ELOC " "Pin \"SIG_ADC1_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 792 -768 -528 808 "SIG_ADC1_/ELOC" "" } { 600 2424 2573 616 "SIG_ADC1_/ELOC" "" } { 784 -528 -379 800 "SIG_ADC1_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC2_/ELOC " "Pin \"SIG_ADC2_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 808 -768 -528 824 "SIG_ADC2_/ELOC" "" } { 616 2424 2573 632 "SIG_ADC2_/ELOC" "" } { 800 -528 -379 816 "SIG_ADC2_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC3_/ELOC " "Pin \"SIG_ADC3_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 824 -768 -528 840 "SIG_ADC3_/ELOC" "" } { 632 2424 2573 648 "SIG_ADC3_/ELOC" "" } { 816 -528 -379 832 "SIG_ADC3_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC4_/ELOC " "Pin \"SIG_ADC4_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 840 -768 -528 856 "SIG_ADC4_/ELOC" "" } { 648 2424 2573 664 "SIG_ADC4_/ELOC" "" } { 832 -528 -379 848 "SIG_ADC4_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_CLK_START " "Pin \"SPI_CLK_START\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1176 -760 -528 1192 "SPI_CLK_START" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1WE " "Pin \"/EM1WE\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1072 -696 -528 1088 "/EM1WE" "" } { 1064 -528 -400 1080 "/EM1WE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EM1WAIT " "Pin \"EM1WAIT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1088 -704 -528 1104 "EM1WAIT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_DAC1_/LDAC " "Pin \"SIG_DAC1_/LDAC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 992 -760 -528 1008 "SIG_DAC1_/LDAC" "" } { 312 2424 2572 328 "SIG_DAC1_/LDAC" "" } { 984 -528 -380 1000 "SIG_DAC1_/LDAC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_DAC2_/LDAC " "Pin \"SIG_DAC2_/LDAC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1008 -760 -528 1024 "SIG_DAC2_/LDAC" "" } { 328 2424 2572 344 "SIG_DAC2_/LDAC" "" } { 1000 -528 -380 1016 "SIG_DAC2_/LDAC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A3 " "Pin \"BF_A3\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A4 " "Pin \"BF_A4\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst2 " "Primitive \"GND\" of instance \"inst2\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1352 -632 -600 1384 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1699873060271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst12 " "Elaborating entity \"74138\" for hierarchy \"74138:inst12\"" {  } { { "SPB_CPLD.bdf" "inst12" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 168 1296 1416 328 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699873060291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst12 " "Elaborated megafunction instantiation \"74138:inst12\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 168 1296 1416 328 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699873060291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER10 LPM_COUNTER10:inst16 " "Elaborating entity \"LPM_COUNTER10\" for hierarchy \"LPM_COUNTER10:inst16\"" {  } { { "SPB_CPLD.bdf" "inst16" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1200 1400 1544 1280 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699873060291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER10.vhd" "LPM_COUNTER_component" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699873060322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER10.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699873060322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699873060322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699873060322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699873060322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699873060322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699873060322 ""}  } { { "LPM_COUNTER10.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1699873060322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r1j " "Found entity 1: cntr_r1j" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699873060366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699873060366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r1j LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated " "Elaborating entity \"cntr_r1j\" for hierarchy \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699873060366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1vb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1vb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1vb " "Found entity 1: cmpr_1vb" {  } { { "db/cmpr_1vb.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cmpr_1vb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699873060406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699873060406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1vb LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|cmpr_1vb:cmpr1 " "Elaborating entity \"cmpr_1vb\" for hierarchy \"LPM_COUNTER10:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|cmpr_1vb:cmpr1\"" {  } { { "db/cntr_r1j.tdf" "cmpr1" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699873060406 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "5 " "Ignored 5 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "5 " "Ignored 5 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1699873060557 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1699873060557 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "/INT0 " "Inserted always-enabled tri-state buffer between \"/INT0\" and its non-tri-state driver." {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 80 584 760 96 "/INT0" "" } { 72 456 584 88 "/INT0" "" } { 1704 2640 2784 1720 "/INT0" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1699873060777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "/INT1 " "Inserted always-enabled tri-state buffer between \"/INT1\" and its non-tri-state driver." {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 96 584 760 112 "/INT1" "" } { 88 456 584 104 "/INT1" "" } { 2080 2824 2952 2096 "/INT1" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1699873060777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EGPIO0 " "Inserted always-enabled tri-state buffer between \"EGPIO0\" and its non-tri-state driver." {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 32 584 760 48 "EGPIO0" "" } { 24 456 584 40 "EGPIO0" "" } { 992 2656 2800 1008 "EGPIO0" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1699873060777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EGPIO1 " "Inserted always-enabled tri-state buffer between \"EGPIO1\" and its non-tri-state driver." {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 48 584 760 64 "EGPIO1" "" } { 40 456 584 56 "EGPIO1" "" } { 1208 2656 2800 1224 "EGPIO1" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1699873060777 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1699873060777 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -8 584 769 8 "BF_D\[0..15\]" "" } { -16 416 584 0 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1699873060777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -8 584 769 8 "BF_D\[0..15\]" "" } { -16 416 584 0 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1699873060777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT2 " "Bidir \"/INT2\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 112 584 760 128 "/INT2" "" } { 104 456 584 120 "/INT2" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1699873060777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT3 " "Bidir \"/INT3\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 128 584 760 144 "/INT3" "" } { 120 456 584 136 "/INT3" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1699873060777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT4 " "Bidir \"/INT4\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 144 584 760 160 "/INT4" "" } { 136 456 584 152 "/INT4" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1699873060777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT5 " "Bidir \"/INT5\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 160 584 760 176 "/INT5" "" } { 152 456 584 168 "/INT5" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1699873060777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EGPIO2 " "Bidir \"EGPIO2\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 64 584 760 80 "EGPIO2" "" } { 56 456 584 72 "EGPIO2" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1699873060777 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1699873060777 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BF_D\[1\] conflicting nodes \"inst102\" and \"inst134\" " "The pin \"BF_D\[1\]\" has multiple drivers due to the conflicting nodes \"inst102\" and \"inst134\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -8 584 769 8 "BF_D\[0..15\]" "" } { -16 416 584 0 "BF_D\[0..15\]" "" } } } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Quartus II" 0 -1 1699873060777 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BF_D\[2\] conflicting nodes \"inst103\" and \"inst135\" " "The pin \"BF_D\[2\]\" has multiple drivers due to the conflicting nodes \"inst103\" and \"inst135\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -8 584 769 8 "BF_D\[0..15\]" "" } { -16 416 584 0 "BF_D\[0..15\]" "" } } } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Quartus II" 0 -1 1699873060777 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BF_D\[3\] conflicting nodes \"inst104\" and \"inst136\" " "The pin \"BF_D\[3\]\" has multiple drivers due to the conflicting nodes \"inst104\" and \"inst136\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -8 584 769 8 "BF_D\[0..15\]" "" } { -16 416 584 0 "BF_D\[0..15\]" "" } } } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Quartus II" 0 -1 1699873060777 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BF_D\[4\] conflicting nodes \"inst105\" and \"inst137\" " "The pin \"BF_D\[4\]\" has multiple drivers due to the conflicting nodes \"inst105\" and \"inst137\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -8 584 769 8 "BF_D\[0..15\]" "" } { -16 416 584 0 "BF_D\[0..15\]" "" } } } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Quartus II" 0 -1 1699873060777 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin BF_D\[5\] conflicting nodes \"inst100\" and \"inst128\" " "The pin \"BF_D\[5\]\" has multiple drivers due to the conflicting nodes \"inst100\" and \"inst128\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -8 584 769 8 "BF_D\[0..15\]" "" } { -16 416 584 0 "BF_D\[0..15\]" "" } } } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Quartus II" 0 -1 1699873060777 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 45 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699873060847 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 13 19:57:40 2023 " "Processing ended: Mon Nov 13 19:57:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699873060847 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699873060847 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699873060847 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699873060847 ""}
