Generating HDL for page 15.62.06.1 E CH DATA FLOW CTRL at 9/26/2020 7:52:44 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_15_62_06_1_E_CH_DATA_FLOW_CTRL_tb.vhdl, generating default test bench code.
Note: DOT Function at 2B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1H has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 5 outputs from Gate at 1A to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 2C to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 1H to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 1D to ignored block(s) or identical signal names
Generating Statement for block at 1A with output pin(s) of OUT_1A_H
	and inputs of PS_E1_REG_WORD_SEPARATOR,OUT_DOT_2B
	and logic function of Special
Generating Statement for block at 5B with output pin(s) of OUT_5B_F
	and inputs of MS_E2_REG_WORD_SEPARATOR
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_4B_F
	and inputs of MS_GATE_CONSOLE_TO_ASSEMBLY
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_4C_E
	and inputs of PS_SET_E2_REG,MS_GATE_CONSOLE_TO_ASSEMBLY
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_P
	and inputs of MS_E2_REG_WORD_SEPARATOR,PS_E1_REG_WORD_SEPARATOR
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_L
	and inputs of OUT_DOT_3C
	and logic function of EQUAL
Generating Statement for block at 4D with output pin(s) of OUT_4D_D
	and inputs of PS_E2_REG_WORD_SEPARATOR,MS_E1_REG_WORD_SEPARATOR,PS_E_CH_INPUT_MODE
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_H
	and inputs of MS_GATE_CONSOLE_TO_ASSEMBLY
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_A
	and inputs of OUT_DOT_3D
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_G
	and inputs of PS_E2_REG_WORD_SEPARATOR,PS_E1_REG_WORD_SEPARATOR
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_F
	and inputs of OUT_DOT_4E
	and logic function of NOT
Generating Statement for block at 4F with output pin(s) of OUT_4F_C
	and inputs of MS_GATE_CONSOLE_TO_ASSEMBLY,PS_E_CH_OUTPUT_MODE,PS_E1_REG_WM_BIT
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_R
	and inputs of MS_GATE_CONSOLE_TO_ASSEMBLY
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_NoPin
	and inputs of PS_E1_REG_NOT_WM_BIT,PS_E1_REG_WORD_SEPARATOR,PS_E2_REG_WORD_SEPARATOR
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_R
	and inputs of OUT_4G_NoPin
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_C
	and inputs of PS_E_CH_INPUT_MODE,MS_E2_REG_WORD_SEPARATOR
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_G
	and inputs of MS_E_CH_IN_PROCESS,PS_I_CYCLE_1
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_R
	and inputs of OUT_4H_C
	and logic function of NOT
Generating Statement for block at 1H with output pin(s) of OUT_1H_B
	and inputs of OUT_3H_G
	and logic function of NOT
Generating Statement for block at 4I with output pin(s) of OUT_4I_K
	and inputs of MS_E1_REG_WORD_SEPARATOR,PS_E_CH_OUTPUT_MODE
	and logic function of NAND
Generating Statement for block at 2I with output pin(s) of OUT_2I_B
	and inputs of OUT_4I_K
	and logic function of NOT
Generating Statement for block at 2B with output pin(s) of OUT_DOT_2B
	and inputs of OUT_5B_F,OUT_4B_F
	and logic function of OR
Generating Statement for block at 3C with output pin(s) of OUT_DOT_3C
	and inputs of OUT_4C_E,OUT_3C_P
	and logic function of OR
Generating Statement for block at 3D with output pin(s) of OUT_DOT_3D
	and inputs of OUT_4D_D,OUT_3D_H
	and logic function of OR
Generating Statement for block at 4E with output pin(s) of OUT_DOT_4E
	and inputs of OUT_4E_G,OUT_4F_C
	and logic function of OR
Generating Statement for block at 1H with output pin(s) of OUT_DOT_1H
	and inputs of OUT_2F_R,OUT_2G_R,OUT_2H_R,OUT_1H_B,OUT_2I_B
	and logic function of OR
Generating Statement for block at 1D with output pin(s) of OUT_DOT_1D
	and inputs of OUT_2D_A,OUT_2E_F
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_COPY_E1_BCD_TO_E2_REG
	from gate output OUT_1A_H
Generating output sheet edge signal assignment to 
	signal MS_SET_E2_WORD_SEPARATOR
	from gate output OUT_2C_L
Generating output sheet edge signal assignment to 
	signal PS_COPY_E1_WM_DOT_C_BIT
	from gate output OUT_DOT_1H
Generating output sheet edge signal assignment to 
	signal PS_COPY_INV_E1_WM_DOT_C_BIT
	from gate output OUT_DOT_1D
