Classic Timing Analyzer report for hardware
Fri May 04 19:28:46 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.390 ns                         ; reset                            ; controlador:ctrl|state[6]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 41.612 ns                        ; Instr_Reg:inst_reg|Instr31_26[1] ; WriteDataReg[0]             ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.487 ns                        ; reset                            ; controlador:ctrl|state[5]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 30.21 MHz ( period = 33.107 ns ) ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 30.21 MHz ( period = 33.107 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.873 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.084 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.854 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.034 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.800 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.028 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.796 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.011 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.781 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.007 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.773 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.005 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.777 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.984 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.754 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.977 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.743 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.954 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.724 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.946 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.712 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.923 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.693 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.874 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.640 ns               ;
; N/A                                     ; 30.43 MHz ( period = 32.860 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.628 ns               ;
; N/A                                     ; 30.43 MHz ( period = 32.858 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.626 ns               ;
; N/A                                     ; 30.44 MHz ( period = 32.851 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.621 ns               ;
; N/A                                     ; 30.45 MHz ( period = 32.837 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.603 ns               ;
; N/A                                     ; 30.47 MHz ( period = 32.814 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.584 ns               ;
; N/A                                     ; 30.48 MHz ( period = 32.808 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.599 ns               ;
; N/A                                     ; 30.48 MHz ( period = 32.804 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.595 ns               ;
; N/A                                     ; 30.49 MHz ( period = 32.793 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.573 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.787 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.567 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.787 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.555 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.785 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.564 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.785 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.564 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.785 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.553 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.784 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.564 ns               ;
; N/A                                     ; 30.51 MHz ( period = 32.781 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.551 ns               ;
; N/A                                     ; 30.51 MHz ( period = 32.780 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.563 ns               ;
; N/A                                     ; 30.51 MHz ( period = 32.780 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.563 ns               ;
; N/A                                     ; 30.51 MHz ( period = 32.779 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.549 ns               ;
; N/A                                     ; 30.52 MHz ( period = 32.766 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.557 ns               ;
; N/A                                     ; 30.52 MHz ( period = 32.764 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.555 ns               ;
; N/A                                     ; 30.53 MHz ( period = 32.760 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.528 ns               ;
; N/A                                     ; 30.53 MHz ( period = 32.758 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.526 ns               ;
; N/A                                     ; 30.53 MHz ( period = 32.751 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.508 ns               ;
; N/A                                     ; 30.53 MHz ( period = 32.750 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.507 ns               ;
; N/A                                     ; 30.55 MHz ( period = 32.735 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.526 ns               ;
; N/A                                     ; 30.55 MHz ( period = 32.735 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.519 ns               ;
; N/A                                     ; 30.55 MHz ( period = 32.734 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.519 ns               ;
; N/A                                     ; 30.55 MHz ( period = 32.734 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.519 ns               ;
; N/A                                     ; 30.55 MHz ( period = 32.731 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.522 ns               ;
; N/A                                     ; 30.55 MHz ( period = 32.730 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.498 ns               ;
; N/A                                     ; 30.55 MHz ( period = 32.729 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.522 ns               ;
; N/A                                     ; 30.55 MHz ( period = 32.728 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.496 ns               ;
; N/A                                     ; 30.56 MHz ( period = 32.725 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.518 ns               ;
; N/A                                     ; 30.56 MHz ( period = 32.720 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.500 ns               ;
; N/A                                     ; 30.57 MHz ( period = 32.714 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.496 ns               ;
; N/A                                     ; 30.57 MHz ( period = 32.714 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.494 ns               ;
; N/A                                     ; 30.57 MHz ( period = 32.712 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.491 ns               ;
; N/A                                     ; 30.57 MHz ( period = 32.712 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.491 ns               ;
; N/A                                     ; 30.57 MHz ( period = 32.711 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.491 ns               ;
; N/A                                     ; 30.57 MHz ( period = 32.708 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.490 ns               ;
; N/A                                     ; 30.57 MHz ( period = 32.708 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.499 ns               ;
; N/A                                     ; 30.57 MHz ( period = 32.707 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.490 ns               ;
; N/A                                     ; 30.57 MHz ( period = 32.707 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.490 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.706 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.487 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.706 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.487 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.705 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.487 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.704 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.495 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.701 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.486 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.701 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.486 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.699 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.467 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.697 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.465 ns               ;
; N/A                                     ; 30.59 MHz ( period = 32.693 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.473 ns               ;
; N/A                                     ; 30.59 MHz ( period = 32.693 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.484 ns               ;
; N/A                                     ; 30.59 MHz ( period = 32.691 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.482 ns               ;
; N/A                                     ; 30.59 MHz ( period = 32.687 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.480 ns               ;
; N/A                                     ; 30.59 MHz ( period = 32.687 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.467 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.685 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.478 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.685 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.464 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.685 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.464 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.684 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.464 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.680 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.463 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.680 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.463 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.678 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.435 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.678 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.469 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.677 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.434 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.674 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.465 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.672 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.431 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.671 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.430 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.666 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.457 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.664 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.455 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.663 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.443 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.662 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.446 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.661 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.446 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.661 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.446 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.657 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.437 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.656 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.442 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.655 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.434 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.655 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.434 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.655 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.442 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.655 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.442 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.654 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.434 ns               ;
; N/A                                     ; 30.63 MHz ( period = 32.651 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.408 ns               ;
; N/A                                     ; 30.63 MHz ( period = 32.650 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.407 ns               ;
; N/A                                     ; 30.63 MHz ( period = 32.650 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.433 ns               ;
; N/A                                     ; 30.63 MHz ( period = 32.650 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.433 ns               ;
; N/A                                     ; 30.63 MHz ( period = 32.647 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.438 ns               ;
; N/A                                     ; 30.63 MHz ( period = 32.643 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.434 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.636 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.427 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.635 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.419 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.634 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.425 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.634 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.419 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.634 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.419 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.632 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.412 ns               ;
; N/A                                     ; 30.65 MHz ( period = 32.627 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.395 ns               ;
; N/A                                     ; 30.65 MHz ( period = 32.626 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.406 ns               ;
; N/A                                     ; 30.65 MHz ( period = 32.625 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.393 ns               ;
; N/A                                     ; 30.65 MHz ( period = 32.624 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.403 ns               ;
; N/A                                     ; 30.65 MHz ( period = 32.624 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.403 ns               ;
; N/A                                     ; 30.65 MHz ( period = 32.623 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.403 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.621 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.378 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.620 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.377 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.619 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.402 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.619 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.402 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.618 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.389 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.605 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.396 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.605 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.389 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.604 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.389 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.604 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.389 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.603 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.394 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.595 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.370 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.590 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.347 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.590 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.358 ns               ;
; N/A                                     ; 30.69 MHz ( period = 32.589 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.360 ns               ;
; N/A                                     ; 30.69 MHz ( period = 32.589 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.346 ns               ;
; N/A                                     ; 30.69 MHz ( period = 32.588 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.356 ns               ;
; N/A                                     ; 30.70 MHz ( period = 32.575 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.366 ns               ;
; N/A                                     ; 30.70 MHz ( period = 32.574 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.358 ns               ;
; N/A                                     ; 30.70 MHz ( period = 32.573 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.358 ns               ;
; N/A                                     ; 30.70 MHz ( period = 32.573 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.358 ns               ;
; N/A                                     ; 30.70 MHz ( period = 32.571 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.362 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.566 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.341 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.560 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.340 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.554 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.334 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.552 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.331 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.552 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.331 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.551 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.340 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.551 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.331 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.550 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.339 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.549 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.318 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.547 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.330 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.547 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.330 ns               ;
; N/A                                     ; 30.73 MHz ( period = 32.543 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.309 ns               ;
; N/A                                     ; 30.73 MHz ( period = 32.538 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.329 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.534 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.325 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.533 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.324 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.532 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.301 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.531 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.322 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.526 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.299 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.523 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.303 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.520 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.290 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.518 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.275 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.517 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.274 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.517 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.297 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.515 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.294 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.515 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.294 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.514 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.294 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.510 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.293 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.510 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.293 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.509 ns )                    ; controlador:ctrl|state[6]        ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.280 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.502 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.286 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.501 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.286 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.501 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.286 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.500 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 32.284 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.499 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 32.283 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.496 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.287 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.494 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.285 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.486 ns )                    ; controlador:ctrl|state[6]        ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.261 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.481 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.238 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.480 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.237 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.478 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.267 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.477 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.266 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.472 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.263 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.471 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.262 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.465 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.249 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.464 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.249 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.464 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.249 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.459 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.228 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.453 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.224 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.452 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.239 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.452 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 32.239 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.451 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.240 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.451 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 32.237 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.450 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.239 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.450 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 32.236 ns               ;
; N/A                                     ; 30.83 MHz ( period = 32.432 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.201 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.427 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 32.211 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.426 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 32.210 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.425 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.213 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.423 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 32.209 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.421 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.210 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.421 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.209 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.421 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 32.207 ns               ;
; N/A                                     ; 30.85 MHz ( period = 32.420 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.209 ns               ;
; N/A                                     ; 30.85 MHz ( period = 32.420 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.210 ns               ;
; N/A                                     ; 30.85 MHz ( period = 32.420 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 32.206 ns               ;
; N/A                                     ; 30.85 MHz ( period = 32.418 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.208 ns               ;
; N/A                                     ; 30.86 MHz ( period = 32.402 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.171 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 4.390 ns   ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A   ; None         ; 3.170 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 3.024 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 1.186 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 1.186 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 1.186 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 0.735 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To                ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-------------------+------------+
; N/A                                     ; None                                                ; 41.612 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.539 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.533 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.512 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.482 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.451 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.379 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.342 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.123 ns  ; controlador:ctrl|state[2]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.094 ns  ; controlador:ctrl|state[4]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.054 ns  ; controlador:ctrl|state[0]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.048 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.014 ns  ; controlador:ctrl|state[6]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.688 ns  ; controlador:ctrl|state[1]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.654 ns  ; controlador:ctrl|state[5]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.577 ns  ; controlador:ctrl|state[3]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.544 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.521 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.431 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 38.552 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.479 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.473 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.452 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.422 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.391 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.319 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.282 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.135 ns  ; Registrador:B|Saida[1]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 38.063 ns  ; controlador:ctrl|state[2]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.034 ns  ; controlador:ctrl|state[4]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.994 ns  ; controlador:ctrl|state[0]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.988 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.965 ns  ; Registrador:B|Saida[0]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 37.954 ns  ; controlador:ctrl|state[6]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.927 ns  ; Registrador:B|Saida[2]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 37.628 ns  ; controlador:ctrl|state[1]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.606 ns  ; RegDesloc:Deslocamento|temp[0]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 37.594 ns  ; controlador:ctrl|state[5]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.517 ns  ; controlador:ctrl|state[3]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.484 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.461 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.371 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.297 ns  ; RegDesloc:Deslocamento|temp[1]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 37.136 ns  ; Registrador:A|Saida[0]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 37.073 ns  ; Registrador:B|Saida[4]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 37.025 ns  ; RegDesloc:Deslocamento|temp[4]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.760 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.758 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.687 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.685 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.681 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.679 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.660 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.658 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.630 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.628 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.614 ns  ; Registrador:A|Saida[1]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.599 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.597 ns  ; RegDesloc:Deslocamento|temp[2]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.597 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.527 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.525 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.490 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.488 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.429 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.402 ns  ; Registrador:B|Saida[3]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.391 ns  ; Registrador:B|Saida[5]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.356 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.350 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.329 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.317 ns  ; Registrador:PCreg|Saida[2]       ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.317 ns  ; Registrador:B|Saida[6]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.299 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.281 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.280 ns  ; Registrador:PCreg|Saida[1]       ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.271 ns  ; controlador:ctrl|state[2]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.269 ns  ; controlador:ctrl|state[2]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.268 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.266 ns  ; Registrador:PCreg|Saida[0]       ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.242 ns  ; controlador:ctrl|state[4]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.240 ns  ; controlador:ctrl|state[4]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.208 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.202 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.202 ns  ; controlador:ctrl|state[0]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.200 ns  ; controlador:ctrl|state[0]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.196 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.196 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.194 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.181 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.162 ns  ; controlador:ctrl|state[6]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.160 ns  ; controlador:ctrl|state[6]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.159 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.151 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.120 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.048 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.011 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.940 ns  ; controlador:ctrl|state[2]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.911 ns  ; controlador:ctrl|state[4]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.871 ns  ; controlador:ctrl|state[0]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.865 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.836 ns  ; controlador:ctrl|state[1]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.834 ns  ; controlador:ctrl|state[1]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 35.831 ns  ; controlador:ctrl|state[6]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.802 ns  ; controlador:ctrl|state[5]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.800 ns  ; controlador:ctrl|state[5]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 35.792 ns  ; controlador:ctrl|state[2]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.763 ns  ; controlador:ctrl|state[4]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.725 ns  ; controlador:ctrl|state[3]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.723 ns  ; controlador:ctrl|state[0]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.723 ns  ; controlador:ctrl|state[3]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 35.717 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.698 ns  ; Registrador:A|Saida[3]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.692 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.690 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 35.683 ns  ; controlador:ctrl|state[6]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.669 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.667 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 35.598 ns  ; RegDesloc:Deslocamento|temp[6]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.593 ns  ; RegDesloc:Deslocamento|temp[3]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.579 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.577 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 35.530 ns  ; Registrador:B|Saida[8]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.505 ns  ; controlador:ctrl|state[1]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.471 ns  ; controlador:ctrl|state[5]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.466 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 35.394 ns  ; controlador:ctrl|state[3]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.393 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 35.387 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 35.366 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 35.361 ns  ; Registrador:B|Saida[7]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.361 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.357 ns  ; controlador:ctrl|state[1]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.338 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.336 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 35.323 ns  ; controlador:ctrl|state[5]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.305 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 35.248 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.246 ns  ; controlador:ctrl|state[3]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.240 ns  ; Registrador:PCreg|Saida[3]       ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.233 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 35.213 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.196 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 35.190 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.100 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.075 ns  ; Registrador:B|Saida[1]           ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 35.064 ns  ; Registrador:PCreg|Saida[4]       ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.985 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.977 ns  ; controlador:ctrl|state[2]        ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.948 ns  ; controlador:ctrl|state[4]        ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.912 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.908 ns  ; controlador:ctrl|state[0]        ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.906 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.905 ns  ; Registrador:B|Saida[0]           ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 34.902 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.885 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.868 ns  ; controlador:ctrl|state[6]        ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.867 ns  ; Registrador:B|Saida[2]           ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 34.855 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.838 ns  ; Registrador:A|Saida[2]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.824 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.752 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.715 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.708 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.693 ns  ; RegDesloc:Deslocamento|temp[5]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.691 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.635 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.633 ns  ; Registrador:A|Saida[7]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.629 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.608 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.578 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.547 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.546 ns  ; RegDesloc:Deslocamento|temp[0]   ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 34.542 ns  ; controlador:ctrl|state[1]        ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.508 ns  ; controlador:ctrl|state[5]        ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.496 ns  ; Registrador:A|Saida[5]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.496 ns  ; controlador:ctrl|state[2]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.475 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.467 ns  ; controlador:ctrl|state[4]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.438 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.431 ns  ; controlador:ctrl|state[3]        ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.427 ns  ; Registrador:A|Saida[6]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.427 ns  ; controlador:ctrl|state[0]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.421 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.398 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.387 ns  ; controlador:ctrl|state[6]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.375 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.311 ns  ; Registrador:B|Saida[10]          ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.285 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.237 ns  ; RegDesloc:Deslocamento|temp[1]   ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 34.219 ns  ; controlador:ctrl|state[2]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.190 ns  ; controlador:ctrl|state[4]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.150 ns  ; controlador:ctrl|state[0]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.144 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.110 ns  ; controlador:ctrl|state[6]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.079 ns  ; Registrador:PCreg|Saida[7]       ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.076 ns  ; Registrador:A|Saida[0]           ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 34.061 ns  ; controlador:ctrl|state[1]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.027 ns  ; controlador:ctrl|state[5]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.013 ns  ; Registrador:B|Saida[4]           ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 33.965 ns  ; RegDesloc:Deslocamento|temp[4]   ; ExceptionSelector ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                   ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-------------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.487 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -0.938 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -0.938 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -0.938 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -2.708 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -2.777 ns ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A           ; None        ; -2.870 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 04 19:28:45 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 30.21 MHz between source register "Instr_Reg:inst_reg|Instr31_26[1]" and destination register "Registrador:PCreg|Saida[29]" (period= 33.107 ns)
    Info: + Longest register to register delay is 32.873 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y28_N17; Fanout = 31; REG Node = 'Instr_Reg:inst_reg|Instr31_26[1]'
        Info: 2: + IC(0.657 ns) + CELL(0.541 ns) = 1.198 ns; Loc. = LCCOMB_X51_Y28_N0; Fanout = 1; COMB Node = 'controlador:ctrl|WideOr15~0'
        Info: 3: + IC(0.299 ns) + CELL(0.521 ns) = 2.018 ns; Loc. = LCCOMB_X51_Y28_N14; Fanout = 2; COMB Node = 'controlador:ctrl|Selector14~8'
        Info: 4: + IC(0.308 ns) + CELL(0.521 ns) = 2.847 ns; Loc. = LCCOMB_X51_Y28_N16; Fanout = 1; COMB Node = 'controlador:ctrl|Selector14~10'
        Info: 5: + IC(0.298 ns) + CELL(0.322 ns) = 3.467 ns; Loc. = LCCOMB_X51_Y28_N28; Fanout = 1; COMB Node = 'controlador:ctrl|Selector15~1'
        Info: 6: + IC(0.298 ns) + CELL(0.178 ns) = 3.943 ns; Loc. = LCCOMB_X51_Y28_N22; Fanout = 64; COMB Node = 'controlador:ctrl|Selector15~3'
        Info: 7: + IC(0.991 ns) + CELL(0.322 ns) = 5.256 ns; Loc. = LCCOMB_X52_Y30_N26; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~0'
        Info: 8: + IC(0.312 ns) + CELL(0.178 ns) = 5.746 ns; Loc. = LCCOMB_X52_Y30_N12; Fanout = 4; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~1'
        Info: 9: + IC(0.343 ns) + CELL(0.545 ns) = 6.634 ns; Loc. = LCCOMB_X52_Y30_N6; Fanout = 2; COMB Node = 'Ula32:ULA|Mux62~0'
        Info: 10: + IC(0.921 ns) + CELL(0.545 ns) = 8.100 ns; Loc. = LCCOMB_X52_Y26_N28; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~12'
        Info: 11: + IC(0.547 ns) + CELL(0.178 ns) = 8.825 ns; Loc. = LCCOMB_X53_Y26_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~59'
        Info: 12: + IC(0.284 ns) + CELL(0.178 ns) = 9.287 ns; Loc. = LCCOMB_X53_Y26_N2; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[4]~16'
        Info: 13: + IC(0.310 ns) + CELL(0.521 ns) = 10.118 ns; Loc. = LCCOMB_X53_Y26_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~58'
        Info: 14: + IC(0.522 ns) + CELL(0.178 ns) = 10.818 ns; Loc. = LCCOMB_X52_Y26_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~20'
        Info: 15: + IC(0.308 ns) + CELL(0.322 ns) = 11.448 ns; Loc. = LCCOMB_X52_Y26_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~23'
        Info: 16: + IC(0.305 ns) + CELL(0.178 ns) = 11.931 ns; Loc. = LCCOMB_X52_Y26_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~25'
        Info: 17: + IC(0.310 ns) + CELL(0.322 ns) = 12.563 ns; Loc. = LCCOMB_X52_Y26_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~26'
        Info: 18: + IC(0.313 ns) + CELL(0.178 ns) = 13.054 ns; Loc. = LCCOMB_X52_Y26_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~27'
        Info: 19: + IC(0.860 ns) + CELL(0.322 ns) = 14.236 ns; Loc. = LCCOMB_X53_Y25_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~29'
        Info: 20: + IC(0.317 ns) + CELL(0.319 ns) = 14.872 ns; Loc. = LCCOMB_X53_Y25_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~31'
        Info: 21: + IC(0.313 ns) + CELL(0.322 ns) = 15.507 ns; Loc. = LCCOMB_X53_Y25_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~32'
        Info: 22: + IC(0.317 ns) + CELL(0.178 ns) = 16.002 ns; Loc. = LCCOMB_X53_Y25_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~33'
        Info: 23: + IC(0.306 ns) + CELL(0.322 ns) = 16.630 ns; Loc. = LCCOMB_X53_Y25_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~35'
        Info: 24: + IC(0.309 ns) + CELL(0.178 ns) = 17.117 ns; Loc. = LCCOMB_X53_Y25_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~37'
        Info: 25: + IC(0.313 ns) + CELL(0.322 ns) = 17.752 ns; Loc. = LCCOMB_X53_Y25_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~38'
        Info: 26: + IC(0.318 ns) + CELL(0.178 ns) = 18.248 ns; Loc. = LCCOMB_X53_Y25_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~40'
        Info: 27: + IC(0.324 ns) + CELL(0.545 ns) = 19.117 ns; Loc. = LCCOMB_X53_Y25_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~41'
        Info: 28: + IC(0.305 ns) + CELL(0.178 ns) = 19.600 ns; Loc. = LCCOMB_X53_Y25_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~43'
        Info: 29: + IC(0.305 ns) + CELL(0.322 ns) = 20.227 ns; Loc. = LCCOMB_X53_Y25_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~44'
        Info: 30: + IC(1.188 ns) + CELL(0.178 ns) = 21.593 ns; Loc. = LCCOMB_X57_Y27_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~45'
        Info: 31: + IC(0.309 ns) + CELL(0.322 ns) = 22.224 ns; Loc. = LCCOMB_X57_Y27_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~47'
        Info: 32: + IC(0.311 ns) + CELL(0.178 ns) = 22.713 ns; Loc. = LCCOMB_X57_Y27_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~49'
        Info: 33: + IC(0.316 ns) + CELL(0.322 ns) = 23.351 ns; Loc. = LCCOMB_X57_Y27_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~50'
        Info: 34: + IC(0.308 ns) + CELL(0.178 ns) = 23.837 ns; Loc. = LCCOMB_X57_Y27_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~51'
        Info: 35: + IC(0.312 ns) + CELL(0.322 ns) = 24.471 ns; Loc. = LCCOMB_X57_Y27_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~53'
        Info: 36: + IC(0.296 ns) + CELL(0.178 ns) = 24.945 ns; Loc. = LCCOMB_X57_Y27_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~54'
        Info: 37: + IC(0.297 ns) + CELL(0.178 ns) = 25.420 ns; Loc. = LCCOMB_X57_Y27_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[29]~55'
        Info: 38: + IC(0.900 ns) + CELL(0.178 ns) = 26.498 ns; Loc. = LCCOMB_X56_Y28_N18; Fanout = 2; COMB Node = 'Ula32:ULA|soma_temp[31]~1'
        Info: 39: + IC(0.301 ns) + CELL(0.178 ns) = 26.977 ns; Loc. = LCCOMB_X56_Y28_N20; Fanout = 4; COMB Node = 'Ula32:ULA|Mux0~2'
        Info: 40: + IC(0.538 ns) + CELL(0.322 ns) = 27.837 ns; Loc. = LCCOMB_X57_Y28_N2; Fanout = 2; COMB Node = 'Ula32:ULA|Equal0~11'
        Info: 41: + IC(0.900 ns) + CELL(0.178 ns) = 28.915 ns; Loc. = LCCOMB_X57_Y26_N12; Fanout = 1; COMB Node = 'comb~4'
        Info: 42: + IC(0.294 ns) + CELL(0.178 ns) = 29.387 ns; Loc. = LCCOMB_X57_Y26_N30; Fanout = 1; COMB Node = 'comb~5'
        Info: 43: + IC(0.299 ns) + CELL(0.178 ns) = 29.864 ns; Loc. = LCCOMB_X57_Y26_N18; Fanout = 29; COMB Node = 'comb~7'
        Info: 44: + IC(0.884 ns) + CELL(0.178 ns) = 30.926 ns; Loc. = LCCOMB_X57_Y25_N4; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[28]~7'
        Info: 45: + IC(1.189 ns) + CELL(0.758 ns) = 32.873 ns; Loc. = LCFF_X53_Y27_N1; Fanout = 5; REG Node = 'Registrador:PCreg|Saida[29]'
        Info: Total cell delay = 12.918 ns ( 39.30 % )
        Info: Total interconnect delay = 19.955 ns ( 60.70 % )
    Info: - Smallest clock skew is 0.005 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.079 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.327 ns) + CELL(0.602 ns) = 3.079 ns; Loc. = LCFF_X53_Y27_N1; Fanout = 5; REG Node = 'Registrador:PCreg|Saida[29]'
            Info: Total cell delay = 1.628 ns ( 52.87 % )
            Info: Total interconnect delay = 1.451 ns ( 47.13 % )
        Info: - Longest clock path from clock "clock" to source register is 3.074 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.322 ns) + CELL(0.602 ns) = 3.074 ns; Loc. = LCFF_X52_Y28_N17; Fanout = 31; REG Node = 'Instr_Reg:inst_reg|Instr31_26[1]'
            Info: Total cell delay = 1.628 ns ( 52.96 % )
            Info: Total interconnect delay = 1.446 ns ( 47.04 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[6]" (data pin = "reset", clock pin = "clock") is 4.390 ns
    Info: + Longest pin to register delay is 7.497 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(3.210 ns) + CELL(0.278 ns) = 4.514 ns; Loc. = LCCOMB_X59_Y30_N16; Fanout = 3; COMB Node = 'controlador:ctrl|state[6]~32'
        Info: 3: + IC(0.300 ns) + CELL(0.322 ns) = 5.136 ns; Loc. = LCCOMB_X59_Y30_N18; Fanout = 1; COMB Node = 'controlador:ctrl|state~50'
        Info: 4: + IC(1.720 ns) + CELL(0.545 ns) = 7.401 ns; Loc. = LCCOMB_X51_Y29_N16; Fanout = 1; COMB Node = 'controlador:ctrl|state~58'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 7.497 ns; Loc. = LCFF_X51_Y29_N17; Fanout = 94; REG Node = 'controlador:ctrl|state[6]'
        Info: Total cell delay = 2.267 ns ( 30.24 % )
        Info: Total interconnect delay = 5.230 ns ( 69.76 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.069 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.317 ns) + CELL(0.602 ns) = 3.069 ns; Loc. = LCFF_X51_Y29_N17; Fanout = 94; REG Node = 'controlador:ctrl|state[6]'
        Info: Total cell delay = 1.628 ns ( 53.05 % )
        Info: Total interconnect delay = 1.441 ns ( 46.95 % )
Info: tco from clock "clock" to destination pin "WriteDataReg[0]" through register "Instr_Reg:inst_reg|Instr31_26[1]" is 41.612 ns
    Info: + Longest clock path from clock "clock" to source register is 3.074 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.322 ns) + CELL(0.602 ns) = 3.074 ns; Loc. = LCFF_X52_Y28_N17; Fanout = 31; REG Node = 'Instr_Reg:inst_reg|Instr31_26[1]'
        Info: Total cell delay = 1.628 ns ( 52.96 % )
        Info: Total interconnect delay = 1.446 ns ( 47.04 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 38.261 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y28_N17; Fanout = 31; REG Node = 'Instr_Reg:inst_reg|Instr31_26[1]'
        Info: 2: + IC(0.657 ns) + CELL(0.541 ns) = 1.198 ns; Loc. = LCCOMB_X51_Y28_N0; Fanout = 1; COMB Node = 'controlador:ctrl|WideOr15~0'
        Info: 3: + IC(0.299 ns) + CELL(0.521 ns) = 2.018 ns; Loc. = LCCOMB_X51_Y28_N14; Fanout = 2; COMB Node = 'controlador:ctrl|Selector14~8'
        Info: 4: + IC(0.308 ns) + CELL(0.521 ns) = 2.847 ns; Loc. = LCCOMB_X51_Y28_N16; Fanout = 1; COMB Node = 'controlador:ctrl|Selector14~10'
        Info: 5: + IC(0.298 ns) + CELL(0.322 ns) = 3.467 ns; Loc. = LCCOMB_X51_Y28_N28; Fanout = 1; COMB Node = 'controlador:ctrl|Selector15~1'
        Info: 6: + IC(0.298 ns) + CELL(0.178 ns) = 3.943 ns; Loc. = LCCOMB_X51_Y28_N22; Fanout = 64; COMB Node = 'controlador:ctrl|Selector15~3'
        Info: 7: + IC(0.991 ns) + CELL(0.322 ns) = 5.256 ns; Loc. = LCCOMB_X52_Y30_N26; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~0'
        Info: 8: + IC(0.312 ns) + CELL(0.178 ns) = 5.746 ns; Loc. = LCCOMB_X52_Y30_N12; Fanout = 4; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~1'
        Info: 9: + IC(0.343 ns) + CELL(0.545 ns) = 6.634 ns; Loc. = LCCOMB_X52_Y30_N6; Fanout = 2; COMB Node = 'Ula32:ULA|Mux62~0'
        Info: 10: + IC(0.921 ns) + CELL(0.545 ns) = 8.100 ns; Loc. = LCCOMB_X52_Y26_N28; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~12'
        Info: 11: + IC(0.547 ns) + CELL(0.178 ns) = 8.825 ns; Loc. = LCCOMB_X53_Y26_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~59'
        Info: 12: + IC(0.284 ns) + CELL(0.178 ns) = 9.287 ns; Loc. = LCCOMB_X53_Y26_N2; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[4]~16'
        Info: 13: + IC(0.310 ns) + CELL(0.521 ns) = 10.118 ns; Loc. = LCCOMB_X53_Y26_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~58'
        Info: 14: + IC(0.522 ns) + CELL(0.178 ns) = 10.818 ns; Loc. = LCCOMB_X52_Y26_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~20'
        Info: 15: + IC(0.308 ns) + CELL(0.322 ns) = 11.448 ns; Loc. = LCCOMB_X52_Y26_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~23'
        Info: 16: + IC(0.305 ns) + CELL(0.178 ns) = 11.931 ns; Loc. = LCCOMB_X52_Y26_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~25'
        Info: 17: + IC(0.310 ns) + CELL(0.322 ns) = 12.563 ns; Loc. = LCCOMB_X52_Y26_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~26'
        Info: 18: + IC(0.313 ns) + CELL(0.178 ns) = 13.054 ns; Loc. = LCCOMB_X52_Y26_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~27'
        Info: 19: + IC(0.860 ns) + CELL(0.322 ns) = 14.236 ns; Loc. = LCCOMB_X53_Y25_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~29'
        Info: 20: + IC(0.317 ns) + CELL(0.319 ns) = 14.872 ns; Loc. = LCCOMB_X53_Y25_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~31'
        Info: 21: + IC(0.313 ns) + CELL(0.322 ns) = 15.507 ns; Loc. = LCCOMB_X53_Y25_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~32'
        Info: 22: + IC(0.317 ns) + CELL(0.178 ns) = 16.002 ns; Loc. = LCCOMB_X53_Y25_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~33'
        Info: 23: + IC(0.306 ns) + CELL(0.322 ns) = 16.630 ns; Loc. = LCCOMB_X53_Y25_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~35'
        Info: 24: + IC(0.309 ns) + CELL(0.178 ns) = 17.117 ns; Loc. = LCCOMB_X53_Y25_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~37'
        Info: 25: + IC(0.313 ns) + CELL(0.322 ns) = 17.752 ns; Loc. = LCCOMB_X53_Y25_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~38'
        Info: 26: + IC(0.318 ns) + CELL(0.178 ns) = 18.248 ns; Loc. = LCCOMB_X53_Y25_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~40'
        Info: 27: + IC(0.324 ns) + CELL(0.545 ns) = 19.117 ns; Loc. = LCCOMB_X53_Y25_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~41'
        Info: 28: + IC(0.305 ns) + CELL(0.178 ns) = 19.600 ns; Loc. = LCCOMB_X53_Y25_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~43'
        Info: 29: + IC(0.305 ns) + CELL(0.322 ns) = 20.227 ns; Loc. = LCCOMB_X53_Y25_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~44'
        Info: 30: + IC(1.188 ns) + CELL(0.178 ns) = 21.593 ns; Loc. = LCCOMB_X57_Y27_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~45'
        Info: 31: + IC(0.309 ns) + CELL(0.322 ns) = 22.224 ns; Loc. = LCCOMB_X57_Y27_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~47'
        Info: 32: + IC(0.311 ns) + CELL(0.178 ns) = 22.713 ns; Loc. = LCCOMB_X57_Y27_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~49'
        Info: 33: + IC(0.316 ns) + CELL(0.322 ns) = 23.351 ns; Loc. = LCCOMB_X57_Y27_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~50'
        Info: 34: + IC(0.308 ns) + CELL(0.178 ns) = 23.837 ns; Loc. = LCCOMB_X57_Y27_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~51'
        Info: 35: + IC(0.312 ns) + CELL(0.322 ns) = 24.471 ns; Loc. = LCCOMB_X57_Y27_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~53'
        Info: 36: + IC(0.296 ns) + CELL(0.178 ns) = 24.945 ns; Loc. = LCCOMB_X57_Y27_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~54'
        Info: 37: + IC(0.297 ns) + CELL(0.178 ns) = 25.420 ns; Loc. = LCCOMB_X57_Y27_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[29]~55'
        Info: 38: + IC(0.314 ns) + CELL(0.319 ns) = 26.053 ns; Loc. = LCCOMB_X57_Y27_N14; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[30]~56'
        Info: 39: + IC(0.960 ns) + CELL(0.178 ns) = 27.191 ns; Loc. = LCCOMB_X56_Y25_N8; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~9'
        Info: 40: + IC(1.191 ns) + CELL(0.521 ns) = 28.903 ns; Loc. = LCCOMB_X53_Y28_N18; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~8'
        Info: 41: + IC(0.302 ns) + CELL(0.178 ns) = 29.383 ns; Loc. = LCCOMB_X53_Y28_N24; Fanout = 1; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~1'
        Info: 42: + IC(1.377 ns) + CELL(0.178 ns) = 30.938 ns; Loc. = LCCOMB_X42_Y28_N16; Fanout = 33; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~2'
        Info: 43: + IC(4.483 ns) + CELL(2.840 ns) = 38.261 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'WriteDataReg[0]'
        Info: Total cell delay = 14.984 ns ( 39.16 % )
        Info: Total interconnect delay = 23.277 ns ( 60.84 % )
Info: th for register "controlador:ctrl|state[5]" (data pin = "reset", clock pin = "clock") is -0.487 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.081 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.329 ns) + CELL(0.602 ns) = 3.081 ns; Loc. = LCFF_X54_Y27_N17; Fanout = 98; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 1.628 ns ( 52.84 % )
        Info: Total interconnect delay = 1.453 ns ( 47.16 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(2.248 ns) + CELL(0.580 ns) = 3.854 ns; Loc. = LCFF_X54_Y27_N17; Fanout = 98; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 1.606 ns ( 41.67 % )
        Info: Total interconnect delay = 2.248 ns ( 58.33 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Fri May 04 19:28:46 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


