Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Sep 27 17:53:17 2024
| Host         : DESKTOP-8CFAEH8 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file servus_control_sets_placed.rpt
| Design       : servus
| Device       : xczu7ev
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           12 |
| Yes          | No                    | No                     |              95 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              66 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+
| Clock Signal |                        Enable Signal                       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_BUFG    | servant/cpu/cpu/state/gen_csr.misalign_trap_sync_r_i_1_n_0 |                  |                1 |              2 |         2.00 |
|  clk_BUFG    | servant/cpu/rf_ram_if/Q[0]                                 |                  |                2 |              2 |         1.00 |
|  clk_BUFG    | servant/cpu/cpu/state/gen_cnt_w_eq_1.cnt_lsb_reg[1]_1[0]   |                  |                1 |              2 |         2.00 |
|  clk_BUFG    | servant/cpu/cpu/state/cnt_done                             | clock_gen/rst    |                1 |              2 |         2.00 |
|  clk_BUFG    |                                                            | clock_gen/SR[0]  |                2 |              4 |         2.00 |
|  clk_BUFG    | servant/cpu/rf_ram_if/wen1_r_reg_0                         |                  |                1 |              4 |         4.00 |
|  clk_BUFG    | servant/cpu/cpu/state/gen_cnt_w_eq_1.cnt_lsb_reg[3]_1[0]   |                  |                1 |              4 |         4.00 |
|  clk_BUFG    | servant/cpu/cpu/decode/gen_pre_register.opcode_reg[2]_3[0] |                  |                2 |              5 |         2.50 |
|  clk_BUFG    | servant/cpu/cpu/decode/gen_pre_register.opcode_reg[3]_1[0] |                  |                1 |              5 |         5.00 |
|  clk_BUFG    | servant/cpu/cpu/decode/gen_pre_register.opcode_reg[0]_0[0] |                  |                3 |              6 |         2.00 |
|  clk_BUFG    | servant/cpu/cpu/decode/gen_pre_register.opcode_reg[2]_2[0] |                  |                2 |              9 |         4.50 |
|  clk_BUFG    | servant/cpu/cpu/decode/bufreg_en                           |                  |                5 |             14 |         2.80 |
|  clk_BUFG    | servant/cpu/cpu/state/o_rst_reg                            |                  |                9 |             15 |         1.67 |
|  clk_BUFG    | servant/cpu/rf_ram_if/gen_shared_imm_regs.imm11_7_reg[4]   |                  |                2 |             16 |         8.00 |
|  clk_BUFG    | servant/cpu/rf_ram_if/rtrig1_reg_1                         |                  |                2 |             16 |         8.00 |
|  clk_BUFG    |                                                            |                  |               13 |             27 |         2.08 |
|  clk_BUFG    | servant/cpu/cpu/state/gen_w_eq_1.data_reg[0]_0[0]          |                  |                7 |             32 |         4.57 |
|  clk_BUFG    | servant/cpu/cpu/decode/E[0]                                | clock_gen/rst    |               10 |             32 |         3.20 |
|  clk_BUFG    | servant/cpu/cpu/state/E[0]                                 | clock_gen/rst    |                7 |             32 |         4.57 |
|  clk_BUFG    |                                                            | clock_gen/rst    |               10 |             47 |         4.70 |
+--------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+


