INFO: [VRFC 10-163] Analyzing VHDL file "C:/VHDL/TESINA/esercizio_6/esercizio_6.srcs/sim_1/new/CU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_tb'
