<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="F:/Work/2017/ZGDL-2017-YF-012/cpu/V1.2-FPGA/YF-012-V1.2-FPGA_bk2018_0224/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="310867fs"></ZoomStartTime>
      <ZoomEndTime time="353668fs"></ZoomEndTime>
      <Cursor1Time time="318000fs"></Cursor1Time>
   </zoom_setting>
   <WVObjectSize size="2" />
   <wave_markers>
   </wave_markers>
   <wvobject db_ref_id="1" fp_name="design_ps_i/DataGen_3ch_0/adjusted_value" type="array">
      <obj_property name="ElementShortName">design_ps_i/DataGen_3ch_0/adjusted_value[15:0]</obj_property>
      <obj_property name="ObjectShortName">design_ps_i/DataGen_3ch_0/adjusted_value[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/trig_level" type="array">
      <obj_property name="ElementShortName">design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/trig_level[15:0]</obj_property>
      <obj_property name="ObjectShortName">design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/trig_level[15:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
