// Seed: 2574785671
module module_0;
  wire id_1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    output wand id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    output uwire id_7,
    input uwire id_8,
    output wire id_9,
    output wor id_10
    , id_15,
    input supply0 id_11,
    input supply1 id_12,
    input wand id_13
);
  logic [-1 : 1  *  -1] id_16;
  ;
  xor primCall (id_0, id_1, id_11, id_12, id_13, id_15, id_16, id_4, id_5, id_6, id_8);
  module_0 modCall_1 ();
endmodule
