
## Name:R.Sivakumar
## reg:23013501
## Experiment-02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.

 
 
 
## Equipments Required :
Hardware – PCs, Cyclone II , USB flasher
Software – Quartus prime


## Theory
 

## Logic Diagram:

<img width="191" alt="Screenshot 2023-12-30 155113" src="https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/afa884d5-c13c-4fc3-8863-b24031a2711f">

## Program:
<img width="145" alt="Screenshot 2023-12-30 152031" src="https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/89f29d64-e27b-4bf2-9ac4-09ceab2ad138">



## RTL realization:
<img width="555" alt="Screenshot 2023-12-30 155059" src="https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/bec37c55-17b4-4633-9539-59c072790b58">

## truth table:
<img width="516" alt="Screenshot 2023-12-30 155128" src="https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/7cb5cdfd-8a23-4849-8804-dd66fd267c09">





## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
