strict digraph "" {
	node [label="\N"];
	"10:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fceffbb9990>",
		clk_sens=True,
		fillcolor=gold,
		label="10:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'reset', 'data', 'out']"];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcf01340e50>",
		fillcolor=turquoise,
		label="11:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"10:AL" -> "11:BL"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcf013780d0>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcf01378110>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcf01378050>",
		fillcolor=turquoise,
		label="19:BL
out <= { out[6:0], out[7] ^ out[0] ^ out[1] ^ out[2] ^ out[3] ^ out[4] ^ out[5] ^ out[6] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcf01378090>]",
		style=filled,
		typ=Block];
	"Leaf_10:AL"	[def_var="['out']",
		label="Leaf_10:AL"];
	"19:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcf01340e90>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:IF" -> "15:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=12];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcf01371410>",
		fillcolor=turquoise,
		label="12:BL
out <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcf01371450>]",
		style=filled,
		typ=Block];
	"12:IF" -> "12:BL"	[cond="['reset']",
		label=reset,
		lineno=12];
	"16:IF" -> "19:BL"	[cond="['load']",
		label="!(load)",
		lineno=16];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcf01371210>",
		fillcolor=turquoise,
		label="16:BL
out <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcf01371250>]",
		style=filled,
		typ=Block];
	"16:IF" -> "16:BL"	[cond="['load']",
		label=load,
		lineno=16];
	"11:BL" -> "12:IF"	[cond="[]",
		lineno=None];
	"12:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
}
