// Seed: 272780679
module module_0 (
    input wor   id_0,
    input uwire id_1,
    input uwire id_2,
    input wand  id_3
);
  wire id_5;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri  id_1,
    output wire id_2
);
  assign id_2 = (-1);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign id_2 = -1;
endmodule
module module_2 (
    output wire id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output wor id_4,
    output wor id_5,
    input supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    input wire id_9,
    output supply1 id_10,
    input tri0 id_11,
    input wand id_12,
    input supply1 id_13
    , id_15
);
  assign id_1  = -1;
  assign id_15 = -1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_13
  );
  assign modCall_1.id_1 = 0;
endmodule
