DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "NUMERIC_STD"
)
(DmPackageRef
library "Ethernet"
unitName "ethernet"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "Ethernet_test"
duName "miiToRam_tester"
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "miiDataBitNb"
type "positive"
value "miiDataBitNb"
)
(GiElement
name "rxVerbosity"
type "natural"
value "1"
)
(GiElement
name "txVerbosity"
type "natural"
value "0"
)
]
mwi 0
uid 171,0
)
(Instance
name "I_send"
duLibraryName "Ethernet_test"
duName "miiSender"
elements [
(GiElement
name "miiDataBitNb"
type "positive"
value "rxMiiDataBitNb"
)
(GiElement
name "framesFileSpec"
type "string"
value "txFileSpec"
)
(GiElement
name "verbosity"
type "natural"
value "1"
)
(GiElement
name "ethClockFrequency"
type "positive"
value "rxEthClockFrequency"
)
]
mwi 0
uid 4651,0
)
(Instance
name "I_rec"
duLibraryName "Ethernet_test"
duName "miiReceiver"
elements [
(GiElement
name "miiDataBitNb"
type "positive"
value "txMiiDataBitNb"
)
(GiElement
name "framesFileSpec"
type "string"
value "rxFileSpec"
)
(GiElement
name "verbosity"
type "natural"
value "0"
)
(GiElement
name "logSingleFile"
type "boolean"
value "false"
)
(GiElement
name "ethClockFrequency"
type "positive"
value "txEthClockFrequency"
e "txclkfrequency in MHz"
)
]
mwi 0
uid 4775,0
)
(Instance
name "I_DUT"
duLibraryName "Ethernet"
duName "miiToRam"
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "rxMiiDataBitNb"
type "positive"
value "rxMiiDataBitNb"
)
(GiElement
name "txMiiDataBitNb"
type "positive"
value "txMiiDataBitNb"
)
]
mwi 0
uid 5028,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
"Ethernet"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\mii@to@ram_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\mii@to@ram_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\mii@to@ram_tb"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\miiToRam_tb"
)
(vvPair
variable "date"
value "11.11.2019"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "miiToRam_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "11.11.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "07:36:48"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Ethernet_test"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../Ethernet_test/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/Libraries/Ethernet_test/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "miiToRam_tb"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\mii@to@ram_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\miiToRam_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "task_NC-SimPath"
value "C:\\EDA\\Modelsim\\win32"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "07:36:48"
)
(vvPair
variable "unit"
value "miiToRam_tb"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,98000,127000,99000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,98500,110200,98500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "127000,94000,131000,95000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "127200,94500,127200,94500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,96000,127000,97000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,96500,110200,96500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,96000,110000,97000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "106200,96500,106200,96500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "127000,95000,147000,99000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "127200,95200,141300,96400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "131000,94000,147000,95000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "131200,94500,131200,94500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,94000,127000,96000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "111350,94400,121650,95600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,97000,110000,98000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "106200,97500,106200,97500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,98000,110000,99000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "106200,98500,106200,98500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,97000,127000,98000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,97500,110200,97500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "106000,94000,147000,99000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 171,0
shape (Rectangle
uid 172,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "51000,67000,144000,75000"
)
oxt "22000,44000,86000,52000"
ttg (MlTextGroup
uid 173,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 174,0
va (VaSet
font "Verdana,12,0"
)
xt "51800,74900,62200,76300"
st "Ethernet_test"
blo "51800,76100"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 175,0
va (VaSet
font "Verdana,12,0"
)
xt "51800,76300,63900,77700"
st "miiToRam_tester"
blo "51800,77500"
tm "BlkNameMgr"
)
*15 (Text
uid 176,0
va (VaSet
font "Verdana,12,0"
)
xt "51800,77700,57700,79100"
st "I_tester"
blo "51800,78900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 177,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 178,0
text (MLText
uid 179,0
va (VaSet
font "Courier New,8,0"
)
xt "51000,79800,78500,83800"
st "ramAddressBitNb = ramAddressBitNb    ( positive )  
ramDataBitNb    = ramDataBitNb       ( positive )  
miiDataBitNb    = miiDataBitNb       ( positive )  
rxVerbosity     = 1                  ( natural  )  
txVerbosity     = 0                  ( natural  )  "
)
header ""
)
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "miiDataBitNb"
type "positive"
value "miiDataBitNb"
)
(GiElement
name "rxVerbosity"
type "natural"
value "1"
)
(GiElement
name "txVerbosity"
type "natural"
value "0"
)
]
)
viewicon (ZoomableIcon
uid 180,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "51250,73250,52750,74750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (Net
uid 2117,0
decl (Decl
n "reset"
t "std_ulogic"
o 14
suid 35,0
)
declText (MLText
uid 2118,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,42000,21000,43200"
st "SIGNAL reset           : std_ulogic"
)
)
*17 (Net
uid 2125,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 36,0
)
declText (MLText
uid 2126,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,26400,21000,27600"
st "SIGNAL clock           : std_ulogic"
)
)
*18 (Net
uid 2788,0
decl (Decl
n "mii_crs"
t "std_ulogic"
o 3
suid 58,0
)
declText (MLText
uid 2789,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,28800,21000,30000"
st "SIGNAL mii_crs         : std_ulogic"
)
)
*19 (Net
uid 2796,0
decl (Decl
n "mii_col"
t "std_ulogic"
o 2
suid 59,0
)
declText (MLText
uid 2797,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,27600,21000,28800"
st "SIGNAL mii_col         : std_ulogic"
)
)
*20 (Net
uid 2812,0
decl (Decl
n "mii_rxer"
t "std_ulogic"
o 8
suid 61,0
)
declText (MLText
uid 2813,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,34800,21000,36000"
st "SIGNAL mii_rxer        : std_ulogic"
)
)
*21 (Net
uid 2820,0
decl (Decl
n "mii_rxdv"
t "std_ulogic"
o 7
suid 62,0
)
declText (MLText
uid 2821,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,33600,21000,34800"
st "SIGNAL mii_rxdv        : std_ulogic"
)
)
*22 (Net
uid 2828,0
decl (Decl
n "mii_rxd"
t "std_ulogic_vector"
b "(rxMiiDataBitNb -1 DOWNTO 0)"
o 6
suid 63,0
)
declText (MLText
uid 2829,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,32400,39000,33600"
st "SIGNAL mii_rxd         : std_ulogic_vector(rxMiiDataBitNb -1 DOWNTO 0)"
)
)
*23 (Net
uid 3395,0
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 17
suid 65,0
)
declText (MLText
uid 3396,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,45600,37500,46800"
st "SIGNAL rx_data         : std_ulogic_vector(ramDataBitNb-1 DOWNTO 0)"
)
)
*24 (Net
uid 3403,0
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 15
suid 66,0
)
declText (MLText
uid 3404,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,43200,35000,44400"
st "SIGNAL rx_address      : unsigned(ramAddressBitNb -1 DOWNTO 0)"
)
)
*25 (Net
uid 3411,0
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 16
suid 67,0
)
declText (MLText
uid 3412,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,44400,34500,45600"
st "SIGNAL rx_baseAddress  : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*26 (Net
uid 3419,0
decl (Decl
n "rx_startOfFrame"
t "std_ulogic"
o 18
suid 68,0
)
declText (MLText
uid 3420,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,46800,21000,48000"
st "SIGNAL rx_startOfFrame : std_ulogic"
)
)
*27 (Net
uid 3795,0
decl (Decl
n "mii_rxclk"
t "std_ulogic"
o 4
suid 73,0
)
declText (MLText
uid 3796,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,30000,21000,31200"
st "SIGNAL mii_rxclk       : std_ulogic"
)
)
*28 (Net
uid 3827,0
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 20
suid 74,0
)
declText (MLText
uid 3828,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,49200,34500,50400"
st "SIGNAL tx_baseAddress  : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*29 (Net
uid 3835,0
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 19
suid 75,0
)
declText (MLText
uid 3836,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,48000,34500,49200"
st "SIGNAL tx_address      : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*30 (Net
uid 3843,0
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 21
suid 76,0
)
declText (MLText
uid 3844,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,50400,37500,51600"
st "SIGNAL tx_data         : std_ulogic_vector(ramDataBitNb-1 DOWNTO 0)"
)
)
*31 (Net
uid 3851,0
decl (Decl
n "tx_write"
t "std_ulogic"
o 23
suid 77,0
)
declText (MLText
uid 3852,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,52800,21000,54000"
st "SIGNAL tx_write        : std_ulogic"
)
)
*32 (Net
uid 3859,0
decl (Decl
n "tx_endOfFrame"
t "std_ulogic"
o 22
suid 78,0
)
declText (MLText
uid 3860,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,51600,21000,52800"
st "SIGNAL tx_endOfFrame   : std_ulogic"
)
)
*33 (Net
uid 4002,0
decl (Decl
n "mii_txen"
t "std_ulogic"
o 12
suid 79,0
)
declText (MLText
uid 4003,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,39600,21000,40800"
st "SIGNAL mii_txen        : std_ulogic"
)
)
*34 (Net
uid 4008,0
decl (Decl
n "mii_txer"
t "std_ulogic"
o 13
suid 80,0
)
declText (MLText
uid 4009,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,40800,21000,42000"
st "SIGNAL mii_txer        : std_ulogic"
)
)
*35 (Net
uid 4014,0
decl (Decl
n "mii_txclk"
t "std_ulogic"
o 9
suid 81,0
)
declText (MLText
uid 4015,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,36000,21000,37200"
st "SIGNAL mii_txclk       : std_ulogic"
)
)
*36 (HdlText
uid 4020,0
optionalChildren [
*37 (EmbeddedText
uid 4029,0
commentText (CommentText
uid 4030,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4031,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "78000,50000,86000,54000"
)
oxt "0,0,18000,5000"
text (MLText
uid 4032,0
va (VaSet
)
xt "78200,50200,85900,53800"
st "
mii_crs <= mii_txcrs or mii_rxcrs;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 8000
)
)
)
]
shape (Rectangle
uid 4021,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "78000,49000,86000,55000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4022,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 4023,0
va (VaSet
font "Arial,8,1"
)
xt "74150,55000,75850,56000"
st "eb3"
blo "74150,55800"
tm "HdlTextNameMgr"
)
*39 (Text
uid 4024,0
va (VaSet
font "Arial,8,1"
)
xt "74150,56000,74950,57000"
st "3"
blo "74150,56800"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
uid 4025,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4026,0
text (MLText
uid 4027,0
va (VaSet
font "Courier New,8,0"
)
xt "-49000,4000,-49000,4000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4028,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "78250,53250,79750,54750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*40 (Net
uid 4049,0
decl (Decl
n "mii_txcrs"
t "std_ulogic"
o 10
suid 84,0
)
declText (MLText
uid 4050,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,37200,21000,38400"
st "SIGNAL mii_txcrs       : std_ulogic"
)
)
*41 (Net
uid 4051,0
decl (Decl
n "mii_rxcrs"
t "std_ulogic"
o 5
suid 85,0
)
declText (MLText
uid 4052,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,31200,21000,32400"
st "SIGNAL mii_rxcrs       : std_ulogic"
)
)
*42 (Net
uid 4063,0
decl (Decl
n "mii_txd"
t "std_ulogic_vector"
b "(txMiiDataBitNb -1 DOWNTO 0)"
o 11
suid 86,0
)
declText (MLText
uid 4064,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,38400,39000,39600"
st "SIGNAL mii_txd         : std_ulogic_vector(txMiiDataBitNb -1 DOWNTO 0)"
)
)
*43 (SaComponent
uid 4651,0
optionalChildren [
*44 (CptPort
uid 4631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4632,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,25625,70750,26375"
)
tg (CPTG
uid 4633,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4634,0
va (VaSet
)
xt "64600,25400,69000,26600"
st "mii_crs"
ju 2
blo "69000,26400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_crs"
t "std_ulogic"
o 16
suid 1,0
)
)
)
*45 (CptPort
uid 4635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4636,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,23625,70750,24375"
)
tg (CPTG
uid 4637,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4638,0
va (VaSet
)
xt "63700,23400,69000,24600"
st "mii_rxclk"
ju 2
blo "69000,24400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_rxclk"
t "std_ulogic"
o 18
suid 2,0
)
)
)
*46 (CptPort
uid 4639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4640,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,17625,70750,18375"
)
tg (CPTG
uid 4641,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4642,0
va (VaSet
)
xt "64600,17400,69000,18600"
st "mii_rxd"
ju 2
blo "69000,18400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_rxd"
t "std_ulogic_vector"
b "(miiDataBitNb -1 DOWNTO 0)"
o 21
suid 3,0
)
)
)
*47 (CptPort
uid 4643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4644,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,19625,70750,20375"
)
tg (CPTG
uid 4645,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4646,0
va (VaSet
)
xt "64000,19400,69000,20600"
st "mii_rxdv"
ju 2
blo "69000,20400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_rxdv"
t "std_ulogic"
o 20
suid 4,0
)
)
)
*48 (CptPort
uid 4647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4648,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,21625,70750,22375"
)
tg (CPTG
uid 4649,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4650,0
va (VaSet
)
xt "64200,21400,69000,22600"
st "mii_rxer"
ju 2
blo "69000,22400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_rxer"
t "std_ulogic"
o 19
suid 5,0
)
)
)
]
shape (Rectangle
uid 4652,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,14000,70000,30000"
)
oxt "17000,7000,33000,23000"
ttg (MlTextGroup
uid 4653,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 4654,0
va (VaSet
font "Verdana,12,0"
)
xt "53800,29600,64200,31000"
st "Ethernet_test"
blo "53800,30800"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 4655,0
va (VaSet
font "Verdana,12,0"
)
xt "53800,31000,60800,32400"
st "miiSender"
blo "53800,32200"
tm "CptNameMgr"
)
*51 (Text
uid 4656,0
va (VaSet
font "Verdana,12,0"
)
xt "53800,32400,59000,33800"
st "I_send"
blo "53800,33600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4657,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4658,0
text (MLText
uid 4659,0
va (VaSet
font "Verdana,8,0"
)
xt "54000,34000,79800,38000"
st "miiDataBitNb      = rxMiiDataBitNb         ( positive )  
framesFileSpec    = txFileSpec             ( string   )  
verbosity         = 1                      ( natural  )  
ethClockFrequency = rxEthClockFrequency    ( positive )  "
)
header ""
)
elements [
(GiElement
name "miiDataBitNb"
type "positive"
value "rxMiiDataBitNb"
)
(GiElement
name "framesFileSpec"
type "string"
value "txFileSpec"
)
(GiElement
name "verbosity"
type "natural"
value "1"
)
(GiElement
name "ethClockFrequency"
type "positive"
value "rxEthClockFrequency"
)
]
)
viewicon (ZoomableIcon
uid 4660,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "54250,28250,55750,29750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*52 (SaComponent
uid 4775,0
optionalChildren [
*53 (CptPort
uid 4755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,49625,70750,50375"
)
tg (CPTG
uid 4757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4758,0
va (VaSet
)
xt "64600,49400,69000,50600"
st "mii_crs"
ju 2
blo "69000,50400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_crs"
t "std_ulogic"
o 16
suid 1,0
)
)
)
*54 (CptPort
uid 4759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,47625,70750,48375"
)
tg (CPTG
uid 4761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4762,0
va (VaSet
)
xt "63700,47400,69000,48600"
st "mii_txclk"
ju 2
blo "69000,48400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_txclk"
t "std_ulogic"
o 18
suid 2,0
)
)
)
*55 (CptPort
uid 4763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4764,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,41625,70750,42375"
)
tg (CPTG
uid 4765,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4766,0
va (VaSet
)
xt "64600,41400,69000,42600"
st "mii_txd"
ju 2
blo "69000,42400"
)
)
thePort (LogicalPort
decl (Decl
n "mii_txd"
t "std_ulogic_vector"
b "(miiDataBitNb -1 DOWNTO 0)"
o 21
suid 3,0
)
)
)
*56 (CptPort
uid 4767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4768,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,43625,70750,44375"
)
tg (CPTG
uid 4769,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4770,0
va (VaSet
)
xt "64000,43400,69000,44600"
st "mii_txen"
ju 2
blo "69000,44400"
)
)
thePort (LogicalPort
decl (Decl
n "mii_txen"
t "std_ulogic"
o 20
suid 4,0
)
)
)
*57 (CptPort
uid 4771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4772,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,45625,70750,46375"
)
tg (CPTG
uid 4773,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4774,0
va (VaSet
)
xt "64200,45400,69000,46600"
st "mii_txer"
ju 2
blo "69000,46400"
)
)
thePort (LogicalPort
decl (Decl
n "mii_txer"
t "std_ulogic"
o 19
suid 5,0
)
)
)
]
shape (Rectangle
uid 4776,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,38000,70000,54000"
)
oxt "17000,7000,33000,23000"
ttg (MlTextGroup
uid 4777,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 4778,0
va (VaSet
font "Verdana,12,0"
)
xt "53800,53600,64200,55000"
st "Ethernet_test"
blo "53800,54800"
tm "BdLibraryNameMgr"
)
*59 (Text
uid 4779,0
va (VaSet
font "Verdana,12,0"
)
xt "53800,55000,62400,56400"
st "miiReceiver"
blo "53800,56200"
tm "CptNameMgr"
)
*60 (Text
uid 4780,0
va (VaSet
font "Verdana,12,0"
)
xt "53800,56400,57800,57800"
st "I_rec"
blo "53800,57600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4781,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4782,0
text (MLText
uid 4783,0
va (VaSet
font "Verdana,8,0"
)
xt "54000,58000,89500,63000"
st "miiDataBitNb      = txMiiDataBitNb         ( positive )                         
framesFileSpec    = rxFileSpec             ( string   )                         
verbosity         = 0                      ( natural  )                         
logSingleFile     = false                  ( boolean  )                         
ethClockFrequency = txEthClockFrequency    ( positive ) --txclkfrequency in MHz "
)
header ""
)
elements [
(GiElement
name "miiDataBitNb"
type "positive"
value "txMiiDataBitNb"
)
(GiElement
name "framesFileSpec"
type "string"
value "rxFileSpec"
)
(GiElement
name "verbosity"
type "natural"
value "0"
)
(GiElement
name "logSingleFile"
type "boolean"
value "false"
)
(GiElement
name "ethClockFrequency"
type "positive"
value "txEthClockFrequency"
e "txclkfrequency in MHz"
)
]
)
viewicon (ZoomableIcon
uid 4784,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "54250,52250,55750,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*61 (SaComponent
uid 5028,0
optionalChildren [
*62 (CptPort
uid 4944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4945,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,37625,94000,38375"
)
tg (CPTG
uid 4946,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4947,0
va (VaSet
)
xt "95000,37500,98300,38500"
st "mii_rxclk"
blo "95000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_rxclk"
t "std_ulogic"
o 4
suid 1,0
)
)
)
*63 (CptPort
uid 4948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,51625,94000,52375"
)
tg (CPTG
uid 4950,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4951,0
va (VaSet
)
xt "95000,51500,97900,52500"
st "mii_crs"
blo "95000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_crs"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*64 (CptPort
uid 4952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,33625,94000,34375"
)
tg (CPTG
uid 4954,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4955,0
va (VaSet
)
xt "95000,33500,98100,34500"
st "mii_rxdv"
blo "95000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_rxdv"
t "std_ulogic"
o 6
suid 3,0
)
)
)
*65 (CptPort
uid 4956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4957,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,35625,94000,36375"
)
tg (CPTG
uid 4958,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4959,0
va (VaSet
)
xt "95000,35500,98100,36500"
st "mii_rxer"
blo "95000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_rxer"
t "std_ulogic"
o 7
suid 4,0
)
)
)
*66 (CptPort
uid 4960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,31625,94000,32375"
)
tg (CPTG
uid 4962,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4963,0
va (VaSet
)
xt "95000,31500,97800,32500"
st "mii_rxd"
blo "95000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_rxd"
t "std_ulogic_vector"
b "(rxMiiDataBitNb -1 DOWNTO 0)"
o 5
suid 5,0
)
)
)
*67 (CptPort
uid 4964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,47625,94000,48375"
)
tg (CPTG
uid 4966,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4967,0
va (VaSet
)
xt "95000,47500,98200,48500"
st "mii_txclk"
blo "95000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_txclk"
t "std_ulogic"
o 8
suid 6,0
)
)
)
*68 (CptPort
uid 4968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,53625,94000,54375"
)
tg (CPTG
uid 4970,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4971,0
va (VaSet
)
xt "95000,53500,97800,54500"
st "mii_col"
blo "95000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_col"
t "std_ulogic"
o 2
suid 7,0
)
)
)
*69 (CptPort
uid 4972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4973,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,43625,94000,44375"
)
tg (CPTG
uid 4974,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4975,0
va (VaSet
)
xt "95000,43500,98100,44500"
st "mii_txen"
blo "95000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_txen"
t "std_ulogic"
o 16
suid 8,0
)
)
)
*70 (CptPort
uid 4976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4977,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,45625,94000,46375"
)
tg (CPTG
uid 4978,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4979,0
va (VaSet
)
xt "95000,45500,98000,46500"
st "mii_txer"
blo "95000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_txer"
t "std_ulogic"
o 17
suid 9,0
)
)
)
*71 (CptPort
uid 4980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4981,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,41625,94000,42375"
)
tg (CPTG
uid 4982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4983,0
va (VaSet
)
xt "95000,41500,97700,42500"
st "mii_txd"
blo "95000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_txd"
t "std_ulogic_vector"
b "(txMiiDataBitNb -1 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*72 (CptPort
uid 4984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4985,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,53625,110750,54375"
)
tg (CPTG
uid 4986,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4987,0
va (VaSet
)
xt "106900,53500,109000,54500"
st "clock"
ju 2
blo "109000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*73 (CptPort
uid 4988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4989,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,55625,110750,56375"
)
tg (CPTG
uid 4990,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4991,0
va (VaSet
)
xt "106900,55500,109000,56500"
st "reset"
ju 2
blo "109000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 12,0
)
)
)
*74 (CptPort
uid 4992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4993,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,31625,110750,32375"
)
tg (CPTG
uid 4994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4995,0
va (VaSet
)
xt "102800,31500,109000,32500"
st "rx_baseAddress"
ju 2
blo "109000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 11
suid 13,0
)
)
)
*75 (CptPort
uid 4996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4997,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,33625,110750,34375"
)
tg (CPTG
uid 4998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4999,0
va (VaSet
)
xt "104500,33500,109000,34500"
st "rx_address"
ju 2
blo "109000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 10
suid 14,0
)
)
)
*76 (CptPort
uid 5000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,35625,110750,36375"
)
tg (CPTG
uid 5002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5003,0
va (VaSet
)
xt "106200,35500,109000,36500"
st "rx_data"
ju 2
blo "109000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 18
suid 15,0
)
)
)
*77 (CptPort
uid 5004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,37625,110750,38375"
)
tg (CPTG
uid 5006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5007,0
va (VaSet
)
xt "102700,37500,109000,38500"
st "rx_startOfFrame"
ju 2
blo "109000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_startOfFrame"
t "std_ulogic"
o 19
suid 2016,0
)
)
)
*78 (CptPort
uid 5008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5009,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,43625,110750,44375"
)
tg (CPTG
uid 5010,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5011,0
va (VaSet
)
xt "104600,43500,109000,44500"
st "tx_address"
ju 2
blo "109000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 12
suid 2018,0
)
)
)
*79 (CptPort
uid 5012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,41625,110750,42375"
)
tg (CPTG
uid 5014,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5015,0
va (VaSet
)
xt "102900,41500,109000,42500"
st "tx_baseAddress"
ju 2
blo "109000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 20
suid 2019,0
)
)
)
*80 (CptPort
uid 5016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5017,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,45625,110750,46375"
)
tg (CPTG
uid 5018,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5019,0
va (VaSet
)
xt "106300,45500,109000,46500"
st "tx_data"
ju 2
blo "109000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 13
suid 2020,0
)
)
)
*81 (CptPort
uid 5020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,49625,110750,50375"
)
tg (CPTG
uid 5022,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5023,0
va (VaSet
)
xt "103100,49500,109000,50500"
st "tx_endOfFrame"
ju 2
blo "109000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_endOfFrame"
t "std_ulogic"
o 21
suid 2021,0
)
)
)
*82 (CptPort
uid 5024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5025,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,47625,110750,48375"
)
tg (CPTG
uid 5026,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5027,0
va (VaSet
)
xt "106100,47500,109000,48500"
st "tx_write"
ju 2
blo "109000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_write"
t "std_ulogic"
o 14
suid 2023,0
)
)
)
]
shape (Rectangle
uid 5029,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "94000,28000,110000,58000"
)
oxt "46000,5000,62000,35000"
ttg (MlTextGroup
uid 5030,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 5031,0
va (VaSet
font "Arial,8,1"
)
xt "94200,58000,97800,59000"
st "Ethernet"
blo "94200,58800"
tm "BdLibraryNameMgr"
)
*84 (Text
uid 5032,0
va (VaSet
font "Arial,8,1"
)
xt "94200,59000,98400,60000"
st "miiToRam"
blo "94200,59800"
tm "CptNameMgr"
)
*85 (Text
uid 5033,0
va (VaSet
font "Arial,8,1"
)
xt "94200,60000,96900,61000"
st "I_DUT"
blo "94200,60800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5034,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5035,0
text (MLText
uid 5036,0
va (VaSet
font "Courier New,8,0"
)
xt "94000,61200,121500,64400"
st "ramAddressBitNb = ramAddressBitNb    ( positive )  
ramDataBitNb    = ramDataBitNb       ( positive )  
rxMiiDataBitNb  = rxMiiDataBitNb     ( positive )  
txMiiDataBitNb  = txMiiDataBitNb     ( positive )  "
)
header ""
)
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "rxMiiDataBitNb"
type "positive"
value "rxMiiDataBitNb"
)
(GiElement
name "txMiiDataBitNb"
type "positive"
value "txMiiDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 5037,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "94250,56250,95750,57750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*86 (Wire
uid 2119,0
shape (OrthoPolyLine
uid 2120,0
va (VaSet
vasetType 3
)
xt "110750,56000,112000,67000"
pts [
"110750,56000"
"112000,56000"
"112000,67000"
]
)
start &73
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2124,0
va (VaSet
font "Verdana,12,0"
)
xt "112750,54600,116850,56000"
st "reset"
blo "112750,55800"
tm "WireNameMgr"
)
)
on &16
)
*87 (Wire
uid 2127,0
shape (OrthoPolyLine
uid 2128,0
va (VaSet
vasetType 3
)
xt "110750,54000,114000,67000"
pts [
"110750,54000"
"114000,54000"
"114000,67000"
]
)
start &72
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2132,0
va (VaSet
font "Verdana,12,0"
)
xt "112750,52600,116550,54000"
st "clock"
blo "112750,53800"
tm "WireNameMgr"
)
)
on &17
)
*88 (Wire
uid 2790,0
shape (OrthoPolyLine
uid 2791,0
va (VaSet
vasetType 3
)
xt "86000,52000,93250,52000"
pts [
"93250,52000"
"86000,52000"
]
)
start &63
end &36
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2795,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,50600,93100,52000"
st "mii_crs"
blo "88000,51800"
tm "WireNameMgr"
)
)
on &18
)
*89 (Wire
uid 2798,0
shape (OrthoPolyLine
uid 2799,0
va (VaSet
vasetType 3
)
xt "90000,54000,93250,67000"
pts [
"93250,54000"
"90000,54000"
"90000,67000"
]
)
start &68
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2802,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2803,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,52600,93000,54000"
st "mii_col"
blo "88000,53800"
tm "WireNameMgr"
)
)
on &19
)
*90 (Wire
uid 2806,0
shape (OrthoPolyLine
uid 2807,0
va (VaSet
vasetType 3
)
xt "70750,24000,93250,38000"
pts [
"93250,38000"
"80000,38000"
"80000,24000"
"70750,24000"
]
)
start &62
end &45
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2810,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2811,0
va (VaSet
font "Verdana,12,0"
)
xt "86000,36600,92100,38000"
st "mii_rxclk"
blo "86000,37800"
tm "WireNameMgr"
)
)
on &27
)
*91 (Wire
uid 2814,0
shape (OrthoPolyLine
uid 2815,0
va (VaSet
vasetType 3
)
xt "70750,22000,93250,36000"
pts [
"93250,36000"
"82000,36000"
"82000,22000"
"70750,22000"
]
)
start &65
end &48
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2819,0
va (VaSet
font "Verdana,12,0"
)
xt "86000,34600,91800,36000"
st "mii_rxer"
blo "86000,35800"
tm "WireNameMgr"
)
)
on &20
)
*92 (Wire
uid 2822,0
shape (OrthoPolyLine
uid 2823,0
va (VaSet
vasetType 3
)
xt "70750,20000,93250,34000"
pts [
"93250,34000"
"84000,34000"
"84000,20000"
"70750,20000"
]
)
start &64
end &47
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2827,0
va (VaSet
font "Verdana,12,0"
)
xt "86000,32600,92000,34000"
st "mii_rxdv"
blo "86000,33800"
tm "WireNameMgr"
)
)
on &21
)
*93 (Wire
uid 2830,0
shape (OrthoPolyLine
uid 2831,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70750,18000,93250,32000"
pts [
"93250,32000"
"86000,32000"
"86000,18000"
"70750,18000"
]
)
start &66
end &46
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2835,0
va (VaSet
font "Verdana,12,0"
)
xt "86000,30600,91300,32000"
st "mii_rxd"
blo "86000,31800"
tm "WireNameMgr"
)
)
on &22
)
*94 (Wire
uid 3397,0
shape (OrthoPolyLine
uid 3398,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110750,36000,132000,67000"
pts [
"110750,36000"
"132000,36000"
"132000,67000"
]
)
start &76
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3402,0
va (VaSet
font "Verdana,12,0"
)
xt "112750,34600,118450,36000"
st "rx_data"
blo "112750,35800"
tm "WireNameMgr"
)
)
on &23
)
*95 (Wire
uid 3405,0
shape (OrthoPolyLine
uid 3406,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110750,34000,134000,67000"
pts [
"110750,34000"
"134000,34000"
"134000,67000"
]
)
start &75
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3410,0
va (VaSet
font "Verdana,12,0"
)
xt "112750,32600,121450,34000"
st "rx_address"
blo "112750,33800"
tm "WireNameMgr"
)
)
on &24
)
*96 (Wire
uid 3413,0
shape (OrthoPolyLine
uid 3414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110750,32000,136000,67000"
pts [
"110750,32000"
"136000,32000"
"136000,67000"
]
)
start &74
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3418,0
va (VaSet
font "Verdana,12,0"
)
xt "112750,30600,124550,32000"
st "rx_baseAddress"
blo "112750,31800"
tm "WireNameMgr"
)
)
on &25
)
*97 (Wire
uid 3421,0
shape (OrthoPolyLine
uid 3422,0
va (VaSet
vasetType 3
)
xt "110750,38000,130000,67000"
pts [
"110750,38000"
"130000,38000"
"130000,67000"
]
)
start &77
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3426,0
va (VaSet
font "Verdana,12,0"
)
xt "112750,36600,124650,38000"
st "rx_startOfFrame"
blo "112750,37800"
tm "WireNameMgr"
)
)
on &26
)
*98 (Wire
uid 3829,0
shape (OrthoPolyLine
uid 3830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110750,42000,126000,67000"
pts [
"110750,42000"
"126000,42000"
"126000,67000"
]
)
start &79
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3834,0
va (VaSet
font "Verdana,12,0"
)
xt "112750,40600,124550,42000"
st "tx_baseAddress"
blo "112750,41800"
tm "WireNameMgr"
)
)
on &28
)
*99 (Wire
uid 3837,0
shape (OrthoPolyLine
uid 3838,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110750,44000,124000,67000"
pts [
"110750,44000"
"124000,44000"
"124000,67000"
]
)
start &78
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3842,0
va (VaSet
font "Verdana,12,0"
)
xt "112750,42600,121450,44000"
st "tx_address"
blo "112750,43800"
tm "WireNameMgr"
)
)
on &29
)
*100 (Wire
uid 3845,0
shape (OrthoPolyLine
uid 3846,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110750,46000,122000,67000"
pts [
"110750,46000"
"122000,46000"
"122000,67000"
]
)
start &80
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3850,0
va (VaSet
font "Verdana,12,0"
)
xt "112750,44600,118450,46000"
st "tx_data"
blo "112750,45800"
tm "WireNameMgr"
)
)
on &30
)
*101 (Wire
uid 3853,0
shape (OrthoPolyLine
uid 3854,0
va (VaSet
vasetType 3
)
xt "110750,48000,120000,67000"
pts [
"110750,48000"
"120000,48000"
"120000,67000"
]
)
start &82
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3858,0
va (VaSet
font "Verdana,12,0"
)
xt "112750,46600,118750,48000"
st "tx_write"
blo "112750,47800"
tm "WireNameMgr"
)
)
on &31
)
*102 (Wire
uid 3861,0
shape (OrthoPolyLine
uid 3862,0
va (VaSet
vasetType 3
)
xt "110750,50000,118000,67000"
pts [
"110750,50000"
"118000,50000"
"118000,67000"
]
)
start &81
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3866,0
va (VaSet
font "Verdana,12,0"
)
xt "112750,48600,124050,50000"
st "tx_endOfFrame"
blo "112750,49800"
tm "WireNameMgr"
)
)
on &32
)
*103 (Wire
uid 4004,0
shape (OrthoPolyLine
uid 4005,0
va (VaSet
vasetType 3
)
xt "70750,44000,93250,44000"
pts [
"93250,44000"
"70750,44000"
]
)
start &69
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4007,0
va (VaSet
font "Verdana,12,0"
)
xt "86000,42600,92100,44000"
st "mii_txen"
blo "86000,43800"
tm "WireNameMgr"
)
)
on &33
)
*104 (Wire
uid 4010,0
shape (OrthoPolyLine
uid 4011,0
va (VaSet
vasetType 3
)
xt "70750,46000,93250,46000"
pts [
"93250,46000"
"70750,46000"
]
)
start &70
end &57
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4013,0
va (VaSet
font "Verdana,12,0"
)
xt "86000,44600,91800,46000"
st "mii_txer"
blo "86000,45800"
tm "WireNameMgr"
)
)
on &34
)
*105 (Wire
uid 4016,0
shape (OrthoPolyLine
uid 4017,0
va (VaSet
vasetType 3
)
xt "70750,48000,93250,48000"
pts [
"93250,48000"
"70750,48000"
]
)
start &67
end &54
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4019,0
va (VaSet
font "Verdana,12,0"
)
xt "86000,46600,92100,48000"
st "mii_txclk"
blo "86000,47800"
tm "WireNameMgr"
)
)
on &35
)
*106 (Wire
uid 4035,0
shape (OrthoPolyLine
uid 4036,0
va (VaSet
vasetType 3
)
xt "70750,50000,78000,53000"
pts [
"70750,50000"
"74000,50000"
"74000,53000"
"78000,53000"
]
)
start &53
end &36
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4040,0
va (VaSet
font "Verdana,12,0"
)
xt "71000,48600,77300,50000"
st "mii_txcrs"
blo "71000,49800"
tm "WireNameMgr"
)
)
on &40
)
*107 (Wire
uid 4043,0
shape (OrthoPolyLine
uid 4044,0
va (VaSet
vasetType 3
)
xt "70750,26000,78000,51000"
pts [
"70750,26000"
"76000,26000"
"76000,51000"
"78000,51000"
]
)
start &44
end &36
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4048,0
va (VaSet
font "Verdana,12,0"
)
xt "71000,24600,77300,26000"
st "mii_rxcrs"
blo "71000,25800"
tm "WireNameMgr"
)
)
on &41
)
*108 (Wire
uid 4065,0
shape (OrthoPolyLine
uid 4066,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70750,42000,93250,42000"
pts [
"93250,42000"
"70750,42000"
]
)
start &71
end &55
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4068,0
va (VaSet
font "Verdana,12,0"
)
xt "86000,40600,91300,42000"
st "mii_txd"
blo "86000,41800"
tm "WireNameMgr"
)
)
on &42
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *109 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*111 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,17500,7000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.NUMERIC_STD.all;
LIBRARY Ethernet;
  USE Ethernet.ethernet.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*113 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*114 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*115 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*116 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*117 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*118 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1680,0,-62,1050"
viewArea "47220,22830,150080,89060"
cachedDiagramExtent "0,0,147000,99000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 5143,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,2900,7250,4300"
st "<library>"
blo "750,4100"
tm "BdLibraryNameMgr"
)
*120 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,4300,6550,5700"
st "<block>"
blo "750,5500"
tm "BlkNameMgr"
)
*121 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,5700,4050,7100"
st "U_0"
blo "750,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "750,12900,750,12900"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1450,0,9450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
)
xt "-950,3200,3450,4400"
st "Library"
blo "-950,4200"
)
*123 (Text
va (VaSet
)
xt "-950,4400,8950,5600"
st "MWComponent"
blo "-950,5400"
)
*124 (Text
va (VaSet
)
xt "-950,5600,1850,6800"
st "U_0"
blo "-950,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7950,1200,-7950,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
)
xt "-650,3200,3750,4400"
st "Library"
blo "-650,4200"
tm "BdLibraryNameMgr"
)
*126 (Text
va (VaSet
)
xt "-650,4400,8650,5600"
st "SaComponent"
blo "-650,5400"
tm "CptNameMgr"
)
*127 (Text
va (VaSet
)
xt "-650,5600,2150,6800"
st "U_0"
blo "-650,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7650,1200,-7650,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
va (VaSet
)
xt "-1150,3200,3250,4400"
st "Library"
blo "-1150,4200"
)
*129 (Text
va (VaSet
)
xt "-1150,4400,9150,5600"
st "VhdlComponent"
blo "-1150,5400"
)
*130 (Text
va (VaSet
)
xt "-1150,5600,1650,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2350,0,10350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
va (VaSet
)
xt "-1850,3200,2550,4400"
st "Library"
blo "-1850,4200"
)
*132 (Text
va (VaSet
)
xt "-1850,4400,9850,5600"
st "VerilogComponent"
blo "-1850,5400"
)
*133 (Text
va (VaSet
)
xt "-1850,5600,950,6800"
st "U_0"
blo "-1850,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8850,1200,-8850,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*135 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-750,-600,750,600"
st "G"
blo "-750,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*137 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*139 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,9,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "0,11600,5400,12600"
st "Declarations"
blo "0,12400"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "0,12600,2700,13600"
st "Ports:"
blo "0,13400"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "0,13600,3800,14600"
st "Pre User:"
blo "0,14400"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,14600,44000,25400"
st "constant ramDataBitNb : positive := 16;
constant ramAddressBitNb : positive := 10;
constant txMiiDataBitNb : positive := FastEthernet.miiDataBitNb;
constant txEthClockFrequency : positive := FastEthernet.miiClockFreq;
constant rxMiiDataBitNb : positive := FastEthernet.miiDataBitNb;
constant rxEthClockFrequency : positive := FastEthernet.miiClockFreq;

constant txFileSpec : string := \"$HEI_LIBS_DIR/Ethernet_test/sim/miiToRam.eth\";
constant rxFileSpec : string := \"$HEI_LIBS_DIR/Ethernet_test/sim/output/rx.eth\";"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "0,25400,7100,26400"
st "Diagram Signals:"
blo "0,26200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "0,11600,4700,12600"
st "Post User:"
blo "0,12400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "0,11600,0,11600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 86,0
usingSuid 1
emptyRow *140 (LEmptyRow
)
uid 54,0
optionalChildren [
*141 (RefLabelRowHdr
)
*142 (TitleRowHdr
)
*143 (FilterRowHdr
)
*144 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*145 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*146 (GroupColHdr
tm "GroupColHdrMgr"
)
*147 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*148 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*149 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*150 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*151 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*152 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 14
suid 35,0
)
)
uid 2379,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 36,0
)
)
uid 2381,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_crs"
t "std_ulogic"
o 3
suid 58,0
)
)
uid 2846,0
)
*156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_col"
t "std_ulogic"
o 2
suid 59,0
)
)
uid 2848,0
)
*157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_rxer"
t "std_ulogic"
o 8
suid 61,0
)
)
uid 2852,0
)
*158 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_rxdv"
t "std_ulogic"
o 7
suid 62,0
)
)
uid 2854,0
)
*159 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_rxd"
t "std_ulogic_vector"
b "(rxMiiDataBitNb -1 DOWNTO 0)"
o 6
suid 63,0
)
)
uid 2856,0
)
*160 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 17
suid 65,0
)
)
uid 3427,0
)
*161 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 15
suid 66,0
)
)
uid 3429,0
)
*162 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 16
suid 67,0
)
)
uid 3431,0
)
*163 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_startOfFrame"
t "std_ulogic"
o 18
suid 68,0
)
)
uid 3433,0
)
*164 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_rxclk"
t "std_ulogic"
o 4
suid 73,0
)
)
uid 3875,0
)
*165 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 20
suid 74,0
)
)
uid 3877,0
)
*166 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 19
suid 75,0
)
)
uid 3879,0
)
*167 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 21
suid 76,0
)
)
uid 3881,0
)
*168 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_write"
t "std_ulogic"
o 23
suid 77,0
)
)
uid 3883,0
)
*169 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_endOfFrame"
t "std_ulogic"
o 22
suid 78,0
)
)
uid 3885,0
)
*170 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_txen"
t "std_ulogic"
o 12
suid 79,0
)
)
uid 4053,0
)
*171 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_txer"
t "std_ulogic"
o 13
suid 80,0
)
)
uid 4055,0
)
*172 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_txclk"
t "std_ulogic"
o 9
suid 81,0
)
)
uid 4057,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_txcrs"
t "std_ulogic"
o 10
suid 84,0
)
)
uid 4059,0
)
*174 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_rxcrs"
t "std_ulogic"
o 5
suid 85,0
)
)
uid 4061,0
)
*175 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_txd"
t "std_ulogic_vector"
b "(txMiiDataBitNb -1 DOWNTO 0)"
o 11
suid 86,0
)
)
uid 4069,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*176 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *177 (MRCItem
litem &140
pos 23
dimension 20
)
uid 69,0
optionalChildren [
*178 (MRCItem
litem &141
pos 0
dimension 20
uid 70,0
)
*179 (MRCItem
litem &142
pos 1
dimension 23
uid 71,0
)
*180 (MRCItem
litem &143
pos 2
hidden 1
dimension 20
uid 72,0
)
*181 (MRCItem
litem &153
pos 0
dimension 20
uid 2380,0
)
*182 (MRCItem
litem &154
pos 1
dimension 20
uid 2382,0
)
*183 (MRCItem
litem &155
pos 2
dimension 20
uid 2847,0
)
*184 (MRCItem
litem &156
pos 3
dimension 20
uid 2849,0
)
*185 (MRCItem
litem &157
pos 4
dimension 20
uid 2853,0
)
*186 (MRCItem
litem &158
pos 5
dimension 20
uid 2855,0
)
*187 (MRCItem
litem &159
pos 6
dimension 20
uid 2857,0
)
*188 (MRCItem
litem &160
pos 7
dimension 20
uid 3428,0
)
*189 (MRCItem
litem &161
pos 8
dimension 20
uid 3430,0
)
*190 (MRCItem
litem &162
pos 9
dimension 20
uid 3432,0
)
*191 (MRCItem
litem &163
pos 10
dimension 20
uid 3434,0
)
*192 (MRCItem
litem &164
pos 11
dimension 20
uid 3876,0
)
*193 (MRCItem
litem &165
pos 12
dimension 20
uid 3878,0
)
*194 (MRCItem
litem &166
pos 13
dimension 20
uid 3880,0
)
*195 (MRCItem
litem &167
pos 14
dimension 20
uid 3882,0
)
*196 (MRCItem
litem &168
pos 15
dimension 20
uid 3884,0
)
*197 (MRCItem
litem &169
pos 16
dimension 20
uid 3886,0
)
*198 (MRCItem
litem &170
pos 17
dimension 20
uid 4054,0
)
*199 (MRCItem
litem &171
pos 18
dimension 20
uid 4056,0
)
*200 (MRCItem
litem &172
pos 19
dimension 20
uid 4058,0
)
*201 (MRCItem
litem &173
pos 20
dimension 20
uid 4060,0
)
*202 (MRCItem
litem &174
pos 21
dimension 20
uid 4062,0
)
*203 (MRCItem
litem &175
pos 22
dimension 20
uid 4070,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*204 (MRCItem
litem &144
pos 0
dimension 20
uid 74,0
)
*205 (MRCItem
litem &146
pos 1
dimension 50
uid 75,0
)
*206 (MRCItem
litem &147
pos 2
dimension 100
uid 76,0
)
*207 (MRCItem
litem &148
pos 3
dimension 50
uid 77,0
)
*208 (MRCItem
litem &149
pos 4
dimension 100
uid 78,0
)
*209 (MRCItem
litem &150
pos 5
dimension 100
uid 79,0
)
*210 (MRCItem
litem &151
pos 6
dimension 50
uid 80,0
)
*211 (MRCItem
litem &152
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *212 (LEmptyRow
)
uid 83,0
optionalChildren [
*213 (RefLabelRowHdr
)
*214 (TitleRowHdr
)
*215 (FilterRowHdr
)
*216 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*217 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*218 (GroupColHdr
tm "GroupColHdrMgr"
)
*219 (NameColHdr
tm "GenericNameColHdrMgr"
)
*220 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*221 (InitColHdr
tm "GenericValueColHdrMgr"
)
*222 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*223 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*224 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *225 (MRCItem
litem &212
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*226 (MRCItem
litem &213
pos 0
dimension 20
uid 98,0
)
*227 (MRCItem
litem &214
pos 1
dimension 23
uid 99,0
)
*228 (MRCItem
litem &215
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*229 (MRCItem
litem &216
pos 0
dimension 20
uid 102,0
)
*230 (MRCItem
litem &218
pos 1
dimension 50
uid 103,0
)
*231 (MRCItem
litem &219
pos 2
dimension 100
uid 104,0
)
*232 (MRCItem
litem &220
pos 3
dimension 100
uid 105,0
)
*233 (MRCItem
litem &221
pos 4
dimension 50
uid 106,0
)
*234 (MRCItem
litem &222
pos 5
dimension 50
uid 107,0
)
*235 (MRCItem
litem &223
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
