#Atigadda Madhan Kumar - M.Tech VLSI Student

![Banner](https://www.greentecindia.com/assets/img/embedded-and-vlsi-banner.png) <!-- Replace this with a custom banner -->

## üë®‚Äçüéì About Me

I am **Madhan Kumar**, currently pursuing **M.Tech in VLSI**. I am passionate about digital design, RTL design, verification, and synthesis. My expertise lies in working with **Verilog**, **System Verilog**, and **UVM** to ensure efficient and reliable designs. I also have experience with several industry-leading tools.

---

### üõ†Ô∏è **Technical Skills**

#### **Languages & Technologies**:
- **Verilog**
- **System Verilog**
- **UVM**
- **Digital Design**
- **RTL Design & Verification**
- **Synthesis**
- **Code Coverage**
- **Functional Coverage**
- **Linting**
- **CRCDV**
- **SVA**
- **CMOS Design**

---

### ‚öôÔ∏è **Tools**:

| **Tool**          | **Experience** |
|-------------------|----------------|
| ![ModelSim](https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTeHT4is6WPQstgGYaA9D2FIzJHjG0CY6JgyA&s) | **ModelSim**         |
| ![Vivado](https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcRER3Cwng2O7jSs4R1f0qC4kRTnhiqzDAX4Jg&s)     | **Xilinx Vivado**    |
| ![Quartus](https://www.geb-enterprise.it/wp-content/uploads/2016/11/quartus-Prime-banner.jpgs)   | **Quartus Prime**    |
| ![QuestaSim](https://via.placeholder.com/50.png?text=Questa)  | **QuestaSim**        |
| ![Spyglass](https://via.placeholder.com/50.png?text=Spyglass) | **VC Spyglass**      |

---

### ü§ù **Interpersonal Skills**:
- Adaptability
- Team Building
- Decision Making
- Critical Thinking

---

### üìà **Current Projects**:
- **Router 1x8 Design & Verification**  
  Using **Verilog**  for design and verification of features in a **Router 1x8** design project.
  
---

### üì´ **Get in Touch**:

- **LinkedIn**: [https://www.linkedin.com/in/atigadda-madhan-kumar-vlsienthusiast?lipi=urn%3Ali%3Apage%3Ad_flagship3_profile_view_base%3Bsl2oQn2PQc6xUv%2Bq6dtWdw%3D%3D]  
- **Email**: [madhankumar5331@gmail.com.com]

Feel free to explore my projects and get in touch for any collaboration or discussions related to VLSI, RTL design, and verification.

---

![Footer](https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTyRZUK32fEj4VBufhBxip2LCzBReyhhNVjflTmpf6DwNtWXFNllRMpIfgSDf557i6UQOw&usqp=CAU)
