<bitstream_block name="{{INSTACE_NAME}}" hierarchy_level="1">
		<bitstream_block name="mem_top_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_0" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_2" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_4" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_6" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_8" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_10" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_12" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_14" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_16" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_16" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_18" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_18" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_20" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_20" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_22" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_22" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_24" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_24" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_26" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_26" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_28" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_28" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_30" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_30" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_32" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_32" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_34" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_34" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_36" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_36" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_38" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_track_38" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_1" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_3" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_5" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_7" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_9" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_11" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_13" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_15" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_17" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_17" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_19" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_19" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_21" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_21" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_23" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_23" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_25" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_25" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_27" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_27" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_29" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_29" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_31" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_31" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_33" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_33" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_35" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_35" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="c" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="c" />
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1" />
				<bit memory_port="mem_out[1]" value="1" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_37" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_37" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_39" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_left_track_39" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	