// Seed: 2280536880
module module_0 (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input wire id_3
    , id_22,
    input tri id_4,
    output wor id_5,
    output tri1 id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    output wor id_10,
    input wand id_11,
    input tri0 id_12,
    input wire id_13,
    input wor id_14,
    input wor id_15,
    input supply0 id_16,
    input wor id_17,
    output tri0 id_18,
    output tri0 id_19,
    output wand id_20
);
  wire id_23;
endmodule
module module_1 #(
    parameter id_13 = 32'd53,
    parameter id_14 = 32'd86,
    parameter id_15 = 32'd65,
    parameter id_16 = 32'd6
) (
    output tri0 id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wire id_8,
    output wire id_9,
    output wand id_10,
    input tri0 id_11,
    input supply0 id_12,
    output tri1 _id_13,
    input wor _id_14,
    input tri0 _id_15,
    input tri0 _id_16
);
  wire [1 'b0 &  id_14 : id_16] id_18;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_12,
      id_5,
      id_9,
      id_10,
      id_5,
      id_9,
      id_3,
      id_10,
      id_3,
      id_4,
      id_3,
      id_11,
      id_4,
      id_6,
      id_3,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_9 = 0;
  logic [(  id_15  ) : id_13] id_19;
endmodule
