INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/Finite_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Finite_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sim_1/new/FSM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_TB
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sim_1/new/FSM_TB.vhd:58]
