// Seed: 4290118208
module module_0 (
    output wand id_0
);
  assign id_0 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd87
) (
    input tri1 id_0,
    output tri1 id_1,
    input tri _id_2,
    input supply0 id_3
);
  assign id_1 = id_0;
  tri0 [-1 : id_2] id_5;
  module_0 modCall_1 (id_1);
  assign id_5 = 1;
endmodule
module module_2 (
    input tri1 id_0,
    input tri id_1,
    output tri0 id_2,
    output wor id_3,
    input wire id_4
    , id_11,
    input supply1 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri id_9
);
  assign id_3 = id_4;
  wor [-1 : -1 'b0 !=?  -1] id_12 = 1 & -1 < id_5;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
  wire id_13 = 1 == 1;
  assign id_3 = -1 ? {!id_11{-1}} : -1;
endmodule
