Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 542CC277F2
	for <lists+qemu-devel@lfdr.de>; Thu, 23 May 2019 10:28:28 +0200 (CEST)
Received: from localhost ([127.0.0.1]:59730 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hTj5P-0004S0-EE
	for lists+qemu-devel@lfdr.de; Thu, 23 May 2019 04:28:27 -0400
Received: from eggs.gnu.org ([209.51.188.92]:47554)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <ysato@users.sourceforge.jp>) id 1hTj2Q-0002Bo-Eu
	for qemu-devel@nongnu.org; Thu, 23 May 2019 04:25:23 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <ysato@users.sourceforge.jp>) id 1hTiwS-0002VZ-6x
	for qemu-devel@nongnu.org; Thu, 23 May 2019 04:19:13 -0400
Received: from mail03.asahi-net.or.jp ([202.224.55.15]:36942)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <ysato@users.sourceforge.jp>) id 1hTiwR-0002TO-Vj
	for qemu-devel@nongnu.org; Thu, 23 May 2019 04:19:12 -0400
Received: from h61-195-96-97.vps.ablenet.jp (h61-195-96-97.ablenetvps.ne.jp
	[61.195.96.97]) (Authenticated sender: PQ4Y-STU)
	by mail03.asahi-net.or.jp (Postfix) with ESMTPA id 2A792430DD;
	Thu, 23 May 2019 17:19:08 +0900 (JST)
Received: from yo-satoh-debian.ysato.ml (v045049.dynamic.ppp.asahi-net.or.jp
	[124.155.45.49])
	by h61-195-96-97.vps.ablenet.jp (Postfix) with ESMTPSA id 55315240085; 
	Thu, 23 May 2019 17:19:07 +0900 (JST)
Date: Thu, 23 May 2019 17:19:03 +0900
Message-ID: <87woiheg7c.wl-ysato@users.sourceforge.jp>
From: Yoshinori Sato <ysato@users.sourceforge.jp>
To: Philippe =?ISO-8859-1?Q?Mathieu-Daud=E9?= <philmd@redhat.com>
In-Reply-To: <dd7f9ae2-e7ae-790c-170b-81d127a6222c@redhat.com>
References: <20190522142956.41916-1-ysato@users.sourceforge.jp>
	<dd7f9ae2-e7ae-790c-170b-81d127a6222c@redhat.com>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
	FLIM/1.14.9 (=?ISO-8859-4?Q?Goj=F2?=) APEL/10.8 EasyPG/1.0.0 Emacs/25.1
	(x86_64-pc-linux-gnu) MULE/6.0 (HANACHIRUSATO)
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 202.224.55.15
Subject: Re: [Qemu-devel] [PATCH v15 00/12] Add RX archtecture support
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: peter.maydell@linaro.org, richard.henderson@linaro.org,
	qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Wed, 22 May 2019 23:50:41 +0900,
Philippe Mathieu-Daud=E9 wrote:
>=20
> Hi Yoshinori,
>=20
> On 5/22/19 4:29 PM, Yoshinori Sato wrote:
> > Hello.
> > This patch series is added Renesas RX target emulation.
> >=20
> > Fix is bellow.
> > - Reorder patches.
> > - Rewrite renesas_cmt.
> >   Convert to RCMTChannelStatus
> > - Use CPUClass::tlb_fill
> > - Use tcg_gen_abs_i32
> > - Fix racw instructions.
> > - Cleanup for review comment.
> >   target/rx/helper.c - fix spelling.
> >   hw/intc/rx_icu.h - cleanup constant definition.
> >   hw/registerfields.h - fix macro definion order.
>=20
> $ git backport-diff -u rx14 -r origin/master..rx15
> Key:
> [----] : patches are identical
> [####] : number of functional differences between upstream/downstream pat=
ch
> [down] : patch is downstream-only
> The flags [FC] indicate (F)unctional and (C)ontextual differences,
> respectively
>=20
> 001/12:[----] [--] 'qemu/bitops.h: Add extract8 and extract16'
> 002/12:[0008] [FC] 'hw/registerfields.h: Add 8bit and 16bit register macr=
os'
> 003/12:[0018] [FC] 'target/rx: TCG translation'
> 004/12:[0004] [FC] 'target/rx: TCG helper'
> 005/12:[0030] [FC] 'target/rx: CPU definition'
> 006/12:[----] [--] 'target/rx: RX disassembler'
> 007/12:[0003] [FC] 'hw/intc: RX62N interrupt controller (ICUa)'
> 008/12:[0178] [FC] 'hw/timer: RX62N internal timer modules'
> 009/12:[----] [--] 'hw/char: RX62N serial communication interface (SCI)'
> 010/12:[0004] [FC] 'hw/rx: RX Target hardware definition'
> 011/12:[----] [--] 'Add rx-softmmu'
> 012/12:[0004] [FC] 'MAINTAINERS: Add RX'
>=20
> - you removed rx_abs(),
> - one change in trans_RACW()
> - fixed typos (Richard fixe them)
> - LOT of changes in the timer device, you added RCMTChannelState()
>=20
> Hmm you did reset some of the R-b T-b tags.
>=20
>=20
> I guess Richard already prepared a pull request for your v14.
>=20
> At this point I'd prefer the v14 get merged, and the v15 changes amended
> as new commits. This would ease review/testing.
>=20
> Maybe Richard can still amend the 'trans_RACW' one-line fix on his pullre=
q.
>=20
> Richard what's your take on this?
>=20
> Regards,
>=20
> Phil.

OK.
v15 fixes will be issued after merging.
Thanks.

> > My git repository is bellow.
> > git://git.pf.osdn.net/gitroot/y/ys/ysato/qemu.git tags/rx-20190522
> >=20
> > Testing binaries bellow.
> > u-boot
> > Download - https://osdn.net/users/ysato/pf/qemu/dl/u-boot.bin.gz
> >=20
> > starting
> > $ gzip -d u-boot.bin.gz
> > $ qemu-system-rx -bios u-boot.bin
> >=20
> > linux and pico-root (only sash)
> > Download - https://osdn.net/users/ysato/pf/qemu/dl/zImage (kernel)
> >            https://osdn.net/users/ysato/pf/qemu/dl/rx-qemu.dtb (DeviceT=
ree)
> >=20
> > starting
> > $ qemu-system-rx -kernel zImage -dtb rx-qemu.dtb -append "earlycon"
> >=20
> > Yoshinori Sato (12):
> >   qemu/bitops.h: Add extract8 and extract16
> >   hw/registerfields.h: Add 8bit and 16bit register macros.
> >   target/rx: TCG translation
> >   target/rx: TCG helper
> >   target/rx: CPU definition
> >   target/rx: RX disassembler
> >   hw/intc: RX62N interrupt controller (ICUa)
> >   hw/timer: RX62N internal timer modules
> >   hw/char: RX62N serial communication interface (SCI)
> >   hw/rx: RX Target hardware definition
> >   Add rx-softmmu
> >   MAINTAINERS: Add RX
>=20

--=20
Yosinori Sato

