<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.549 seconds; current allocated memory: 268.492 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.18 seconds; current allocated memory: 271.805 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,528 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 620 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 458 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 431 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 431 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 17,204 instructions in the design after the &apos;Array/Struct&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,579 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,579 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,579 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,610 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,612 instructions in the design after the &apos;Performance&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,610 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 33,709 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 24,665 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 24,649 instructions in the design after the &apos;HW Transforms&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 24,181 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;apply_box_blur(ap_uint&lt;8&gt; (*) [128], ap_uint&lt;8&gt; (*) [128])&apos; into &apos;apply_unsharp_mask(ap_uint&lt;8&gt; (*) [128], ap_uint&lt;8&gt; (*) [128])&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:41:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;apply_low_pass(ap_uint&lt;8&gt; (*) [128], ap_uint&lt;8&gt; (*) [128])&apos; into &apos;multi_filter(hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int, int)&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:109:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;apply_high_pass(ap_uint&lt;8&gt; (*) [128], ap_uint&lt;8&gt; (*) [128])&apos; into &apos;multi_filter(hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int, int)&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:108:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;apply_unsharp_mask(ap_uint&lt;8&gt; (*) [128], ap_uint&lt;8&gt; (*) [128])&apos; into &apos;multi_filter(hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int, int)&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:107:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;apply_box_blur(ap_uint&lt;8&gt; (*) [128], ap_uint&lt;8&gt; (*) [128])&apos; into &apos;multi_filter(hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int, int)&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:106:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;apply_sobel(ap_uint&lt;8&gt; (*) [128], ap_uint&lt;8&gt; (*) [128])&apos; into &apos;multi_filter(hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int, int)&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:105:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_29_3&apos; is marked as complete unroll implied by the pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:29:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_30_4&apos; is marked as complete unroll implied by the pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:30:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_29_3&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:29:30) in function &apos;multi_filter&apos; completely with a factor of 3 (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_30_4&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:30:34) in function &apos;multi_filter&apos; completely with a factor of 3 (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;blur.i&apos;: Complete partitioning on dimension 2. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:39:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image&apos;: Complete partitioning on dimension 2. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;result&apos;: Complete partitioning on dimension 2. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:92:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_0&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_1&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_10&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_100&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_101&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_102&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_103&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_104&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_105&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_106&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_107&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_108&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_109&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_11&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_110&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_111&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_112&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_113&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_114&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_115&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_116&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_117&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_118&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_119&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_12&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_120&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_121&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_122&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_123&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_124&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_125&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_126&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_127&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_13&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_14&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_15&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_16&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_17&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_18&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_19&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_2&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_20&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_21&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_22&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_23&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_24&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_25&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_26&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_27&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_28&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_29&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_3&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_30&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_31&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_32&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_33&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_34&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_35&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_36&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_37&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_38&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_39&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_4&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_40&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_41&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_42&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_43&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_44&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_45&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_46&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_47&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_48&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_49&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_5&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_50&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_51&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_52&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_53&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_54&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_55&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_56&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_57&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_58&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_59&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_6&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_60&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_61&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_62&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_63&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_64&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_65&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_66&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_67&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_68&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_69&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_7&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_70&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_71&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_72&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_73&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_74&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_75&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_76&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_77&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_78&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_79&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_8&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_80&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_81&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_82&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_83&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_84&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_85&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_86&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_87&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_88&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_89&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_9&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_90&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_91&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_92&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_93&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_94&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_95&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_96&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_97&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_98&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;image_99&apos; due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_0&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_1&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_2&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_3&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_4&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_5&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_6&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_7&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_8&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_9&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_10&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_11&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_12&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_13&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_14&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_15&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_16&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_17&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_18&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_19&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_20&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_21&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_22&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_23&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_24&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_25&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_26&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_27&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_28&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_29&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_30&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_31&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_32&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_33&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_34&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_35&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_36&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_37&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_38&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_39&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_40&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_41&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_42&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_43&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_44&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_45&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_46&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_47&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_48&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_49&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_50&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_51&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_52&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_53&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_54&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_55&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_56&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_57&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_58&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_59&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_60&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_61&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_62&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_63&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_64&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_65&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_66&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_67&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_68&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_69&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_70&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_71&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_72&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_73&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_74&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_75&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_76&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_77&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_78&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_79&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_80&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_81&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_82&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_83&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_84&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_85&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_86&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_87&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_88&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_89&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_90&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_91&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_92&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_93&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_94&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_95&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_96&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_97&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_98&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_99&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_100&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_101&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_102&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_103&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_104&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_105&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_106&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_107&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_108&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_109&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_110&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_111&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_112&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_113&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_114&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_115&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_116&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_117&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_118&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_119&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_120&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_121&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_122&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_123&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_124&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_125&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_126&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;image_127&apos;: Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 89.963 seconds; current allocated memory: 281.609 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 281.754 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 10.655 seconds; current allocated memory: 328.867 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.421 seconds; current allocated memory: 340.004 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;multi_filter&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:6:25)...16 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 53 seconds. CPU system time: 0 seconds. Elapsed time: 78.444 seconds; current allocated memory: 420.109 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_96_1&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:96:19) and &apos;VITIS_LOOP_97_2&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:97:26) in function &apos;multi_filter&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_6_1&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:6:18) and &apos;VITIS_LOOP_7_2&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:7:25) in function &apos;multi_filter&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_25_1&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:25:19) and &apos;VITIS_LOOP_26_2&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:26:26) in function &apos;multi_filter&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_25_1&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:25:19) and &apos;VITIS_LOOP_26_2&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:26:26) in function &apos;multi_filter&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_42_1&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:42:22) and &apos;VITIS_LOOP_43_2&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:43:26) in function &apos;multi_filter&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_55_1&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:55:19) and &apos;VITIS_LOOP_56_2&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:56:26) in function &apos;multi_filter&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_70_1&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:70:19) and &apos;VITIS_LOOP_71_2&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:71:26) in function &apos;multi_filter&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_113_4&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:113:27) and &apos;VITIS_LOOP_114_5&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114:31) in function &apos;multi_filter&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_112_3&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:112:23) and &apos;VITIS_LOOP_113_4&apos;(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:113:27) in function &apos;multi_filter&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_96_1&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:96:19) in function &apos;multi_filter&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_6_1&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:6:18) in function &apos;multi_filter&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_25_1&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:25:19) in function &apos;multi_filter&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_25_1&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:25:19) in function &apos;multi_filter&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_42_1&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:42:22) in function &apos;multi_filter&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_55_1&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:55:19) in function &apos;multi_filter&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_70_1&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:70:19) in function &apos;multi_filter&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_113_4&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:113:27) in function &apos;multi_filter&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_112_3&apos; (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:112:23) in function &apos;multi_filter&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 33 seconds. CPU system time: 0 seconds. Elapsed time: 46.401 seconds; current allocated memory: 664.820 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;multi_filter&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multi_filter_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_97_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_96_1_VITIS_LOOP_97_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop &apos;VITIS_LOOP_96_1_VITIS_LOOP_97_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 12.383 seconds; current allocated memory: 705.387 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 721.719 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln16) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_6_1_VITIS_LOOP_7_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop &apos;VITIS_LOOP_6_1_VITIS_LOOP_7_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 414 seconds. CPU system time: 0 seconds. Elapsed time: 590.633 seconds; current allocated memory: 741.375 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.651 seconds; current allocated memory: 741.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_25_1_VITIS_LOOP_26_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop &apos;VITIS_LOOP_25_1_VITIS_LOOP_26_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 233 seconds. CPU system time: 0 seconds. Elapsed time: 335.379 seconds; current allocated memory: 772.422 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.649 seconds; current allocated memory: 772.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_25_1_VITIS_LOOP_26_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop &apos;VITIS_LOOP_25_1_VITIS_LOOP_26_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 237 seconds. CPU system time: 0 seconds. Elapsed time: 341.664 seconds; current allocated memory: 804.625 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.76 seconds; current allocated memory: 820.703 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_42_1_VITIS_LOOP_43_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop &apos;VITIS_LOOP_42_1_VITIS_LOOP_43_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 17.819 seconds; current allocated memory: 829.840 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 17.995 seconds; current allocated memory: 829.992 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_55_1_VITIS_LOOP_56_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop &apos;VITIS_LOOP_55_1_VITIS_LOOP_56_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 343 seconds. CPU system time: 0 seconds. Elapsed time: 479.835 seconds; current allocated memory: 940.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 10.584 seconds; current allocated memory: 940.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln74) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_70_1_VITIS_LOOP_71_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop &apos;VITIS_LOOP_70_1_VITIS_LOOP_71_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 194 seconds. CPU system time: 0 seconds. Elapsed time: 293.179 seconds; current allocated memory: 940.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 19 seconds. CPU system time: 0 seconds. Elapsed time: 27.129 seconds; current allocated memory: 940.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (8.389 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.000 ns, effective delay budget: 8.000 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5&apos; consists of the following:
	&apos;load&apos; operation 31 bit (&apos;j&apos;, C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114) on local variable &apos;j&apos;, C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114 [163]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln114&apos;, C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114) [166]  (2.552 ns)
	&apos;select&apos; operation 1 bit (&apos;select_ln112_2&apos;, C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:112) [179]  (0.993 ns)
	&apos;select&apos; operation 31 bit (&apos;select_ln113&apos;, C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:113) [182]  (0.733 ns)
	&apos;add&apos; operation 31 bit (&apos;add_ln114&apos;, C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114) [453]  (2.522 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln114&apos;, C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114) of variable &apos;add_ln114&apos;, C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114 on local variable &apos;j&apos;, C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114 [460]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.084 seconds; current allocated memory: 940.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 940.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multi_filter&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 940.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 940.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multi_filter_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_97_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;multi_filter_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_97_2&apos; pipeline &apos;VITIS_LOOP_96_1_VITIS_LOOP_97_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_31ns_33ns_63_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_31ns_3ns_2_35_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multi_filter_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_97_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.229 seconds; current allocated memory: 940.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2&apos; pipeline &apos;VITIS_LOOP_6_1_VITIS_LOOP_7_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_11s_11s_22s_22_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_11s_11s_22_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_9ns_15_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_253_7_8_1_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_8_1_1&apos;: 384 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_7ns_3ns_2_11_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 7.468 seconds; current allocated memory: 940.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2&apos; pipeline &apos;VITIS_LOOP_25_1_VITIS_LOOP_26_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;am_addmul_11ns_10ns_13ns_25_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_9ns_15_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_253_7_8_1_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_8_1_1&apos;: 384 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_7ns_3ns_2_11_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 12.174 seconds; current allocated memory: 1001.535 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21&apos; pipeline &apos;VITIS_LOOP_25_1_VITIS_LOOP_26_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;am_addmul_11ns_10ns_13ns_25_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_9ns_15_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_253_7_8_1_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_8_1_1&apos;: 384 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_7ns_3ns_2_11_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 12.279 seconds; current allocated memory: 1.086 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2&apos; pipeline &apos;VITIS_LOOP_42_1_VITIS_LOOP_43_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_blur_127_local_RAM_AUTO_1R1W&apos; to &apos;multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_blur_127_local_RAM_AUTObkb&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8ns_10ns_17_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_257_7_8_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_8_1_1&apos;: 128 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_8ns_3ns_2_12_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;multi_filter_multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_blur_127_local_RAM_AUTObkb&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 9.734 seconds; current allocated memory: 1.164 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2&apos; pipeline &apos;VITIS_LOOP_55_1_VITIS_LOOP_56_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_9ns_15_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_253_7_8_1_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_8_1_1&apos;: 384 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_7ns_3ns_2_11_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 11.833 seconds; current allocated memory: 1.285 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2&apos; pipeline &apos;VITIS_LOOP_70_1_VITIS_LOOP_71_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;am_addmul_10ns_8ns_12ns_23_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_9ns_15_1_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_253_7_8_1_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_8_1_1&apos;: 380 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_7ns_3ns_2_11_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 3 seconds. Elapsed time: 14.478 seconds; current allocated memory: 1.419 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5&apos; pipeline &apos;VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_257_7_8_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 8.185 seconds; current allocated memory: 1.488 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multi_filter&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/in_stream_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/in_stream_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/in_stream_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/in_stream_V_user_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/in_stream_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/in_stream_V_id_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/in_stream_V_dest_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/out_stream_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/out_stream_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/out_stream_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/out_stream_V_user_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/out_stream_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/out_stream_V_id_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/out_stream_V_dest_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/rows&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multi_filter/cols&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;multi_filter&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;rows&apos;, &apos;cols&apos; and &apos;return&apos; to AXI-Lite port CTRL_BUS." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;multi_filter&apos; is 6240 from HDL expression: (1&apos;b1 == ap_CS_fsm_state13)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_31ns_31ns_62_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multi_filter&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;multi_filter_blur_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;multi_filter_image_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;multi_filter_result_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.487 seconds; current allocated memory: 1.527 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.397 seconds; current allocated memory: 1.573 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.764 seconds; current allocated memory: 1.574 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for multi_filter." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for multi_filter." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 119.21 MHz" resolution=""/>
</Messages>
