Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 00:10:10 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_00/post_route_timing.rpt
| Design       : buffer_16_12100_buffer_init_00
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
raddr_reg_reg[1]/C             rdata_reg_reg[10]_srl2/D       7.967         
raddr_reg_reg[1]/C             rdata_reg_reg[8]_srl2/D        8.089         
raddr_reg_reg[1]/C             rdata_reg_reg[2]_srl2/D        8.092         
raddr_reg_reg[0]/C             rdata_reg_reg[14]_srl2/D       8.099         
raddr_reg_reg[1]/C             rdata_reg_reg[0]_srl2/D        8.104         
raddr_reg_reg[0]/C             rdata_reg_reg[12]_srl2/D       8.120         
raddr_reg_reg[0]/C             rdata_reg_reg[13]_srl2/D       8.183         
raddr_reg_reg[0]/C             rdata_reg_reg[6]_srl2/D        8.217         
raddr_reg_reg[1]/C             rdata_reg_reg[11]_srl2/D       8.230         
raddr_reg_reg[1]/C             rdata_reg_reg[9]_srl2/D        8.234         
raddr_reg_reg[1]/C             rdata_reg_reg[3]_srl2/D        8.254         
raddr_reg_reg[0]/C             rdata_reg_reg[15]_srl2/D       8.294         
raddr_reg_reg[1]/C             rdata_reg_reg[1]_srl2/D        8.357         
raddr_reg_reg[1]/C             rdata_reg_reg[5]_srl2/D        8.427         
raddr_reg_reg[1]/C             rdata_reg_reg[4]_srl2/D        8.460         
raddr_reg_reg[0]/C             rdata_reg_reg[7]_srl2/D        8.501         
rdata_reg_reg[0]_srl2/CLK      pipeline_reg_0_reg[0]/D        8.792         
rdata_reg_reg[8]_srl2/CLK      pipeline_reg_0_reg[8]/D        8.792         
rdata_reg_reg[1]_srl2/CLK      pipeline_reg_0_reg[1]/D        8.807         
rdata_reg_reg[9]_srl2/CLK      pipeline_reg_0_reg[9]/D        8.807         
rdata_reg_reg[11]_srl2/CLK     pipeline_reg_0_reg[11]/D       8.811         
rdata_reg_reg[3]_srl2/CLK      pipeline_reg_0_reg[3]/D        8.811         
rdata_reg_reg[10]_srl2/CLK     pipeline_reg_0_reg[10]/D       8.813         
rdata_reg_reg[2]_srl2/CLK      pipeline_reg_0_reg[2]/D        8.813         
rdata_reg_reg[15]_srl2/CLK     pipeline_reg_0_reg[15]/D       8.820         
rdata_reg_reg[7]_srl2/CLK      pipeline_reg_0_reg[7]/D        8.820         
rdata_reg_reg[13]_srl2/CLK     pipeline_reg_0_reg[13]/D       8.826         
rdata_reg_reg[5]_srl2/CLK      pipeline_reg_0_reg[5]/D        8.826         
rdata_reg_reg[14]_srl2/CLK     pipeline_reg_0_reg[14]/D       8.834         
rdata_reg_reg[6]_srl2/CLK      pipeline_reg_0_reg[6]/D        8.834         
rdata_reg_reg[12]_srl2/CLK     pipeline_reg_0_reg[12]/D       8.835         
rdata_reg_reg[4]_srl2/CLK      pipeline_reg_0_reg[4]/D        8.835         



