âš™ï¸ Design Methodology
       Modular RTL architecture
       Synchronous FSM design
       Parameterized threshold limits
       Fault-priority handling mechanism
       Structured testbench verification
       Safety-oriented digital control logic

ğŸ“ Key Design Concepts Used
      Finite State Machine (FSM) Design
      Fault Detection & Masking
      Digital Protection Logic
      Safe Operating Area Monitoring
      Synchronous Reset Design
      Modular Integration Strategy
---

## ğŸ“Š Behavioral Simulation

The waveform below demonstrates normal operation, SOC variation,
charge/discharge control, and fault detection behavior.

![Behavioral Simulation](Behavioural_simulation.png)

---

## ğŸ§± RTL Synthesis View

Post-synthesis RTL schematic generated in Vivado.

![RTL Schematic](RTL.png)

---

## ğŸ— Implementation View

Post-implementation placement on Artix-7 device (xc7a25tcsg325-1L).

![Implementation](Implementation.png)

---

## ğŸ–¥ Device Floorplanning View

FPGA device utilization and placement view.

![Device View](Device.png)
