#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27982b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2757320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x275f250 .functor NOT 1, L_0x27cb030, C4<0>, C4<0>, C4<0>;
L_0x27cae10 .functor XOR 2, L_0x27cacd0, L_0x27cad70, C4<00>, C4<00>;
L_0x27caf20 .functor XOR 2, L_0x27cae10, L_0x27cae80, C4<00>, C4<00>;
v0x27c2d10_0 .net *"_ivl_10", 1 0, L_0x27cae80;  1 drivers
v0x27c2e10_0 .net *"_ivl_12", 1 0, L_0x27caf20;  1 drivers
v0x27c2ef0_0 .net *"_ivl_2", 1 0, L_0x27c5f90;  1 drivers
v0x27c2fb0_0 .net *"_ivl_4", 1 0, L_0x27cacd0;  1 drivers
v0x27c3090_0 .net *"_ivl_6", 1 0, L_0x27cad70;  1 drivers
v0x27c31c0_0 .net *"_ivl_8", 1 0, L_0x27cae10;  1 drivers
v0x27c32a0_0 .net "a", 0 0, v0x27bdc90_0;  1 drivers
v0x27c3340_0 .net "b", 0 0, v0x27bdd30_0;  1 drivers
v0x27c33e0_0 .net "c", 0 0, v0x27bddd0_0;  1 drivers
v0x27c3480_0 .var "clk", 0 0;
v0x27c3520_0 .net "d", 0 0, v0x27bdf10_0;  1 drivers
v0x27c35c0_0 .net "out_pos_dut", 0 0, L_0x27ca950;  1 drivers
v0x27c3660_0 .net "out_pos_ref", 0 0, L_0x27c4b90;  1 drivers
v0x27c3700_0 .net "out_sop_dut", 0 0, L_0x27c79b0;  1 drivers
v0x27c37a0_0 .net "out_sop_ref", 0 0, L_0x27997c0;  1 drivers
v0x27c3840_0 .var/2u "stats1", 223 0;
v0x27c38e0_0 .var/2u "strobe", 0 0;
v0x27c3980_0 .net "tb_match", 0 0, L_0x27cb030;  1 drivers
v0x27c3a50_0 .net "tb_mismatch", 0 0, L_0x275f250;  1 drivers
v0x27c3af0_0 .net "wavedrom_enable", 0 0, v0x27be1e0_0;  1 drivers
v0x27c3bc0_0 .net "wavedrom_title", 511 0, v0x27be280_0;  1 drivers
L_0x27c5f90 .concat [ 1 1 0 0], L_0x27c4b90, L_0x27997c0;
L_0x27cacd0 .concat [ 1 1 0 0], L_0x27c4b90, L_0x27997c0;
L_0x27cad70 .concat [ 1 1 0 0], L_0x27ca950, L_0x27c79b0;
L_0x27cae80 .concat [ 1 1 0 0], L_0x27c4b90, L_0x27997c0;
L_0x27cb030 .cmp/eeq 2, L_0x27c5f90, L_0x27caf20;
S_0x275bf80 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2757320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x275f630 .functor AND 1, v0x27bddd0_0, v0x27bdf10_0, C4<1>, C4<1>;
L_0x275fa10 .functor NOT 1, v0x27bdc90_0, C4<0>, C4<0>, C4<0>;
L_0x275fdf0 .functor NOT 1, v0x27bdd30_0, C4<0>, C4<0>, C4<0>;
L_0x2760070 .functor AND 1, L_0x275fa10, L_0x275fdf0, C4<1>, C4<1>;
L_0x2779bb0 .functor AND 1, L_0x2760070, v0x27bddd0_0, C4<1>, C4<1>;
L_0x27997c0 .functor OR 1, L_0x275f630, L_0x2779bb0, C4<0>, C4<0>;
L_0x27c4010 .functor NOT 1, v0x27bdd30_0, C4<0>, C4<0>, C4<0>;
L_0x27c4080 .functor OR 1, L_0x27c4010, v0x27bdf10_0, C4<0>, C4<0>;
L_0x27c4190 .functor AND 1, v0x27bddd0_0, L_0x27c4080, C4<1>, C4<1>;
L_0x27c4250 .functor NOT 1, v0x27bdc90_0, C4<0>, C4<0>, C4<0>;
L_0x27c4320 .functor OR 1, L_0x27c4250, v0x27bdd30_0, C4<0>, C4<0>;
L_0x27c4390 .functor AND 1, L_0x27c4190, L_0x27c4320, C4<1>, C4<1>;
L_0x27c4510 .functor NOT 1, v0x27bdd30_0, C4<0>, C4<0>, C4<0>;
L_0x27c4580 .functor OR 1, L_0x27c4510, v0x27bdf10_0, C4<0>, C4<0>;
L_0x27c44a0 .functor AND 1, v0x27bddd0_0, L_0x27c4580, C4<1>, C4<1>;
L_0x27c4710 .functor NOT 1, v0x27bdc90_0, C4<0>, C4<0>, C4<0>;
L_0x27c4810 .functor OR 1, L_0x27c4710, v0x27bdf10_0, C4<0>, C4<0>;
L_0x27c48d0 .functor AND 1, L_0x27c44a0, L_0x27c4810, C4<1>, C4<1>;
L_0x27c4a80 .functor XNOR 1, L_0x27c4390, L_0x27c48d0, C4<0>, C4<0>;
v0x275eb80_0 .net *"_ivl_0", 0 0, L_0x275f630;  1 drivers
v0x275ef80_0 .net *"_ivl_12", 0 0, L_0x27c4010;  1 drivers
v0x275f360_0 .net *"_ivl_14", 0 0, L_0x27c4080;  1 drivers
v0x275f740_0 .net *"_ivl_16", 0 0, L_0x27c4190;  1 drivers
v0x275fb20_0 .net *"_ivl_18", 0 0, L_0x27c4250;  1 drivers
v0x275ff00_0 .net *"_ivl_2", 0 0, L_0x275fa10;  1 drivers
v0x2760180_0 .net *"_ivl_20", 0 0, L_0x27c4320;  1 drivers
v0x27bc200_0 .net *"_ivl_24", 0 0, L_0x27c4510;  1 drivers
v0x27bc2e0_0 .net *"_ivl_26", 0 0, L_0x27c4580;  1 drivers
v0x27bc3c0_0 .net *"_ivl_28", 0 0, L_0x27c44a0;  1 drivers
v0x27bc4a0_0 .net *"_ivl_30", 0 0, L_0x27c4710;  1 drivers
v0x27bc580_0 .net *"_ivl_32", 0 0, L_0x27c4810;  1 drivers
v0x27bc660_0 .net *"_ivl_36", 0 0, L_0x27c4a80;  1 drivers
L_0x7f2207869018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27bc720_0 .net *"_ivl_38", 0 0, L_0x7f2207869018;  1 drivers
v0x27bc800_0 .net *"_ivl_4", 0 0, L_0x275fdf0;  1 drivers
v0x27bc8e0_0 .net *"_ivl_6", 0 0, L_0x2760070;  1 drivers
v0x27bc9c0_0 .net *"_ivl_8", 0 0, L_0x2779bb0;  1 drivers
v0x27bcaa0_0 .net "a", 0 0, v0x27bdc90_0;  alias, 1 drivers
v0x27bcb60_0 .net "b", 0 0, v0x27bdd30_0;  alias, 1 drivers
v0x27bcc20_0 .net "c", 0 0, v0x27bddd0_0;  alias, 1 drivers
v0x27bcce0_0 .net "d", 0 0, v0x27bdf10_0;  alias, 1 drivers
v0x27bcda0_0 .net "out_pos", 0 0, L_0x27c4b90;  alias, 1 drivers
v0x27bce60_0 .net "out_sop", 0 0, L_0x27997c0;  alias, 1 drivers
v0x27bcf20_0 .net "pos0", 0 0, L_0x27c4390;  1 drivers
v0x27bcfe0_0 .net "pos1", 0 0, L_0x27c48d0;  1 drivers
L_0x27c4b90 .functor MUXZ 1, L_0x7f2207869018, L_0x27c4390, L_0x27c4a80, C4<>;
S_0x27bd160 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2757320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27bdc90_0 .var "a", 0 0;
v0x27bdd30_0 .var "b", 0 0;
v0x27bddd0_0 .var "c", 0 0;
v0x27bde70_0 .net "clk", 0 0, v0x27c3480_0;  1 drivers
v0x27bdf10_0 .var "d", 0 0;
v0x27be000_0 .var/2u "fail", 0 0;
v0x27be0a0_0 .var/2u "fail1", 0 0;
v0x27be140_0 .net "tb_match", 0 0, L_0x27cb030;  alias, 1 drivers
v0x27be1e0_0 .var "wavedrom_enable", 0 0;
v0x27be280_0 .var "wavedrom_title", 511 0;
E_0x276d660/0 .event negedge, v0x27bde70_0;
E_0x276d660/1 .event posedge, v0x27bde70_0;
E_0x276d660 .event/or E_0x276d660/0, E_0x276d660/1;
S_0x27bd490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27bd160;
 .timescale -12 -12;
v0x27bd6d0_0 .var/2s "i", 31 0;
E_0x276d500 .event posedge, v0x27bde70_0;
S_0x27bd7d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27bd160;
 .timescale -12 -12;
v0x27bd9d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27bdab0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27bd160;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27be460 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2757320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27c4d40 .functor AND 1, v0x27bdc90_0, v0x27bdd30_0, C4<1>, C4<1>;
L_0x27c4ee0 .functor AND 1, L_0x27c4d40, v0x27bddd0_0, C4<1>, C4<1>;
L_0x27c50d0 .functor NOT 1, v0x27bdf10_0, C4<0>, C4<0>, C4<0>;
L_0x27c5250 .functor AND 1, L_0x27c4ee0, L_0x27c50d0, C4<1>, C4<1>;
L_0x27c5390 .functor AND 1, v0x27bdc90_0, v0x27bdd30_0, C4<1>, C4<1>;
L_0x27c5510 .functor AND 1, L_0x27c5390, v0x27bddd0_0, C4<1>, C4<1>;
L_0x27c5610 .functor AND 1, L_0x27c5510, v0x27bdf10_0, C4<1>, C4<1>;
L_0x27c56d0 .functor AND 1, v0x27bdc90_0, v0x27bdd30_0, C4<1>, C4<1>;
L_0x27c5790 .functor NOT 1, v0x27bddd0_0, C4<0>, C4<0>, C4<0>;
L_0x27c5800 .functor AND 1, L_0x27c56d0, L_0x27c5790, C4<1>, C4<1>;
L_0x27c5970 .functor AND 1, L_0x27c5800, v0x27bdf10_0, C4<1>, C4<1>;
L_0x27c59e0 .functor NOT 1, v0x27bdd30_0, C4<0>, C4<0>, C4<0>;
L_0x27c5ac0 .functor AND 1, v0x27bdc90_0, L_0x27c59e0, C4<1>, C4<1>;
L_0x27c5b80 .functor NOT 1, v0x27bddd0_0, C4<0>, C4<0>, C4<0>;
L_0x27c5a50 .functor AND 1, L_0x27c5ac0, L_0x27c5b80, C4<1>, C4<1>;
L_0x27c5d10 .functor AND 1, L_0x27c5a50, v0x27bdf10_0, C4<1>, C4<1>;
L_0x27c5e60 .functor NOT 1, v0x27bdd30_0, C4<0>, C4<0>, C4<0>;
L_0x27c5ed0 .functor AND 1, v0x27bdc90_0, L_0x27c5e60, C4<1>, C4<1>;
L_0x27c6030 .functor AND 1, L_0x27c5ed0, v0x27bddd0_0, C4<1>, C4<1>;
L_0x27c60f0 .functor AND 1, L_0x27c6030, v0x27bdf10_0, C4<1>, C4<1>;
L_0x27c6260 .functor NOT 1, v0x27bdc90_0, C4<0>, C4<0>, C4<0>;
L_0x27c62d0 .functor AND 1, L_0x27c6260, v0x27bdd30_0, C4<1>, C4<1>;
L_0x27c6450 .functor AND 1, L_0x27c62d0, v0x27bddd0_0, C4<1>, C4<1>;
L_0x27c6510 .functor AND 1, L_0x27c6450, v0x27bdf10_0, C4<1>, C4<1>;
L_0x27c66a0 .functor NOT 1, v0x27bdc90_0, C4<0>, C4<0>, C4<0>;
L_0x27c6710 .functor AND 1, L_0x27c66a0, v0x27bdd30_0, C4<1>, C4<1>;
L_0x27c68b0 .functor AND 1, L_0x27c6710, v0x27bddd0_0, C4<1>, C4<1>;
L_0x27c6970 .functor NOT 1, v0x27bdf10_0, C4<0>, C4<0>, C4<0>;
L_0x27c6ad0 .functor AND 1, L_0x27c68b0, L_0x27c6970, C4<1>, C4<1>;
L_0x27c6c10 .functor NOT 1, v0x27bdc90_0, C4<0>, C4<0>, C4<0>;
L_0x27c6d80 .functor AND 1, L_0x27c6c10, v0x27bdd30_0, C4<1>, C4<1>;
L_0x27c6e40 .functor AND 1, L_0x27c6d80, v0x27bddd0_0, C4<1>, C4<1>;
L_0x27c7010 .functor AND 1, L_0x27c6e40, v0x27bdf10_0, C4<1>, C4<1>;
L_0x27c70d0 .functor OR 1, L_0x27c5250, L_0x27c5610, C4<0>, C4<0>;
L_0x27c7300 .functor OR 1, L_0x27c70d0, L_0x27c5970, C4<0>, C4<0>;
L_0x27c7410 .functor OR 1, L_0x27c7300, L_0x27c5d10, C4<0>, C4<0>;
L_0x27c7650 .functor OR 1, L_0x27c7410, L_0x27c60f0, C4<0>, C4<0>;
L_0x27c7760 .functor OR 1, L_0x27c7650, L_0x27c6510, C4<0>, C4<0>;
L_0x27c7520 .functor OR 1, L_0x27c7760, L_0x27c6ad0, C4<0>, C4<0>;
L_0x27c79b0 .functor OR 1, L_0x27c7520, L_0x27c7010, C4<0>, C4<0>;
L_0x27c7c60 .functor NOT 1, v0x27bdc90_0, C4<0>, C4<0>, C4<0>;
L_0x27c7cd0 .functor NOT 1, v0x27bdd30_0, C4<0>, C4<0>, C4<0>;
L_0x27c7ea0 .functor AND 1, L_0x27c7c60, L_0x27c7cd0, C4<1>, C4<1>;
L_0x27c7fb0 .functor NOT 1, v0x27bddd0_0, C4<0>, C4<0>, C4<0>;
L_0x27c83a0 .functor AND 1, L_0x27c7ea0, L_0x27c7fb0, C4<1>, C4<1>;
L_0x27c84b0 .functor AND 1, L_0x27c83a0, v0x27bdf10_0, C4<1>, C4<1>;
L_0x27c8900 .functor NOT 1, v0x27bdc90_0, C4<0>, C4<0>, C4<0>;
L_0x27c8b80 .functor AND 1, L_0x27c8900, v0x27bdd30_0, C4<1>, C4<1>;
L_0x27c8dd0 .functor NOT 1, v0x27bddd0_0, C4<0>, C4<0>, C4<0>;
L_0x27c8e40 .functor AND 1, L_0x27c8b80, L_0x27c8dd0, C4<1>, C4<1>;
L_0x27c90f0 .functor AND 1, L_0x27c8e40, v0x27bdf10_0, C4<1>, C4<1>;
L_0x27c91b0 .functor OR 1, L_0x27c84b0, L_0x27c90f0, C4<0>, C4<0>;
L_0x27c9470 .functor AND 1, v0x27bdc90_0, v0x27bdd30_0, C4<1>, C4<1>;
L_0x27c94e0 .functor NOT 1, v0x27bddd0_0, C4<0>, C4<0>, C4<0>;
L_0x27c9710 .functor AND 1, L_0x27c9470, L_0x27c94e0, C4<1>, C4<1>;
L_0x27c9820 .functor AND 1, L_0x27c9710, v0x27bdf10_0, C4<1>, C4<1>;
L_0x27c9ab0 .functor OR 1, L_0x27c91b0, L_0x27c9820, C4<0>, C4<0>;
L_0x27c9bc0 .functor NOT 1, v0x27bdc90_0, C4<0>, C4<0>, C4<0>;
L_0x27c9e10 .functor AND 1, L_0x27c9bc0, v0x27bdd30_0, C4<1>, C4<1>;
L_0x27c9ed0 .functor AND 1, L_0x27c9e10, v0x27bddd0_0, C4<1>, C4<1>;
L_0x27ca180 .functor AND 1, L_0x27c9ed0, v0x27bdf10_0, C4<1>, C4<1>;
L_0x27ca240 .functor OR 1, L_0x27c9ab0, L_0x27ca180, C4<0>, C4<0>;
L_0x27ca550 .functor AND 1, v0x27bdc90_0, v0x27bdd30_0, C4<1>, C4<1>;
L_0x27ca5c0 .functor AND 1, L_0x27ca550, v0x27bddd0_0, C4<1>, C4<1>;
L_0x27ca890 .functor AND 1, L_0x27ca5c0, v0x27bdf10_0, C4<1>, C4<1>;
L_0x27ca950 .functor OR 1, L_0x27ca240, L_0x27ca890, C4<0>, C4<0>;
v0x27be620_0 .net *"_ivl_0", 0 0, L_0x27c4d40;  1 drivers
v0x27be700_0 .net *"_ivl_10", 0 0, L_0x27c5510;  1 drivers
v0x27be7e0_0 .net *"_ivl_100", 0 0, L_0x27c90f0;  1 drivers
v0x27be8d0_0 .net *"_ivl_102", 0 0, L_0x27c91b0;  1 drivers
v0x27be9b0_0 .net *"_ivl_104", 0 0, L_0x27c9470;  1 drivers
v0x27beae0_0 .net *"_ivl_106", 0 0, L_0x27c94e0;  1 drivers
v0x27bebc0_0 .net *"_ivl_108", 0 0, L_0x27c9710;  1 drivers
v0x27beca0_0 .net *"_ivl_110", 0 0, L_0x27c9820;  1 drivers
v0x27bed80_0 .net *"_ivl_112", 0 0, L_0x27c9ab0;  1 drivers
v0x27beef0_0 .net *"_ivl_114", 0 0, L_0x27c9bc0;  1 drivers
v0x27befd0_0 .net *"_ivl_116", 0 0, L_0x27c9e10;  1 drivers
v0x27bf0b0_0 .net *"_ivl_118", 0 0, L_0x27c9ed0;  1 drivers
v0x27bf190_0 .net *"_ivl_120", 0 0, L_0x27ca180;  1 drivers
v0x27bf270_0 .net *"_ivl_122", 0 0, L_0x27ca240;  1 drivers
v0x27bf350_0 .net *"_ivl_124", 0 0, L_0x27ca550;  1 drivers
v0x27bf430_0 .net *"_ivl_126", 0 0, L_0x27ca5c0;  1 drivers
v0x27bf510_0 .net *"_ivl_128", 0 0, L_0x27ca890;  1 drivers
v0x27bf700_0 .net *"_ivl_14", 0 0, L_0x27c56d0;  1 drivers
v0x27bf7e0_0 .net *"_ivl_16", 0 0, L_0x27c5790;  1 drivers
v0x27bf8c0_0 .net *"_ivl_18", 0 0, L_0x27c5800;  1 drivers
v0x27bf9a0_0 .net *"_ivl_2", 0 0, L_0x27c4ee0;  1 drivers
v0x27bfa80_0 .net *"_ivl_22", 0 0, L_0x27c59e0;  1 drivers
v0x27bfb60_0 .net *"_ivl_24", 0 0, L_0x27c5ac0;  1 drivers
v0x27bfc40_0 .net *"_ivl_26", 0 0, L_0x27c5b80;  1 drivers
v0x27bfd20_0 .net *"_ivl_28", 0 0, L_0x27c5a50;  1 drivers
v0x27bfe00_0 .net *"_ivl_32", 0 0, L_0x27c5e60;  1 drivers
v0x27bfee0_0 .net *"_ivl_34", 0 0, L_0x27c5ed0;  1 drivers
v0x27bffc0_0 .net *"_ivl_36", 0 0, L_0x27c6030;  1 drivers
v0x27c00a0_0 .net *"_ivl_4", 0 0, L_0x27c50d0;  1 drivers
v0x27c0180_0 .net *"_ivl_40", 0 0, L_0x27c6260;  1 drivers
v0x27c0260_0 .net *"_ivl_42", 0 0, L_0x27c62d0;  1 drivers
v0x27c0340_0 .net *"_ivl_44", 0 0, L_0x27c6450;  1 drivers
v0x27c0420_0 .net *"_ivl_48", 0 0, L_0x27c66a0;  1 drivers
v0x27c0710_0 .net *"_ivl_50", 0 0, L_0x27c6710;  1 drivers
v0x27c07f0_0 .net *"_ivl_52", 0 0, L_0x27c68b0;  1 drivers
v0x27c08d0_0 .net *"_ivl_54", 0 0, L_0x27c6970;  1 drivers
v0x27c09b0_0 .net *"_ivl_58", 0 0, L_0x27c6c10;  1 drivers
v0x27c0a90_0 .net *"_ivl_60", 0 0, L_0x27c6d80;  1 drivers
v0x27c0b70_0 .net *"_ivl_62", 0 0, L_0x27c6e40;  1 drivers
v0x27c0c50_0 .net *"_ivl_66", 0 0, L_0x27c70d0;  1 drivers
v0x27c0d30_0 .net *"_ivl_68", 0 0, L_0x27c7300;  1 drivers
v0x27c0e10_0 .net *"_ivl_70", 0 0, L_0x27c7410;  1 drivers
v0x27c0ef0_0 .net *"_ivl_72", 0 0, L_0x27c7650;  1 drivers
v0x27c0fd0_0 .net *"_ivl_74", 0 0, L_0x27c7760;  1 drivers
v0x27c10b0_0 .net *"_ivl_76", 0 0, L_0x27c7520;  1 drivers
v0x27c1190_0 .net *"_ivl_8", 0 0, L_0x27c5390;  1 drivers
v0x27c1270_0 .net *"_ivl_80", 0 0, L_0x27c7c60;  1 drivers
v0x27c1350_0 .net *"_ivl_82", 0 0, L_0x27c7cd0;  1 drivers
v0x27c1430_0 .net *"_ivl_84", 0 0, L_0x27c7ea0;  1 drivers
v0x27c1510_0 .net *"_ivl_86", 0 0, L_0x27c7fb0;  1 drivers
v0x27c15f0_0 .net *"_ivl_88", 0 0, L_0x27c83a0;  1 drivers
v0x27c16d0_0 .net *"_ivl_90", 0 0, L_0x27c84b0;  1 drivers
v0x27c17b0_0 .net *"_ivl_92", 0 0, L_0x27c8900;  1 drivers
v0x27c1890_0 .net *"_ivl_94", 0 0, L_0x27c8b80;  1 drivers
v0x27c1970_0 .net *"_ivl_96", 0 0, L_0x27c8dd0;  1 drivers
v0x27c1a50_0 .net *"_ivl_98", 0 0, L_0x27c8e40;  1 drivers
v0x27c1b30_0 .net "a", 0 0, v0x27bdc90_0;  alias, 1 drivers
v0x27c1bd0_0 .net "b", 0 0, v0x27bdd30_0;  alias, 1 drivers
v0x27c1cc0_0 .net "c", 0 0, v0x27bddd0_0;  alias, 1 drivers
v0x27c1db0_0 .net "d", 0 0, v0x27bdf10_0;  alias, 1 drivers
v0x27c1ea0_0 .net "out_pos", 0 0, L_0x27ca950;  alias, 1 drivers
v0x27c1f60_0 .net "out_sop", 0 0, L_0x27c79b0;  alias, 1 drivers
v0x27c2020_0 .net "y1", 0 0, L_0x27c5250;  1 drivers
v0x27c20e0_0 .net "y2", 0 0, L_0x27c5610;  1 drivers
v0x27c21a0_0 .net "y3", 0 0, L_0x27c5970;  1 drivers
v0x27c2670_0 .net "y4", 0 0, L_0x27c5d10;  1 drivers
v0x27c2730_0 .net "y5", 0 0, L_0x27c60f0;  1 drivers
v0x27c27f0_0 .net "y6", 0 0, L_0x27c6510;  1 drivers
v0x27c28b0_0 .net "y7", 0 0, L_0x27c6ad0;  1 drivers
v0x27c2970_0 .net "y8", 0 0, L_0x27c7010;  1 drivers
S_0x27c2af0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2757320;
 .timescale -12 -12;
E_0x27539f0 .event anyedge, v0x27c38e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27c38e0_0;
    %nor/r;
    %assign/vec4 v0x27c38e0_0, 0;
    %wait E_0x27539f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27bd160;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27be000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27be0a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27bd160;
T_4 ;
    %wait E_0x276d660;
    %load/vec4 v0x27be140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27be000_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27bd160;
T_5 ;
    %wait E_0x276d500;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %wait E_0x276d500;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %wait E_0x276d500;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %wait E_0x276d500;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %wait E_0x276d500;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %wait E_0x276d500;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %wait E_0x276d500;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %wait E_0x276d500;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %wait E_0x276d500;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %wait E_0x276d500;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %wait E_0x276d500;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %wait E_0x276d500;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %wait E_0x276d500;
    %load/vec4 v0x27be000_0;
    %store/vec4 v0x27be0a0_0, 0, 1;
    %fork t_1, S_0x27bd490;
    %jmp t_0;
    .scope S_0x27bd490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27bd6d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27bd6d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x276d500;
    %load/vec4 v0x27bd6d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27bd6d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27bd6d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27bd160;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276d660;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27bdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bdd30_0, 0;
    %assign/vec4 v0x27bdc90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27be000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27be0a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2757320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c3480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c38e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2757320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27c3480_0;
    %inv;
    %store/vec4 v0x27c3480_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2757320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27bde70_0, v0x27c3a50_0, v0x27c32a0_0, v0x27c3340_0, v0x27c33e0_0, v0x27c3520_0, v0x27c37a0_0, v0x27c3700_0, v0x27c3660_0, v0x27c35c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2757320;
T_9 ;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2757320;
T_10 ;
    %wait E_0x276d660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c3840_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3840_0, 4, 32;
    %load/vec4 v0x27c3980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3840_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c3840_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3840_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27c37a0_0;
    %load/vec4 v0x27c37a0_0;
    %load/vec4 v0x27c3700_0;
    %xor;
    %load/vec4 v0x27c37a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3840_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3840_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27c3660_0;
    %load/vec4 v0x27c3660_0;
    %load/vec4 v0x27c35c0_0;
    %xor;
    %load/vec4 v0x27c3660_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3840_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27c3840_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3840_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2013_q2/iter4/response1/top_module.sv";
