var group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#a8ebe37b344c3e949ef54def885e945dd", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#a717f107bc9be964eb409381f9fb88b9a", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#gac5ab1a6e06d0a21acd413fec9846f46c", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#gae563648c16d358ef276a70f706cee561", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#gae092aa2f9e46f616625821b99a09607f", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#ga3841f22c7a87221a6a57113f59fb529b", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#ga7ccc8afe352d9ccafd495cea4073358d", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#gab82754d95a1af12f9afdf8997c358d44", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#ga729f0ae46fca60b899cf27015f695d9e", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#gaa7d37b6f5b7dcafe50925ed0ae9ce0ea", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#gad632ef33861ca53d9db6bc089c827713", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#ga21719524855ecf9aaf5ddf59754d3737", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#ga2aa8815a302872b21463535f56529b0c", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#ga0d20de362f22d9fbcf2d95ce64022fa1", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#ga6f1c4e6f236e36f0c9f858f8fb645f66", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#gaeff7186993db27e9f0d0586d1a82b79c", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#ga87e84ff988c9819169d543faddf5e8c6", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#ga733bd965ba8a844d39ca7f8adcf91e43", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#ga3aef7758f00b2dbe61ac62fb2bab3b9f", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#gac683a742f55b1e4ed3a3fef0b3091784", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#gaf46442fd8e8cd02c8794e25ae6e6b747", null ]
];