-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_47_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    RoundKey_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    RoundKey_ce0 : OUT STD_LOGIC;
    RoundKey_we0 : OUT STD_LOGIC;
    RoundKey_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    RoundKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    RoundKey_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    RoundKey_ce1 : OUT STD_LOGIC;
    RoundKey_we1 : OUT STD_LOGIC;
    RoundKey_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    RoundKey_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    sbox_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sbox_ce0 : OUT STD_LOGIC;
    sbox_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_47_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_FC : STD_LOGIC_VECTOR (7 downto 0) := "11111100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln47_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal Rcon_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Rcon_ce0 : STD_LOGIC;
    signal Rcon_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_211 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal shl_ln1_fu_230_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1_reg_474 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_fu_238_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_reg_483 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln54_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_499 : STD_LOGIC_VECTOR (0 downto 0);
    signal tempa_2_reg_512 : STD_LOGIC_VECTOR (7 downto 0);
    signal Rcon_load_reg_532 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempa_3_reg_537 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal tempa_4_reg_542 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempa_reg_548 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_fu_326_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_reg_558 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal xor_ln69_fu_368_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln69_reg_579 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln70_fu_374_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln70_reg_584 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln71_fu_425_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln71_reg_604 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln49_fu_244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_fu_255_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln66_fu_280_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln51_fu_301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln52_fu_311_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_fu_316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln62_fu_321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln69_fu_331_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln70_fu_342_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln63_fu_347_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_fu_385_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln72_fu_395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln64_fu_400_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln69_1_fu_411_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln70_1_fu_420_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_1_fu_442_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln72_1_fu_459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_52 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_2_fu_285_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln72_fu_447_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln50_fu_249_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_17_fu_260_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal div_i_udiv_fu_270_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln51_fu_296_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln52_fu_306_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln70_fu_336_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempa_8_fu_351_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempa_12_fu_361_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempa_11_fu_355_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln71_fu_380_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln72_fu_390_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln70_1_fu_415_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempa_10_fu_405_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln71_1_fu_437_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempa_9_fu_431_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln72_1_fu_454_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_47_2_Rcon IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_encrypt_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    Rcon_U : component aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_47_2_Rcon
    generic map (
        DataWidth => 8,
        AddressRange => 11,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Rcon_address0,
        ce0 => Rcon_ce0,
        q0 => Rcon_q0);

    flow_control_loop_pipe_sequential_init_U : component aes_encrypt_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_start_int = ap_const_logic_1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_52_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln47_fu_224_p2 = ap_const_lv1_0)) then 
                    i_fu_52 <= i_2_fu_285_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_52 <= ap_const_lv6_4;
                end if;
            end if; 
        end if;
    end process;

    reg_211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                reg_211 <= RoundKey_q0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                reg_211 <= RoundKey_q1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                Rcon_load_reg_532 <= Rcon_q0;
                tempa_2_reg_512 <= RoundKey_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (icmp_ln47_fu_224_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln54_reg_499 <= icmp_ln54_fu_264_p2;
                    k_reg_483(7 downto 2) <= k_fu_238_p2(7 downto 2);
                    shl_ln1_reg_474(7 downto 2) <= shl_ln1_fu_230_p3(7 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    m_reg_558(7 downto 2) <= m_fu_326_p2(7 downto 2);
                tempa_3_reg_537 <= RoundKey_q1;
                tempa_4_reg_542 <= RoundKey_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln54_reg_499 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tempa_reg_548 <= sbox_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                xor_ln69_reg_579 <= xor_ln69_fu_368_p2;
                xor_ln70_reg_584 <= xor_ln70_fu_374_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                xor_ln71_reg_604 <= xor_ln71_fu_425_p2;
            end if;
        end if;
    end process;
    shl_ln1_reg_474(1 downto 0) <= "00";
    k_reg_483(1 downto 0) <= "00";
    m_reg_558(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, icmp_ln47_fu_224_p2, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start_int = ap_const_logic_1) and (icmp_ln47_fu_224_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    Rcon_address0 <= zext_ln66_fu_280_p1(4 - 1 downto 0);

    Rcon_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            Rcon_ce0 <= ap_const_logic_1;
        else 
            Rcon_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RoundKey_address0_assign_proc : process(ap_CS_fsm_state1, icmp_ln47_fu_224_p2, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state3, ap_CS_fsm_state4, zext_ln50_fu_255_p1, zext_ln52_fu_311_p1, zext_ln70_fu_342_p1, zext_ln72_fu_395_p1, zext_ln70_1_fu_420_p1, zext_ln72_1_fu_459_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            RoundKey_address0 <= zext_ln72_1_fu_459_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RoundKey_address0 <= zext_ln70_1_fu_420_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RoundKey_address0 <= zext_ln72_fu_395_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            RoundKey_address0 <= zext_ln70_fu_342_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RoundKey_address0 <= zext_ln52_fu_311_p1(8 - 1 downto 0);
        elsif (((icmp_ln47_fu_224_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            RoundKey_address0 <= zext_ln50_fu_255_p1(8 - 1 downto 0);
        else 
            RoundKey_address0 <= "XXXXXXXX";
        end if; 
    end process;


    RoundKey_address1_assign_proc : process(ap_CS_fsm_state1, icmp_ln47_fu_224_p2, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state3, ap_CS_fsm_state4, zext_ln49_fu_244_p1, zext_ln51_fu_301_p1, zext_ln69_fu_331_p1, zext_ln71_fu_385_p1, zext_ln69_1_fu_411_p1, zext_ln71_1_fu_442_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            RoundKey_address1 <= zext_ln71_1_fu_442_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RoundKey_address1 <= zext_ln69_1_fu_411_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RoundKey_address1 <= zext_ln71_fu_385_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            RoundKey_address1 <= zext_ln69_fu_331_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RoundKey_address1 <= zext_ln51_fu_301_p1(8 - 1 downto 0);
        elsif (((icmp_ln47_fu_224_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            RoundKey_address1 <= zext_ln49_fu_244_p1(8 - 1 downto 0);
        else 
            RoundKey_address1 <= "XXXXXXXX";
        end if; 
    end process;


    RoundKey_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln47_fu_224_p2, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start_int = ap_const_logic_1) and (icmp_ln47_fu_224_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            RoundKey_ce0 <= ap_const_logic_1;
        else 
            RoundKey_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RoundKey_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln47_fu_224_p2, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start_int = ap_const_logic_1) and (icmp_ln47_fu_224_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            RoundKey_ce1 <= ap_const_logic_1;
        else 
            RoundKey_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    RoundKey_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state5, xor_ln70_reg_584, xor_ln72_fu_447_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            RoundKey_d0 <= xor_ln72_fu_447_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RoundKey_d0 <= xor_ln70_reg_584;
        else 
            RoundKey_d0 <= "XXXXXXXX";
        end if; 
    end process;


    RoundKey_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state5, xor_ln69_reg_579, xor_ln71_reg_604)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            RoundKey_d1 <= xor_ln71_reg_604;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RoundKey_d1 <= xor_ln69_reg_579;
        else 
            RoundKey_d1 <= "XXXXXXXX";
        end if; 
    end process;


    RoundKey_we0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            RoundKey_we0 <= ap_const_logic_1;
        else 
            RoundKey_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RoundKey_we1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            RoundKey_we1 <= ap_const_logic_1;
        else 
            RoundKey_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln47_fu_224_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln47_fu_224_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_state1, i_fu_52, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv6_4;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_52;
        end if; 
    end process;

    div_i_udiv_fu_270_p4 <= ap_sig_allocacmp_i_1(5 downto 2);
    empty_17_fu_260_p1 <= ap_sig_allocacmp_i_1(2 - 1 downto 0);
    i_2_fu_285_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv6_1));
    icmp_ln47_fu_224_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv6_2C) else "0";
    icmp_ln54_fu_264_p2 <= "1" when (empty_17_fu_260_p1 = ap_const_lv2_0) else "0";
    k_fu_238_p2 <= std_logic_vector(unsigned(shl_ln1_fu_230_p3) + unsigned(ap_const_lv8_FC));
    m_fu_326_p2 <= std_logic_vector(unsigned(shl_ln1_reg_474) + unsigned(ap_const_lv8_F0));
    or_ln50_fu_249_p2 <= (k_fu_238_p2 or ap_const_lv8_1);
    or_ln51_fu_296_p2 <= (k_reg_483 or ap_const_lv8_2);
    or_ln52_fu_306_p2 <= (k_reg_483 or ap_const_lv8_3);
    or_ln70_1_fu_415_p2 <= (shl_ln1_reg_474 or ap_const_lv8_1);
    or_ln70_fu_336_p2 <= (m_fu_326_p2 or ap_const_lv8_1);
    or_ln71_1_fu_437_p2 <= (shl_ln1_reg_474 or ap_const_lv8_2);
    or_ln71_fu_380_p2 <= (m_reg_558 or ap_const_lv8_2);
    or_ln72_1_fu_454_p2 <= (shl_ln1_reg_474 or ap_const_lv8_3);
    or_ln72_fu_390_p2 <= (m_reg_558 or ap_const_lv8_3);

    sbox_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, icmp_ln54_reg_499, ap_CS_fsm_state3, ap_CS_fsm_state4, zext_ln61_fu_316_p1, zext_ln62_fu_321_p1, zext_ln63_fu_347_p1, zext_ln64_fu_400_p1)
    begin
        if ((icmp_ln54_reg_499 = ap_const_lv1_1)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                sbox_address0 <= zext_ln64_fu_400_p1(8 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                sbox_address0 <= zext_ln63_fu_347_p1(8 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                sbox_address0 <= zext_ln62_fu_321_p1(8 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                sbox_address0 <= zext_ln61_fu_316_p1(8 - 1 downto 0);
            else 
                sbox_address0 <= "XXXXXXXX";
            end if;
        else 
            sbox_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sbox_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, icmp_ln54_reg_499, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((((icmp_ln54_reg_499 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln54_reg_499 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((icmp_ln54_reg_499 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln54_reg_499 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            sbox_ce0 <= ap_const_logic_1;
        else 
            sbox_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln1_fu_230_p3 <= (ap_sig_allocacmp_i_1 & ap_const_lv2_0);
    tempa_10_fu_405_p3 <= 
        sbox_q0 when (icmp_ln54_reg_499(0) = '1') else 
        tempa_3_reg_537;
    tempa_11_fu_355_p3 <= 
        sbox_q0 when (icmp_ln54_reg_499(0) = '1') else 
        tempa_2_reg_512;
    tempa_12_fu_361_p3 <= 
        tempa_8_fu_351_p2 when (icmp_ln54_reg_499(0) = '1') else 
        reg_211;
    tempa_8_fu_351_p2 <= (tempa_reg_548 xor Rcon_load_reg_532);
    tempa_9_fu_431_p3 <= 
        sbox_q0 when (icmp_ln54_reg_499(0) = '1') else 
        tempa_4_reg_542;
    xor_ln69_fu_368_p2 <= (tempa_12_fu_361_p3 xor RoundKey_q1);
    xor_ln70_fu_374_p2 <= (tempa_11_fu_355_p3 xor RoundKey_q0);
    xor_ln71_fu_425_p2 <= (tempa_10_fu_405_p3 xor RoundKey_q1);
    xor_ln72_fu_447_p2 <= (tempa_9_fu_431_p3 xor reg_211);
    zext_ln49_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_fu_238_p2),64));
    zext_ln50_fu_255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln50_fu_249_p2),64));
    zext_ln51_fu_301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln51_fu_296_p2),64));
    zext_ln52_fu_311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln52_fu_306_p2),64));
    zext_ln61_fu_316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(RoundKey_q0),64));
    zext_ln62_fu_321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(RoundKey_q1),64));
    zext_ln63_fu_347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tempa_4_reg_542),64));
    zext_ln64_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_211),64));
    zext_ln66_fu_280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(div_i_udiv_fu_270_p4),64));
    zext_ln69_1_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_reg_474),64));
    zext_ln69_fu_331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_fu_326_p2),64));
    zext_ln70_1_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_1_fu_415_p2),64));
    zext_ln70_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_fu_336_p2),64));
    zext_ln71_1_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln71_1_fu_437_p2),64));
    zext_ln71_fu_385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln71_fu_380_p2),64));
    zext_ln72_1_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln72_1_fu_454_p2),64));
    zext_ln72_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln72_fu_390_p2),64));
end behav;
