;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 1, 0
	ADD 1, 0
	SUB -41, <-924
	SPL <-121, 106
	SUB #-72, @200
	MOV -41, <-24
	SUB @-127, 100
	JMP @412, #240
	JMP -41, @-24
	SUB 0, @20
	JMZ <121, 106
	SUB 72, @310
	SUB 2, @0
	CMP #72, @200
	CMP @129, @106
	MOV -41, <-924
	MOV -41, <-924
	SPL <-127, 100
	MOV -41, <-924
	CMP 1, <20
	SUB 1, 200
	SUB #72, @200
	SUB @500, 2
	JMZ <-161, 190
	JMZ <121, 106
	CMP #72, @200
	SUB #72, @200
	SUB #72, @200
	SUB #-41, -924
	SUB @500, 2
	SLT 721, 0
	SPL @72, #260
	SUB 12, @10
	JMP 12, <10
	SPL @-72, <200
	ADD 290, -860
	ADD 290, -860
	SUB 12, @10
	DJN -1, @-20
	CMP @10, 9
	JMZ <121, 106
	SPL @22, #261
	SPL @72, #260
	CMP -207, <-120
	MOV -7, <-20
	MOV -1, <-20
