# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project.gen/sources_1/ip/vio_user_encoder/sim/vio_user_encoder.v" \
"../../../../project.gen/sources_1/ip/ila_user_encoder/sim/ila_user_encoder.v" \
"../../../../project.ip_user_files/ip/ila_user_leds/sim/ila_user_leds.v" \
"../../../../project.ip_user_files/ip/vio_user_leds/sim/vio_user_leds.v" \
"../../../../../src/common/clock_enable_generator.v" \
"../../../../../src/encoder/i_user_encoder.v" \
"../../../../../src/led/io_user_leds.v" \
"../../../../../src/led/pwm_controller.v" \
"../../../../../src/led/rainbow_controller.v" \
"../../../../../src/top.v" \
"../../../../../sim/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
