INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmd_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/usb_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sim_1/new/usb_interface_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_interface_tb
