module freq_div (
    input  CLK_in,
    input  RST,
    output reg CLK_50,
    output reg CLK_10,
    output reg CLK_1
);

reg [2:0] cnt_10;
reg [5:0] cnt_100;

always @(posedge CLK_in or posedge RST) begin
    if (RST) begin
        CLK_50  <= 1'b0;
        CLK_10  <= 1'b0;
        CLK_1   <= 1'b0;
        cnt_10  <= 3'd0;
        cnt_100 <= 6'd0;
    end else begin
        // CLK_50 generation: toggle every CLK_in cycle (divide by 2)
        CLK_50 <= ~CLK_50;

        // CLK_10 generation: divide by 10 (5 cycles high, 5 cycles low)
        if (cnt_10 == 3'd4) begin
            CLK_10 <= ~CLK_10;
            cnt_10 <= 3'd0;
        end else begin
            cnt_10 <= cnt_10 + 1'b1;
        end

        // CLK_1 generation: divide by 100 (50 cycles high, 50 cycles low)
        if (cnt_100 == 6'd49) begin
            CLK_1 <= ~CLK_1;
            cnt_100 <= 6'd0;
        end else begin
            cnt_100 <= cnt_100 + 1'b1;
        end
    end
end

endmodule