ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"OSCILLOSCOPE_ADC.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.OSCILLOSCOPE_ADC_InitConfig,"ax",%progbits
  21              		.align	2
  22              		.global	OSCILLOSCOPE_ADC_InitConfig
  23              		.thumb
  24              		.thumb_func
  25              		.type	OSCILLOSCOPE_ADC_InitConfig, %function
  26              	OSCILLOSCOPE_ADC_InitConfig:
  27              	.LFB213:
  28              		.file 1 "Generated_Source\\PSoC6\\OSCILLOSCOPE_ADC.c"
   1:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \file     OSCILLOSCOPE_ADC.c
   3:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \version  3.10
   4:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
   5:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief
   6:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Provides the source code to the API for the OSCILLOSCOPE_ADC Component.
   7:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
   8:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ********************************************************************************
   9:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \copyright
  10:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * (c) 2017-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * This software, including source code, documentation and related
  12:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * materials ("Software"), is owned by Cypress Semiconductor
  13:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Corporation ("Cypress") and is protected by and subject to worldwide
  14:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * patent protection (United States and foreign), United States copyright
  15:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * laws and international treaty provisions. Therefore, you may use this
  16:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Software only as provided in the license agreement accompanying the
  17:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * software package from which you obtained this Software ("EULA").
  18:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * If no EULA applies, Cypress hereby grants you a personal, nonexclusive,
  19:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * non-transferable license to copy, modify, and compile the
  20:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Software source code solely for use in connection with Cypress's
  21:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * integrated circuit products. Any reproduction, modification, translation,
  22:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * compilation, or representation of this Software except as specified
  23:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * above is prohibited without the express written permission of Cypress.
  24:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO
  25:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING,
  26:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED
  27:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
  28:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * PARTICULAR PURPOSE. Cypress reserves the right to make
  29:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * changes to the Software without notice. Cypress does not assume any
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 2


  30:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * liability arising out of the application or use of the Software or any
  31:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * product or circuit described in the Software. Cypress does not
  32:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * authorize its products for use in any products where a malfunction or
  33:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * failure of the Cypress product may reasonably be expected to result in
  34:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * significant property damage, injury or death ("High Risk Product"). By
  35:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * including Cypress's product in a High Risk Product, the manufacturer
  36:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * of such system or application assumes all risk of such use and in doing
  37:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * so agrees to indemnify Cypress against all liability.
  38:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
  39:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** #include "OSCILLOSCOPE_ADC.h"
  40:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** #include <sysint/cy_sysint.h>
  41:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** #include <cyfitter_sysint_cfg.h>
  42:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
  43:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** uint8_t OSCILLOSCOPE_ADC_initVar = 0u;
  44:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** uint8_t OSCILLOSCOPE_ADC_selected = 0u; /* 0 if no configuration selected. 1 otherwise. */
  45:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** uint32_t OSCILLOSCOPE_ADC_currentConfig = 0u; /* Currently active configuration */
  46:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
  47:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /*******************************************************************************
  48:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Function Name: OSCILLOSCOPE_ADC_Start
  49:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ****************************************************************************//**
  50:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
  51:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief Performs all required initialization for this component and enables the
  52:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *  power. The power will be set to the appropriate power based on the clock
  53:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *  frequency.
  54:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
  55:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param None
  56:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
  57:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \return None
  58:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
  59:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \sideeffect None
  60:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
  61:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \globalvars
  62:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *  \ref OSCILLOSCOPE_ADC_initVar (RW)
  63:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
  64:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
  65:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** void OSCILLOSCOPE_ADC_Start(void)
  66:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** {
  67:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     if (OSCILLOSCOPE_ADC_INIT_VAR_INIT_FLAG != (OSCILLOSCOPE_ADC_INIT_VAR_INIT_FLAG & OSCILLOSCOPE_
  68:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     {
  69:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         OSCILLOSCOPE_ADC_Init();
  70:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         OSCILLOSCOPE_ADC_initVar |= OSCILLOSCOPE_ADC_INIT_VAR_INIT_FLAG;
  71:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     }
  72:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
  73:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     OSCILLOSCOPE_ADC_Enable();
  74:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
  75:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     return;
  76:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** }
  77:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
  78:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /*******************************************************************************
  79:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Function Name: OSCILLOSCOPE_ADC_StartEx
  80:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ****************************************************************************//**
  81:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
  82:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief This function starts the OSCILLOSCOPE_ADC and sets the Interrupt
  83:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Service Routine to the provided address using the
  84:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Cy_SysInt_Init() function. Refer to the Interrupt component
  85:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * datasheet for more information on the Cy_SysInt_Init() function.
  86:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 3


  87:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param address This is the address of a user defined function for the ISR.
  88:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
  89:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \return None
  90:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
  91:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \sideeffect None
  92:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
  93:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
  94:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** void OSCILLOSCOPE_ADC_StartEx(cy_israddress userIsr)
  95:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** {
  96:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     OSCILLOSCOPE_ADC_Start();
  97:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
  98:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     /* Interrupt core assignment will be up to the user. Initialize and enable the interrupt*/
  99:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #ifdef OSCILLOSCOPE_ADC_IRQ__INTC_CORTEXM4_ASSIGNED
 100:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #if (CY_CPU_CORTEX_M4)
 101:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         (void)Cy_SysInt_Init(&OSCILLOSCOPE_ADC_IRQ_cfg, userIsr);
 102:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         NVIC_EnableIRQ(OSCILLOSCOPE_ADC_IRQ_cfg.intrSrc);
 103:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 104:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 105:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 106:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #ifdef OSCILLOSCOPE_ADC_IRQ__INTC_CORTEXM0P_ASSIGNED
 107:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #if (CY_CPU_CORTEX_M0P)
 108:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         (void)Cy_SysInt_Init(&OSCILLOSCOPE_ADC_IRQ_cfg, userIsr);
 109:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         NVIC_EnableIRQ(OSCILLOSCOPE_ADC_IRQ_cfg.intrSrc);
 110:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 111:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 112:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 113:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** }
 114:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 115:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /* ****************************************************************************
 116:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Function Name: OSCILLOSCOPE_ADC_InitConfig
 117:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ****************************************************************************//*
 118:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 119:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief Configures all of the registers for a given configuration for scanning.
 120:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 121:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param scan Number of scan defined in the OSCILLOSCOPE_ADC.
 122:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 123:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \return None
 124:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 125:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \sideeffect None
 126:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 127:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
 128:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** void OSCILLOSCOPE_ADC_InitConfig(const OSCILLOSCOPE_ADC_CONFIG_STRUCT *config)
 129:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** {
  29              		.loc 1 129 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              	.LVL0:
  34 0000 38B5     		push	{r3, r4, r5, lr}
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 3, -16
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
  40 0002 0546     		mov	r5, r0
  41              	.LVL1:
 130:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     bool deInitRouting = false;
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 4


 131:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 132:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     /* If there is an internal SAR clock, set up its divider values. */
 133:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #if (OSCILLOSCOPE_ADC_CLOCK_INTERNAL)
 134:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         OSCILLOSCOPE_ADC_intSarClock_Disable();
 135:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         OSCILLOSCOPE_ADC_intSarClock_SetDivider(config->clkDivider);
 136:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         OSCILLOSCOPE_ADC_intSarClock_Enable();
 137:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif /* OSCILLOSCOPE_ADC_CLOCK_INTERNAL */
 138:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 139:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     /* Init SAR and MUX registers */
 140:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     (void)Cy_SAR_DeInit(OSCILLOSCOPE_ADC_SAR__HW, deInitRouting);
  42              		.loc 1 140 0
  43 0004 044C     		ldr	r4, .L3
  44 0006 0021     		movs	r1, #0
  45 0008 2046     		mov	r0, r4
  46              	.LVL2:
  47 000a FFF7FEFF 		bl	Cy_SAR_DeInit
  48              	.LVL3:
 141:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     (void)Cy_SAR_Init(OSCILLOSCOPE_ADC_SAR__HW, config->hwConfigStc);
  49              		.loc 1 141 0
  50 000e A968     		ldr	r1, [r5, #8]
  51 0010 2046     		mov	r0, r4
  52 0012 FFF7FEFF 		bl	Cy_SAR_Init
  53              	.LVL4:
  54 0016 38BD     		pop	{r3, r4, r5, pc}
  55              	.LVL5:
  56              	.L4:
  57              		.align	2
  58              	.L3:
  59 0018 00001D41 		.word	1092419584
  60              		.cfi_endproc
  61              	.LFE213:
  62              		.size	OSCILLOSCOPE_ADC_InitConfig, .-OSCILLOSCOPE_ADC_InitConfig
  63              		.section	.text.OSCILLOSCOPE_ADC_StartConvert,"ax",%progbits
  64              		.align	2
  65              		.global	OSCILLOSCOPE_ADC_StartConvert
  66              		.thumb
  67              		.thumb_func
  68              		.type	OSCILLOSCOPE_ADC_StartConvert, %function
  69              	OSCILLOSCOPE_ADC_StartConvert:
  70              	.LFB215:
 142:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 143:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     /* Connect Vminus to VSSA when even one channel is single-ended or multiple channels configured
 144:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     if(1uL == OSCILLOSCOPE_ADC_MUX_SWITCH0_INIT)
 145:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     {
 146:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         Cy_SAR_SetVssaVminusSwitch(OSCILLOSCOPE_ADC_SAR__HW, CY_SAR_SWITCH_CLOSE);
 147:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 148:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         /* Set MUX_HW_CTRL_VSSA in MUX_SWITCH_HW_CTRL when multiple channels enabled */
 149:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         if(1uL < config->numChannels)
 150:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         {
 151:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             Cy_SAR_SetVssaSarSeqCtrl(OSCILLOSCOPE_ADC_SAR__HW, CY_SAR_SWITCH_SEQ_CTRL_ENABLE);
 152:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         }
 153:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     }
 154:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 155:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     return;
 156:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** }
 157:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 158:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /* ****************************************************************************
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 5


 159:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Function Name: OSCILLOSCOPE_ADC_SelectConfig
 160:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ****************************************************************************//*
 161:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 162:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief Selects the predefined configuration for scanning.
 163:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 164:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param config Number of configuration in the OSCILLOSCOPE_ADC.
 165:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 166:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param restart Set to 1u if the OSCILLOSCOPE_ADC should be  restarted after
 167:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * selecting the configuration.
 168:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 169:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
 170:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** void OSCILLOSCOPE_ADC_SelectConfig(uint32_t config, uint32_t restart)
 171:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** {
 172:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     /* Check whether the configuration number is valid or not */
 173:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     if(OSCILLOSCOPE_ADC_TOTAL_CONFIGS > config)
 174:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     {
 175:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         /* Stop the ADC before changing configurations */
 176:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         OSCILLOSCOPE_ADC_Stop();
 177:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         OSCILLOSCOPE_ADC_selected = 1u;
 178:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 179:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         if(0u == OSCILLOSCOPE_ADC_initVar)
 180:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         {
 181:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             OSCILLOSCOPE_ADC_Init();
 182:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             OSCILLOSCOPE_ADC_initVar |= OSCILLOSCOPE_ADC_INIT_VAR_INIT_FLAG;
 183:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         }
 184:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         #if (OSCILLOSCOPE_ADC_VREF_ROUTED)
 185:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             OSCILLOSCOPE_ADC_vrefAMux_DisconnectAll();
 186:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         #endif
 187:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 188:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         OSCILLOSCOPE_ADC_InitConfig(&OSCILLOSCOPE_ADC_allConfigs[config]);
 189:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 190:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         #if (OSCILLOSCOPE_ADC_VREF_ROUTED)
 191:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             OSCILLOSCOPE_ADC_vrefAMux_Select((uint8)config);
 192:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         #endif
 193:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 194:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         OSCILLOSCOPE_ADC_currentConfig = config;
 195:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 196:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         if(1u == restart)
 197:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         {
 198:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             /* Restart the ADC */
 199:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             OSCILLOSCOPE_ADC_Start();
 200:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 201:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             /* Restart the scan */
 202:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             OSCILLOSCOPE_ADC_StartConvert();
 203:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         }
 204:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     }
 205:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     return;
 206:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** }
 207:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 208:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /*******************************************************************************
 209:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Function Name: OSCILLOSCOPE_ADC_StartConvert
 210:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ****************************************************************************//**
 211:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 212:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief In continuous mode, this API starts the conversion process and it runs
 213:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * continuously.
 214:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 215:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * In Single Shot mode, the function triggers a single scan and
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 6


 216:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * every scan requires a call of this function. The mode is set with the
 217:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Sample Mode parameter in the customizer. The customizer setting can be
 218:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * overridden at run time with the OSCILLOSCOPE_ADC_SetConvertMode() function.
 219:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 220:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param None
 221:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 222:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \return None
 223:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 224:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \sideeffect None
 225:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 226:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
 227:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** void OSCILLOSCOPE_ADC_StartConvert(void)
 228:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** {
  71              		.loc 1 228 0
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75 0000 08B5     		push	{r3, lr}
  76              		.cfi_def_cfa_offset 8
  77              		.cfi_offset 3, -8
  78              		.cfi_offset 14, -4
 229:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     if (SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk == (OSCILLOSCOPE_ADC_SAR__HW->SAMPLE_CTRL & SAR_SAMPL
  79              		.loc 1 229 0
  80 0002 074B     		ldr	r3, .L9
  81 0004 5B68     		ldr	r3, [r3, #4]
  82 0006 13F4802F 		tst	r3, #262144
  83 000a 04D0     		beq	.L6
 230:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     {
 231:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         Cy_SAR_StartConvert(OSCILLOSCOPE_ADC_SAR__HW, CY_SAR_START_CONVERT_CONTINUOUS);
  84              		.loc 1 231 0
  85 000c 0121     		movs	r1, #1
  86 000e 0448     		ldr	r0, .L9
  87 0010 FFF7FEFF 		bl	Cy_SAR_StartConvert
  88              	.LVL6:
  89 0014 08BD     		pop	{r3, pc}
  90              	.L6:
 232:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     }
 233:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     else
 234:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     {
 235:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         Cy_SAR_StartConvert(OSCILLOSCOPE_ADC_SAR__HW, CY_SAR_START_CONVERT_SINGLE_SHOT);
  91              		.loc 1 235 0
  92 0016 0021     		movs	r1, #0
  93 0018 0148     		ldr	r0, .L9
  94 001a FFF7FEFF 		bl	Cy_SAR_StartConvert
  95              	.LVL7:
  96 001e 08BD     		pop	{r3, pc}
  97              	.L10:
  98              		.align	2
  99              	.L9:
 100 0020 00001D41 		.word	1092419584
 101              		.cfi_endproc
 102              	.LFE215:
 103              		.size	OSCILLOSCOPE_ADC_StartConvert, .-OSCILLOSCOPE_ADC_StartConvert
 104              		.section	.text.OSCILLOSCOPE_ADC_SetConvertMode,"ax",%progbits
 105              		.align	2
 106              		.global	OSCILLOSCOPE_ADC_SetConvertMode
 107              		.thumb
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 7


 108              		.thumb_func
 109              		.type	OSCILLOSCOPE_ADC_SetConvertMode, %function
 110              	OSCILLOSCOPE_ADC_SetConvertMode:
 111              	.LFB216:
 236:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     }
 237:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** }
 238:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 239:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /*******************************************************************************
 240:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Function Name: OSCILLOSCOPE_ADC_SetConvertMode
 241:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ****************************************************************************//**
 242:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 243:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief Sets the conversion mode to either Single-Shot or continuous. This
 244:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * function overrides the settings applied in the customizer. Changing
 245:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * configurations will restore the values set in the customizer.
 246:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 247:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param mode Sets the conversion mode.
 248:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 249:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \return None
 250:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 251:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \sideeffect None
 252:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 253:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
 254:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** void OSCILLOSCOPE_ADC_SetConvertMode(cy_en_sar_start_convert_sel_t mode)
 255:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** {
 112              		.loc 1 255 0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 117              	.LVL8:
 256:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     switch(mode)
 118              		.loc 1 256 0
 119 0000 0128     		cmp	r0, #1
 120 0002 05D1     		bne	.L15
 257:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     {
 258:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     case CY_SAR_START_CONVERT_CONTINUOUS:
 259:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         OSCILLOSCOPE_ADC_SAR__HW->SAMPLE_CTRL |= SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk;
 121              		.loc 1 259 0
 122 0004 054A     		ldr	r2, .L16
 123 0006 5368     		ldr	r3, [r2, #4]
 124 0008 43F48023 		orr	r3, r3, #262144
 125 000c 5360     		str	r3, [r2, #4]
 260:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         break;
 126              		.loc 1 260 0
 127 000e 7047     		bx	lr
 128              	.L15:
 261:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     case CY_SAR_START_CONVERT_SINGLE_SHOT:
 262:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     default:
 263:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         OSCILLOSCOPE_ADC_SAR__HW->SAMPLE_CTRL &= ~SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk;
 129              		.loc 1 263 0
 130 0010 024A     		ldr	r2, .L16
 131 0012 5368     		ldr	r3, [r2, #4]
 132 0014 23F48023 		bic	r3, r3, #262144
 133 0018 5360     		str	r3, [r2, #4]
 134 001a 7047     		bx	lr
 135              	.L17:
 136              		.align	2
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 8


 137              	.L16:
 138 001c 00001D41 		.word	1092419584
 139              		.cfi_endproc
 140              	.LFE216:
 141              		.size	OSCILLOSCOPE_ADC_SetConvertMode, .-OSCILLOSCOPE_ADC_SetConvertMode
 142              		.section	.text.OSCILLOSCOPE_ADC_IRQ_Enable,"ax",%progbits
 143              		.align	2
 144              		.global	OSCILLOSCOPE_ADC_IRQ_Enable
 145              		.thumb
 146              		.thumb_func
 147              		.type	OSCILLOSCOPE_ADC_IRQ_Enable, %function
 148              	OSCILLOSCOPE_ADC_IRQ_Enable:
 149              	.LFB217:
 264:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         break;
 265:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     }
 266:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** }
 267:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 268:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /* ****************************************************************************
 269:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Function Name: OSCILLOSCOPE_ADC_IRQ_Enable
 270:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ****************************************************************************//*
 271:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 272:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief Enables interrupts to occur at the end of a conversion. Global
 273:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * interrupts must also be enabled for the OSCILLOSCOPE_ADC interrupts to occur.
 274:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 275:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param None
 276:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 277:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \return None
 278:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 279:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \sideeffect None
 280:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 281:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
 282:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** void OSCILLOSCOPE_ADC_IRQ_Enable(void){
 150              		.loc 1 282 0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		@ link register save eliminated.
 283:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     /* Interrupt core assignment will be up to the user. */
 284:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #ifdef OSCILLOSCOPE_ADC_IRQ__INTC_CORTEXM4_ASSIGNED
 285:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #if (CY_CPU_CORTEX_M4)
 286:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         NVIC_EnableIRQ(OSCILLOSCOPE_ADC_IRQ_cfg.intrSrc);
 155              		.loc 1 286 0
 156 0000 074B     		ldr	r3, .L20
 157 0002 B3F90030 		ldrsh	r3, [r3]
 158              	.LVL9:
 159              	.LBB28:
 160              	.LBB29:
 161              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 9


  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 10


  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 11


 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 12


 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 13


 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 14


 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 15


 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 16


 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 17


 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 18


 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 19


 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 20


 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 21


 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 22


 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 23


 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 24


 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 25


 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 26


 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 27


1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 28


1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 29


1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 30


1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 31


1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 32


1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 33


1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 34


1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 35


1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 36


1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 37


1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 38


1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 162              		.loc 2 1679 0
 163 0006 002B     		cmp	r3, #0
 164 0008 08DB     		blt	.L18
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 165              		.loc 2 1681 0
 166 000a 5909     		lsrs	r1, r3, #5
 167 000c 03F01F03 		and	r3, r3, #31
 168              	.LVL10:
 169 0010 0122     		movs	r2, #1
 170 0012 02FA03F3 		lsl	r3, r2, r3
 171 0016 034A     		ldr	r2, .L20+4
 172 0018 42F82130 		str	r3, [r2, r1, lsl #2]
 173              	.LVL11:
 174              	.L18:
 175 001c 7047     		bx	lr
 176              	.L21:
 177 001e 00BF     		.align	2
 178              	.L20:
 179 0020 00000000 		.word	OSCILLOSCOPE_ADC_IRQ_cfg
 180 0024 00E100E0 		.word	-536813312
 181              	.LBE29:
 182              	.LBE28:
 183              		.cfi_endproc
 184              	.LFE217:
 185              		.size	OSCILLOSCOPE_ADC_IRQ_Enable, .-OSCILLOSCOPE_ADC_IRQ_Enable
 186              		.section	.text.OSCILLOSCOPE_ADC_IRQ_Disable,"ax",%progbits
 187              		.align	2
 188              		.global	OSCILLOSCOPE_ADC_IRQ_Disable
 189              		.thumb
 190              		.thumb_func
 191              		.type	OSCILLOSCOPE_ADC_IRQ_Disable, %function
 192              	OSCILLOSCOPE_ADC_IRQ_Disable:
 193              	.LFB218:
 287:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 288:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 289:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 290:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #ifdef OSCILLOSCOPE_ADC_IRQ__INTC_CORTEXM0P_ASSIGNED
 291:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #if (CY_CPU_CORTEX_M0P)
 292:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         NVIC_EnableIRQ(OSCILLOSCOPE_ADC_IRQ_cfg.intrSrc);
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 39


 293:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 294:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 295:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** }
 296:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 297:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /* ****************************************************************************
 298:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Function Name: OSCILLOSCOPE_ADC_IRQ_Disable
 299:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ****************************************************************************//*
 300:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 301:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief Disables end of conversion interrupts.
 302:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 303:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param None
 304:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 305:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \return None
 306:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 307:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \sideeffect None
 308:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 309:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
 310:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** void OSCILLOSCOPE_ADC_IRQ_Disable(void){
 194              		.loc 1 310 0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		@ link register save eliminated.
 311:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     /* Interrupt core assignment will be up to the user. */
 312:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #ifdef OSCILLOSCOPE_ADC_IRQ__INTC_CORTEXM4_ASSIGNED
 313:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #if (CY_CPU_CORTEX_M4)
 314:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         NVIC_DisableIRQ(OSCILLOSCOPE_ADC_IRQ_cfg.intrSrc);
 199              		.loc 1 314 0
 200 0000 094B     		ldr	r3, .L24
 201 0002 B3F90030 		ldrsh	r3, [r3]
 202              	.LVL12:
 203              	.LBB30:
 204              	.LBB31:
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 40


1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 205              		.loc 2 1715 0
 206 0006 002B     		cmp	r3, #0
 207 0008 0DDB     		blt	.L22
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 208              		.loc 2 1717 0
 209 000a 5A09     		lsrs	r2, r3, #5
 210 000c 03F01F03 		and	r3, r3, #31
 211              	.LVL13:
 212 0010 0121     		movs	r1, #1
 213 0012 01FA03F3 		lsl	r3, r1, r3
 214 0016 2032     		adds	r2, r2, #32
 215 0018 0449     		ldr	r1, .L24+4
 216 001a 41F82230 		str	r3, [r1, r2, lsl #2]
 217              	.LBB32:
 218              	.LBB33:
 219              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 41


  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 42


  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 43


 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 44


 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 45


 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 46


 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 47


 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 48


 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 49


 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 50


 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 51


 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 52


 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 53


 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 54


 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 55


 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 220              		.loc 3 882 0
 221              		.syntax unified
 222              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 56


 223 001e BFF34F8F 		dsb 0xF
 224              	@ 0 "" 2
 225              		.thumb
 226              		.syntax unified
 227              	.LBE33:
 228              	.LBE32:
 229              	.LBB34:
 230              	.LBB35:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 231              		.loc 3 871 0
 232              		.syntax unified
 233              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 234 0022 BFF36F8F 		isb 0xF
 235              	@ 0 "" 2
 236              	.LVL14:
 237              		.thumb
 238              		.syntax unified
 239              	.L22:
 240 0026 7047     		bx	lr
 241              	.L25:
 242              		.align	2
 243              	.L24:
 244 0028 00000000 		.word	OSCILLOSCOPE_ADC_IRQ_cfg
 245 002c 00E100E0 		.word	-536813312
 246              	.LBE35:
 247              	.LBE34:
 248              	.LBE31:
 249              	.LBE30:
 250              		.cfi_endproc
 251              	.LFE218:
 252              		.size	OSCILLOSCOPE_ADC_IRQ_Disable, .-OSCILLOSCOPE_ADC_IRQ_Disable
 253              		.section	.text.OSCILLOSCOPE_ADC_SetEosMask,"ax",%progbits
 254              		.align	2
 255              		.global	OSCILLOSCOPE_ADC_SetEosMask
 256              		.thumb
 257              		.thumb_func
 258              		.type	OSCILLOSCOPE_ADC_SetEosMask, %function
 259              	OSCILLOSCOPE_ADC_SetEosMask:
 260              	.LFB219:
 315:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 316:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 317:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 318:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #ifdef OSCILLOSCOPE_ADC_IRQ__INTC_CORTEXM0P_ASSIGNED
 319:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #if (CY_CPU_CORTEX_M0P)
 320:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         NVIC_DisableIRQ(OSCILLOSCOPE_ADC_IRQ_cfg.intrSrc);
 321:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 322:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 323:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** }
 324:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 325:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /*******************************************************************************
 326:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Function Name: OSCILLOSCOPE_ADC_SetEosMask
 327:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ****************************************************************************//**
 328:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 329:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief Sets or clears the End of Scan (EOS) interrupt mask.
 330:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 331:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param mask 1 to set the mask, 0 to clear the mask.
 332:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 57


 333:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \return None
 334:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 335:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \sideeffect All other bits in the INTR register are cleared by this function.
 336:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 337:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
 338:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** void OSCILLOSCOPE_ADC_SetEosMask(uint32_t mask)
 339:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** {
 261              		.loc 1 339 0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              	.LVL15:
 266 0000 00B5     		push	{lr}
 267              		.cfi_def_cfa_offset 4
 268              		.cfi_offset 14, -4
 340:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     uint32_t intrMaskReg;
 341:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 342:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     intrMaskReg = (0uL == mask) ? CY_SAR_DEINIT : SAR_INTR_MASK_EOS_MASK_Msk;
 269              		.loc 1 342 0
 270 0002 0030     		adds	r0, r0, #0
 271 0004 18BF     		it	ne
 272 0006 0120     		movne	r0, #1
 273              	.LVL16:
 274              	.LBB36:
 275              	.LBB37:
 276              		.file 4 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sar/cy_sar.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \file cy_sar.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Header file for the SAR driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Copyright 2017-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \addtogroup group_sar
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This driver configures and controls the SAR ADC subsystem block.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The functions and other declarations used in this driver are in cy_sar.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and declarations in the PDL. 
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This SAR ADC subsystem is comprised of:
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - a 12-bit SAR converter (SARADC)
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - an embedded reference block (SARREF)
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - a mux (\ref group_sar_sarmux "SARMUX") at the inputs of the converter
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - a sequence controller (\ref group_sar_sarmux "SARSEQ") that enables multi-channel acquisition
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       in a round robin fashion, without CPU intervention, to maximize scan rates.
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_block_diagram.png
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 58


  32:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The high level features of the subsystem are:
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - maximum sample rate of 1 Msps
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Sixteen individually configurable channels (depends on device routing capabilities)
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - per channel selectable
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - single-ended or differential input mode
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - input from external pin (8 channels in single-ended mode or 4 channels in differential mo
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *         or from internal signals (AMUXBUS, CTB, Die Temperature Sensor)
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - choose one of four programmable acquisition times
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - averaging and accumulation
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - scan can be triggered by firmware or hardware in single shot or continuous mode
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - hardware averaging from 2 to 256 samples
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - selectable voltage references
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - internal VDDA and VDDA/2 references
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - buffered 1.2 V bandgap reference from \ref group_sysanalog "AREF"
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - external reference from dedicated pin
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Interrupt generation
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_usage Usage
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The high level steps to use this driver are:
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   -# \ref group_sar_initialization
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   -# \ref group_sar_trigger_conversions
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   -# \ref group_sar_handle_interrupts
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   -# \ref group_sar_retrieve_result
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_initialization Initialization and Enable
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * To configure the SAR subsystem, call \ref Cy_SAR_Init. Pass in a pointer to the \ref SAR_Type
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * structure for the base hardware register address and pass in the configuration structure,
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref cy_stc_sar_config_t.
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * After initialization, call \ref Cy_SAR_Enable to enable the hardware.
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Here is guidance on how to set the data fields of the configuration structure:
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_ctrl uint32_t ctrl
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field specifies configurations that apply to all channels such as the Vref
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * source or the negative terminal selection for all single-ended channels.
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Select a value from each of the following enums that begin with "cy_en_sar_ctrl_" and "OR" them t
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_pwr_ctrl_vref_t
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_vref_sel_t
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_bypass_cap_t
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_neg_sel_t
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_hw_ctrl_negvref_t
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_comp_delay_t
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_comp_pwr_t
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_sarmux_deep_sleep_t
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_sarseq_routing_switches_t
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SAR_CTRL
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_sampleCtrl uint32_t sampleCtrl
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures sampling details that apply to all channels.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 59


  89:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Select a value from each of the following enums that begin with "cy_en_sar_sample_" and "OR" them
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_sample_ctrl_result_align_t
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_sample_ctrl_single_ended_format_t
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_sample_ctrl_differential_format_t
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_sample_ctrl_avg_cnt_t
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_sample_ctrl_avg_mode_t
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_sample_ctrl_trigger_mode_t
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SAMPLE_CTRL
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_sampleTime01 uint32_t sampleTime01
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures the value for sample times 0 and 1 in ADC clock cycles.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR has four programmable 10-bit aperture times that are configured using two data fields,
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref group_sar_init_struct_sampleTime01 and
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref group_sar_init_struct_sampleTime23.
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Ten bits allow for a range of 0 to 1023 cycles, however 0 and 1 are invalid.
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The minimum aperture time is 167 ns. With an 18 MHz ADC clock, this is
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * equal to 3 cycles or a value of 4 in this field. The actual aperture time is one cycle less than
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * the value stored in this field.
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Use the shifts defined in \ref cy_en_sar_sample_time_shift_t.
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SAMPLE_TIME01
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_sampleTime23 uint32_t sampleTime23
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures the value for sample times 2 and 3 in ADC clock cycles.
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Use the shifts defined in \ref cy_en_sar_sample_time_shift_t.
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SAMPLE_TIME23
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_rangeThres uint32_t rangeThres
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures the upper and lower thresholds for the range interrupt.
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * These thresholds apply on a global level for all channels with range detection enabled.
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SARSEQ supports range detection to allow for automatic detection of sample values
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * compared to two programmable thresholds without CPU involvement.
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Range detection is done after averaging, alignment, and sign extension (if applicable). In other 
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * threshold values need to have the same data format as the result data.
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The values are interpreted as signed or unsigned according to each channel's configuration.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Use the shifts defined in \ref cy_en_sar_range_thres_shift_t.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The \ref Cy_SAR_SetLowLimit and \ref Cy_SAR_SetHighLimit provide run-time configurability of thes
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_RANGE_THRES
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_rangeCond cy_en_sar_range_detect_condition_t rangeCond
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures the condition (below, inside, outside, or above) that will trigger
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * the range interrupt. Select a value from the \ref cy_en_sar_range_detect_condition_t enum.
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_chanEn uint32_t chanEn
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 60


 146:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures which channels will be scanned.
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Each bit corresponds to a channel. Bit 0 enables channel 0, bit 1 enables channel 1,
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * bit 2 enables channel 2, and so on.
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_chanConfig uint32_t chanConfig[16]
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Each channel has its own channel configuration register.
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The channel configuration specifies which pin/signal is connected to that channel
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and how the channel is sampled.
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Select a value from each of the following enums that begin with "cy_en_sar_chan_config_" and "OR"
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_input_mode_t
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_pos_pin_addr_t
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_pos_port_addr_t
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_avg_en_t
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_sample_time_t
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_neg_pin_addr_t
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_neg_port_addr_t
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Some important considerations are:
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - The POS_PORT_ADDR and POS_PIN_ADDR bit fields are used by the SARSEQ to select
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   the connection to the positive terminal (Vplus) of the ADC for each channel.
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - When the channel is an unpaired differential input (\ref CY_SAR_CHAN_DIFFERENTIAL_UNPAIRED), 
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   NEG_PORT_ADDR and NEG_PIN_ADDR are used by the SARSEQ to select the connection
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   to the negative terminal (Vminus) of the ADC.
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - When the channel is a differential input pair (\ref CY_SAR_CHAN_DIFFERENTIAL_PAIRED), the NEG
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   For differential input pairs, only the pin for the positive terminal needs to be
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   specified and this pin must be even. For example, Pin 0 (positive terminal) and Pin 1 (negative
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   are a pair. Pin 2 (positive terminal) and Pin 3 (negative terminal) are a pair.
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * If the SARSEQ is disabled (\ref cy_en_sar_ctrl_sarseq_routing_switches_t) or
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * it is not controlling any switches (\ref group_sar_init_struct_muxSwitchSqCtrl = 0), the port and
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * are ignored. This is possible when there is only one channel to scan.
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_CHAN_CONFIG
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_intrMask uint32_t intrMask
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures which interrupt events (end of scan, overflow, or firmware collision) will 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Select one or more values from the \ref cy_en_sar_intr_mask_t enum and "OR" them
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * together.
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_INTR_MASK
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_satIntrMask uint32_t satIntrMask
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures which channels will cause a saturation interrupt.
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SARSEQ has a saturation detect that is always applied to every conversion.
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This feature detects whether a channel's sample value is equal to the minimum or maximum values.
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This allows the firmware to take action, for example, discard the result, when the SARADC saturat
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The sample value is tested right after conversion, that is, before averaging. This means that it
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * can happen that the interrupt is set while the averaged result in the data register is not
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * equal to the minimum or maximum.
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 61


 203:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Each bit corresponds to a channel. A value of 0 disables saturation detection for all channels.
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_rangeIntrMask uint32_t rangeIntrMask
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures which channels will cause a range detection interrupt.
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Each bit corresponds to a channel. A value of 0 disables range detection for all channels.
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_muxSwitch uint32_t muxSwitch
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field is the firmware control of the SARMUX switches.
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Use one or more values from the \ref cy_en_sar_mux_switch_fw_ctrl_t enum and "OR" them together.
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * If the SARSEQ is enabled, the SARMUX switches that will be used must
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * also be closed using this firmware control.
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_MUX_SWITCH
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Firmware control can be changed at run-time by calling \ref Cy_SAR_SetAnalogSwitch with \ref CY_S
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and the desired switch states.
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_muxSwitchSqCtrl uint32_t muxSwitchSqCtrl
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field enables or disables SARSEQ control of the SARMUX switches.
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * To disable control of all switches, set this field to 0. To disable the SARSEQ all together,
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * use \ref CY_SAR_SARSEQ_SWITCH_DISABLE when configuring the \ref group_sar_init_struct_ctrl regist
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Use one or more values from the \ref cy_en_sar_mux_switch_sq_ctrl_t enum and "OR" them together.
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_MUX_SQ_CTRL
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * SARSEQ control can be changed at run-time by calling \ref Cy_SAR_SetSwitchSarSeqCtrl.
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_configRouting bool configRouting
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * If true, the \ref group_sar_init_struct_muxSwitch and \ref group_sar_init_struct_muxSwitchSqCtrl 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * will be used. If false, the fields will be ignored.
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_vrefMvValue uint32_t vrefMvValue
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field sets the value of the reference voltage in millivolts used. This value
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * is used for converting counts to volts in the \ref Cy_SAR_CountsTo_Volts, \ref Cy_SAR_CountsTo_mV
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref Cy_SAR_CountsTo_uVolts functions.
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_trigger_conversions Triggering Conversions
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR subsystem has the following modes for triggering a conversion:
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * <table class="doxtable">
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Mode</th>
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Description</th>
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Usage</th>
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Continuous</td>
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>After completing a scan, the
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     SARSEQ will immediately start the next scan. That is, the SARSEQ will always be BUSY.
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     As a result all other triggers, firmware or hardware, are essentially ignored.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 62


 260:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *  </td>
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>To enter this mode, call \ref Cy_SAR_StartConvert with \ref CY_SAR_START_CONVERT_CONTINUO
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     To stop continuous conversions, call \ref Cy_SAR_StopConvert.
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     </td>
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Firmware single shot</td>
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>A single conversion of all enabled channels is triggered with a function call to \ref Cy_
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     \ref CY_SAR_START_CONVERT_SINGLE_SHOT.
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     </td>
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     Firmware triggering is always available by calling \ref Cy_SAR_StartConvert with \ref CY_SAR_
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     To allow only firmware triggering, or disable
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     hardware triggering, set up the \ref cy_stc_sar_config_t config structure with \ref CY_SAR_TR
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     </td>
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Hardware edge sensitive</td>
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>A single conversion of all enabled channels is triggered on the rising edge of the hardwa
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     trigger signal.</td>
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>To enable this mode, set up the \ref cy_stc_sar_config_t config structure with
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     \ref CY_SAR_TRIGGER_MODE_FW_AND_HWEDGE.</td>
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *    </tr>
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *    <tr>
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Hardware level sensitive</td>
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Conversions are triggered continuously when the hardware trigger signal is high.</td>
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>To enable this mode, set up the \ref cy_stc_sar_config_t config structure with
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     \ref CY_SAR_TRIGGER_MODE_FW_AND_HWLEVEL.</td>
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *    </tr>
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * </table>
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The trigger mode can be changed during run time with \ref Cy_SAR_SetConvertMode.
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * For the hardware trigger modes, use the \ref group_trigmux driver to route an internal or externa
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * signal to the SAR trigger input.
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * When making the required \ref Cy_TrigMux_Connect calls, use the pre-defined enum, TRIG6_OUT_PASS_
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * for the SAR trigger input.
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_CONFIG_TRIGGER
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_handle_interrupts Handling Interrupts
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR can generate interrupts on these events:
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - End of scan (EOS): when scanning of all enabled channels complete.
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Overflow: when the result register is updated before the previous result is read.
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - FW collision: when a new trigger is received while the SAR is still processing the previous t
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Saturation detection: when the channel result is equal to the minimum or maximum value.
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Range detection: when the channel result meets the programmed upper or lower threshold values
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR interrupt to the NVIC is raised any time the intersection (logic and) of the interrupt
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * flags and the corresponding interrupt masks are non-zero.
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Implement an interrupt routine and assign it to the SAR interrupt.
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Use the pre-defined enum, pass_interrupt_sar_IRQn, as the interrupt source for the SAR.
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following code snippet demonstrates how to implement a routine to handle the interrupt.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 63


 317:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The routine gets called when any one of the SAR interrupts are triggered.
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * When servicing an interrupt, the user must clear the interrupt so that subsequent
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * interrupts can be handled.
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_ISR
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following code snippet demonstrates how to configure and enable the interrupt.
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_CONFIG_INTR
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Alternately, instead of handling the interrupts, the \ref Cy_SAR_IsEndConversion function
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * allows for firmware polling of the end of conversion status.
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_retrieve_result Retrieve Channel Results
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Retrieve the ADC result by calling \ref Cy_SAR_GetResult16 with the desired channel.
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * To convert the result to a voltage, pass the ADC result to \ref Cy_SAR_CountsTo_Volts, \ref Cy_SA
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref Cy_SAR_CountsTo_uVolts.
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_clock SAR Clock Configuration
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR requires a clock. Assign a clock to the SAR using the
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * pre-defined enum, PCLK_PASS_CLOCK_SAR, to identify the SAR subsystem.
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Set the clock divider value to achieve the desired clock rate. The SAR can support
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * a maximum frequency of 18 MHz.
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm4.c SAR_SNIPPET_CONFIGURE_CLOCK
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_scan_time Scan Rate
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The scan rate is dependent on the following:
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - ADC clock rate
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Number of channels
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Averaging
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Resolution
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Acquisition times
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_acquisition_time Acquisition Time
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The acquisition time of a channel is based on which of the four global aperture times are selecte
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * channel. The selection is done during initialization per channel with \ref group_sar_init_struct_
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The four global aperture times are also set during initialization with \ref group_sar_init_struct
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref group_sar_init_struct_sampleTime23. Note that these global aperture times are in SAR clock c
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * acquisition time is 1 less than that value in the register.
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_acquisition_time_eqn.png
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_channel_sample_time Channel Sample Time
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The sample time for a channel is the time required to acquire the analog signal
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and convert it to a digital code.
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_channel_sample_time_eqn.png
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR ADC is a 12-bit converter so Resolution = 12.
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 64


 374:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_total_scan_time Total Scan Time
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Channels using one of the sequential averaging modes (\ref CY_SAR_AVG_MODE_SEQUENTIAL_ACCUM or \r
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * are sampled multiple times per scan. The number of samples averaged are set during initialization
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * with \ref group_sar_init_struct_sampleCtrl using one of the values from \ref cy_en_sar_sample_ctr
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Channels that are not averaged or use the \ref CY_SAR_AVG_MODE_INTERLEAVED mode are only sampled 
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The total scan time is the sum of each channel's sample time multiplied by the samples per scan.
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_scan_rate_eqn.png
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * where N is the total number of channels in the scan.
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_sarmux SARMUX and SARSEQ
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SARMUX is an analog programmable multiplexer. Its switches can be controlled by the SARSEQ or
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and the inputs can come from:
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - a dedicated port (can support 8 single-ended channels or 4 differential channels)
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - an internal die temperature (DieTemp) sensor
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - CTB output via SARBUS0/1 (if CTBs are available on the device)
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - AMUXBUSA/B
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following figure shows the SARMUX switches. See the device datasheet for the exact location o
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_sarmux_switches.png
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * When using the SARSEQ, the following configurations must be performed:
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - enable SARSEQ control of required switches (see \ref group_sar_init_struct_muxSwitchSqCtrl)
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - close the required switches with firmware (see \ref group_sar_init_struct_muxSwitch)
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - configure the POS_PORT_ADDR and POS_PIN_ADDR, and if used, the NEG_PORT_ADDR and NEG_PIN_ADDR
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * While firmware can control every switch in the SARMUX, not every switch can be controlled by the 
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Additionally, switches outside of the SARMUX such as the AMUXBUSA/B switches or
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * CTB switches will require separate function calls (see \ref group_gpio "GPIO" and \ref group_ctb 
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SARSEQ can control three switches in the \ref group_ctb "CTB" driver (see \ref Cy_CTB_EnableS
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * These switches need to be enabled for SARSEQ control if the CTB outputs are used as the SARMUX in
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following table shows the required POS_PORT_ADDR and POS_PIN_ADDR settings
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * for different input connections.
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * <table class="doxtable">
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Input Connection Selection</th>
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>POS_PORT_ADDR</th>
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>POS_PIN_ADDR</th>
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>SARMUX dedicated port</td>
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_POS_PORT_ADDR_SARMUX</td>
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_CHAN_POS_PIN_ADDR_0 through \ref CY_SAR_CHAN_POS_PIN_ADDR_7</td>
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>DieTemp sensor</td>
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_POS_PORT_ADDR_SARMUX_VIRT</td>
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_CHAN_POS_PIN_ADDR_0</td>
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 65


 431:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>AMUXBUSA</td>
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_POS_PORT_ADDR_SARMUX_VIRT</td>
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_CHAN_POS_PIN_ADDR_2</td>
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>AMUXBUSB</td>
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_POS_PORT_ADDR_SARMUX_VIRT</td>
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_CHAN_POS_PIN_ADDR_3</td>
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>CTB0 Opamp0 1x output</td>
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_POS_PORT_ADDR_CTB0</td>
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_CHAN_POS_PIN_ADDR_2</td>
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>CTB0 Opamp1 1x output</td>
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_POS_PORT_ADDR_CTB0</td>
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_CHAN_POS_PIN_ADDR_3</td>
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * </table>
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_sarmux_dietemp Input from DieTemp sensor
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * When using the DieTemp sensor, always use single-ended mode.
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The temperature sensor can be routed to Vplus using the \ref CY_SAR_MUX_FW_TEMP_VPLUS switch.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Connecting this switch will also enable the sensor. Set the \ref group_sar_acquisition_time "acqu
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * be at least 1 us to meet the settling time of the temperature sensor.
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_sarmux_dietemp.png
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_02.cydsn/main_cm4.c SNIPPET_SAR_SARMUX_DIETEMP
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_sarmux_se_diff Input from SARMUX port
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following figure and code snippet show how two GPIOs on the SARMUX dedicated port
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * are connected to the SARADC as separate single-ended channels and as a differential-pair channel.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_sarmux_dedicated_port.png
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_02.cydsn/main_cm4.c SNIPPET_SAR_SARMUX_SE_DIFF
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_sarmux_ctb Input from CTB output visa SARBUS0/1
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following figure and code snippet show how the two opamp outputs from the CTB
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * are connected to the SARADC as separate single-ended channels and as a differential-pair channel.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Note that separate function calls are needed to configure and enable the opamps, perform required
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and enable SARSEQ control of the switches contained in the CTB.
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_sarmux_ctb.png
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_02.cydsn/main_cm4.c SNIPPET_SAR_SARMUX_CTB
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_sarmux_amuxbus Input from other pins through AMUXBUSA/B
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following figure and code snippet show how two GPIOs on any port through the AMUXBUSA and AMU
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * are connected to the SARADC as separate single-ended channels and as a differential-pair channel.
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Note that separate function calls are needed to route the device pins to the SARMUX. The AMUXBUSe
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 66


 488:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * are separated into multiple segments and these segments are connected/disconnected using the AMUX
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * registers in the HSIOM. In the following code snippet, to connect Port 1 to the SARMUX, the left 
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * switches of AMUX_SPLIT_CTL[1] and AMUX_SPLIT_CTL[6] need to be closed.
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_sarmux_amuxbus.png
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_02.cydsn/main_cm4.c SNIPPET_SAR_SARMUX_AMUXBUS
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_low_power Low Power Support
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This SAR driver provides a callback function to handle power mode transitions.
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The \ref Cy_SAR_DeepSleepCallback function ensures that SAR conversions are stopped
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * before Deep Sleep entry. Upon wakeup, the callback
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * enables the hardware and continuous conversions, if previously enabled.
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * To trigger the callback execution, the callback must be registered before calling \ref Cy_SysPm_C
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref group_syspm driver for more information about power mode transitions and
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * callback registration.
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Recall that during configuration of the \ref group_sar_init_struct_ctrl "ctrl" field,
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * the SARMUX can be configured to remain enabled in Deep Sleep mode.
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * All other blocks (SARADC, REFBUF, and SARSEQ) do not support Deep Sleep mode operation.
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_more_information More Information
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * For more information on the SAR ADC subsystem, refer to the technical reference manual (TRM).
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_MISRA MISRA-C Compliance]
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This driver has the following specific deviations:
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * <table class="doxtable">
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>MISRA Rule</th>
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Rule Class (Required/Advisory)</th>
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Rule Description</th>
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Description of Deviation(s)</th>
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>11.4</td>
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Advisory</td>
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>A cast should not be performed between a pointer to object type and a different pointer t
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>The cy_syspm driver defines the pointer to void in the \ref cy_stc_syspm_callback_params_
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       This SAR driver implements a Deep Sleep callback conforming to the cy_syspm driver requirem
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       When the callback is called, the base should point to the SAR_Type register address.
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     </td>
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * </table>
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_changelog Changelog
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * <table class="doxtable">
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td rowspan="2">1.20</td>
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Driver library directory-structure simplification.</td>
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Added register access layer. Use register access macros instead
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 67


 545:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *         of direct register access using dereferenced pointers.</td>
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Makes register access device-independent, so that the PDL does 
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *         not need to be recompiled for each supported part number.</td>
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td rowspan="3">1.10</td>
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td> Added workaround for parts with out of range CAP_TRIM in Init API.</td>
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td> Correct CAP_TRIM is necessary achieving specified SAR ADC linearity</td>
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td> Turn off the entire hardware block only if the SARMUX is not enabled 
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *          for Deep Sleep operation.                
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     </td>
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td> Improvement of the \ref Cy_SAR_DeepSleep flow</td>
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Updated "Low Power Support" section to describe registering the Deep Sleep callback.
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *         Added parenthesis around logical AND operation in Sleep API.</td>
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Documentation update and clarification</td>
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>1.0</td>
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Initial version</td>
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td></td>
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * </table>
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \defgroup group_sar_macros Macros
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \defgroup group_sar_functions Functions
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   \{
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_basic         Initialization and Basic Functions
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_power         Low Power Callback
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_config        Run-time Configuration Functions
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_countsto      Counts Conversion Functions
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_interrupt     Interrupt Functions
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_switches      SARMUX Switch Control Functions
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_helper        Useful Configuration Query Functions
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   \}
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \defgroup group_sar_globals Global Variables
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \defgroup group_sar_data_structures Data Structures
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \defgroup group_sar_enums Enumerated Types
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   \{
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_ctrl_register_enums         Control Register Enums
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_sample_ctrl_register_enums  Sample Control Register Enums
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_sample_time_shift_enums     Sample Time Register Enums
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_range_thres_register_enums  Range Interrupt Register Enums
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_chan_config_register_enums  Channel Configuration Register Enums
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_intr_mask_t_register_enums  Interrupt Mask Register Enums
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_mux_switch_register_enums   SARMUX Switch Control Register Enums
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   \}
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #if !defined(CY_SAR_H)
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_H
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include <stdint.h>
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include <stdbool.h>
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 68


 602:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include <stddef.h>
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include "cy_device_headers.h"
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include "cy_syslib.h"
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include "cy_syspm.h"
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include "cy_device.h"
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #ifdef CY_IP_MXS40PASS_SAR
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #if defined(__cplusplus)
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** extern "C" {
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #endif
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_macros
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Driver major version */
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_DRV_VERSION_MAJOR        1
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Driver minor version */
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_DRV_VERSION_MINOR        20
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** SAR driver identifier */
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_ID                       CY_PDL_DRV_ID(0x01u)
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Maximum number of channels */
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_MAX_NUM_CHANNELS         (PASS_SAR_SAR_CHANNELS)
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \cond INTERNAL */
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_DEINIT                   (0uL)             /**< De-init value for most SAR registers
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SAMPLE_TIME_DEINIT       ((3uL << SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos) | (3uL << SAR_
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CLEAR_ALL_SWITCHES       (0x3FFFFFFFuL)    /**< Value to clear all SARMUX switches *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_DEINIT_SQ_CTRL           (SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P0_Msk \
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P1_Msk \
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P2_Msk \
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P3_Msk \
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P4_Msk \
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P5_Msk \
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P6_Msk \
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P7_Msk \
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_VSSA_Msk \
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_TEMP_Msk \
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSA_Msk \
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSB_Msk \
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS0_Msk \
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS1_Msk)
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_REG_CTRL_MASK            (SAR_CTRL_PWR_CTRL_VREF_Msk \
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_VREF_SEL_Msk \
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_VREF_BYP_CAP_EN_Msk \
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_NEG_SEL_Msk \
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_SAR_HW_CTRL_NEGVREF_Msk \
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_COMP_DLY_Msk \
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_REFBUF_EN_Msk \
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_COMP_PWR_Msk \
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_DEEPSLEEP_ON_Msk \
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_DSI_SYNC_CONFIG_Msk \
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_DSI_MODE_Msk \
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 69


 659:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_SWITCH_DISABLE_Msk \
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_ENABLED_Msk)
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_REG_SAMPLE_CTRL_MASK     (SAR_SAMPLE_CTRL_LEFT_ALIGN_Msk \
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Msk \
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Msk \
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_AVG_CNT_Msk \
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_AVG_SHIFT_Msk \
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_AVG_MODE_Msk \
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_CONTINUOUS_Msk \
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Msk \
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk \
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_DSI_SYNC_TRIGGER_Msk \
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_UAB_SCAN_MODE_Msk \
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_REPEAT_INVALID_Msk \
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_VALID_SEL_Msk \
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_VALID_SEL_EN_Msk \
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_VALID_IGNORE_Msk \
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_TRIGGER_OUT_EN_Msk \
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Msk)
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_REG_CHAN_CONFIG_MASK     (SAR_CHAN_CONFIG_POS_PIN_ADDR_Msk \
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_POS_PORT_ADDR_Msk \
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_DIFFERENTIAL_EN_Msk \
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_AVG_EN_Msk \
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_SAMPLE_TIME_SEL_Msk \
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_NEG_PIN_ADDR_Msk \
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_NEG_PORT_ADDR_Msk \
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_NEG_ADDR_EN_Msk \
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_DSI_OUT_EN_Msk)
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_REG_SAMPLE_TIME_MASK     (SAR_SAMPLE_TIME01_SAMPLE_TIME0_Msk | SAR_SAMPLE_TIME01_SAM
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_2US_DELAY                (2u)              /**< Delay used in Enable API function to
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_10V_COUNTS               (10.0F)           /**< Value of 10 in volts */
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_10MV_COUNTS              (10000)           /**< Value of 10 in millivolts */
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_10UV_COUNTS              (10000000L)       /**< Value of 10 in microvolts */
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_WRK_MAX_12BIT            (0x00001000uL)    /**< Maximum SAR work register value for 
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_RANGE_LIMIT_MAX          (0xFFFFuL)        /**< Maximum value for the low and high r
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CAP_TRIM_MAX             (0x3FuL)          /**< Maximum value for CAP_TRIM */
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CAP_TRIM_MIN             (0x00uL)          /**< Maximum value for CAP_TRIM */
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CAP_TRIM                 (0x0BuL)          /**< Correct cap trim value */
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /**< Macros for conditions used in CY_ASSERT calls */
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CHANNUM(chan)            ((chan) < CY_SAR_MAX_NUM_CHANNELS)
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CHANMASK(mask)           ((mask) < (1uL << CY_SAR_MAX_NUM_CHANNELS))
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_RANGECOND(cond)          ((cond) <= CY_SAR_RANGE_COND_OUTSIDE)
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_INTRMASK(mask)           ((mask) <= (uint32_t)(CY_SAR_INTR_EOS_MASK | CY_SAR_INTR_OV
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_TRIGGER(mode)            (((mode) == CY_SAR_TRIGGER_MODE_FW_ONLY) \
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         || ((mode) == CY_SAR_TRIGGER_MODE_FW_AND_HWEDGE) \
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         || ((mode) == CY_SAR_TRIGGER_MODE_FW_AND_HWLEVEL))
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_RETURN(mode)             (((mode) == CY_SAR_RETURN_STATUS) || ((mode) == CY_SAR_WAIT
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_STARTCONVERT(mode)       (((mode) == CY_SAR_START_CONVERT_SINGLE_SHOT) || ((mode) ==
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_RANGE_LIMIT(limit)       ((limit) <= CY_SAR_RANGE_LIMIT_MAX)
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SWITCHSELECT(select)     ((select) == CY_SAR_MUX_SWITCH0)
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SWITCHMASK(mask)         ((mask) <= CY_SAR_CLEAR_ALL_SWITCHES)
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SWITCHSTATE(state)       (((state) == CY_SAR_SWITCH_OPEN) || ((state) == CY_SAR_SWIT
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SQMASK(mask)             (((mask) & (~CY_SAR_DEINIT_SQ_CTRL)) == 0uL)
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SQCTRL(ctrl)             (((ctrl) == CY_SAR_SWITCH_SEQ_CTRL_ENABLE) || ((ctrl) == CY
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 70


 716:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CTRL(value)              (((value) & (~CY_SAR_REG_CTRL_MASK)) == 0uL)
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SAMPLE_CTRL(value)       (((value) & (~CY_SAR_REG_SAMPLE_CTRL_MASK)) == 0uL)
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SAMPLE_TIME(value)       (((value) & (~CY_SAR_REG_SAMPLE_TIME_MASK)) == 0uL)
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CHAN_CONFIG(value)       (((value) & (~CY_SAR_REG_CHAN_CONFIG_MASK)) == 0uL)
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \endcond */
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} group_sar_macro */
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_globals
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /***************************************
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *        Global Variables
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ***************************************/
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** This array is used to calibrate the offset for each channel.
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * At initialization, channels that are single-ended, signed, and with Vneg = Vref
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * have an offset of -(2^12)/2 = -2048. All other channels have an offset of 0.
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The offset can be overridden using \ref Cy_SAR_SetOffset.
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The channel offsets are used by the \ref Cy_SAR_CountsTo_Volts, \ref Cy_SAR_CountsTo_mVolts, and
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref Cy_SAR_CountsTo_uVolts functions to convert counts to voltage.
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** extern volatile int16_t Cy_SAR_offset[CY_SAR_MAX_NUM_CHANNELS];
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** This array is used to calibrate the gain for each channel.
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * It is set at initialization and the value depends on the SARADC resolution
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and voltage reference, 10*(2^12)/(2*Vref).
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The gain can be overridden using \ref Cy_SAR_SetGain.
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The channel gains are used by the \ref Cy_SAR_CountsTo_Volts, \ref Cy_SAR_CountsTo_mVolts, and
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref Cy_SAR_CountsTo_uVolts functions to convert counts to voltage.
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** extern volatile int32_t Cy_SAR_countsPer10Volt[CY_SAR_MAX_NUM_CHANNELS];
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} group_sar_globals */
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_enums
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /******************************************************************************
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****  * Enumerations
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****  *****************************************************************************/
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** The SAR status/error code definitions */
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SUCCESS    = 0x00uL,                                      /**< Success */
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_BAD_PARAM  = CY_SAR_ID | CY_PDL_STATUS_ERROR | 0x01uL,    /**< Invalid input parameters 
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_TIMEOUT    = CY_SAR_ID | CY_PDL_STATUS_ERROR | 0x02uL,    /**< A timeout occurred */
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CONVERSION_NOT_COMPLETE = CY_SAR_ID | CY_PDL_STATUS_ERROR | 0x03uL,    /**< SAR conversi
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_status_t;
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 71


 773:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Definitions for starting a conversion used in \ref Cy_SAR_StartConvert */
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_START_CONVERT_SINGLE_SHOT = 0uL, /**< Start a single scan (one shot) from firmware */
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_START_CONVERT_CONTINUOUS  = 1uL, /**< Continuously scan enabled channels and ignores all
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_start_convert_sel_t;
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Definitions for the return mode used in \ref Cy_SAR_IsEndConversion */
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RETURN_STATUS    = 0uL,      /**< Immediately returns the conversion status. */
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_WAIT_FOR_RESULT  = 1uL,    /**< Does not return a result until the conversion of all seq
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_return_mode_t;
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Switch state definitions */
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SWITCH_OPEN      = 0uL,    /**< Open the switch */
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SWITCH_CLOSE     = 1uL     /**< Close the switch */
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_switch_state_t;
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Definitions for sequencer control of switches */
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SWITCH_SEQ_CTRL_DISABLE = 0uL, /**< Disable sequencer control of switch */
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SWITCH_SEQ_CTRL_ENABLE  = 1uL  /**< Enable sequencer control of switch */
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_switch_sar_seq_ctrl_t;
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Switch register selection for \ref Cy_SAR_SetAnalogSwitch and \ref Cy_SAR_GetAnalogSwitch */
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SWITCH0  = 0uL,      /**< SARMUX switch control register */
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_switch_register_sel_t;
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_ctrl_register_enums
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations aids in configuring the SAR CTRL register
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Reference voltage buffer power mode definitions */
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_100     = 0uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< Full power (100%) */
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_80      = 1uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 80% power */
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_60      = 2uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 60% power */
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_50      = 3uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 50% power */
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_40      = 4uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 40% power */
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_30      = 5uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 30% power */
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_20      = 6uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 20% power */
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_10      = 7uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 10% power */
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_pwr_ctrl_vref_t;
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Reference voltage selection definitions */
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_SEL_BGR         = 4uL << SAR_CTRL_VREF_SEL_Pos,     /**< System wide bandgap from \
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_SEL_EXT         = 5uL << SAR_CTRL_VREF_SEL_Pos,     /**< External Vref direct from 
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_SEL_VDDA_DIV_2  = 6uL << SAR_CTRL_VREF_SEL_Pos,     /**< Vdda/2 (Vref buffer on) */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 72


 830:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_SEL_VDDA        = 7uL << SAR_CTRL_VREF_SEL_Pos      /**< Vdda */
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_vref_sel_t;
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Vref bypass cap enable.
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * When enabled, a bypass capacitor should
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * be connected to the dedicated Vref pin of the device.
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Refer to the device datasheet for the minimum bypass capacitor value to use.
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_BYPASS_CAP_DISABLE = 0uL << SAR_CTRL_VREF_BYP_CAP_EN_Pos,    /**< Disable Vref bypass ca
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_BYPASS_CAP_ENABLE  = 1uL << SAR_CTRL_VREF_BYP_CAP_EN_Pos     /**< Enable Vref bypass cap
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_bypass_cap_t;
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Negative terminal (Vminus) selection definitions for single-ended channels.
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The Vminus input for single ended channels can be connected to
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Vref, VSSA, or routed out to an external pin.
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The options for routing to a pin are through Pin 1, Pin 3, Pin 5, or Pin 7
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * of the SARMUX dedicated port or an acore wire in AROUTE, if available on the device.
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref CY_SAR_NEG_SEL_VSSA_KELVIN comes straight from a Vssa pad without any shared branches
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * so as to keep quiet and avoid voltage drops.
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_VSSA_KELVIN  = 0uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to VSSA_KELVIN 
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_P1           = 2uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to Pin 1 of SAR
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_P3           = 3uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to Pin 3 of SAR
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_P5           = 4uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to Pin 5 of SAR
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_P7           = 5uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to Pin 6 of SAR
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_ACORE        = 6uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to an ACORE in 
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_VREF         = 7uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to VREF input o
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_neg_sel_t;
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Enable hardware control of the switch between Vref and the Vminus input */
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CTRL_NEGVREF_FW_ONLY = 0uL << SAR_CTRL_SAR_HW_CTRL_NEGVREF_Pos,    /**< Only firmware co
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CTRL_NEGVREF_HW      = 1uL << SAR_CTRL_SAR_HW_CTRL_NEGVREF_Pos     /**< Enable hardware 
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_hw_ctrl_negvref_t;
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the comparator latch delay */
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CTRL_COMP_DLY_2P5    = 0uL << SAR_CTRL_COMP_DLY_Pos,    /**< 2.5 ns delay, use for SAR c
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CTRL_COMP_DLY_4      = 1uL << SAR_CTRL_COMP_DLY_Pos,    /**< 4 ns delay, use for SAR con
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CTRL_COMP_DLY_10     = 2uL << SAR_CTRL_COMP_DLY_Pos,    /**< 10 ns delay, use for SAR co
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CTRL_COMP_DLY_12     = 3uL << SAR_CTRL_COMP_DLY_Pos     /**< 12 ns delay, use for SAR co
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_comp_delay_t;
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the comparator power mode */
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_100     = 0uL << SAR_CTRL_COMP_PWR_Pos,      /**< 100% power, use this for > 2 
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_80      = 1uL << SAR_CTRL_COMP_PWR_Pos,      /**< 80% power, use this for 1.5 -
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_60      = 2uL << SAR_CTRL_COMP_PWR_Pos,      /**< 60% power, use this for 1.0 -
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 73


 887:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_50      = 3uL << SAR_CTRL_COMP_PWR_Pos,      /**< 50% power, use this for 500 k
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_40      = 4uL << SAR_CTRL_COMP_PWR_Pos,      /**< 40% power, use this for 250 -
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_30      = 5uL << SAR_CTRL_COMP_PWR_Pos,      /**< 30% power, use this for 100 -
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_20      = 6uL << SAR_CTRL_COMP_PWR_Pos,      /**< 20% power, use this for TDB s
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_10      = 7uL << SAR_CTRL_COMP_PWR_Pos,      /**< 10% power, use this for < 100
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_comp_pwr_t;
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Enable or disable the SARMUX during Deep Sleep power mode. */
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_DEEPSLEEP_SARMUX_OFF = 0uL << SAR_CTRL_DEEPSLEEP_ON_Pos,    /**< Disable SARMUX operatio
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_DEEPSLEEP_SARMUX_ON  = 1uL << SAR_CTRL_DEEPSLEEP_ON_Pos     /**< Enable SARMUX operation
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_sarmux_deep_sleep_t;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Enable or disable the SARSEQ control of routing switches */
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SARSEQ_SWITCH_ENABLE    = 0uL << SAR_CTRL_SWITCH_DISABLE_Pos,    /**< Enable the SARSEQ 
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SARSEQ_SWITCH_DISABLE   = 1uL << SAR_CTRL_SWITCH_DISABLE_Pos     /**< Disable the SARSEQ
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_sarseq_routing_switches_t;
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_sample_ctrl_register_enums
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations are used in configuring the SAR SAMPLE_CTRL register
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure result alignment, either left or right aligned.
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \note
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Averaging always uses right alignment. If the \ref CY_SAR_LEFT_ALIGN
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * is selected with averaging enabled, it is ignored.
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \note
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The voltage conversion functions (\ref Cy_SAR_CountsTo_Volts, \ref Cy_SAR_CountsTo_mVolts,
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref Cy_SAR_CountsTo_uVolts) are only valid for right alignment.
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * */
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RIGHT_ALIGN  = 0uL << SAR_SAMPLE_CTRL_LEFT_ALIGN_Pos,    /**< Right align result data to
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_LEFT_ALIGN   = 1uL << SAR_SAMPLE_CTRL_LEFT_ALIGN_Pos     /**< Left align result data to 
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_ctrl_result_align_t;
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure format, signed or unsigned, of single-ended channels */
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SINGLE_ENDED_UNSIGNED  = 0uL << SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos,    /**< Result 
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SINGLE_ENDED_SIGNED    = 1uL << SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos     /**< Result 
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_ctrl_single_ended_format_t;
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure format, signed or unsigned, of differential channels */
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_DIFFERENTIAL_UNSIGNED  = 0uL << SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos,    /**< Result 
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_DIFFERENTIAL_SIGNED    = 1uL << SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos     /**< Result 
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_ctrl_differential_format_t;
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 74


 944:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure number of samples for averaging.
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This applies only to channels with averaging enabled.
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_2          = 0uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_4          = 1uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_8          = 2uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_16         = 3uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_32         = 4uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_64         = 5uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_128        = 6uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_256        = 7uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos     /**< Set samples averaged to
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_ctrl_avg_cnt_t;
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the averaging mode.
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Sequential accumulate and dump: a channel will be sampled back to back.
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   The result is added to a running sum in a 20-bit register. At the end
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   of the scan, the accumulated value is shifted right to fit into 16 bits
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   and stored into the CHAN_RESULT register.
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Sequential fixed:  a channel will be sampled back to back.
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   The result is added to a running sum in a 20-bit register. At the end
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   of the scan, the accumulated value is shifted right to fit into 12 bits
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   and stored into the CHAN_RESULT register.
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Interleaved: a channel will be sampled once per scan.
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   The result is added to a running sum in a 16-bit register.
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   In the scan where the final averaging count is reached,
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   the accumulated value is shifted right to fit into 12 bits
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   and stored into the CHAN_RESULT register.
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   In all other scans, the CHAN_RESULT will have an invalid result.
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   In interleaved mode, make sure that the averaging
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   count is low enough to ensure that the intermediate value does not exceed 16 bits,
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   that is averaging count is 16 or less. Otherwise, the MSBs will be lost.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   In the special case that averaging is enabled for all enabled channels
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   and interleaved mode is used, the interrupt frequency
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   will be reduced by a factor of the number of samples averaged.
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_MODE_SEQUENTIAL_ACCUM    = 0uL,                               /**< Set mode to seque
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_MODE_SEQUENTIAL_FIXED    = SAR_SAMPLE_CTRL_AVG_SHIFT_Msk,     /**< Set mode to seque
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_MODE_INTERLEAVED         = SAR_SAMPLE_CTRL_AVG_MODE_Msk,      /**< Set mode to inter
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_ctrl_avg_mode_t;
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the trigger mode.
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Firmware triggering is always enabled and can be single shot or continuous.
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Additionally, hardware triggering can be enabled with the option to be
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * edge or level sensitive.
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_TRIGGER_MODE_FW_ONLY        = 0uL,                                /**< Firmware trigger 
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_TRIGGER_MODE_FW_AND_HWEDGE  = SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Msk, /**< Enable edge sensi
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_TRIGGER_MODE_FW_AND_HWLEVEL = SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Msk | SAR_SAMPLE_CTRL_DSI_T
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_ctrl_trigger_mode_t;
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 75


1001:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_sample_time_shift_enums
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations aids in configuring the SAR SAMPLE_TIME* registers
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the sample time by using these shifts */
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SAMPLE_TIME0_SHIFT       = SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos,             /**< Shift fo
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SAMPLE_TIME1_SHIFT       = SAR_SAMPLE_TIME01_SAMPLE_TIME1_Pos,             /**< Shift fo
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SAMPLE_TIME2_SHIFT       = SAR_SAMPLE_TIME23_SAMPLE_TIME2_Pos,             /**< Shift fo
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SAMPLE_TIME3_SHIFT       = SAR_SAMPLE_TIME23_SAMPLE_TIME3_Pos,             /**< Shift fo
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_time_shift_t;
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_range_thres_register_enums
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations aids in configuring the SAR RANGE* registers
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the lower and upper thresholds for range detection
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SARSEQ supports range detection to allow for automatic detection of sample
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * values compared to two programmable thresholds without CPU involvement.
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Range detection is defined by two global thresholds and a condition.
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The RANGE_LOW value defines the lower threshold and RANGE_HIGH defines
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * the upper threshold of the range.
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Range detect is done after averaging, alignment, and sign extension (if applicable).
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * In other words, the thresholds values must have the same data format as the result data.
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Range detection is always done for all channels scanned. By making RANGE_INTR_MASK=0,
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * the firmware can choose to ignore the range detect interrupt for any channel.
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RANGE_LOW_SHIFT      = SAR_RANGE_THRES_RANGE_LOW_Pos,        /**< Shift for setting lowe
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RANGE_HIGH_SHIFT     = SAR_RANGE_THRES_RANGE_HIGH_Pos,       /**< Shift for setting uppe
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_range_thres_shift_t;
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the condition (below, inside, above, or outside) of the range detection interrupt */
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RANGE_COND_BELOW     = 0uL,  /**< Range interrupt detected when result < RANGE_LOW */
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RANGE_COND_INSIDE    = 1uL,  /**< Range interrupt detected when RANGE_LOW <= result < RA
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RANGE_COND_ABOVE     = 2uL,  /**< Range interrupt detected when RANGE_HIGH <= result */
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RANGE_COND_OUTSIDE   = 3uL,  /**< Range interrupt detected when result < RANGE_LOW || RA
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_range_detect_condition_t;
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_chan_config_register_enums
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations aids in configuring the SAR CHAN_CONFIG register
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the input mode of the channel
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Single ended channel: the \ref cy_en_sar_ctrl_neg_sel_t selection in the \ref group_sar_init_st
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 76


1058:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   determines what drives the Vminus pin
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Differential paired: Vplus and Vminus are a pair. Bit 0 of \ref cy_en_sar_chan_config_pos_pin_a
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   is ignored and considered to be 0.
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   In other words, \ref cy_en_sar_chan_config_pos_pin_addr_t "POS_PIN_ADDR" points to the even pin
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   The even pin is connected to Vplus and the odd pin is connected to Vminus.
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   \ref cy_en_sar_chan_config_pos_port_addr_t "POS_PORT_ADDR" is used to identify the port that co
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Differential unpaired: The \ref cy_en_sar_chan_config_neg_pin_addr_t "NEG_PIN_ADDR" and
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   \ref cy_en_sar_chan_config_neg_port_addr_t "NEG_PORT_ADDR" determine what drives the Vminus pin
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   This is a variation of differential mode with no even-odd pair limitation
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_SINGLE_ENDED            = 0uL,                                     /**< Single ende
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_DIFFERENTIAL_PAIRED     = SAR_CHAN_CONFIG_DIFFERENTIAL_EN_Msk,     /**< Differentia
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_DIFFERENTIAL_UNPAIRED   = SAR_CHAN_CONFIG_NEG_ADDR_EN_Msk          /**< Differentia
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_input_mode_t;
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure address of the pin connected to the Vplus terminal of the SARADC. */
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_0     = 0uL,                                            /**< Pin 0 on 
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_1     = 1uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 1 on 
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_2     = 2uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 2 on 
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_3     = 3uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 3 on 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_4     = 4uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 4 on 
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_5     = 5uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 5 on 
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_6     = 6uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 6 on 
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_7     = 7uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 7 on 
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_pos_pin_addr_t;
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure address of the port that contains the pin connected to the Vplus terminal of the SARA
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_POS_PORT_ADDR_SARMUX is for the dedicated SARMUX port (8 pins)
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Port 1 through 4 are respectively the pins of CTB0, CTB1, CTB2, and CTB3 (if present)
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Port 7, 5, and 6 (VPORT0/1/2) are the groups of internal signals that can be selected
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   in the SARMUX or AROUTE (if present).
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * See the \ref group_sar_sarmux section for more guidance.
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_SARMUX         = 0uL,                                       /**< Dedicated
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_CTB0           = 1uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< Outputs f
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_CTB1           = 2uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< Outputs f
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_CTB2           = 3uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< Outputs f
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_CTB3           = 4uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< Outputs f
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_AROUTE_VIRT2   = 5uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< AROUTE vi
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_AROUTE_VIRT1   = 6uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< AROUTE vi
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_SARMUX_VIRT    = 7uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< SARMUX vi
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_pos_port_addr_t;
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Enable or disable averaging for the channel */
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_AVG_DISABLE      = 0uL,                                 /**< Disable averaging for 
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_AVG_ENABLE       = 1uL << SAR_CHAN_CONFIG_AVG_EN_Pos    /**< Enable averaging for t
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_avg_en_t;
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 77


1115:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Select which sample time to use for the channel.
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * There are four global samples times available set by \ref group_sar_init_struct_sampleTime01 and
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref group_sar_init_struct_sampleTime23.
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_SAMPLE_TIME_0     = 0uL,                                          /**< Use sample t
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_SAMPLE_TIME_1     = 1uL << SAR_CHAN_CONFIG_SAMPLE_TIME_SEL_Pos,   /**< Use sample t
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_SAMPLE_TIME_2     = 2uL << SAR_CHAN_CONFIG_SAMPLE_TIME_SEL_Pos,   /**< Use sample t
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_SAMPLE_TIME_3     = 3uL << SAR_CHAN_CONFIG_SAMPLE_TIME_SEL_Pos,   /**< Use sample t
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_sample_time_t;
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure address of the pin connected to the Vminus terminal of the SARADC. */
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_0     = 0uL,                                            /**< Pin 0 on 
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_1     = 1uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 1 on 
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_2     = 2uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 2 on 
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_3     = 3uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 3 on 
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_4     = 4uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 4 on 
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_5     = 5uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 5 on 
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_6     = 6uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 6 on 
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_7     = 7uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 7 on 
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_neg_pin_addr_t;
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure address of the port that contains the pin connected to the Vminus terminal of the SAR
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Port 0 is 8 pins of the SARMUX
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Port 7, 5, and 6 (VPORT0/1/2) are the groups of internal signals that can be selected
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   in the SARMUX or AROUTE (if present).
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_PORT_ADDR_SARMUX         = 0uL,                                       /**< Dedicated
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_PORT_ADDR_AROUTE_VIRT2   = 5uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< AROUTE vi
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_PORT_ADDR_AROUTE_VIRT1   = 6uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< AROUTE vi
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_PORT_ADDR_SARMUX_VIRT    = 7uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< SARMUX vi
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_neg_port_addr_t;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_intr_mask_t_register_enums
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations aids in configuring the SAR INTR_MASK register
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure which signal will cause an interrupt event.
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - End of scan (EOS): occurs after completing a scan of all enabled channels
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Overflow: occurs when hardware sets a new EOS interrupt while the previous interrupt
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   has not be cleared by the firmware
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Firmware collision: occurs when firmware attempts to start one-shot
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   conversion while the SAR is busy.
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Enable all, one, or none of the interrupt events.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 78


1172:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_INTR_MASK_NONE           = 0uL,                                  /**< Disable all interr
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_INTR_EOS_MASK            = SAR_INTR_MASK_EOS_MASK_Msk,           /**< Enable end of scan
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_INTR_OVERFLOW_MASK       = SAR_INTR_MASK_OVERFLOW_MASK_Msk,      /**< Enable overflow in
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_INTR_FW_COLLISION_MASK   = SAR_INTR_MASK_FW_COLLISION_MASK_Msk,  /**< Enable firmware co
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_intr_mask_t;
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_mux_switch_register_enums
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations aids in configuring the \ref group_sar_init_struct_muxSwitch and \ref gr
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Firmware control for the SARMUX switches to connect analog signals to the SAR ADC
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * To close multiple switches, "OR" the enum values together.
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * See the \ref group_sar_sarmux section for more guidance.
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* SARMUX pins to Vplus */
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P0_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P0_VPLUS_Msk,    /**< Switch between Pi
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P1_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P1_VPLUS_Msk,    /**< Switch between Pi
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P2_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P2_VPLUS_Msk,    /**< Switch between Pi
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P3_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P3_VPLUS_Msk,    /**< Switch between Pi
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P4_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P4_VPLUS_Msk,    /**< Switch between Pi
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P5_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P5_VPLUS_Msk,    /**< Switch between Pi
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P6_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P6_VPLUS_Msk,    /**< Switch between Pi
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P7_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P7_VPLUS_Msk,    /**< Switch between Pi
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* SARMUX pins to Vminus */
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P0_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P0_VMINUS_Msk,   /**< Switch between Pi
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P1_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P1_VMINUS_Msk,   /**< Switch between Pi
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P2_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P2_VMINUS_Msk,   /**< Switch between Pi
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P3_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P3_VMINUS_Msk,   /**< Switch between Pi
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P4_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P4_VMINUS_Msk,   /**< Switch between Pi
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P5_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P5_VMINUS_Msk,   /**< Switch between Pi
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P6_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P6_VMINUS_Msk,   /**< Switch between Pi
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P7_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P7_VMINUS_Msk,   /**< Switch between Pi
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* Vssa to Vminus and temperature sensor to Vplus */
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_VSSA_VMINUS      = SAR_MUX_SWITCH0_MUX_FW_VSSA_VMINUS_Msk,    /**< Switch between
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_TEMP_VPLUS       = SAR_MUX_SWITCH0_MUX_FW_TEMP_VPLUS_Msk,     /**< Switch between
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* Amuxbus A and B to Vplus and Vminus */
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_AMUXBUSA_VPLUS   = SAR_MUX_SWITCH0_MUX_FW_AMUXBUSA_VPLUS_Msk,     /**< Switch bet
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_AMUXBUSB_VPLUS   = SAR_MUX_SWITCH0_MUX_FW_AMUXBUSB_VPLUS_Msk,     /**< Switch bet
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_AMUXBUSA_VMINUS  = SAR_MUX_SWITCH0_MUX_FW_AMUXBUSA_VMINUS_Msk,    /**< Switch bet
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_AMUXBUSB_VMINUS  = SAR_MUX_SWITCH0_MUX_FW_AMUXBUSB_VMINUS_Msk,    /**< Switch bet
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* Sarbus 0 and 1 to Vplus and Vminus */
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_SARBUS0_VPLUS    = SAR_MUX_SWITCH0_MUX_FW_SARBUS0_VPLUS_Msk,      /**< Switch bet
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_SARBUS1_VPLUS    = SAR_MUX_SWITCH0_MUX_FW_SARBUS1_VPLUS_Msk,      /**< Switch bet
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_SARBUS0_VMINUS   = SAR_MUX_SWITCH0_MUX_FW_SARBUS0_VMINUS_Msk,     /**< Switch bet
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_SARBUS1_VMINUS   = SAR_MUX_SWITCH0_MUX_FW_SARBUS1_VMINUS_Msk,     /**< Switch bet
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 79


1229:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* SARMUX pins to Core IO */
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P4_COREIO0       = SAR_MUX_SWITCH0_MUX_FW_P4_COREIO0_Msk,      /**< Switch betwee
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P5_COREIO1       = SAR_MUX_SWITCH0_MUX_FW_P5_COREIO1_Msk,      /**< Switch betwee
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P6_COREIO2       = SAR_MUX_SWITCH0_MUX_FW_P6_COREIO2_Msk,      /**< Switch betwee
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P7_COREIO3       = SAR_MUX_SWITCH0_MUX_FW_P7_COREIO3_Msk,      /**< Switch betwee
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_mux_switch_fw_ctrl_t;
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Mask definitions of SARMUX switches that can be controlled by the SARSEQ.
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * To enable sequencer control of multiple switches, "OR" the enum values together.
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * See the \ref group_sar_sarmux section for more guidance.
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P0           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P0_Msk,        /**< Enable
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P1           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P1_Msk,        /**< Enable
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P2           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P2_Msk,        /**< Enable
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P3           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P3_Msk,        /**< Enable
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P4           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P4_Msk,        /**< Enable
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P5           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P5_Msk,        /**< Enable
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P6           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P6_Msk,        /**< Enable
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P7           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P7_Msk,        /**< Enable
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_VSSA         = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_VSSA_Msk,      /**< Enable
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_TEMP         = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_TEMP_Msk,      /**< Enable
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_AMUXBUSA     = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSA_Msk,  /**< Enable
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_AMUXBUSB     = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSB_Msk,  /**< Enable
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_SARBUS0      = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS0_Msk,   /**< Enable
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_SARBUS1      = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS1_Msk,   /**< Enable
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_mux_switch_sq_ctrl_t;
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} group_sar_enums */
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_data_structures
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /***************************************
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       Configuration Structures
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ***************************************/
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** This structure is used to initialize the SAR ADC subsystem.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR ADC subsystem is highly configurable with many options.
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * When calling \ref Cy_SAR_Init, provide a pointer to the structure containing this configuration d
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * A set of enumerations is provided in this
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * driver to help with configuring this structure.
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * See the \ref group_sar_initialization section for guidance.
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** **/
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef struct
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t ctrl;                                      /**< Control register settings (applies to 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t sampleCtrl;                                /**< Sample control register settings (appl
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 80


1286:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t sampleTime01;                              /**< Sample time in ADC clocks for Sample T
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t sampleTime23;                              /**< Sample time in ADC clocks for Sample T
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t rangeThres;                                /**< Range detect threshold register for al
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     cy_en_sar_range_detect_condition_t rangeCond;       /**< Range detect condition (below, inside,
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t chanEn;                                    /**< Enable bits for the channels */
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t chanConfig[CY_SAR_MAX_NUM_CHANNELS];       /**< Channel configuration */
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t intrMask;                                  /**< Interrupt enable mask */
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t satIntrMask;                               /**< Saturation detection interrupt enable 
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t rangeIntrMask;                             /**< Range detection interrupt enable mask 
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t muxSwitch;                                 /**< SARMUX firmware switches to connect an
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t muxSwitchSqCtrl;                           /**< Enable SARSEQ control of specific SARM
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     bool configRouting;                                 /**< Configure or ignore routing related re
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t vrefMvValue;                               /**< Reference voltage in millivolts used i
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** } cy_stc_sar_config_t;
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** This structure is used by the driver to backup the state of the SAR
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * before entering sleep so that it can be re-enabled after waking up */
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef struct
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t hwEnabled;         /**< SAR enabled state */
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t continuous;        /**< State of the continuous bit */
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** } cy_stc_sar_state_backup_t;
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} group_sar_data_structures */
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** This macro is for backward compatibility macro for driver v1.10 and before, 
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****  * the preferred API is \ref Cy_SAR_DeepSleep */
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define Cy_SAR_Sleep    Cy_SAR_DeepSleep
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /***************************************
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *        Function Prototypes
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ***************************************/
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_basic
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions is for initialization and basic usage
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** cy_en_sar_status_t Cy_SAR_Init(SAR_Type *base, const cy_stc_sar_config_t *config);
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** cy_en_sar_status_t Cy_SAR_DeInit(SAR_Type *base, bool deInitRouting);
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_Enable(SAR_Type *base);
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_Disable(SAR_Type *base);
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_StartConvert(SAR_Type *base, cy_en_sar_start_convert_sel_t startSelect);
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_StopConvert(SAR_Type *base);
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** cy_en_sar_status_t Cy_SAR_IsEndConversion(SAR_Type *base, cy_en_sar_return_mode_t retMode);
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** int16_t Cy_SAR_GetResult16(const SAR_Type *base, uint32_t chan);
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** int32_t Cy_SAR_GetResult32(const SAR_Type *base, uint32_t chan);
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetChanResultUpdated(const SAR_Type *base);
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_power
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions is for Deep Sleep entry and exit
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 81


1343:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** cy_en_syspm_status_t Cy_SAR_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams, cy_en
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_DeepSleep(SAR_Type *base);
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_Wakeup(SAR_Type *base);
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_config
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions allows changes to the SAR configuration
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * after initialization.
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_SetConvertMode(SAR_Type *base, cy_en_sar_sample_ctrl_trigger_mode_t mode);
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetChanMask(SAR_Type *base, uint32_t enableMask);
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_SetLowLimit(SAR_Type *base, uint32_t lowLimit);
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_SetHighLimit(SAR_Type *base, uint32_t highLimit);
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetRangeCond(SAR_Type *base, cy_en_sar_range_detect_condition_t cond);
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_countsto
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions performs counts to *volts conversions.
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** int16_t Cy_SAR_RawCounts2Counts(const SAR_Type *base, uint32_t chan, int16_t adcCounts);
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** float32_t Cy_SAR_CountsTo_Volts(const SAR_Type *base, uint32_t chan, int16_t adcCounts);
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** int16_t Cy_SAR_CountsTo_mVolts(const SAR_Type *base, uint32_t chan, int16_t adcCounts);
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** int32_t Cy_SAR_CountsTo_uVolts(const SAR_Type *base, uint32_t chan, int16_t adcCounts);
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** cy_en_sar_status_t Cy_SAR_SetOffset(uint32_t chan, int16_t offset);
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** cy_en_sar_status_t Cy_SAR_SetGain(uint32_t chan, int32_t adcGain);
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_switches
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions is for controlling/querying the SARMUX switches
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_SetAnalogSwitch(SAR_Type *base, cy_en_sar_switch_register_sel_t switchSelect, uint32_t 
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** uint32_t Cy_SAR_GetAnalogSwitch(const SAR_Type *base, cy_en_sar_switch_register_sel_t switchSelect)
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetVssaVminusSwitch(SAR_Type *base, cy_en_sar_switch_state_t state);
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_SetSwitchSarSeqCtrl(SAR_Type *base, uint32_t switchMask, cy_en_sar_switch_sar_seq_ctrl_
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetVssaSarSeqCtrl(SAR_Type *base, cy_en_sar_switch_sar_seq_ctrl_t ctrl)
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_interrupt
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions are related to SAR interrupts.
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetInterruptStatus(const SAR_Type *base);
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_ClearInterrupt(SAR_Type *base, uint32_t intrMask);
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetInterrupt(SAR_Type *base, uint32_t intrMask);
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetInterruptMask(SAR_Type *base, uint32_t intrMask);
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetInterruptMask(const SAR_Type *base);
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetInterruptStatusMasked(const SAR_Type *base);
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetRangeInterruptStatus(const SAR_Type *base);
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_ClearRangeInterrupt(SAR_Type *base, uint32_t chanMask);
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetRangeInterrupt(SAR_Type *base, uint32_t chanMask);
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetRangeInterruptMask(SAR_Type *base, uint32_t chanMask);
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetRangeInterruptMask(const SAR_Type *base);
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetRangeInterruptStatusMasked(const SAR_Type *base);
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 82


1400:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetSatInterruptStatus(const SAR_Type *base);
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_ClearSatInterrupt(SAR_Type *base, uint32_t chanMask);
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetSatInterrupt(SAR_Type *base, uint32_t chanMask);
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetSatInterruptMask(SAR_Type *base, uint32_t chanMask);
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetSatInterruptMask(const SAR_Type *base);
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetSatInterruptStatusMasked(const SAR_Type *base);
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetInterruptCause(const SAR_Type *base);
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_helper
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions is for useful configuration query
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** bool Cy_SAR_IsChannelSigned(const SAR_Type *base, uint32_t chan);
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** bool Cy_SAR_IsChannelSingleEnded(const SAR_Type *base, uint32_t chan);
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE bool Cy_SAR_IsChannelDifferential(const SAR_Type *base, uint32_t chan);
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_basic
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_Disable
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Turn off the hardware block.
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return None
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_Disable(SAR_Type *base)
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     SAR_CTRL(base) &= ~SAR_CTRL_ENABLED_Msk;
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_GetChanResultUpdated
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Return whether the RESULT register has been updated or not.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * If the bit is high, the corresponding channel RESULT register was updated,
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * i.e. was sampled during the previous scan and, in case of Interleaved averaging,
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * reached the averaging count.
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * If the bit is low, the corresponding channel is not enabled or the averaging count
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * is not yet reached for Interleaved averaging.
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 83


1457:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Each bit of the result corresponds to the channel.
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Bit 0 is for channel 0, etc.
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \funcusage
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_GET_CHAN_RESULT_UPDATED
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetChanResultUpdated(const SAR_Type *base)
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     return SAR_CHAN_RESULT_UPDATED(base);
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_config
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_SetChanMask
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Set the enable/disable mask for the channels.
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param enableMask
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Channel enable/disable mask. Each bit corresponds to a channel.
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - 0: the corresponding channel is disabled.
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - 1: the corresponding channel is enabled; it will be included in the next scan.
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return None
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \funcusage
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SET_CHAN_MASK
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetChanMask(SAR_Type *base, uint32_t enableMask)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_ASSERT_L2(CY_SAR_CHANMASK(enableMask));
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     SAR_CHAN_EN(base) = enableMask;
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_SetRangeCond
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Set the condition in which range detection interrupts are triggered.
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 84


1514:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param cond
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * A value of the enum \ref cy_en_sar_range_detect_condition_t.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return None
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \funcusage
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SET_RANGE_COND
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetRangeCond(SAR_Type *base, cy_en_sar_range_detect_condition_t cond)
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_ASSERT_L3(CY_SAR_RANGECOND(cond));
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     SAR_RANGE_COND(base) = (uint32_t)cond << SAR_RANGE_COND_RANGE_COND_Pos;
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_interrupt
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_GetInterruptStatus
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Return the interrupt register status.
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return Interrupt status
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \funcusage
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_ISR
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetInterruptStatus(const SAR_Type *base)
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     return SAR_INTR(base);
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_ClearInterrupt
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Clear the interrupt.
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The interrupt must be cleared with this function so that the hardware
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * can set subsequent interrupts and those interrupts can be forwarded
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * to the interrupt controller, if enabled.
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 85


1571:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param intrMask
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The mask of interrupts to clear. Typically this will be the value returned
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * from \ref Cy_SAR_GetInterruptStatus.
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Alternately, select one or more values from \ref cy_en_sar_intr_mask_t and "OR" them together.
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_EOS_MASK
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_OVERFLOW_MASK
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_FW_COLLISION_MASK
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return None
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_ClearInterrupt(SAR_Type *base, uint32_t intrMask)
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_ASSERT_L2(CY_SAR_INTRMASK(intrMask));
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     SAR_INTR(base) = intrMask;
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* Dummy read for buffered writes. */
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     (void) SAR_INTR(base);
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_SetInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Trigger an interrupt with software.
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param intrMask
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The mask of interrupts to set.
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Select one or more values from \ref cy_en_sar_intr_mask_t and "OR" them together.
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_EOS_MASK
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_OVERFLOW_MASK
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_FW_COLLISION_MASK
1609:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1610:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return None
1611:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1612:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1613:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetInterrupt(SAR_Type *base, uint32_t intrMask)
1614:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1615:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_ASSERT_L2(CY_SAR_INTRMASK(intrMask));
1616:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1617:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     SAR_INTR_SET(base) = intrMask;
1618:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1619:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1620:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1621:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1622:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_SetInterruptMask
1623:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1624:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1625:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Enable which interrupts can trigger the CPU interrupt controller.
1626:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1627:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 86


1628:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1629:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1630:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param intrMask
1631:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The mask of interrupts. Select one or more values from \ref cy_en_sar_intr_mask_t
1632:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and "OR" them together.
1633:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_MASK_NONE : Disable EOS, overflow, and firmware collision interrupts.
1634:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_EOS_MASK
1635:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_OVERFLOW_MASK
1636:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_FW_COLLISION_MASK
1637:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1638:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return None
1639:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1640:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \funcusage
1641:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1642:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SET_INTERRUPT_MASK
1643:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1644:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1645:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetInterruptMask(SAR_Type *base, uint32_t intrMask)
1646:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1647:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_ASSERT_L2(CY_SAR_INTRMASK(intrMask));
1648:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1649:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     SAR_INTR_MASK(base) = intrMask;
 277              		.loc 4 1649 0
 278 0008 024B     		ldr	r3, .L29
 279 000a C3F81802 		str	r0, [r3, #536]
 280              	.LVL17:
 281 000e 5DF804FB 		ldr	pc, [sp], #4
 282              	.L30:
 283 0012 00BF     		.align	2
 284              	.L29:
 285 0014 00001D41 		.word	1092419584
 286              	.LBE37:
 287              	.LBE36:
 288              		.cfi_endproc
 289              	.LFE219:
 290              		.size	OSCILLOSCOPE_ADC_SetEosMask, .-OSCILLOSCOPE_ADC_SetEosMask
 291              		.section	.text.OSCILLOSCOPE_ADC_SetChanMask,"ax",%progbits
 292              		.align	2
 293              		.global	OSCILLOSCOPE_ADC_SetChanMask
 294              		.thumb
 295              		.thumb_func
 296              		.type	OSCILLOSCOPE_ADC_SetChanMask, %function
 297              	OSCILLOSCOPE_ADC_SetChanMask:
 298              	.LFB220:
 343:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 344:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     Cy_SAR_SetInterruptMask(OSCILLOSCOPE_ADC_SAR__HW, intrMaskReg);
 345:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** }
 346:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 347:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /******************************************************************************
 348:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Function Name: OSCILLOSCOPE_ADC_SetChanMask
 349:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ****************************************************************************//*
 350:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 351:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief Sets enable/disable mask for all channels in current configuration.
 352:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 353:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 354:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param enableMask
 355:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *  Channel enable/disable mask.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 87


 356:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 357:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \sideeffect
 358:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *  None.
 359:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 360:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
 361:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** void OSCILLOSCOPE_ADC_SetChanMask(uint32_t enableMask)
 362:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** {
 299              		.loc 1 362 0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 0
 302              		@ frame_needed = 0, uses_anonymous_args = 0
 303              	.LVL18:
 304 0000 10B5     		push	{r4, lr}
 305              		.cfi_def_cfa_offset 8
 306              		.cfi_offset 4, -8
 307              		.cfi_offset 14, -4
 363:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     uint32 chanCount = OSCILLOSCOPE_ADC_allConfigs[OSCILLOSCOPE_ADC_currentConfig].numChannels;
 308              		.loc 1 363 0
 309 0002 0B4B     		ldr	r3, .L34
 310 0004 1A68     		ldr	r2, [r3]
 311 0006 0B4B     		ldr	r3, .L34+4
 312 0008 03EB0213 		add	r3, r3, r2, lsl #4
 313 000c 5C68     		ldr	r4, [r3, #4]
 314              	.LVL19:
 364:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     enableMask &= (uint32)((uint32)(1ul << chanCount) - 1ul);
 315              		.loc 1 364 0
 316 000e 0123     		movs	r3, #1
 317 0010 03FA04F4 		lsl	r4, r3, r4
 318              	.LVL20:
 319 0014 013C     		subs	r4, r4, #1
 320 0016 0440     		ands	r4, r4, r0
 321              	.LVL21:
 322              	.LBB38:
 323              	.LBB39:
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 324              		.loc 4 1501 0
 325 0018 B4F5803F 		cmp	r4, #65536
 326 001c 04D3     		bcc	.L32
 327 001e 40F2DD51 		movw	r1, #1501
 328 0022 0548     		ldr	r0, .L34+8
 329 0024 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 330              	.LVL22:
 331              	.L32:
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
 332              		.loc 4 1503 0
 333 0028 044B     		ldr	r3, .L34+12
 334 002a 1C62     		str	r4, [r3, #32]
 335              	.LVL23:
 336 002c 10BD     		pop	{r4, pc}
 337              	.LVL24:
 338              	.L35:
 339 002e 00BF     		.align	2
 340              	.L34:
 341 0030 00000000 		.word	.LANCHOR0
 342 0034 00000000 		.word	OSCILLOSCOPE_ADC_allConfigs
 343 0038 00000000 		.word	.LC0
 344 003c 00001D41 		.word	1092419584
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 88


 345              	.LBE39:
 346              	.LBE38:
 347              		.cfi_endproc
 348              	.LFE220:
 349              		.size	OSCILLOSCOPE_ADC_SetChanMask, .-OSCILLOSCOPE_ADC_SetChanMask
 350              		.section	.text.OSCILLOSCOPE_ADC_IsEndConversion,"ax",%progbits
 351              		.align	2
 352              		.global	OSCILLOSCOPE_ADC_IsEndConversion
 353              		.thumb
 354              		.thumb_func
 355              		.type	OSCILLOSCOPE_ADC_IsEndConversion, %function
 356              	OSCILLOSCOPE_ADC_IsEndConversion:
 357              	.LFB221:
 365:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 366:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     Cy_SAR_SetChanMask(OSCILLOSCOPE_ADC_SAR__HW, enableMask);
 367:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** }
 368:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 369:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /*******************************************************************************
 370:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Function Name: OSCILLOSCOPE_ADC_IsEndConversion
 371:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ****************************************************************************//**
 372:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 373:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief Immediately returns the status of the conversion or does not return
 374:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * (blocking) until the conversion completes, depending on the retMode parameter.
 375:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * In blocking mode, there is a time out of about 10 seconds for a CPU speed of
 376:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * 100 Mhz.
 377:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 378:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param retMode Check conversion return mode.
 379:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 380:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \return uint32_t: If a nonzero value is returned, the last conversion is complete.
 381:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * If the returned value is zero, the OSCILLOSCOPE_ADC is still calculating the last result.
 382:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 383:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \sideeffect This function reads the end of conversion status, and clears it afterward.
 384:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 385:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
 386:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** uint32_t OSCILLOSCOPE_ADC_IsEndConversion(cy_en_sar_return_mode_t retMode)
 387:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** {
 358              		.loc 1 387 0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              	.LVL25:
 363 0000 08B5     		push	{r3, lr}
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 3, -8
 366              		.cfi_offset 14, -4
 367              	.LVL26:
 388:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     uint32 endOfConversion = 0u;
 389:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     cy_en_sar_status_t result;
 390:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 391:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     result = Cy_SAR_IsEndConversion(OSCILLOSCOPE_ADC_SAR__HW, retMode);
 368              		.loc 1 391 0
 369 0002 0146     		mov	r1, r0
 370 0004 0348     		ldr	r0, .L40
 371              	.LVL27:
 372 0006 FFF7FEFF 		bl	Cy_SAR_IsEndConversion
 373              	.LVL28:
 392:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 89


 393:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     if (result == CY_SAR_SUCCESS)
 374              		.loc 1 393 0
 375 000a 08B1     		cbz	r0, .L38
 388:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     uint32 endOfConversion = 0u;
 376              		.loc 1 388 0
 377 000c 0020     		movs	r0, #0
 378              	.LVL29:
 379 000e 08BD     		pop	{r3, pc}
 380              	.LVL30:
 381              	.L38:
 394:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     {
 395:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         endOfConversion = 1u;
 382              		.loc 1 395 0
 383 0010 0120     		movs	r0, #1
 384              	.LVL31:
 396:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     }
 397:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 398:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     return endOfConversion;
 399:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** }
 385              		.loc 1 399 0
 386 0012 08BD     		pop	{r3, pc}
 387              	.L41:
 388              		.align	2
 389              	.L40:
 390 0014 00001D41 		.word	1092419584
 391              		.cfi_endproc
 392              	.LFE221:
 393              		.size	OSCILLOSCOPE_ADC_IsEndConversion, .-OSCILLOSCOPE_ADC_IsEndConversion
 394              		.section	.text.OSCILLOSCOPE_ADC_Init,"ax",%progbits
 395              		.align	2
 396              		.global	OSCILLOSCOPE_ADC_Init
 397              		.thumb
 398              		.thumb_func
 399              		.type	OSCILLOSCOPE_ADC_Init, %function
 400              	OSCILLOSCOPE_ADC_Init:
 401              	.LFB222:
 400:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 401:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** /* ****************************************************************************
 402:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * Function Name: OSCILLOSCOPE_ADC_Init
 403:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** ****************************************************************************//*
 404:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 405:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \brief Initialize the component according to parameters defined in the
 406:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * customizer.
 407:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 408:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \param None
 409:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 410:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \return None
 411:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 412:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** * \sideeffect None
 413:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *
 414:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** *******************************************************************************/
 415:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** void OSCILLOSCOPE_ADC_Init(void)
 416:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** {
 402              		.loc 1 416 0
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 0
 405              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 90


 406 0000 08B5     		push	{r3, lr}
 407              		.cfi_def_cfa_offset 8
 408              		.cfi_offset 3, -8
 409              		.cfi_offset 14, -4
 410              	.LVL32:
 417:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     uint32_t configNum = 0u;
 418:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 419:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     if(0u == OSCILLOSCOPE_ADC_initVar)
 411              		.loc 1 419 0
 412 0002 084B     		ldr	r3, .L45
 413 0004 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 414 0006 63B9     		cbnz	r3, .L42
 420:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     {
 421:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         /* Interrupt core assignment will be up to the user. Initialize but do not enable the inter
 422:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         #ifdef OSCILLOSCOPE_ADC_IRQ__INTC_CORTEXM4_ASSIGNED
 423:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         #if (CY_CPU_CORTEX_M4)
 424:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             (void)Cy_SysInt_Init(&OSCILLOSCOPE_ADC_IRQ_cfg, &OSCILLOSCOPE_ADC_ISR);
 415              		.loc 1 424 0
 416 0008 0749     		ldr	r1, .L45+4
 417 000a 0848     		ldr	r0, .L45+8
 418 000c FFF7FEFF 		bl	Cy_SysInt_Init
 419              	.LVL33:
 425:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         #endif
 426:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         #endif
 427:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 428:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         #ifdef OSCILLOSCOPE_ADC_IRQ__INTC_CORTEXM0P_ASSIGNED
 429:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         #if (CY_CPU_CORTEX_M0P)
 430:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             (void)Cy_SysInt_Init(&OSCILLOSCOPE_ADC_IRQ_cfg, &OSCILLOSCOPE_ADC_ISR);
 431:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         #endif
 432:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         #endif
 433:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 434:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         /* Initialize configuration zero if SelectConfig has not been called */
 435:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         if(0u == OSCILLOSCOPE_ADC_selected)
 420              		.loc 1 435 0
 421 0010 044B     		ldr	r3, .L45
 422 0012 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 423 0014 2BB9     		cbnz	r3, .L42
 436:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         {
 437:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             OSCILLOSCOPE_ADC_selected = 1u;
 424              		.loc 1 437 0
 425 0016 0122     		movs	r2, #1
 426 0018 024B     		ldr	r3, .L45
 427 001a 5A71     		strb	r2, [r3, #5]
 438:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             configNum = 0uL;
 439:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 440:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             /* Change Vref selection if is was routed by Creator. Break. */
 441:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             #if (OSCILLOSCOPE_ADC_VREF_ROUTED)
 442:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****                 OSCILLOSCOPE_ADC_vrefAMux_DisconnectAll();
 443:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             #endif
 444:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 445:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             OSCILLOSCOPE_ADC_InitConfig(&OSCILLOSCOPE_ADC_allConfigs[configNum]);
 428              		.loc 1 445 0
 429 001c 0448     		ldr	r0, .L45+12
 430 001e FFF7FEFF 		bl	OSCILLOSCOPE_ADC_InitConfig
 431              	.LVL34:
 432              	.L42:
 433 0022 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 91


 434              	.L46:
 435              		.align	2
 436              	.L45:
 437 0024 00000000 		.word	.LANCHOR0
 438 0028 00000000 		.word	OSCILLOSCOPE_ADC_ISR
 439 002c 00000000 		.word	OSCILLOSCOPE_ADC_IRQ_cfg
 440 0030 00000000 		.word	OSCILLOSCOPE_ADC_allConfigs
 441              		.cfi_endproc
 442              	.LFE222:
 443              		.size	OSCILLOSCOPE_ADC_Init, .-OSCILLOSCOPE_ADC_Init
 444              		.section	.text.OSCILLOSCOPE_ADC_Start,"ax",%progbits
 445              		.align	2
 446              		.global	OSCILLOSCOPE_ADC_Start
 447              		.thumb
 448              		.thumb_func
 449              		.type	OSCILLOSCOPE_ADC_Start, %function
 450              	OSCILLOSCOPE_ADC_Start:
 451              	.LFB211:
  66:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     if (OSCILLOSCOPE_ADC_INIT_VAR_INIT_FLAG != (OSCILLOSCOPE_ADC_INIT_VAR_INIT_FLAG & OSCILLOSCOPE_
 452              		.loc 1 66 0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 0
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 456 0000 08B5     		push	{r3, lr}
 457              		.cfi_def_cfa_offset 8
 458              		.cfi_offset 3, -8
 459              		.cfi_offset 14, -4
  67:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     {
 460              		.loc 1 67 0
 461 0002 084B     		ldr	r3, .L50
 462 0004 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 463 0006 13F0010F 		tst	r3, #1
 464 000a 06D1     		bne	.L48
  69:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         OSCILLOSCOPE_ADC_initVar |= OSCILLOSCOPE_ADC_INIT_VAR_INIT_FLAG;
 465              		.loc 1 69 0
 466 000c FFF7FEFF 		bl	OSCILLOSCOPE_ADC_Init
 467              	.LVL35:
  70:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     }
 468              		.loc 1 70 0
 469 0010 044A     		ldr	r2, .L50
 470 0012 1379     		ldrb	r3, [r2, #4]	@ zero_extendqisi2
 471 0014 43F00103 		orr	r3, r3, #1
 472 0018 1371     		strb	r3, [r2, #4]
 473              	.L48:
 474              	.LBB40:
 475              	.LBB41:
 476              		.file 5 "Generated_Source\\PSoC6\\OSCILLOSCOPE_ADC.h"
   1:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \file     OSCILLOSCOPE_ADC.h
   3:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \version  3.10
   4:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *
   5:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \brief
   6:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * Provides the source code to the API for the OSCILLOSCOPE_ADC Component.
   7:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *
   8:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** ********************************************************************************
   9:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \copyright
  10:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * (c) 2017-2018, Cypress Semiconductor Corporation. All rights reserved.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 92


  11:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * This software, including source code, documentation and related
  12:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * materials ("Software"), is owned by Cypress Semiconductor
  13:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * Corporation ("Cypress") and is protected by and subject to worldwide
  14:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * patent protection (United States and foreign), United States copyright
  15:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * laws and international treaty provisions. Therefore, you may use this
  16:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * Software only as provided in the license agreement accompanying the
  17:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * software package from which you obtained this Software ("EULA").
  18:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * If no EULA applies, Cypress hereby grants you a personal, nonexclusive,
  19:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * non-transferable license to copy, modify, and compile the
  20:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * Software source code solely for use in connection with Cypress's
  21:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * integrated circuit products. Any reproduction, modification, translation,
  22:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * compilation, or representation of this Software except as specified
  23:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * above is prohibited without the express written permission of Cypress.
  24:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO
  25:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING,
  26:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED
  27:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
  28:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * PARTICULAR PURPOSE. Cypress reserves the right to make
  29:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * changes to the Software without notice. Cypress does not assume any
  30:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * liability arising out of the application or use of the Software or any
  31:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * product or circuit described in the Software. Cypress does not
  32:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * authorize its products for use in any products where a malfunction or
  33:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * failure of the Cypress product may reasonably be expected to result in
  34:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * significant property damage, injury or death ("High Risk Product"). By
  35:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * including Cypress's product in a High Risk Product, the manufacturer
  36:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * of such system or application assumes all risk of such use and in doing
  37:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * so agrees to indemnify Cypress against all liability.
  38:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *******************************************************************************/
  39:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if !defined(CY_OSCILLOSCOPE_ADC_H)
  40:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define CY_OSCILLOSCOPE_ADC_H
  41:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
  42:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #include <cy_device_headers.h>
  43:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #include <sar/cy_sar.h>
  44:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
  45:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_VREF_ROUTED                  ((0) == 1u)
  46:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if (OSCILLOSCOPE_ADC_VREF_ROUTED)
  47:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #include "OSCILLOSCOPE_ADC_vrefAMux.h"
  48:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif
  49:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
  50:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CLOCK_INTERNAL               ((0) == 1u)
  51:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if (OSCILLOSCOPE_ADC_CLOCK_INTERNAL)
  52:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #include "OSCILLOSCOPE_ADC_intSarClock.h"
  53:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* OSCILLOSCOPE_ADC_CLOCK_INTERNAL */
  54:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
  55:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /**
  56:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \addtogroup group_structures
  57:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *
  58:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** */
  59:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** typedef struct
  60:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** {
  61:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     uint32_t channelBase;                   /* Start of channels for the configuration */
  62:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     uint32_t numChannels;                   /* Number of channels in the configuration */
  63:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     const cy_stc_sar_config_t *hwConfigStc; /* PDL structure */
  64:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     uint32_t miscConfig;                    /* Miscellaneous configuration bits broken down as foll
  65:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****                                             [0] - Freerunning: Set if the sample mode is freerunnin
  66:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****                                             [2] - Mux Switch 0: Set when VSSA is used for the neg i
  67:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****                                             */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 93


  68:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if (OSCILLOSCOPE_ADC_CLOCK_INTERNAL)
  69:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     uint32_t clkDivider;                    /* Clock divider */
  70:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* OSCILLOSCOPE_ADC_CLOCK_INTERNAL */
  71:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
  72:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** } OSCILLOSCOPE_ADC_CONFIG_STRUCT;
  73:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /** @} structures */
  74:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
  75:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /*******************************************************************************
  76:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * Function Prototypes
  77:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *******************************************************************************/
  78:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** void OSCILLOSCOPE_ADC_SelectConfig(uint32_t config, uint32_t restart);
  79:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** void OSCILLOSCOPE_ADC_InitConfig(const OSCILLOSCOPE_ADC_CONFIG_STRUCT *config);
  80:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** void OSCILLOSCOPE_ADC_Init(void);
  81:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE void OSCILLOSCOPE_ADC_Enable(void);
  82:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
  83:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /**
  84:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \addtogroup group_general
  85:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * @{
  86:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** */
  87:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** void OSCILLOSCOPE_ADC_Start(void);
  88:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** void OSCILLOSCOPE_ADC_StartEx(cy_israddress userIsr);
  89:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE void OSCILLOSCOPE_ADC_Stop(void);
  90:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** void OSCILLOSCOPE_ADC_StartConvert(void);
  91:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE void OSCILLOSCOPE_ADC_StopConvert(void);
  92:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** void OSCILLOSCOPE_ADC_SetConvertMode(cy_en_sar_start_convert_sel_t mode);
  93:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** void OSCILLOSCOPE_ADC_SetEosMask(uint32_t mask);
  94:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** uint32_t OSCILLOSCOPE_ADC_IsEndConversion(cy_en_sar_return_mode_t retMode);
  95:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE int16_t OSCILLOSCOPE_ADC_GetResult16(uint32_t chan);
  96:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE int32_t OSCILLOSCOPE_ADC_GetResult32(uint32_t chan);
  97:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE void OSCILLOSCOPE_ADC_SetLowLimit(uint32_t lowLimit);
  98:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE void OSCILLOSCOPE_ADC_SetHighLimit(uint32_t highLimit);
  99:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE void OSCILLOSCOPE_ADC_SetLimitMask(uint32_t limitMask);
 100:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE void OSCILLOSCOPE_ADC_SetSatMask(uint32_t satMask);
 101:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE cy_en_sar_status_t OSCILLOSCOPE_ADC_SetOffset(uint32_t chan, int16_t offset);
 102:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE cy_en_sar_status_t OSCILLOSCOPE_ADC_SetGain(uint32_t chan, int32_t adcGain);
 103:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE float32_t OSCILLOSCOPE_ADC_CountsTo_Volts(uint32_t chan, int16_t adcCounts);
 104:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE int16_t OSCILLOSCOPE_ADC_CountsTo_mVolts(uint32_t chan, int16_t adcCounts);
 105:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE int32_t OSCILLOSCOPE_ADC_CountsTo_uVolts(uint32_t chan, int16_t adcCounts);
 106:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 107:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /** @} general */
 108:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 109:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** void OSCILLOSCOPE_ADC_SetChanMask(uint32_t enableMask);
 110:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 111:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /**
 112:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \addtogroup group_power
 113:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * @{
 114:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** */
 115:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE void OSCILLOSCOPE_ADC_Sleep(void);
 116:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE void OSCILLOSCOPE_ADC_Wakeup(void);
 117:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 118:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /** @} power */
 119:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 120:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /**
 121:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \addtogroup group_interrupt
 122:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * @{
 123:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** */
 124:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** void OSCILLOSCOPE_ADC_ISR(void);
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 94


 125:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** void OSCILLOSCOPE_ADC_IRQ_Enable(void);
 126:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** void OSCILLOSCOPE_ADC_IRQ_Disable(void);
 127:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 128:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /** @} interrupt */
 129:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 130:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /*******************************************************************************
 131:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****                                   Parameters
 132:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** The parameters that are set in the customizer are redefined as constants here.
 133:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *******************************************************************************/
 134:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 135:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /*  Sample Mode setting constants */
 136:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_TOTAL_CONFIGS                (1ul)
 137:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 138:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 139:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Begin configuration 0 customizer defines                                   */
 140:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 141:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 142:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_SAMPLE_RATE             (100000)
 143:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_CHANNEL_BASE            (0u)
 144:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_CHANNEL_COUNT           (1u)
 145:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_VREF_SEL_MASK           (0xe0u)
 146:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_NOMINAL_CLOCK_FREQ      (10000000u)
 147:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_CHANNEL_EN              (0x1u)
 148:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 149:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Sample Control Register */
 150:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_SINGLE_ENDED_FORMAT     (0uL)
 151:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_DIFFERENTIAL_FORMAT     (0uL)
 152:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_SAMPLES_AVERAGED        (0uL)
 153:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_RANGE_INTR_MASK         (0x0u)
 154:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_SATURATE_INTR_MASK      (0x0u)
 155:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_VNEG_INPUT_SEL          (7)
 156:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_SINGLE_PRESENT          (1)
 157:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_VREF_MV_VALUE           (1650)
 158:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_APERTURE_TIME0          (3uL)
 159:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_APERTURE_TIME1          (2uL)
 160:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_APERTURE_TIME2          (2uL)
 161:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_APERTURE_TIME3          (2uL)
 162:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_FREERUNNING             (0u)
 163:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_AVGERAGING_MODE         (1uL)
 164:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_LOW_LIMIT               (512u)
 165:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_HIGH_LIMIT              (3584u)
 166:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_RANGE_COND              (0uL)
 167:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_USE_SOC                 (1uL)
 168:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_VREF_PWR                (3uL)
 169:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_COMP_PWR                (3uL)
 170:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_COMP_DLY                (3uL)
 171:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 172:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Clock parameters*/
 173:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if (OSCILLOSCOPE_ADC_CLOCK_INTERNAL)
 174:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG0_CLOCKDIVIDER        (((CYDEV_CLK_PERICLK__HZ) / (OSCILLOSCOPE_ADC
 175:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* (OSCILLOSCOPE_ADC_CLOCK_INTERNAL) */
 176:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 177:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 178:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* End configuration 0 customizer defines                                     */
 179:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 180:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 181:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 95


 182:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Begin configuration 1 customizer defines                                   */
 183:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 184:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 185:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if(OSCILLOSCOPE_ADC_TOTAL_CONFIGS > 1)
 186:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_SAMPLE_RATE             ()
 187:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_CHANNEL_BASE            (u)
 188:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_CHANNEL_COUNT           (u)
 189:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_VREF_SEL_MASK           (u)
 190:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_NOMINAL_CLOCK_FREQ      (u)
 191:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_CHANNEL_EN              (u)
 192:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 193:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Sample Control Register */
 194:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_SINGLE_ENDED_FORMAT     (uL)
 195:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_DIFFERENTIAL_FORMAT     (uL)
 196:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_SAMPLES_AVERAGED        (uL)
 197:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_RANGE_INTR_MASK         (u)
 198:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_SATURATE_INTR_MASK      (u)
 199:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_VNEG_INPUT_SEL          ()
 200:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_SINGLE_PRESENT          ()
 201:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_VREF_MV_VALUE           ()
 202:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_APERTURE_TIME0          (uL)
 203:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_APERTURE_TIME1          (uL)
 204:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_APERTURE_TIME2          (uL)
 205:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_APERTURE_TIME3          (uL)
 206:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_FREERUNNING             (u)
 207:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_AVGERAGING_MODE         (uL)
 208:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_LOW_LIMIT               (u)
 209:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_HIGH_LIMIT              (u)
 210:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_RANGE_COND              (uL)
 211:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_USE_SOC                 (1uL)
 212:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_VREF_PWR                (uL)
 213:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_COMP_PWR                (uL)
 214:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_COMP_DLY                (uL)
 215:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 216:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Clock parameters*/
 217:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #if (OSCILLOSCOPE_ADC_CLOCK_INTERNAL)
 218:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG1_CLOCKDIVIDER        (((CYDEV_CLK_PERICLK__HZ) / (OSCILLOSCOPE
 219:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #endif /* (OSCILLOSCOPE_ADC_CLOCK_INTERNAL) */
 220:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* #if(OSCILLOSCOPE_ADC_TOTAL_CONFIGS > 1) */
 221:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 222:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 223:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* End configuration 1 customizer defines                                     */
 224:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 225:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 226:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 227:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Begin configuration 2 customizer defines                                         */
 228:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 229:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 230:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if(OSCILLOSCOPE_ADC_TOTAL_CONFIGS > 2)
 231:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_SAMPLE_RATE             ()
 232:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_CHANNEL_BASE            (u)
 233:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_CHANNEL_COUNT           (u)
 234:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_VREF_SEL_MASK           (u)
 235:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_NOMINAL_CLOCK_FREQ      (u)
 236:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_CHANNEL_EN              (u)
 237:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 238:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Sample Control Register */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 96


 239:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_SINGLE_ENDED_FORMAT     (uL)
 240:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_DIFFERENTIAL_FORMAT     (uL)
 241:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_SAMPLES_AVERAGED        (uL)
 242:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_RANGE_INTR_MASK         (u)
 243:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_SATURATE_INTR_MASK      (u)
 244:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_VNEG_INPUT_SEL          ()
 245:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_SINGLE_PRESENT          ()
 246:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_VREF_MV_VALUE           ()
 247:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_APERTURE_TIME0          (uL)
 248:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_APERTURE_TIME1          (uL)
 249:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_APERTURE_TIME2          (uL)
 250:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_APERTURE_TIME3          (uL)
 251:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_FREERUNNING             (u)
 252:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_AVGERAGING_MODE         (uL)
 253:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_LOW_LIMIT               (u)
 254:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_HIGH_LIMIT              (u)
 255:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_RANGE_COND              (uL)
 256:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_USE_SOC                 (1uL)
 257:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_VREF_PWR                (uL)
 258:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_COMP_PWR                (uL)
 259:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_COMP_DLY                (uL)
 260:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 261:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Clock parameters*/
 262:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #if (OSCILLOSCOPE_ADC_CLOCK_INTERNAL)
 263:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG2_CLOCKDIVIDER        (((CYDEV_CLK_PERICLK__HZ) / (OSCILLOSCOPE
 264:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #endif /* (OSCILLOSCOPE_ADC_CLOCK_INTERNAL) */
 265:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* (OSCILLOSCOPE_ADC_TOTAL_CONFIGS > 2) */
 266:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 267:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 268:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 269:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* End configuration 2 customizer defines                                     */
 270:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 271:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 272:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 273:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Begin configuration 3 customizer defines                                   */
 274:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 275:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if(OSCILLOSCOPE_ADC_TOTAL_CONFIGS > 3)
 276:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_SAMPLE_RATE             ()
 277:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_CHANNEL_BASE            (u)
 278:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_CHANNEL_COUNT           (u)
 279:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_VREF_SEL_MASK           (u)
 280:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_NOMINAL_CLOCK_FREQ      (u)
 281:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_CHANNEL_EN              (u)
 282:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 283:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Sample Control Register */
 284:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_SINGLE_ENDED_FORMAT     (uL)
 285:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_DIFFERENTIAL_FORMAT     (uL)
 286:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_SAMPLES_AVERAGED        (uL)
 287:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_RANGE_INTR_MASK         (u)
 288:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_SATURATE_INTR_MASK      (u)
 289:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_VNEG_INPUT_SEL          ()
 290:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_SINGLE_PRESENT          ()
 291:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_VREF_MV_VALUE           ()
 292:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_APERTURE_TIME0          (uL)
 293:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_APERTURE_TIME1          (uL)
 294:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_APERTURE_TIME2          (uL)
 295:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_APERTURE_TIME3          (uL)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 97


 296:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_FREERUNNING             (u)
 297:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_AVGERAGING_MODE         (uL)
 298:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_LOW_LIMIT               (u)
 299:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_HIGH_LIMIT              (u)
 300:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_RANGE_COND              (uL)
 301:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_USE_SOC                 (1uL)
 302:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_VREF_PWR                (uL)
 303:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_COMP_PWR                (uL)
 304:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_COMP_DLY                (uL)
 305:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 306:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Clock parameters*/
 307:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #if (OSCILLOSCOPE_ADC_CLOCK_INTERNAL)
 308:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG3_CLOCKDIVIDER        (((CYDEV_CLK_PERICLK__HZ) / (OSCILLOSCOPE
 309:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #endif /* (OSCILLOSCOPE_ADC_CLOCK_INTERNAL) */
 310:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* (OSCILLOSCOPE_ADC_TOTAL_CONFIGS > 3) */
 311:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 312:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 313:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* End configuration 3 customizer defines                                     */
 314:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 315:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 316:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_DEFAULT_SAMPLE_MODE_SEL      (0u)
 317:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_FREERUNNING                  (1u)
 318:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_HARDWARESOC                  (1u)
 319:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN          (0x0uL)
 320:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_NEG_SEL_VREF                 (0x7uL)
 321:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_PWR_CTRL_VREF_NORMAL_PWR     (0x0uL)
 322:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 323:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /** OSCILLOSCOPE_ADC_TOTAL_CHANNELS_NUM
 324:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * This constant represents the number of input channels available for scanning.
 325:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** */
 326:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_TOTAL_CHANNELS_NUM           (1u)
 327:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 328:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /*******************************************************************************
 329:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *    Variables with External Linkage
 330:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *******************************************************************************/
 331:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /**
 332:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \addtogroup group_globals
 333:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * Globals are noted in the descriptions of the functions that use globals.
 334:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * They are marked with (R), (W), or (RW) noting whether the variable is read,
 335:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * write, or read/write.
 336:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * @{
 337:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** */
 338:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 339:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /** OSCILLOSCOPE_ADC_initVar
 340:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * The OSCILLOSCOPE_ADC_initVar variable is used to indicate
 341:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * initial configuration of this component. The variable is initialized to zero and
 342:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * set to 1 the first time OSCILLOSCOPE_ADC_Start() is called. This allows for
 343:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * component initialization without reinitialization in all subsequent calls to the
 344:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * OSCILLOSCOPE_ADC_Start() routine.
 345:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *
 346:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * If reinitialization of the component is required, then the OSCILLOSCOPE_ADC_Init() function
 347:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * can be called before the OSCILLOSCOPE_ADC_Start() or OSCILLOSCOPE_ADC_Enable()
 348:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * functions.
 349:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** */
 350:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** extern uint8_t OSCILLOSCOPE_ADC_initVar;
 351:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** extern uint8_t OSCILLOSCOPE_ADC_selected;
 352:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** extern uint32_t OSCILLOSCOPE_ADC_currentConfig;
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 98


 353:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 354:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_INIT_VAR_INIT_FLAG     (0x01u)
 355:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 356:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** extern const OSCILLOSCOPE_ADC_CONFIG_STRUCT OSCILLOSCOPE_ADC_allConfigs[OSCILLOSCOPE_ADC_TOTAL_CONF
 357:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 358:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* SysPm callback structure for deep sleep entry and exit.
 359:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****  * Call the Cy_SysPm_RegisterCallback function with this
 360:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****  * structure before calling Cy_SysPm_DeepSleep.
 361:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** */
 362:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** extern cy_stc_syspm_callback_t OSCILLOSCOPE_ADC_DeepSleepCallbackStruct;
 363:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 364:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /** @} globals */
 365:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 366:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 367:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* *******************Global MUX_SWITCH0 Definitions ************************ */
 368:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 369:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if(OSCILLOSCOPE_ADC_CFG0_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN)
 370:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Do not connect VSSA to VMINUS when one channel in differential mode used */
 371:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #if((OSCILLOSCOPE_ADC_TOTAL_CHANNELS_NUM == 1u) && (OSCILLOSCOPE_ADC_CFG0_SINGLE_PRESENT == 0u)
 372:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_MUX_SWITCH0_INIT      0u
 373:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #else    /* multiple channels or one single ended channel */
 374:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_MUX_SWITCH0_INIT      1u
 375:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #endif /* ((OSCILLOSCOPE_ADC_TOTAL_CHANNELS_NUM == 1u) && (OSCILLOSCOPE_ADC_CFG0_SINGLE_PRESENT
 376:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #else
 377:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_MUX_SWITCH0_INIT          0u
 378:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* OSCILLOSCOPE_ADC_CFG0_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN */
 379:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 380:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 381:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Begin configuration 0 calculated defines                                   */
 382:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 383:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_SAMPLE_TIME01_INIT \
 384:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         ((OSCILLOSCOPE_ADC_CFG0_APERTURE_TIME0 \
 385:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos) \
 386:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | (OSCILLOSCOPE_ADC_CFG0_APERTURE_TIME1 \
 387:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_SAMPLE_TIME01_SAMPLE_TIME1_Pos))
 388:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 389:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_SAMPLE_TIME23_INIT \
 390:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         ((OSCILLOSCOPE_ADC_CFG0_APERTURE_TIME2 \
 391:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_SAMPLE_TIME23_SAMPLE_TIME2_Pos) \
 392:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | (OSCILLOSCOPE_ADC_CFG0_APERTURE_TIME3 \
 393:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_SAMPLE_TIME23_SAMPLE_TIME3_Pos))
 394:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 395:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Enable soc pin if used */
 396:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_DSI_TRIGGER_EN_INIT \
 397:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         (OSCILLOSCOPE_ADC_CFG0_USE_SOC \
 398:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Pos)
 399:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 400:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Set soc operation to edge or level based on sample mode */
 401:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if(OSCILLOSCOPE_ADC_CFG0_FREERUNNING == OSCILLOSCOPE_ADC_FREERUNNING)
 402:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG0_DSI_TRIGGER_LEVEL_INIT    (SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk)
 403:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #else /* Edge trigger */
 404:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG0_DSI_TRIGGER_LEVEL_INIT    (0u)
 405:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* End OSCILLOSCOPE_ADC_CFG0_FREERUNNING == OSCILLOSCOPE_ADC_FREERUNNING */
 406:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 407:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Set SE_NEG_INPUT */
 408:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if(OSCILLOSCOPE_ADC_CFG0_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN)
 409:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG0_SE_NEG_INPUT_INIT \
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 99


 410:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             ((uint32)(OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN \
 411:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_NEG_SEL_Pos ))
 412:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #elif(OSCILLOSCOPE_ADC_CFG0_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VREF)
 413:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 414:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Do not connect VNEG to VREF when one channel in differential mode used */
 415:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Only needed for config 0 since 2+ configs == 2+ channels */
 416:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #if((OSCILLOSCOPE_ADC_CFG0_CHANNEL_COUNT == 1u) && (OSCILLOSCOPE_ADC_CFG0_SINGLE_PRESENT == 0u)
 417:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG0_SE_NEG_INPUT_INIT     0u
 418:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #else    /* multiple channels or one single channel */
 419:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG0_SE_NEG_INPUT_INIT     (OSCILLOSCOPE_ADC_NEG_SEL_VREF \
 420:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****                                                             << SAR_CTRL_NEG_SEL_Pos )
 421:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #endif /* (OSCILLOSCOPE_ADC_CFG0_CHANNEL_COUNT == 1u) && (OSCILLOSCOPE_ADC_CFG0_CHANNELS_MODE !
 422:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #elif (OSCILLOSCOPE_ADC_CFG0_SINGLE_PRESENT != 0u)
 423:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG0_SE_NEG_INPUT_INIT         OSCILLOSCOPE_ADC_CFG0_NEG_OTHER
 424:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #else
 425:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG0_SE_NEG_INPUT_INIT         0u
 426:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* OSCILLOSCOPE_ADC_CFG0_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN */
 427:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 428:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if(OSCILLOSCOPE_ADC_TOTAL_CHANNELS_NUM > 1u)
 429:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG0_NEG_OTHER                 (uint16)((uint16)OSCILLOSCOPE_ADC_SARMU
 430:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG0_SWITCH_CONF_INIT          0u
 431:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #else /* Disable SAR sequencer from enabling routing switches in single channel mode */
 432:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG0_SWITCH_CONF_INIT          SAR_CTRL_SWITCH_DISABLE_Msk
 433:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG0_NEG_OTHER                 0u
 434:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* OSCILLOSCOPE_ADC_CFG0_CHANNEL_COUNT > 1u */
 435:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 436:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* If the SAR is configured for multiple channels, always set SAR_HW_CTRL_NEGVREF to 1 */
 437:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if(OSCILLOSCOPE_ADC_TOTAL_CHANNELS_NUM == 1u)
 438:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG0_HW_CTRL_NEGVREF_INIT      0u
 439:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #else
 440:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG0_HW_CTRL_NEGVREF_INIT      SAR_CTRL_SAR_HW_CTRL_NEGVREF_Msk
 441:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* OSCILLOSCOPE_ADC_CFG0_CHANNEL_COUNT == 1u */
 442:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 443:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_POWER_INIT  (OSCILLOSCOPE_ADC_PWR_CTRL_VREF_NORMAL_PWR)
 444:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 445:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* SAMPLE_CTRL initial values */
 446:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_SE_RESULT_FORMAT_INIT \
 447:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         (OSCILLOSCOPE_ADC_CFG0_SINGLE_ENDED_FORMAT \
 448:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos)
 449:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 450:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_DIFF_RESULT_FORMAT_INIT \
 451:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         (OSCILLOSCOPE_ADC_CFG0_DIFFERENTIAL_FORMAT \
 452:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos)
 453:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 454:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_AVG_SAMPLES_NUM_INIT \
 455:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         (OSCILLOSCOPE_ADC_CFG0_SAMPLES_AVERAGED \
 456:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_SAMPLE_CTRL_AVG_CNT_Pos)
 457:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 458:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Combination of Average Mode and Average Shift */
 459:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_AVG_MODE_INIT \
 460:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         (OSCILLOSCOPE_ADC_CFG0_AVGERAGING_MODE \
 461:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_SAMPLE_CTRL_AVG_SHIFT_Pos)
 462:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 463:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_TRIGGER_OUT_INIT      (0u)
 464:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_UAB_SCAN_MODE_INIT    (0u)
 465:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 466:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_VREF_POWER_INIT  \
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 100


 467:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         (OSCILLOSCOPE_ADC_CFG0_VREF_PWR \
 468:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_CTRL_PWR_CTRL_VREF_Pos)
 469:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 470:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_COMP_PWR_INIT  \
 471:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         (OSCILLOSCOPE_ADC_CFG0_COMP_PWR \
 472:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_CTRL_COMP_PWR_Pos)
 473:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 474:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_COMP_DLY_INIT  \
 475:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         (OSCILLOSCOPE_ADC_CFG0_COMP_DLY \
 476:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_CTRL_COMP_DLY_Pos)
 477:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 478:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_CTRL_INIT  \
 479:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         (OSCILLOSCOPE_ADC_CFG0_VREF_POWER_INIT \
 480:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_VREF_SEL_MASK \
 481:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_SE_NEG_INPUT_INIT \
 482:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_HW_CTRL_NEGVREF_INIT \
 483:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_COMP_DLY_INIT \
 484:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | SAR_CTRL_REFBUF_EN_Msk \
 485:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_COMP_PWR_INIT \
 486:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | SAR_CTRL_DSI_SYNC_CONFIG_Msk  \
 487:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_SWITCH_CONF_INIT )
 488:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 489:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_SAMPLE_CTRL_INIT \
 490:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         (OSCILLOSCOPE_ADC_CFG0_SE_RESULT_FORMAT_INIT \
 491:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_DIFF_RESULT_FORMAT_INIT \
 492:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_AVG_SAMPLES_NUM_INIT \
 493:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_AVG_MODE_INIT \
 494:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_DSI_TRIGGER_LEVEL_INIT \
 495:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_DSI_TRIGGER_EN_INIT \
 496:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_UAB_SCAN_MODE_INIT \
 497:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | SAR_SAMPLE_CTRL_VALID_IGNORE_Msk \
 498:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | OSCILLOSCOPE_ADC_CFG0_TRIGGER_OUT_INIT \
 499:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Msk \
 500:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** )
 501:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 502:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_RANGE_THRES_INIT \
 503:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         (OSCILLOSCOPE_ADC_CFG0_LOW_LIMIT \
 504:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         | (uint32)((uint32)OSCILLOSCOPE_ADC_CFG0_HIGH_LIMIT \
 505:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         << SAR_RANGE_THRES_RANGE_HIGH_Pos))
 506:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 507:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_RANGE_COND_INIT   (cy_en_sar_range_detect_condition_t)OSCILLOSCOPE_AD
 508:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 509:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Misc Config
 510:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     [0] - Freerunning: Set if the sample mode is freerunning
 511:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** */
 512:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #define OSCILLOSCOPE_ADC_CFG0_MISC_CONFIG_INIT \
 513:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         (OSCILLOSCOPE_ADC_CFG0_FREERUNNING)
 514:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 515:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 516:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* End configuration 0 calculated defines                                     */
 517:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 518:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 519:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 520:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Begin configuration 1 calculated defines                                   */
 521:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 522:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if(OSCILLOSCOPE_ADC_TOTAL_CONFIGS > 1)
 523:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_SAMPLE_TIME01_INIT \
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 101


 524:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             ((OSCILLOSCOPE_ADC_CFG1_APERTURE_TIME0 \
 525:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos) \
 526:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | (OSCILLOSCOPE_ADC_CFG1_APERTURE_TIME1 \
 527:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_TIME01_SAMPLE_TIME1_Pos))
 528:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 529:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_SAMPLE_TIME23_INIT \
 530:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             ((OSCILLOSCOPE_ADC_CFG1_APERTURE_TIME2 \
 531:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_TIME23_SAMPLE_TIME2_Pos) \
 532:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | (OSCILLOSCOPE_ADC_CFG1_APERTURE_TIME3 \
 533:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_TIME23_SAMPLE_TIME3_Pos))
 534:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 535:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Enable soc pin if used */
 536:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_DSI_TRIGGER_EN_INIT \
 537:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG1_USE_SOC \
 538:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Pos)
 539:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 540:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Set soc operation to edge or level based on sample mode */
 541:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #if(OSCILLOSCOPE_ADC_CFG1_FREERUNNING == OSCILLOSCOPE_ADC_FREERUNNING)
 542:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG1_DSI_TRIGGER_LEVEL_INIT    (SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_
 543:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #else /* Edge trigger */
 544:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG1_DSI_TRIGGER_LEVEL_INIT    (0u)
 545:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #endif /* End OSCILLOSCOPE_ADC_CFG1_FREERUNNING == OSCILLOSCOPE_ADC_FREERUNNING */
 546:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 547:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Set SE_NEG_INPUT */
 548:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #if(OSCILLOSCOPE_ADC_CFG1_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN)
 549:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG1_SE_NEG_INPUT_INIT \
 550:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             ((uint32)(OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN \
 551:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_NEG_SEL_Pos ))
 552:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #elif(OSCILLOSCOPE_ADC_CFG1_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VREF)
 553:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG1_SE_NEG_INPUT_INIT     (OSCILLOSCOPE_ADC_NEG_SEL_VREF \
 554:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****                                                             << SAR_CTRL_NEG_SEL_Pos )
 555:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #elif (OSCILLOSCOPE_ADC_CFG1_SINGLE_PRESENT != 0u)
 556:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG1_SE_NEG_INPUT_INIT         OSCILLOSCOPE_ADC_CFG1_NEG_OTHER
 557:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #else
 558:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG1_SE_NEG_INPUT_INIT         0u
 559:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #endif /* OSCILLOSCOPE_ADC_CFG1_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN */
 560:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 561:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_NEG_OTHER                 (uint16)((uint16)OSCILLOSCOPE_ADC_SARMU
 562:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_SWITCH_CONF_INIT          0u
 563:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 564:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* If the SAR is configured for multiple channels, always set SAR_HW_CTRL_NEGVREF to 1 */
 565:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_HW_CTRL_NEGVREF_INIT      SAR_CTRL_SAR_HW_CTRL_NEGVREF_Msk
 566:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 567:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_POWER_INIT  (OSCILLOSCOPE_ADC_PWR_CTRL_VREF_NORMAL_PWR)
 568:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 569:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* SAMPLE_CTRL initial values */
 570:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_SE_RESULT_FORMAT_INIT \
 571:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG1_SINGLE_ENDED_FORMAT \
 572:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos)
 573:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 574:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_DIFF_RESULT_FORMAT_INIT \
 575:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG1_DIFFERENTIAL_FORMAT \
 576:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos)
 577:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 578:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_AVG_SAMPLES_NUM_INIT \
 579:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG1_SAMPLES_AVERAGED \
 580:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_AVG_CNT_Pos)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 102


 581:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 582:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Combination of Average Mode and Average Shift */
 583:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_AVG_MODE_INIT \
 584:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG1_AVGERAGING_MODE \
 585:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_AVG_SHIFT_Pos)
 586:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 587:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_TRIGGER_OUT_INIT      (0u)
 588:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_UAB_SCAN_MODE_INIT    (0u)
 589:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 590:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_VREF_POWER_INIT  \
 591:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG1_VREF_PWR \
 592:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_PWR_CTRL_VREF_Pos)
 593:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 594:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_COMP_PWR_INIT  \
 595:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG1_COMP_PWR \
 596:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_COMP_PWR_Pos)
 597:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 598:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_COMP_DLY_INIT  \
 599:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG1_COMP_DLY \
 600:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_COMP_DLY_Pos)
 601:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 602:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_CTRL_INIT  \
 603:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG1_VREF_POWER_INIT \
 604:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_VREF_SEL_MASK \
 605:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_SE_NEG_INPUT_INIT \
 606:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_HW_CTRL_NEGVREF_INIT \
 607:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_COMP_DLY_INIT \
 608:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | SAR_CTRL_REFBUF_EN_Msk \
 609:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_COMP_PWR_INIT \
 610:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | SAR_CTRL_DSI_SYNC_CONFIG_Msk  \
 611:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_SWITCH_CONF_INIT )
 612:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 613:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_SAMPLE_CTRL_INIT \
 614:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG1_SE_RESULT_FORMAT_INIT \
 615:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_DIFF_RESULT_FORMAT_INIT \
 616:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_AVG_SAMPLES_NUM_INIT \
 617:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_AVG_MODE_INIT \
 618:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_DSI_TRIGGER_LEVEL_INIT \
 619:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_DSI_TRIGGER_EN_INIT \
 620:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_UAB_SCAN_MODE_INIT \
 621:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | SAR_SAMPLE_CTRL_VALID_IGNORE_Msk \
 622:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG1_TRIGGER_OUT_INIT \
 623:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Msk \
 624:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     )
 625:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 626:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_RANGE_THRES_INIT \
 627:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG1_LOW_LIMIT \
 628:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | (uint32)((uint32)OSCILLOSCOPE_ADC_CFG1_HIGH_LIMIT \
 629:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_RANGE_THRES_RANGE_HIGH_Pos))
 630:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 631:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_RANGE_COND_INIT   (cy_en_sar_range_detect_condition_t)OSCILLOSCOP
 632:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 633:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Misc Config
 634:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         [0] - Freerunning: Set if the sample mode is freerunning
 635:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     */
 636:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG1_MISC_CONFIG_INIT \
 637:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG1_FREERUNNING)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 103


 638:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* OSCILLOSCOPE_ADC_TOTAL_CONFIGS > 1 */
 639:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 640:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 641:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* End configuration 1 calculated defines                                     */
 642:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 643:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 644:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 645:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Begin configuration 2 calculated defines                                   */
 646:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 647:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if(OSCILLOSCOPE_ADC_TOTAL_CONFIGS > 2)
 648:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_SAMPLE_TIME01_INIT \
 649:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             ((OSCILLOSCOPE_ADC_CFG2_APERTURE_TIME0 \
 650:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos) \
 651:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | (OSCILLOSCOPE_ADC_CFG2_APERTURE_TIME1 \
 652:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_TIME01_SAMPLE_TIME1_Pos))
 653:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 654:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_SAMPLE_TIME23_INIT \
 655:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             ((OSCILLOSCOPE_ADC_CFG2_APERTURE_TIME2 \
 656:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_TIME23_SAMPLE_TIME2_Pos) \
 657:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | (OSCILLOSCOPE_ADC_CFG2_APERTURE_TIME3 \
 658:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_TIME23_SAMPLE_TIME3_Pos))
 659:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 660:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Enable soc pin if used */
 661:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_DSI_TRIGGER_EN_INIT \
 662:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG2_USE_SOC \
 663:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Pos)
 664:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 665:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Set soc operation to edge or level based on sample mode */
 666:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #if(OSCILLOSCOPE_ADC_CFG2_FREERUNNING == OSCILLOSCOPE_ADC_FREERUNNING)
 667:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG2_DSI_TRIGGER_LEVEL_INIT    (SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_
 668:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #else /* Edge trigger */
 669:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG2_DSI_TRIGGER_LEVEL_INIT    (0u)
 670:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #endif /* End OSCILLOSCOPE_ADC_CFG2_FREERUNNING == OSCILLOSCOPE_ADC_FREERUNNING */
 671:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 672:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Set SE_NEG_INPUT */
 673:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #if(OSCILLOSCOPE_ADC_CFG2_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN)
 674:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG2_SE_NEG_INPUT_INIT \
 675:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             ((uint32)(OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN \
 676:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_NEG_SEL_Pos ))
 677:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #elif(OSCILLOSCOPE_ADC_CFG2_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VREF)
 678:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG2_SE_NEG_INPUT_INIT     (OSCILLOSCOPE_ADC_NEG_SEL_VREF \
 679:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****                                                                 << SAR_CTRL_NEG_SEL_Pos )
 680:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #elif (OSCILLOSCOPE_ADC_CFG2_SINGLE_PRESENT != 0u)
 681:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG2_SE_NEG_INPUT_INIT         OSCILLOSCOPE_ADC_CFG2_NEG_OTHER
 682:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #else
 683:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG2_SE_NEG_INPUT_INIT         0u
 684:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #endif /* OSCILLOSCOPE_ADC_CFG2_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN */
 685:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 686:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****    #define OSCILLOSCOPE_ADC_CFG2_NEG_OTHER                 (uint16)((uint16)OSCILLOSCOPE_ADC_SARMUX
 687:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 688:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_SWITCH_CONF_INIT          0u
 689:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 690:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* If the SAR is configured for multiple channels, always set SAR_HW_CTRL_NEGVREF to 1 */
 691:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_HW_CTRL_NEGVREF_INIT      SAR_CTRL_SAR_HW_CTRL_NEGVREF_Msk
 692:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 693:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_POWER_INIT  (OSCILLOSCOPE_ADC_PWR_CTRL_VREF_NORMAL_PWR)
 694:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 104


 695:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* SAMPLE_CTRL initial values */
 696:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_SE_RESULT_FORMAT_INIT \
 697:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG2_SINGLE_ENDED_FORMAT \
 698:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos)
 699:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 700:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_DIFF_RESULT_FORMAT_INIT \
 701:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG2_DIFFERENTIAL_FORMAT \
 702:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos)
 703:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 704:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_AVG_SAMPLES_NUM_INIT \
 705:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG2_SAMPLES_AVERAGED \
 706:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_AVG_CNT_Pos)
 707:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 708:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Combination of Average Mode and Average Shift */
 709:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_AVG_MODE_INIT \
 710:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG2_AVGERAGING_MODE \
 711:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_AVG_SHIFT_Pos)
 712:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 713:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_TRIGGER_OUT_INIT      (0u)
 714:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_UAB_SCAN_MODE_INIT    (0u)
 715:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 716:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 717:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_VREF_POWER_INIT  \
 718:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG2_VREF_PWR \
 719:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_PWR_CTRL_VREF_Pos)
 720:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 721:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_COMP_PWR_INIT  \
 722:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG2_COMP_PWR \
 723:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_COMP_PWR_Pos)
 724:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 725:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_COMP_DLY_INIT  \
 726:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG2_COMP_DLY \
 727:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_COMP_DLY_Pos)
 728:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 729:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_CTRL_INIT  \
 730:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG2_VREF_POWER_INIT \
 731:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_VREF_SEL_MASK \
 732:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_SE_NEG_INPUT_INIT \
 733:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_HW_CTRL_NEGVREF_INIT \
 734:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_COMP_DLY_INIT \
 735:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | SAR_CTRL_REFBUF_EN_Msk \
 736:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_COMP_PWR_INIT \
 737:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | SAR_CTRL_DSI_SYNC_CONFIG_Msk  \
 738:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_SWITCH_CONF_INIT )
 739:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 740:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 741:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_SAMPLE_CTRL_INIT \
 742:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG2_SE_RESULT_FORMAT_INIT \
 743:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_DIFF_RESULT_FORMAT_INIT \
 744:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_AVG_SAMPLES_NUM_INIT \
 745:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_AVG_MODE_INIT \
 746:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_DSI_TRIGGER_LEVEL_INIT \
 747:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_DSI_TRIGGER_EN_INIT \
 748:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_UAB_SCAN_MODE_INIT \
 749:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | SAR_SAMPLE_CTRL_VALID_IGNORE_Msk \
 750:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG2_TRIGGER_OUT_INIT \
 751:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Msk \
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 105


 752:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     )
 753:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 754:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_RANGE_THRES_INIT \
 755:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG2_LOW_LIMIT \
 756:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | (uint32)((uint32)OSCILLOSCOPE_ADC_CFG2_HIGH_LIMIT \
 757:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_RANGE_THRES_RANGE_HIGH_Pos))
 758:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 759:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_RANGE_COND_INIT   (cy_en_sar_range_detect_condition_t)OSCILLOSCOP
 760:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 761:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Misc Config
 762:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         [0] - Freerunning: Set if the sample mode is freerunning
 763:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     */
 764:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG2_MISC_CONFIG_INIT \
 765:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG2_FREERUNNING)
 766:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* OSCILLOSCOPE_ADC_TOTAL_CONFIGS > 2 */
 767:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 768:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 769:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* End configuration 2 calculated defines                                     */
 770:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 771:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 772:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 773:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* Begin configuration 3 calculated defines                                   */
 774:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 775:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #if(OSCILLOSCOPE_ADC_TOTAL_CONFIGS > 3)
 776:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_SAMPLE_TIME01_INIT \
 777:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             ((OSCILLOSCOPE_ADC_CFG3_APERTURE_TIME0 \
 778:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos) \
 779:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | (OSCILLOSCOPE_ADC_CFG3_APERTURE_TIME1 \
 780:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_TIME01_SAMPLE_TIME1_Pos))
 781:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 782:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_SAMPLE_TIME23_INIT \
 783:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             ((OSCILLOSCOPE_ADC_CFG3_APERTURE_TIME2 \
 784:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_TIME23_SAMPLE_TIME2_Pos) \
 785:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | (OSCILLOSCOPE_ADC_CFG3_APERTURE_TIME3 \
 786:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_TIME23_SAMPLE_TIME3_Pos))
 787:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 788:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Enable soc pin if used */
 789:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_DSI_TRIGGER_EN_INIT \
 790:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG3_USE_SOC \
 791:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****              << SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Pos)
 792:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 793:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Set soc operation to edge or level based on sample mode */
 794:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #if(OSCILLOSCOPE_ADC_CFG3_FREERUNNING == OSCILLOSCOPE_ADC_FREERUNNING)
 795:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG3_DSI_TRIGGER_LEVEL_INIT    (SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_
 796:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #else /* Edge trigger */
 797:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG3_DSI_TRIGGER_LEVEL_INIT    (0u)
 798:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #endif /* End OSCILLOSCOPE_ADC_CFG3_FREERUNNING == OSCILLOSCOPE_ADC_FREERUNNING */
 799:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 800:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Set SE_NEG_INPUT  */
 801:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #if(OSCILLOSCOPE_ADC_CFG3_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN)
 802:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG3_SE_NEG_INPUT_INIT \
 803:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             ((uint32)(OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN \
 804:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_NEG_SEL_Pos ))
 805:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #elif(OSCILLOSCOPE_ADC_CFG3_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VREF)
 806:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG3_SE_NEG_INPUT_INIT     (OSCILLOSCOPE_ADC_NEG_SEL_VREF \
 807:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****                                                                 << SAR_CTRL_NEG_SEL_Pos )
 808:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #elif (OSCILLOSCOPE_ADC_CFG3_SINGLE_PRESENT != 0u)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 106


 809:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG3_SE_NEG_INPUT_INIT         OSCILLOSCOPE_ADC_CFG3_NEG_OTHER
 810:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #else
 811:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         #define OSCILLOSCOPE_ADC_CFG3_SE_NEG_INPUT_INIT         0u
 812:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #endif /* OSCILLOSCOPE_ADC_CFG3_VNEG_INPUT_SEL == OSCILLOSCOPE_ADC_NEG_SEL_VSSA_KELVIN */
 813:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 814:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_NEG_OTHER                 (uint16)((uint16)OSCILLOSCOPE_ADC_SARMU
 815:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 816:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_SWITCH_CONF_INIT          0u
 817:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 818:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* If the SAR is configured for multiple channels, always set SAR_HW_CTRL_NEGVREF to 1 */
 819:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_HW_CTRL_NEGVREF_INIT      SAR_CTRL_SAR_HW_CTRL_NEGVREF_Msk
 820:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 821:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_POWER_INIT  (OSCILLOSCOPE_ADC_PWR_CTRL_VREF_NORMAL_PWR)
 822:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 823:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* SAMPLE_CTRL initial values */
 824:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_SE_RESULT_FORMAT_INIT \
 825:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG3_SINGLE_ENDED_FORMAT \
 826:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos)
 827:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 828:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_DIFF_RESULT_FORMAT_INIT \
 829:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG3_DIFFERENTIAL_FORMAT \
 830:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos)
 831:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 832:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_AVG_SAMPLES_NUM_INIT \
 833:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG3_SAMPLES_AVERAGED \
 834:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_AVG_CNT_Pos)
 835:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 836:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Combination of Average Mode and Average Shift */
 837:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_AVG_MODE_INIT \
 838:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG3_AVGERAGING_MODE \
 839:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_SAMPLE_CTRL_AVG_SHIFT_Pos)
 840:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 841:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_TRIGGER_OUT_INIT      (0u)
 842:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_UAB_SCAN_MODE_INIT    (0u)
 843:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 844:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_VREF_POWER_INIT  \
 845:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG3_VREF_PWR \
 846:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_PWR_CTRL_VREF_Pos)
 847:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 848:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_COMP_PWR_INIT  \
 849:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG3_COMP_PWR \
 850:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_COMP_PWR_Pos)
 851:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 852:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_COMP_DLY_INIT  \
 853:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG3_COMP_DLY \
 854:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_CTRL_COMP_DLY_Pos)
 855:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 856:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_CTRL_INIT  \
 857:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG3_VREF_POWER_INIT \
 858:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_VREF_SEL_MASK \
 859:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_SE_NEG_INPUT_INIT \
 860:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_HW_CTRL_NEGVREF_INIT \
 861:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_COMP_DLY_INIT \
 862:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | SAR_CTRL_REFBUF_EN_Msk \
 863:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_COMP_PWR_INIT \
 864:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | SAR_CTRL_DSI_SYNC_CONFIG_Msk  \
 865:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_SWITCH_CONF_INIT )
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 107


 866:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 867:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 868:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_SAMPLE_CTRL_INIT \
 869:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG3_SE_RESULT_FORMAT_INIT \
 870:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_DIFF_RESULT_FORMAT_INIT \
 871:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_AVG_SAMPLES_NUM_INIT \
 872:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_AVG_MODE_INIT \
 873:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_DSI_TRIGGER_LEVEL_INIT \
 874:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_DSI_TRIGGER_EN_INIT \
 875:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_UAB_SCAN_MODE_INIT \
 876:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | SAR_SAMPLE_CTRL_VALID_IGNORE_Msk \
 877:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | OSCILLOSCOPE_ADC_CFG3_TRIGGER_OUT_INIT \
 878:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Msk \
 879:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     )
 880:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 881:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_RANGE_THRES_INIT \
 882:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG3_LOW_LIMIT \
 883:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             | (uint32)((uint32)OSCILLOSCOPE_ADC_CFG3_HIGH_LIMIT \
 884:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             << SAR_RANGE_THRES_RANGE_HIGH_Pos))
 885:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 886:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_RANGE_COND_INIT   (cy_en_sar_range_detect_condition_t)OSCILLOSCOP
 887:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 888:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     /* Misc Config
 889:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****         [0] - Freerunning: Set if the sample mode is freerunning
 890:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     */
 891:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     #define OSCILLOSCOPE_ADC_CFG3_MISC_CONFIG_INIT \
 892:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****             (OSCILLOSCOPE_ADC_CFG3_FREERUNNING )
 893:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 894:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** #endif /* OSCILLOSCOPE_ADC_TOTAL_CONFIGS > 3 */
 895:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 896:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 897:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* End configuration 3 calculated defines                                     */
 898:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /* ************************************************************************** */
 899:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** 
 900:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** /******************************************************************************
 901:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * Function Name: OSCILLOSCOPE_ADC_Enable
 902:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** ****************************************************************************//*
 903:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *
 904:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \brief Enables the component.
 905:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *
 906:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \param None
 907:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *
 908:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \return None
 909:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *
 910:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** * \sideeffect
 911:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *  None
 912:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *
 913:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** *******************************************************************************/
 914:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** __STATIC_INLINE void OSCILLOSCOPE_ADC_Enable(void)
 915:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h **** {
 916:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.h ****     Cy_SAR_Enable(OSCILLOSCOPE_ADC_SAR__HW);
 477              		.loc 5 916 0
 478 001a 0348     		ldr	r0, .L50+4
 479 001c FFF7FEFF 		bl	Cy_SAR_Enable
 480              	.LVL36:
 481 0020 08BD     		pop	{r3, pc}
 482              	.L51:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 108


 483 0022 00BF     		.align	2
 484              	.L50:
 485 0024 00000000 		.word	.LANCHOR0
 486 0028 00001D41 		.word	1092419584
 487              	.LBE41:
 488              	.LBE40:
 489              		.cfi_endproc
 490              	.LFE211:
 491              		.size	OSCILLOSCOPE_ADC_Start, .-OSCILLOSCOPE_ADC_Start
 492              		.section	.text.OSCILLOSCOPE_ADC_StartEx,"ax",%progbits
 493              		.align	2
 494              		.global	OSCILLOSCOPE_ADC_StartEx
 495              		.thumb
 496              		.thumb_func
 497              		.type	OSCILLOSCOPE_ADC_StartEx, %function
 498              	OSCILLOSCOPE_ADC_StartEx:
 499              	.LFB212:
  95:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     OSCILLOSCOPE_ADC_Start();
 500              		.loc 1 95 0
 501              		.cfi_startproc
 502              		@ args = 0, pretend = 0, frame = 0
 503              		@ frame_needed = 0, uses_anonymous_args = 0
 504              	.LVL37:
 505 0000 38B5     		push	{r3, r4, r5, lr}
 506              		.cfi_def_cfa_offset 16
 507              		.cfi_offset 3, -16
 508              		.cfi_offset 4, -12
 509              		.cfi_offset 5, -8
 510              		.cfi_offset 14, -4
 511 0002 0546     		mov	r5, r0
  96:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 512              		.loc 1 96 0
 513 0004 FFF7FEFF 		bl	OSCILLOSCOPE_ADC_Start
 514              	.LVL38:
 101:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         NVIC_EnableIRQ(OSCILLOSCOPE_ADC_IRQ_cfg.intrSrc);
 515              		.loc 1 101 0
 516 0008 094C     		ldr	r4, .L55
 517 000a 2946     		mov	r1, r5
 518 000c 2046     		mov	r0, r4
 519 000e FFF7FEFF 		bl	Cy_SysInt_Init
 520              	.LVL39:
 102:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     #endif
 521              		.loc 1 102 0
 522 0012 B4F90030 		ldrsh	r3, [r4]
 523              	.LVL40:
 524              	.LBB42:
 525              	.LBB43:
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 526              		.loc 2 1679 0
 527 0016 002B     		cmp	r3, #0
 528 0018 08DB     		blt	.L52
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 529              		.loc 2 1681 0
 530 001a 5909     		lsrs	r1, r3, #5
 531 001c 03F01F03 		and	r3, r3, #31
 532              	.LVL41:
 533 0020 0122     		movs	r2, #1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 109


 534 0022 02FA03F3 		lsl	r3, r2, r3
 535 0026 034A     		ldr	r2, .L55+4
 536 0028 42F82130 		str	r3, [r2, r1, lsl #2]
 537              	.LVL42:
 538              	.L52:
 539 002c 38BD     		pop	{r3, r4, r5, pc}
 540              	.LVL43:
 541              	.L56:
 542 002e 00BF     		.align	2
 543              	.L55:
 544 0030 00000000 		.word	OSCILLOSCOPE_ADC_IRQ_cfg
 545 0034 00E100E0 		.word	-536813312
 546              	.LBE43:
 547              	.LBE42:
 548              		.cfi_endproc
 549              	.LFE212:
 550              		.size	OSCILLOSCOPE_ADC_StartEx, .-OSCILLOSCOPE_ADC_StartEx
 551              		.section	.text.OSCILLOSCOPE_ADC_SelectConfig,"ax",%progbits
 552              		.align	2
 553              		.global	OSCILLOSCOPE_ADC_SelectConfig
 554              		.thumb
 555              		.thumb_func
 556              		.type	OSCILLOSCOPE_ADC_SelectConfig, %function
 557              	OSCILLOSCOPE_ADC_SelectConfig:
 558              	.LFB214:
 171:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     /* Check whether the configuration number is valid or not */
 559              		.loc 1 171 0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563              	.LVL44:
 173:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     {
 564              		.loc 1 173 0
 565 0000 08BB     		cbnz	r0, .L61
 171:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****     /* Check whether the configuration number is valid or not */
 566              		.loc 1 171 0
 567 0002 38B5     		push	{r3, r4, r5, lr}
 568              		.cfi_def_cfa_offset 16
 569              		.cfi_offset 3, -16
 570              		.cfi_offset 4, -12
 571              		.cfi_offset 5, -8
 572              		.cfi_offset 14, -4
 573 0004 0446     		mov	r4, r0
 574 0006 0D46     		mov	r5, r1
 575              	.LVL45:
 576              	.LBB44:
 577              	.LBB45:
 578              	.LBB46:
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
 579              		.loc 4 1440 0
 580 0008 0F4A     		ldr	r2, .L62
 581 000a 1368     		ldr	r3, [r2]
 582 000c 23F00043 		bic	r3, r3, #-2147483648
 583 0010 1360     		str	r3, [r2]
 584              	.LVL46:
 585              	.LBE46:
 586              	.LBE45:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 110


 587              	.LBE44:
 177:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 588              		.loc 1 177 0
 589 0012 0E4B     		ldr	r3, .L62+4
 590 0014 0122     		movs	r2, #1
 591 0016 5A71     		strb	r2, [r3, #5]
 179:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         {
 592              		.loc 1 179 0
 593 0018 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 594 001a 33B9     		cbnz	r3, .L59
 181:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****             OSCILLOSCOPE_ADC_initVar |= OSCILLOSCOPE_ADC_INIT_VAR_INIT_FLAG;
 595              		.loc 1 181 0
 596 001c FFF7FEFF 		bl	OSCILLOSCOPE_ADC_Init
 597              	.LVL47:
 182:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         }
 598              		.loc 1 182 0
 599 0020 0A4A     		ldr	r2, .L62+4
 600 0022 1379     		ldrb	r3, [r2, #4]	@ zero_extendqisi2
 601 0024 43F00103 		orr	r3, r3, #1
 602 0028 1371     		strb	r3, [r2, #4]
 603              	.L59:
 188:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 604              		.loc 1 188 0
 605 002a 0948     		ldr	r0, .L62+8
 606 002c 00EB0410 		add	r0, r0, r4, lsl #4
 607 0030 FFF7FEFF 		bl	OSCILLOSCOPE_ADC_InitConfig
 608              	.LVL48:
 194:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 609              		.loc 1 194 0
 610 0034 054B     		ldr	r3, .L62+4
 611 0036 1C60     		str	r4, [r3]
 196:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         {
 612              		.loc 1 196 0
 613 0038 012D     		cmp	r5, #1
 614 003a 03D1     		bne	.L57
 199:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c **** 
 615              		.loc 1 199 0
 616 003c FFF7FEFF 		bl	OSCILLOSCOPE_ADC_Start
 617              	.LVL49:
 202:Generated_Source\PSoC6/OSCILLOSCOPE_ADC.c ****         }
 618              		.loc 1 202 0
 619 0040 FFF7FEFF 		bl	OSCILLOSCOPE_ADC_StartConvert
 620              	.LVL50:
 621              	.L57:
 622 0044 38BD     		pop	{r3, r4, r5, pc}
 623              	.LVL51:
 624              	.L61:
 625              		.cfi_def_cfa_offset 0
 626              		.cfi_restore 3
 627              		.cfi_restore 4
 628              		.cfi_restore 5
 629              		.cfi_restore 14
 630 0046 7047     		bx	lr
 631              	.L63:
 632              		.align	2
 633              	.L62:
 634 0048 00001D41 		.word	1092419584
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 111


 635 004c 00000000 		.word	.LANCHOR0
 636 0050 00000000 		.word	OSCILLOSCOPE_ADC_allConfigs
 637              		.cfi_endproc
 638              	.LFE214:
 639              		.size	OSCILLOSCOPE_ADC_SelectConfig, .-OSCILLOSCOPE_ADC_SelectConfig
 640              		.global	OSCILLOSCOPE_ADC_currentConfig
 641              		.global	OSCILLOSCOPE_ADC_selected
 642              		.global	OSCILLOSCOPE_ADC_initVar
 643              		.section	.rodata.str1.4,"aMS",%progbits,1
 644              		.align	2
 645              	.LC0:
 646 0000 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sa"
 646      72617465 
 646      645F536F 
 646      75726365 
 646      5C50536F 
 647 0030 722F6379 		.ascii	"r/cy_sar.h\000"
 647      5F736172 
 647      2E6800
 648              		.bss
 649              		.align	2
 650              		.set	.LANCHOR0,. + 0
 651              		.type	OSCILLOSCOPE_ADC_currentConfig, %object
 652              		.size	OSCILLOSCOPE_ADC_currentConfig, 4
 653              	OSCILLOSCOPE_ADC_currentConfig:
 654 0000 00000000 		.space	4
 655              		.type	OSCILLOSCOPE_ADC_initVar, %object
 656              		.size	OSCILLOSCOPE_ADC_initVar, 1
 657              	OSCILLOSCOPE_ADC_initVar:
 658 0004 00       		.space	1
 659              		.type	OSCILLOSCOPE_ADC_selected, %object
 660              		.size	OSCILLOSCOPE_ADC_selected, 1
 661              	OSCILLOSCOPE_ADC_selected:
 662 0005 00       		.space	1
 663              		.text
 664              	.Letext0:
 665              		.file 6 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6247bzi_d54.h"
 666              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 667              		.file 8 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 668              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_sar.h"
 669              		.file 10 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 670              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 671              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 672              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 673              		.file 14 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 674              		.section	.debug_info,"",%progbits
 675              	.Ldebug_info0:
 676 0000 FF150000 		.4byte	0x15ff
 677 0004 0400     		.2byte	0x4
 678 0006 00000000 		.4byte	.Ldebug_abbrev0
 679 000a 04       		.byte	0x4
 680 000b 01       		.uleb128 0x1
 681 000c E5040000 		.4byte	.LASF432
 682 0010 0C       		.byte	0xc
 683 0011 3F100000 		.4byte	.LASF433
 684 0015 78070000 		.4byte	.LASF434
 685 0019 00000000 		.4byte	.Ldebug_ranges0+0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 112


 686 001d 00000000 		.4byte	0
 687 0021 00000000 		.4byte	.Ldebug_line0
 688 0025 02       		.uleb128 0x2
 689 0026 02       		.byte	0x2
 690 0027 E6030000 		.4byte	0x3e6
 691 002b 06       		.byte	0x6
 692 002c 24       		.byte	0x24
 693 002d E6030000 		.4byte	0x3e6
 694 0031 03       		.uleb128 0x3
 695 0032 931D0000 		.4byte	.LASF0
 696 0036 71       		.sleb128 -15
 697 0037 03       		.uleb128 0x3
 698 0038 00170000 		.4byte	.LASF1
 699 003c 72       		.sleb128 -14
 700 003d 03       		.uleb128 0x3
 701 003e 0A1E0000 		.4byte	.LASF2
 702 0042 73       		.sleb128 -13
 703 0043 03       		.uleb128 0x3
 704 0044 49060000 		.4byte	.LASF3
 705 0048 74       		.sleb128 -12
 706 0049 03       		.uleb128 0x3
 707 004a DA110000 		.4byte	.LASF4
 708 004e 75       		.sleb128 -11
 709 004f 03       		.uleb128 0x3
 710 0050 801B0000 		.4byte	.LASF5
 711 0054 76       		.sleb128 -10
 712 0055 03       		.uleb128 0x3
 713 0056 3B090000 		.4byte	.LASF6
 714 005a 7B       		.sleb128 -5
 715 005b 03       		.uleb128 0x3
 716 005c F81D0000 		.4byte	.LASF7
 717 0060 7C       		.sleb128 -4
 718 0061 03       		.uleb128 0x3
 719 0062 6B120000 		.4byte	.LASF8
 720 0066 7E       		.sleb128 -2
 721 0067 03       		.uleb128 0x3
 722 0068 F4190000 		.4byte	.LASF9
 723 006c 7F       		.sleb128 -1
 724 006d 04       		.uleb128 0x4
 725 006e 511F0000 		.4byte	.LASF10
 726 0072 00       		.byte	0
 727 0073 04       		.uleb128 0x4
 728 0074 73130000 		.4byte	.LASF11
 729 0078 01       		.byte	0x1
 730 0079 04       		.uleb128 0x4
 731 007a 2E030000 		.4byte	.LASF12
 732 007e 02       		.byte	0x2
 733 007f 04       		.uleb128 0x4
 734 0080 C1180000 		.4byte	.LASF13
 735 0084 03       		.byte	0x3
 736 0085 04       		.uleb128 0x4
 737 0086 D90C0000 		.4byte	.LASF14
 738 008a 04       		.byte	0x4
 739 008b 04       		.uleb128 0x4
 740 008c 9F1E0000 		.4byte	.LASF15
 741 0090 05       		.byte	0x5
 742 0091 04       		.uleb128 0x4
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 113


 743 0092 D0120000 		.4byte	.LASF16
 744 0096 06       		.byte	0x6
 745 0097 04       		.uleb128 0x4
 746 0098 B4060000 		.4byte	.LASF17
 747 009c 07       		.byte	0x7
 748 009d 04       		.uleb128 0x4
 749 009e 35180000 		.4byte	.LASF18
 750 00a2 08       		.byte	0x8
 751 00a3 04       		.uleb128 0x4
 752 00a4 520C0000 		.4byte	.LASF19
 753 00a8 09       		.byte	0x9
 754 00a9 04       		.uleb128 0x4
 755 00aa F50C0000 		.4byte	.LASF20
 756 00ae 0A       		.byte	0xa
 757 00af 04       		.uleb128 0x4
 758 00b0 C1090000 		.4byte	.LASF21
 759 00b4 0B       		.byte	0xb
 760 00b5 04       		.uleb128 0x4
 761 00b6 D2080000 		.4byte	.LASF22
 762 00ba 0C       		.byte	0xc
 763 00bb 04       		.uleb128 0x4
 764 00bc D0060000 		.4byte	.LASF23
 765 00c0 0D       		.byte	0xd
 766 00c1 04       		.uleb128 0x4
 767 00c2 B1130000 		.4byte	.LASF24
 768 00c6 0E       		.byte	0xe
 769 00c7 04       		.uleb128 0x4
 770 00c8 40000000 		.4byte	.LASF25
 771 00cc 0F       		.byte	0xf
 772 00cd 04       		.uleb128 0x4
 773 00ce 40010000 		.4byte	.LASF26
 774 00d2 10       		.byte	0x10
 775 00d3 04       		.uleb128 0x4
 776 00d4 CA030000 		.4byte	.LASF27
 777 00d8 11       		.byte	0x11
 778 00d9 04       		.uleb128 0x4
 779 00da 34060000 		.4byte	.LASF28
 780 00de 12       		.byte	0x12
 781 00df 04       		.uleb128 0x4
 782 00e0 880F0000 		.4byte	.LASF29
 783 00e4 13       		.byte	0x13
 784 00e5 04       		.uleb128 0x4
 785 00e6 E4020000 		.4byte	.LASF30
 786 00ea 14       		.byte	0x14
 787 00eb 04       		.uleb128 0x4
 788 00ec B7080000 		.4byte	.LASF31
 789 00f0 15       		.byte	0x15
 790 00f1 04       		.uleb128 0x4
 791 00f2 2F0D0000 		.4byte	.LASF32
 792 00f6 16       		.byte	0x16
 793 00f7 04       		.uleb128 0x4
 794 00f8 88020000 		.4byte	.LASF33
 795 00fc 17       		.byte	0x17
 796 00fd 04       		.uleb128 0x4
 797 00fe 77160000 		.4byte	.LASF34
 798 0102 18       		.byte	0x18
 799 0103 04       		.uleb128 0x4
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 114


 800 0104 B3100000 		.4byte	.LASF35
 801 0108 19       		.byte	0x19
 802 0109 04       		.uleb128 0x4
 803 010a 24010000 		.4byte	.LASF36
 804 010e 1A       		.byte	0x1a
 805 010f 04       		.uleb128 0x4
 806 0110 880A0000 		.4byte	.LASF37
 807 0114 1B       		.byte	0x1b
 808 0115 04       		.uleb128 0x4
 809 0116 D5200000 		.4byte	.LASF38
 810 011a 1C       		.byte	0x1c
 811 011b 04       		.uleb128 0x4
 812 011c 4F1C0000 		.4byte	.LASF39
 813 0120 1D       		.byte	0x1d
 814 0121 04       		.uleb128 0x4
 815 0122 F50F0000 		.4byte	.LASF40
 816 0126 1E       		.byte	0x1e
 817 0127 04       		.uleb128 0x4
 818 0128 DF170000 		.4byte	.LASF41
 819 012c 1F       		.byte	0x1f
 820 012d 04       		.uleb128 0x4
 821 012e 9C150000 		.4byte	.LASF42
 822 0132 20       		.byte	0x20
 823 0133 04       		.uleb128 0x4
 824 0134 DE090000 		.4byte	.LASF43
 825 0138 21       		.byte	0x21
 826 0139 04       		.uleb128 0x4
 827 013a BB1E0000 		.4byte	.LASF44
 828 013e 22       		.byte	0x22
 829 013f 04       		.uleb128 0x4
 830 0140 C5050000 		.4byte	.LASF45
 831 0144 23       		.byte	0x23
 832 0145 04       		.uleb128 0x4
 833 0146 F6010000 		.4byte	.LASF46
 834 014a 24       		.byte	0x24
 835 014b 04       		.uleb128 0x4
 836 014c CF1D0000 		.4byte	.LASF47
 837 0150 25       		.byte	0x25
 838 0151 04       		.uleb128 0x4
 839 0152 8D080000 		.4byte	.LASF48
 840 0156 26       		.byte	0x26
 841 0157 04       		.uleb128 0x4
 842 0158 761D0000 		.4byte	.LASF49
 843 015c 27       		.byte	0x27
 844 015d 04       		.uleb128 0x4
 845 015e 63110000 		.4byte	.LASF50
 846 0162 28       		.byte	0x28
 847 0163 04       		.uleb128 0x4
 848 0164 3A1C0000 		.4byte	.LASF51
 849 0168 29       		.byte	0x29
 850 0169 04       		.uleb128 0x4
 851 016a A0120000 		.4byte	.LASF52
 852 016e 2A       		.byte	0x2a
 853 016f 04       		.uleb128 0x4
 854 0170 97180000 		.4byte	.LASF53
 855 0174 2B       		.byte	0x2b
 856 0175 04       		.uleb128 0x4
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 115


 857 0176 58010000 		.4byte	.LASF54
 858 017a 2C       		.byte	0x2c
 859 017b 04       		.uleb128 0x4
 860 017c 63070000 		.4byte	.LASF55
 861 0180 2D       		.byte	0x2d
 862 0181 04       		.uleb128 0x4
 863 0182 4E110000 		.4byte	.LASF56
 864 0186 2E       		.byte	0x2e
 865 0187 04       		.uleb128 0x4
 866 0188 58170000 		.4byte	.LASF57
 867 018c 2F       		.byte	0x2f
 868 018d 04       		.uleb128 0x4
 869 018e 0A210000 		.4byte	.LASF58
 870 0192 30       		.byte	0x30
 871 0193 04       		.uleb128 0x4
 872 0194 97090000 		.4byte	.LASF59
 873 0198 31       		.byte	0x31
 874 0199 04       		.uleb128 0x4
 875 019a 85190000 		.4byte	.LASF60
 876 019e 32       		.byte	0x32
 877 019f 04       		.uleb128 0x4
 878 01a0 9F0D0000 		.4byte	.LASF61
 879 01a4 33       		.byte	0x33
 880 01a5 04       		.uleb128 0x4
 881 01a6 14000000 		.4byte	.LASF62
 882 01aa 34       		.byte	0x34
 883 01ab 04       		.uleb128 0x4
 884 01ac 49130000 		.4byte	.LASF63
 885 01b0 35       		.byte	0x35
 886 01b1 04       		.uleb128 0x4
 887 01b2 7E1A0000 		.4byte	.LASF64
 888 01b6 36       		.byte	0x36
 889 01b7 04       		.uleb128 0x4
 890 01b8 C51C0000 		.4byte	.LASF65
 891 01bc 37       		.byte	0x37
 892 01bd 04       		.uleb128 0x4
 893 01be B10C0000 		.4byte	.LASF66
 894 01c2 38       		.byte	0x38
 895 01c3 04       		.uleb128 0x4
 896 01c4 03010000 		.4byte	.LASF67
 897 01c8 39       		.byte	0x39
 898 01c9 04       		.uleb128 0x4
 899 01ca 1B0C0000 		.4byte	.LASF68
 900 01ce 3A       		.byte	0x3a
 901 01cf 04       		.uleb128 0x4
 902 01d0 27130000 		.4byte	.LASF69
 903 01d4 3B       		.byte	0x3b
 904 01d5 04       		.uleb128 0x4
 905 01d6 41200000 		.4byte	.LASF70
 906 01da 3C       		.byte	0x3c
 907 01db 04       		.uleb128 0x4
 908 01dc 921F0000 		.4byte	.LASF71
 909 01e0 3D       		.byte	0x3d
 910 01e1 04       		.uleb128 0x4
 911 01e2 94130000 		.4byte	.LASF72
 912 01e6 3E       		.byte	0x3e
 913 01e7 04       		.uleb128 0x4
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 116


 914 01e8 5F030000 		.4byte	.LASF73
 915 01ec 3F       		.byte	0x3f
 916 01ed 04       		.uleb128 0x4
 917 01ee DD180000 		.4byte	.LASF74
 918 01f2 40       		.byte	0x40
 919 01f3 04       		.uleb128 0x4
 920 01f4 120D0000 		.4byte	.LASF75
 921 01f8 41       		.byte	0x41
 922 01f9 04       		.uleb128 0x4
 923 01fa 7C040000 		.4byte	.LASF76
 924 01fe 42       		.byte	0x42
 925 01ff 04       		.uleb128 0x4
 926 0200 1C1A0000 		.4byte	.LASF77
 927 0204 43       		.byte	0x43
 928 0205 04       		.uleb128 0x4
 929 0206 320E0000 		.4byte	.LASF78
 930 020a 44       		.byte	0x44
 931 020b 04       		.uleb128 0x4
 932 020c CA1F0000 		.4byte	.LASF79
 933 0210 45       		.byte	0x45
 934 0211 04       		.uleb128 0x4
 935 0212 EF130000 		.4byte	.LASF80
 936 0216 46       		.byte	0x46
 937 0217 04       		.uleb128 0x4
 938 0218 E0070000 		.4byte	.LASF81
 939 021c 47       		.byte	0x47
 940 021d 04       		.uleb128 0x4
 941 021e 29190000 		.4byte	.LASF82
 942 0222 48       		.byte	0x48
 943 0223 04       		.uleb128 0x4
 944 0224 540D0000 		.4byte	.LASF83
 945 0228 49       		.byte	0x49
 946 0229 04       		.uleb128 0x4
 947 022a 75010000 		.4byte	.LASF84
 948 022e 4A       		.byte	0x4a
 949 022f 04       		.uleb128 0x4
 950 0230 D20D0000 		.4byte	.LASF85
 951 0234 4B       		.byte	0x4b
 952 0235 04       		.uleb128 0x4
 953 0236 0B140000 		.4byte	.LASF86
 954 023a 4C       		.byte	0x4c
 955 023b 04       		.uleb128 0x4
 956 023c 0F080000 		.4byte	.LASF87
 957 0240 4D       		.byte	0x4d
 958 0241 04       		.uleb128 0x4
 959 0242 02180000 		.4byte	.LASF88
 960 0246 4E       		.byte	0x4e
 961 0247 04       		.uleb128 0x4
 962 0248 820D0000 		.4byte	.LASF89
 963 024c 4F       		.byte	0x4f
 964 024d 04       		.uleb128 0x4
 965 024e 91010000 		.4byte	.LASF90
 966 0252 50       		.byte	0x50
 967 0253 04       		.uleb128 0x4
 968 0254 BD160000 		.4byte	.LASF91
 969 0258 51       		.byte	0x51
 970 0259 04       		.uleb128 0x4
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 117


 971 025a 0A0A0000 		.4byte	.LASF92
 972 025e 52       		.byte	0x52
 973 025f 04       		.uleb128 0x4
 974 0260 FA1E0000 		.4byte	.LASF93
 975 0264 53       		.byte	0x53
 976 0265 04       		.uleb128 0x4
 977 0266 94200000 		.4byte	.LASF94
 978 026a 54       		.byte	0x54
 979 026b 04       		.uleb128 0x4
 980 026c A40E0000 		.4byte	.LASF95
 981 0270 55       		.byte	0x55
 982 0271 04       		.uleb128 0x4
 983 0272 280A0000 		.4byte	.LASF96
 984 0276 56       		.byte	0x56
 985 0277 04       		.uleb128 0x4
 986 0278 1D070000 		.4byte	.LASF97
 987 027c 57       		.byte	0x57
 988 027d 04       		.uleb128 0x4
 989 027e 24210000 		.4byte	.LASF98
 990 0282 58       		.byte	0x58
 991 0283 04       		.uleb128 0x4
 992 0284 E0140000 		.4byte	.LASF99
 993 0288 59       		.byte	0x59
 994 0289 04       		.uleb128 0x4
 995 028a B0200000 		.4byte	.LASF100
 996 028e 5A       		.byte	0x5a
 997 028f 04       		.uleb128 0x4
 998 0290 1D110000 		.4byte	.LASF101
 999 0294 5B       		.byte	0x5b
 1000 0295 04       		.uleb128 0x4
 1001 0296 AF040000 		.4byte	.LASF102
 1002 029a 5C       		.byte	0x5c
 1003 029b 04       		.uleb128 0x4
 1004 029c 581A0000 		.4byte	.LASF103
 1005 02a0 5D       		.byte	0x5d
 1006 02a1 04       		.uleb128 0x4
 1007 02a2 CE0A0000 		.4byte	.LASF104
 1008 02a6 5E       		.byte	0x5e
 1009 02a7 04       		.uleb128 0x4
 1010 02a8 8A110000 		.4byte	.LASF105
 1011 02ac 5F       		.byte	0x5f
 1012 02ad 04       		.uleb128 0x4
 1013 02ae 28140000 		.4byte	.LASF106
 1014 02b2 60       		.byte	0x60
 1015 02b3 04       		.uleb128 0x4
 1016 02b4 EE030000 		.4byte	.LASF107
 1017 02b8 61       		.byte	0x61
 1018 02b9 04       		.uleb128 0x4
 1019 02ba 901B0000 		.4byte	.LASF108
 1020 02be 62       		.byte	0x62
 1021 02bf 04       		.uleb128 0x4
 1022 02c0 9C0B0000 		.4byte	.LASF109
 1023 02c4 63       		.byte	0x63
 1024 02c5 04       		.uleb128 0x4
 1025 02c6 44210000 		.4byte	.LASF110
 1026 02ca 64       		.byte	0x64
 1027 02cb 04       		.uleb128 0x4
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 118


 1028 02cc 00150000 		.4byte	.LASF111
 1029 02d0 65       		.byte	0x65
 1030 02d1 04       		.uleb128 0x4
 1031 02d2 69090000 		.4byte	.LASF112
 1032 02d6 66       		.byte	0x66
 1033 02d7 04       		.uleb128 0x4
 1034 02d8 D21A0000 		.4byte	.LASF113
 1035 02dc 67       		.byte	0x67
 1036 02dd 04       		.uleb128 0x4
 1037 02de AC000000 		.4byte	.LASF114
 1038 02e2 68       		.byte	0x68
 1039 02e3 04       		.uleb128 0x4
 1040 02e4 64020000 		.4byte	.LASF115
 1041 02e8 69       		.byte	0x69
 1042 02e9 04       		.uleb128 0x4
 1043 02ea 7D140000 		.4byte	.LASF116
 1044 02ee 6A       		.byte	0x6a
 1045 02ef 04       		.uleb128 0x4
 1046 02f0 FD080000 		.4byte	.LASF117
 1047 02f4 6B       		.byte	0x6b
 1048 02f5 04       		.uleb128 0x4
 1049 02f6 6D1F0000 		.4byte	.LASF118
 1050 02fa 6C       		.byte	0x6c
 1051 02fb 04       		.uleb128 0x4
 1052 02fc B5120000 		.4byte	.LASF119
 1053 0300 6D       		.byte	0x6d
 1054 0301 04       		.uleb128 0x4
 1055 0302 99060000 		.4byte	.LASF120
 1056 0306 6E       		.byte	0x6e
 1057 0307 04       		.uleb128 0x4
 1058 0308 1F1C0000 		.4byte	.LASF121
 1059 030c 6F       		.byte	0x6f
 1060 030d 04       		.uleb128 0x4
 1061 030e 370C0000 		.4byte	.LASF122
 1062 0312 70       		.byte	0x70
 1063 0313 04       		.uleb128 0x4
 1064 0314 6B000000 		.4byte	.LASF123
 1065 0318 71       		.byte	0x71
 1066 0319 04       		.uleb128 0x4
 1067 031a 81150000 		.4byte	.LASF124
 1068 031e 72       		.byte	0x72
 1069 031f 04       		.uleb128 0x4
 1070 0320 5F060000 		.4byte	.LASF125
 1071 0324 73       		.byte	0x73
 1072 0325 04       		.uleb128 0x4
 1073 0326 471B0000 		.4byte	.LASF126
 1074 032a 74       		.byte	0x74
 1075 032b 04       		.uleb128 0x4
 1076 032c 460F0000 		.4byte	.LASF127
 1077 0330 75       		.byte	0x75
 1078 0331 04       		.uleb128 0x4
 1079 0332 14170000 		.4byte	.LASF128
 1080 0336 76       		.byte	0x76
 1081 0337 04       		.uleb128 0x4
 1082 0338 AF030000 		.4byte	.LASF129
 1083 033c 77       		.byte	0x77
 1084 033d 04       		.uleb128 0x4
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 119


 1085 033e 45190000 		.4byte	.LASF130
 1086 0342 78       		.byte	0x78
 1087 0343 04       		.uleb128 0x4
 1088 0344 86030000 		.4byte	.LASF131
 1089 0348 79       		.byte	0x79
 1090 0349 04       		.uleb128 0x4
 1091 034a 3D1E0000 		.4byte	.LASF132
 1092 034e 7A       		.byte	0x7a
 1093 034f 04       		.uleb128 0x4
 1094 0350 27120000 		.4byte	.LASF133
 1095 0354 7B       		.byte	0x7b
 1096 0355 04       		.uleb128 0x4
 1097 0356 7A060000 		.4byte	.LASF134
 1098 035a 7C       		.byte	0x7c
 1099 035b 04       		.uleb128 0x4
 1100 035c AA1B0000 		.4byte	.LASF135
 1101 0360 7D       		.byte	0x7d
 1102 0361 04       		.uleb128 0x4
 1103 0362 B60B0000 		.4byte	.LASF136
 1104 0366 7E       		.byte	0x7e
 1105 0367 04       		.uleb128 0x4
 1106 0368 5E200000 		.4byte	.LASF137
 1107 036c 7F       		.byte	0x7f
 1108 036d 04       		.uleb128 0x4
 1109 036e 1A150000 		.4byte	.LASF138
 1110 0372 80       		.byte	0x80
 1111 0373 04       		.uleb128 0x4
 1112 0374 1E060000 		.4byte	.LASF139
 1113 0378 81       		.byte	0x81
 1114 0379 04       		.uleb128 0x4
 1115 037a EC1A0000 		.4byte	.LASF140
 1116 037e 82       		.byte	0x82
 1117 037f 04       		.uleb128 0x4
 1118 0380 E40E0000 		.4byte	.LASF141
 1119 0384 83       		.byte	0x83
 1120 0385 04       		.uleb128 0x4
 1121 0386 D0000000 		.4byte	.LASF142
 1122 038a 84       		.byte	0x84
 1123 038b 04       		.uleb128 0x4
 1124 038c 710A0000 		.4byte	.LASF143
 1125 0390 85       		.byte	0x85
 1126 0391 04       		.uleb128 0x4
 1127 0392 DD190000 		.4byte	.LASF144
 1128 0396 86       		.byte	0x86
 1129 0397 04       		.uleb128 0x4
 1130 0398 1B0E0000 		.4byte	.LASF145
 1131 039c 87       		.byte	0x87
 1132 039d 04       		.uleb128 0x4
 1133 039e 98040000 		.4byte	.LASF146
 1134 03a2 88       		.byte	0x88
 1135 03a3 04       		.uleb128 0x4
 1136 03a4 ED060000 		.4byte	.LASF147
 1137 03a8 89       		.byte	0x89
 1138 03a9 04       		.uleb128 0x4
 1139 03aa 251E0000 		.4byte	.LASF148
 1140 03ae 8A       		.byte	0x8a
 1141 03af 04       		.uleb128 0x4
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 120


 1142 03b0 390B0000 		.4byte	.LASF149
 1143 03b4 8B       		.byte	0x8b
 1144 03b5 04       		.uleb128 0x4
 1145 03b6 F50B0000 		.4byte	.LASF150
 1146 03ba 8C       		.byte	0x8c
 1147 03bb 04       		.uleb128 0x4
 1148 03bc AA090000 		.4byte	.LASF151
 1149 03c0 8D       		.byte	0x8d
 1150 03c1 04       		.uleb128 0x4
 1151 03c2 83180000 		.4byte	.LASF152
 1152 03c6 8E       		.byte	0x8e
 1153 03c7 04       		.uleb128 0x4
 1154 03c8 77120000 		.4byte	.LASF153
 1155 03cc 8F       		.byte	0x8f
 1156 03cd 04       		.uleb128 0x4
 1157 03ce 37110000 		.4byte	.LASF154
 1158 03d2 90       		.byte	0x90
 1159 03d3 04       		.uleb128 0x4
 1160 03d4 5F0E0000 		.4byte	.LASF155
 1161 03d8 91       		.byte	0x91
 1162 03d9 04       		.uleb128 0x4
 1163 03da 830B0000 		.4byte	.LASF156
 1164 03de 92       		.byte	0x92
 1165 03df 04       		.uleb128 0x4
 1166 03e0 0A0E0000 		.4byte	.LASF157
 1167 03e4 F0       		.byte	0xf0
 1168 03e5 00       		.byte	0
 1169 03e6 05       		.uleb128 0x5
 1170 03e7 02       		.byte	0x2
 1171 03e8 05       		.byte	0x5
 1172 03e9 7C030000 		.4byte	.LASF158
 1173 03ed 06       		.uleb128 0x6
 1174 03ee 5C0A0000 		.4byte	.LASF160
 1175 03f2 06       		.byte	0x6
 1176 03f3 F4       		.byte	0xf4
 1177 03f4 25000000 		.4byte	0x25
 1178 03f8 05       		.uleb128 0x5
 1179 03f9 01       		.byte	0x1
 1180 03fa 06       		.byte	0x6
 1181 03fb 191E0000 		.4byte	.LASF159
 1182 03ff 06       		.uleb128 0x6
 1183 0400 6C1D0000 		.4byte	.LASF161
 1184 0404 07       		.byte	0x7
 1185 0405 1D       		.byte	0x1d
 1186 0406 0A040000 		.4byte	0x40a
 1187 040a 05       		.uleb128 0x5
 1188 040b 01       		.byte	0x1
 1189 040c 08       		.byte	0x8
 1190 040d C20F0000 		.4byte	.LASF162
 1191 0411 06       		.uleb128 0x6
 1192 0412 80110000 		.4byte	.LASF163
 1193 0416 07       		.byte	0x7
 1194 0417 29       		.byte	0x29
 1195 0418 E6030000 		.4byte	0x3e6
 1196 041c 06       		.uleb128 0x6
 1197 041d 30090000 		.4byte	.LASF164
 1198 0421 07       		.byte	0x7
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 121


 1199 0422 2B       		.byte	0x2b
 1200 0423 27040000 		.4byte	0x427
 1201 0427 05       		.uleb128 0x5
 1202 0428 02       		.byte	0x2
 1203 0429 07       		.byte	0x7
 1204 042a A1140000 		.4byte	.LASF165
 1205 042e 06       		.uleb128 0x6
 1206 042f 7E020000 		.4byte	.LASF166
 1207 0433 07       		.byte	0x7
 1208 0434 3F       		.byte	0x3f
 1209 0435 39040000 		.4byte	0x439
 1210 0439 05       		.uleb128 0x5
 1211 043a 04       		.byte	0x4
 1212 043b 05       		.byte	0x5
 1213 043c B4160000 		.4byte	.LASF167
 1214 0440 06       		.uleb128 0x6
 1215 0441 EA1B0000 		.4byte	.LASF168
 1216 0445 07       		.byte	0x7
 1217 0446 41       		.byte	0x41
 1218 0447 4B040000 		.4byte	0x44b
 1219 044b 05       		.uleb128 0x5
 1220 044c 04       		.byte	0x4
 1221 044d 07       		.byte	0x7
 1222 044e 461A0000 		.4byte	.LASF169
 1223 0452 05       		.uleb128 0x5
 1224 0453 08       		.byte	0x8
 1225 0454 05       		.byte	0x5
 1226 0455 69100000 		.4byte	.LASF170
 1227 0459 05       		.uleb128 0x5
 1228 045a 08       		.byte	0x8
 1229 045b 07       		.byte	0x7
 1230 045c 43080000 		.4byte	.LASF171
 1231 0460 07       		.uleb128 0x7
 1232 0461 04       		.byte	0x4
 1233 0462 05       		.byte	0x5
 1234 0463 696E7400 		.ascii	"int\000"
 1235 0467 05       		.uleb128 0x5
 1236 0468 04       		.byte	0x4
 1237 0469 07       		.byte	0x7
 1238 046a E9010000 		.4byte	.LASF172
 1239 046e 06       		.uleb128 0x6
 1240 046f 2B0F0000 		.4byte	.LASF173
 1241 0473 08       		.byte	0x8
 1242 0474 18       		.byte	0x18
 1243 0475 FF030000 		.4byte	0x3ff
 1244 0479 06       		.uleb128 0x6
 1245 047a E2050000 		.4byte	.LASF174
 1246 047e 08       		.byte	0x8
 1247 047f 20       		.byte	0x20
 1248 0480 11040000 		.4byte	0x411
 1249 0484 06       		.uleb128 0x6
 1250 0485 C0140000 		.4byte	.LASF175
 1251 0489 08       		.byte	0x8
 1252 048a 24       		.byte	0x24
 1253 048b 1C040000 		.4byte	0x41c
 1254 048f 06       		.uleb128 0x6
 1255 0490 9A1A0000 		.4byte	.LASF176
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 122


 1256 0494 08       		.byte	0x8
 1257 0495 2C       		.byte	0x2c
 1258 0496 2E040000 		.4byte	0x42e
 1259 049a 06       		.uleb128 0x6
 1260 049b 90060000 		.4byte	.LASF177
 1261 049f 08       		.byte	0x8
 1262 04a0 30       		.byte	0x30
 1263 04a1 40040000 		.4byte	0x440
 1264 04a5 08       		.uleb128 0x8
 1265 04a6 040E     		.2byte	0xe04
 1266 04a8 02       		.byte	0x2
 1267 04a9 9601     		.2byte	0x196
 1268 04ab 61050000 		.4byte	0x561
 1269 04af 09       		.uleb128 0x9
 1270 04b0 18070000 		.4byte	.LASF178
 1271 04b4 02       		.byte	0x2
 1272 04b5 9801     		.2byte	0x198
 1273 04b7 7D050000 		.4byte	0x57d
 1274 04bb 00       		.byte	0
 1275 04bc 09       		.uleb128 0x9
 1276 04bd 10160000 		.4byte	.LASF179
 1277 04c1 02       		.byte	0x2
 1278 04c2 9901     		.2byte	0x199
 1279 04c4 82050000 		.4byte	0x582
 1280 04c8 20       		.byte	0x20
 1281 04c9 09       		.uleb128 0x9
 1282 04ca EC1C0000 		.4byte	.LASF180
 1283 04ce 02       		.byte	0x2
 1284 04cf 9A01     		.2byte	0x19a
 1285 04d1 92050000 		.4byte	0x592
 1286 04d5 80       		.byte	0x80
 1287 04d6 09       		.uleb128 0x9
 1288 04d7 47090000 		.4byte	.LASF181
 1289 04db 02       		.byte	0x2
 1290 04dc 9B01     		.2byte	0x19b
 1291 04de 82050000 		.4byte	0x582
 1292 04e2 A0       		.byte	0xa0
 1293 04e3 0A       		.uleb128 0xa
 1294 04e4 E91E0000 		.4byte	.LASF182
 1295 04e8 02       		.byte	0x2
 1296 04e9 9C01     		.2byte	0x19c
 1297 04eb 97050000 		.4byte	0x597
 1298 04ef 0001     		.2byte	0x100
 1299 04f1 0A       		.uleb128 0xa
 1300 04f2 2C160000 		.4byte	.LASF183
 1301 04f6 02       		.byte	0x2
 1302 04f7 9D01     		.2byte	0x19d
 1303 04f9 82050000 		.4byte	0x582
 1304 04fd 2001     		.2byte	0x120
 1305 04ff 0A       		.uleb128 0xa
 1306 0500 8F130000 		.4byte	.LASF184
 1307 0504 02       		.byte	0x2
 1308 0505 9E01     		.2byte	0x19e
 1309 0507 9C050000 		.4byte	0x59c
 1310 050b 8001     		.2byte	0x180
 1311 050d 0A       		.uleb128 0xa
 1312 050e 36160000 		.4byte	.LASF185
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 123


 1313 0512 02       		.byte	0x2
 1314 0513 9F01     		.2byte	0x19f
 1315 0515 82050000 		.4byte	0x582
 1316 0519 A001     		.2byte	0x1a0
 1317 051b 0A       		.uleb128 0xa
 1318 051c 201D0000 		.4byte	.LASF186
 1319 0520 02       		.byte	0x2
 1320 0521 A001     		.2byte	0x1a0
 1321 0523 A1050000 		.4byte	0x5a1
 1322 0527 0002     		.2byte	0x200
 1323 0529 0A       		.uleb128 0xa
 1324 052a 40160000 		.4byte	.LASF187
 1325 052e 02       		.byte	0x2
 1326 052f A101     		.2byte	0x1a1
 1327 0531 A6050000 		.4byte	0x5a6
 1328 0535 2002     		.2byte	0x220
 1329 0537 0B       		.uleb128 0xb
 1330 0538 495000   		.ascii	"IP\000"
 1331 053b 02       		.byte	0x2
 1332 053c A201     		.2byte	0x1a2
 1333 053e CB050000 		.4byte	0x5cb
 1334 0542 0003     		.2byte	0x300
 1335 0544 0A       		.uleb128 0xa
 1336 0545 4A160000 		.4byte	.LASF188
 1337 0549 02       		.byte	0x2
 1338 054a A301     		.2byte	0x1a3
 1339 054c D0050000 		.4byte	0x5d0
 1340 0550 F003     		.2byte	0x3f0
 1341 0552 0A       		.uleb128 0xa
 1342 0553 E4010000 		.4byte	.LASF189
 1343 0557 02       		.byte	0x2
 1344 0558 A401     		.2byte	0x1a4
 1345 055a 78050000 		.4byte	0x578
 1346 055e 000E     		.2byte	0xe00
 1347 0560 00       		.byte	0
 1348 0561 0C       		.uleb128 0xc
 1349 0562 78050000 		.4byte	0x578
 1350 0566 71050000 		.4byte	0x571
 1351 056a 0D       		.uleb128 0xd
 1352 056b 71050000 		.4byte	0x571
 1353 056f 07       		.byte	0x7
 1354 0570 00       		.byte	0
 1355 0571 05       		.uleb128 0x5
 1356 0572 04       		.byte	0x4
 1357 0573 07       		.byte	0x7
 1358 0574 DD150000 		.4byte	.LASF190
 1359 0578 0E       		.uleb128 0xe
 1360 0579 9A040000 		.4byte	0x49a
 1361 057d 0E       		.uleb128 0xe
 1362 057e 61050000 		.4byte	0x561
 1363 0582 0C       		.uleb128 0xc
 1364 0583 9A040000 		.4byte	0x49a
 1365 0587 92050000 		.4byte	0x592
 1366 058b 0D       		.uleb128 0xd
 1367 058c 71050000 		.4byte	0x571
 1368 0590 17       		.byte	0x17
 1369 0591 00       		.byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 124


 1370 0592 0E       		.uleb128 0xe
 1371 0593 61050000 		.4byte	0x561
 1372 0597 0E       		.uleb128 0xe
 1373 0598 61050000 		.4byte	0x561
 1374 059c 0E       		.uleb128 0xe
 1375 059d 61050000 		.4byte	0x561
 1376 05a1 0E       		.uleb128 0xe
 1377 05a2 61050000 		.4byte	0x561
 1378 05a6 0C       		.uleb128 0xc
 1379 05a7 9A040000 		.4byte	0x49a
 1380 05ab B6050000 		.4byte	0x5b6
 1381 05af 0D       		.uleb128 0xd
 1382 05b0 71050000 		.4byte	0x571
 1383 05b4 37       		.byte	0x37
 1384 05b5 00       		.byte	0
 1385 05b6 0C       		.uleb128 0xc
 1386 05b7 C6050000 		.4byte	0x5c6
 1387 05bb C6050000 		.4byte	0x5c6
 1388 05bf 0D       		.uleb128 0xd
 1389 05c0 71050000 		.4byte	0x571
 1390 05c4 EF       		.byte	0xef
 1391 05c5 00       		.byte	0
 1392 05c6 0E       		.uleb128 0xe
 1393 05c7 6E040000 		.4byte	0x46e
 1394 05cb 0E       		.uleb128 0xe
 1395 05cc B6050000 		.4byte	0x5b6
 1396 05d0 0C       		.uleb128 0xc
 1397 05d1 9A040000 		.4byte	0x49a
 1398 05d5 E1050000 		.4byte	0x5e1
 1399 05d9 0F       		.uleb128 0xf
 1400 05da 71050000 		.4byte	0x571
 1401 05de 8302     		.2byte	0x283
 1402 05e0 00       		.byte	0
 1403 05e1 10       		.uleb128 0x10
 1404 05e2 AC180000 		.4byte	.LASF191
 1405 05e6 02       		.byte	0x2
 1406 05e7 A501     		.2byte	0x1a5
 1407 05e9 A5040000 		.4byte	0x4a5
 1408 05ed 11       		.uleb128 0x11
 1409 05ee 78050000 		.4byte	0x578
 1410 05f2 0C       		.uleb128 0xc
 1411 05f3 ED050000 		.4byte	0x5ed
 1412 05f7 02060000 		.4byte	0x602
 1413 05fb 0D       		.uleb128 0xd
 1414 05fc 71050000 		.4byte	0x571
 1415 0600 01       		.byte	0x1
 1416 0601 00       		.byte	0
 1417 0602 0C       		.uleb128 0xc
 1418 0603 78050000 		.4byte	0x578
 1419 0607 12060000 		.4byte	0x612
 1420 060b 0D       		.uleb128 0xd
 1421 060c 71050000 		.4byte	0x571
 1422 0610 0F       		.byte	0xf
 1423 0611 00       		.byte	0
 1424 0612 0C       		.uleb128 0xc
 1425 0613 ED050000 		.4byte	0x5ed
 1426 0617 22060000 		.4byte	0x622
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 125


 1427 061b 0D       		.uleb128 0xd
 1428 061c 71050000 		.4byte	0x571
 1429 0620 0F       		.byte	0xf
 1430 0621 00       		.byte	0
 1431 0622 0C       		.uleb128 0xc
 1432 0623 ED050000 		.4byte	0x5ed
 1433 0627 32060000 		.4byte	0x632
 1434 062b 0D       		.uleb128 0xd
 1435 062c 71050000 		.4byte	0x571
 1436 0630 02       		.byte	0x2
 1437 0631 00       		.byte	0
 1438 0632 0C       		.uleb128 0xc
 1439 0633 ED050000 		.4byte	0x5ed
 1440 0637 42060000 		.4byte	0x642
 1441 063b 0D       		.uleb128 0xd
 1442 063c 71050000 		.4byte	0x571
 1443 0640 0E       		.byte	0xe
 1444 0641 00       		.byte	0
 1445 0642 12       		.uleb128 0x12
 1446 0643 080F     		.2byte	0xf08
 1447 0645 09       		.byte	0x9
 1448 0646 21       		.byte	0x21
 1449 0647 CA080000 		.4byte	0x8ca
 1450 064b 13       		.uleb128 0x13
 1451 064c 1F210000 		.4byte	.LASF192
 1452 0650 09       		.byte	0x9
 1453 0651 22       		.byte	0x22
 1454 0652 78050000 		.4byte	0x578
 1455 0656 00       		.byte	0
 1456 0657 13       		.uleb128 0x13
 1457 0658 C4190000 		.4byte	.LASF193
 1458 065c 09       		.byte	0x9
 1459 065d 23       		.byte	0x23
 1460 065e 78050000 		.4byte	0x578
 1461 0662 04       		.byte	0x4
 1462 0663 13       		.uleb128 0x13
 1463 0664 BC050000 		.4byte	.LASF194
 1464 0668 09       		.byte	0x9
 1465 0669 24       		.byte	0x24
 1466 066a CF080000 		.4byte	0x8cf
 1467 066e 08       		.byte	0x8
 1468 066f 13       		.uleb128 0x13
 1469 0670 E0030000 		.4byte	.LASF195
 1470 0674 09       		.byte	0x9
 1471 0675 25       		.byte	0x25
 1472 0676 78050000 		.4byte	0x578
 1473 067a 10       		.byte	0x10
 1474 067b 13       		.uleb128 0x13
 1475 067c 17090000 		.4byte	.LASF196
 1476 0680 09       		.byte	0x9
 1477 0681 26       		.byte	0x26
 1478 0682 78050000 		.4byte	0x578
 1479 0686 14       		.byte	0x14
 1480 0687 13       		.uleb128 0x13
 1481 0688 85170000 		.4byte	.LASF197
 1482 068c 09       		.byte	0x9
 1483 068d 27       		.byte	0x27
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 126


 1484 068e 78050000 		.4byte	0x578
 1485 0692 18       		.byte	0x18
 1486 0693 13       		.uleb128 0x13
 1487 0694 1A0B0000 		.4byte	.LASF198
 1488 0698 09       		.byte	0x9
 1489 0699 28       		.byte	0x28
 1490 069a 78050000 		.4byte	0x578
 1491 069e 1C       		.byte	0x1c
 1492 069f 13       		.uleb128 0x13
 1493 06a0 6D010000 		.4byte	.LASF199
 1494 06a4 09       		.byte	0x9
 1495 06a5 29       		.byte	0x29
 1496 06a6 78050000 		.4byte	0x578
 1497 06aa 20       		.byte	0x20
 1498 06ab 13       		.uleb128 0x13
 1499 06ac A60C0000 		.4byte	.LASF200
 1500 06b0 09       		.byte	0x9
 1501 06b1 2A       		.byte	0x2a
 1502 06b2 78050000 		.4byte	0x578
 1503 06b6 24       		.byte	0x24
 1504 06b7 13       		.uleb128 0x13
 1505 06b8 881F0000 		.4byte	.LASF201
 1506 06bc 09       		.byte	0x9
 1507 06bd 2B       		.byte	0x2b
 1508 06be E9080000 		.4byte	0x8e9
 1509 06c2 28       		.byte	0x28
 1510 06c3 13       		.uleb128 0x13
 1511 06c4 0A1B0000 		.4byte	.LASF202
 1512 06c8 09       		.byte	0x9
 1513 06c9 2C       		.byte	0x2c
 1514 06ca EE080000 		.4byte	0x8ee
 1515 06ce 80       		.byte	0x80
 1516 06cf 13       		.uleb128 0x13
 1517 06d0 2C160000 		.4byte	.LASF183
 1518 06d4 09       		.byte	0x9
 1519 06d5 2D       		.byte	0x2d
 1520 06d6 F8080000 		.4byte	0x8f8
 1521 06da C0       		.byte	0xc0
 1522 06db 14       		.uleb128 0x14
 1523 06dc D5170000 		.4byte	.LASF203
 1524 06e0 09       		.byte	0x9
 1525 06e1 2E       		.byte	0x2e
 1526 06e2 02090000 		.4byte	0x902
 1527 06e6 0001     		.2byte	0x100
 1528 06e8 14       		.uleb128 0x14
 1529 06e9 36160000 		.4byte	.LASF185
 1530 06ed 09       		.byte	0x9
 1531 06ee 2F       		.byte	0x2f
 1532 06ef 0C090000 		.4byte	0x90c
 1533 06f3 4001     		.2byte	0x140
 1534 06f5 14       		.uleb128 0x14
 1535 06f6 CE110000 		.4byte	.LASF204
 1536 06fa 09       		.byte	0x9
 1537 06fb 30       		.byte	0x30
 1538 06fc 16090000 		.4byte	0x916
 1539 0700 8001     		.2byte	0x180
 1540 0702 14       		.uleb128 0x14
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 127


 1541 0703 40160000 		.4byte	.LASF187
 1542 0707 09       		.byte	0x9
 1543 0708 31       		.byte	0x31
 1544 0709 20090000 		.4byte	0x920
 1545 070d C001     		.2byte	0x1c0
 1546 070f 14       		.uleb128 0x14
 1547 0710 86000000 		.4byte	.LASF205
 1548 0714 09       		.byte	0x9
 1549 0715 32       		.byte	0x32
 1550 0716 ED050000 		.4byte	0x5ed
 1551 071a 0002     		.2byte	0x200
 1552 071c 14       		.uleb128 0x14
 1553 071d BE1A0000 		.4byte	.LASF206
 1554 0721 09       		.byte	0x9
 1555 0722 33       		.byte	0x33
 1556 0723 ED050000 		.4byte	0x5ed
 1557 0727 0402     		.2byte	0x204
 1558 0729 14       		.uleb128 0x14
 1559 072a B0020000 		.4byte	.LASF207
 1560 072e 09       		.byte	0x9
 1561 072f 34       		.byte	0x34
 1562 0730 ED050000 		.4byte	0x5ed
 1563 0734 0802     		.2byte	0x208
 1564 0736 14       		.uleb128 0x14
 1565 0737 8F0E0000 		.4byte	.LASF208
 1566 073b 09       		.byte	0x9
 1567 073c 35       		.byte	0x35
 1568 073d ED050000 		.4byte	0x5ed
 1569 0741 0C02     		.2byte	0x20c
 1570 0743 14       		.uleb128 0x14
 1571 0744 840C0000 		.4byte	.LASF209
 1572 0748 09       		.byte	0x9
 1573 0749 36       		.byte	0x36
 1574 074a 78050000 		.4byte	0x578
 1575 074e 1002     		.2byte	0x210
 1576 0750 14       		.uleb128 0x14
 1577 0751 29040000 		.4byte	.LASF210
 1578 0755 09       		.byte	0x9
 1579 0756 37       		.byte	0x37
 1580 0757 78050000 		.4byte	0x578
 1581 075b 1402     		.2byte	0x214
 1582 075d 14       		.uleb128 0x14
 1583 075e 61120000 		.4byte	.LASF211
 1584 0762 09       		.byte	0x9
 1585 0763 38       		.byte	0x38
 1586 0764 78050000 		.4byte	0x578
 1587 0768 1802     		.2byte	0x218
 1588 076a 14       		.uleb128 0x14
 1589 076b 60190000 		.4byte	.LASF212
 1590 076f 09       		.byte	0x9
 1591 0770 39       		.byte	0x39
 1592 0771 ED050000 		.4byte	0x5ed
 1593 0775 1C02     		.2byte	0x21c
 1594 0777 14       		.uleb128 0x14
 1595 0778 A1030000 		.4byte	.LASF213
 1596 077c 09       		.byte	0x9
 1597 077d 3A       		.byte	0x3a
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 128


 1598 077e 78050000 		.4byte	0x578
 1599 0782 2002     		.2byte	0x220
 1600 0784 14       		.uleb128 0x14
 1601 0785 700D0000 		.4byte	.LASF214
 1602 0789 09       		.byte	0x9
 1603 078a 3B       		.byte	0x3b
 1604 078b 78050000 		.4byte	0x578
 1605 078f 2402     		.2byte	0x224
 1606 0791 14       		.uleb128 0x14
 1607 0792 8F1C0000 		.4byte	.LASF215
 1608 0796 09       		.byte	0x9
 1609 0797 3C       		.byte	0x3c
 1610 0798 78050000 		.4byte	0x578
 1611 079c 2802     		.2byte	0x228
 1612 079e 14       		.uleb128 0x14
 1613 079f 8C160000 		.4byte	.LASF216
 1614 07a3 09       		.byte	0x9
 1615 07a4 3D       		.byte	0x3d
 1616 07a5 ED050000 		.4byte	0x5ed
 1617 07a9 2C02     		.2byte	0x22c
 1618 07ab 14       		.uleb128 0x14
 1619 07ac 1C120000 		.4byte	.LASF217
 1620 07b0 09       		.byte	0x9
 1621 07b1 3E       		.byte	0x3e
 1622 07b2 78050000 		.4byte	0x578
 1623 07b6 3002     		.2byte	0x230
 1624 07b8 14       		.uleb128 0x14
 1625 07b9 B30F0000 		.4byte	.LASF218
 1626 07bd 09       		.byte	0x9
 1627 07be 3F       		.byte	0x3f
 1628 07bf 78050000 		.4byte	0x578
 1629 07c3 3402     		.2byte	0x234
 1630 07c5 14       		.uleb128 0x14
 1631 07c6 FA0A0000 		.4byte	.LASF219
 1632 07ca 09       		.byte	0x9
 1633 07cb 40       		.byte	0x40
 1634 07cc 78050000 		.4byte	0x578
 1635 07d0 3802     		.2byte	0x238
 1636 07d2 14       		.uleb128 0x14
 1637 07d3 59000000 		.4byte	.LASF220
 1638 07d7 09       		.byte	0x9
 1639 07d8 41       		.byte	0x41
 1640 07d9 ED050000 		.4byte	0x5ed
 1641 07dd 3C02     		.2byte	0x23c
 1642 07df 14       		.uleb128 0x14
 1643 07e0 1B020000 		.4byte	.LASF221
 1644 07e4 09       		.byte	0x9
 1645 07e5 42       		.byte	0x42
 1646 07e6 ED050000 		.4byte	0x5ed
 1647 07ea 4002     		.2byte	0x240
 1648 07ec 14       		.uleb128 0x14
 1649 07ed 4A160000 		.4byte	.LASF188
 1650 07f1 09       		.byte	0x9
 1651 07f2 43       		.byte	0x43
 1652 07f3 2A090000 		.4byte	0x92a
 1653 07f7 4402     		.2byte	0x244
 1654 07f9 14       		.uleb128 0x14
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 129


 1655 07fa FA090000 		.4byte	.LASF222
 1656 07fe 09       		.byte	0x9
 1657 07ff 44       		.byte	0x44
 1658 0800 78050000 		.4byte	0x578
 1659 0804 8002     		.2byte	0x280
 1660 0806 14       		.uleb128 0x14
 1661 0807 54160000 		.4byte	.LASF223
 1662 080b 09       		.byte	0x9
 1663 080c 45       		.byte	0x45
 1664 080d 34090000 		.4byte	0x934
 1665 0811 8402     		.2byte	0x284
 1666 0813 14       		.uleb128 0x14
 1667 0814 08040000 		.4byte	.LASF224
 1668 0818 09       		.byte	0x9
 1669 0819 46       		.byte	0x46
 1670 081a ED050000 		.4byte	0x5ed
 1671 081e 9002     		.2byte	0x290
 1672 0820 14       		.uleb128 0x14
 1673 0821 83080000 		.4byte	.LASF225
 1674 0825 09       		.byte	0x9
 1675 0826 47       		.byte	0x47
 1676 0827 3E090000 		.4byte	0x93e
 1677 082b 9402     		.2byte	0x294
 1678 082d 14       		.uleb128 0x14
 1679 082e AF1F0000 		.4byte	.LASF226
 1680 0832 09       		.byte	0x9
 1681 0833 48       		.byte	0x48
 1682 0834 ED050000 		.4byte	0x5ed
 1683 0838 A002     		.2byte	0x2a0
 1684 083a 14       		.uleb128 0x14
 1685 083b FA0E0000 		.4byte	.LASF227
 1686 083f 09       		.byte	0x9
 1687 0840 49       		.byte	0x49
 1688 0841 ED050000 		.4byte	0x5ed
 1689 0845 A402     		.2byte	0x2a4
 1690 0847 14       		.uleb128 0x14
 1691 0848 6D160000 		.4byte	.LASF228
 1692 084c 09       		.byte	0x9
 1693 084d 4A       		.byte	0x4a
 1694 084e 48090000 		.4byte	0x948
 1695 0852 A802     		.2byte	0x2a8
 1696 0854 14       		.uleb128 0x14
 1697 0855 B21A0000 		.4byte	.LASF229
 1698 0859 09       		.byte	0x9
 1699 085a 4B       		.byte	0x4b
 1700 085b 78050000 		.4byte	0x578
 1701 085f 0003     		.2byte	0x300
 1702 0861 14       		.uleb128 0x14
 1703 0862 FE120000 		.4byte	.LASF230
 1704 0866 09       		.byte	0x9
 1705 0867 4C       		.byte	0x4c
 1706 0868 78050000 		.4byte	0x578
 1707 086c 0403     		.2byte	0x304
 1708 086e 14       		.uleb128 0x14
 1709 086f 37200000 		.4byte	.LASF231
 1710 0873 09       		.byte	0x9
 1711 0874 4D       		.byte	0x4d
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 130


 1712 0875 62090000 		.4byte	0x962
 1713 0879 0803     		.2byte	0x308
 1714 087b 14       		.uleb128 0x14
 1715 087c 771E0000 		.4byte	.LASF232
 1716 0880 09       		.byte	0x9
 1717 0881 4E       		.byte	0x4e
 1718 0882 78050000 		.4byte	0x578
 1719 0886 4003     		.2byte	0x340
 1720 0888 14       		.uleb128 0x14
 1721 0889 A1160000 		.4byte	.LASF233
 1722 088d 09       		.byte	0x9
 1723 088e 4F       		.byte	0x4f
 1724 088f 78050000 		.4byte	0x578
 1725 0893 4403     		.2byte	0x344
 1726 0895 14       		.uleb128 0x14
 1727 0896 D71E0000 		.4byte	.LASF234
 1728 089a 09       		.byte	0x9
 1729 089b 50       		.byte	0x50
 1730 089c ED050000 		.4byte	0x5ed
 1731 08a0 4803     		.2byte	0x348
 1732 08a2 14       		.uleb128 0x14
 1733 08a3 AA1C0000 		.4byte	.LASF235
 1734 08a7 09       		.byte	0x9
 1735 08a8 51       		.byte	0x51
 1736 08a9 7D090000 		.4byte	0x97d
 1737 08ad 4C03     		.2byte	0x34c
 1738 08af 14       		.uleb128 0x14
 1739 08b0 D61B0000 		.4byte	.LASF236
 1740 08b4 09       		.byte	0x9
 1741 08b5 52       		.byte	0x52
 1742 08b6 78050000 		.4byte	0x578
 1743 08ba 000F     		.2byte	0xf00
 1744 08bc 14       		.uleb128 0x14
 1745 08bd E01B0000 		.4byte	.LASF237
 1746 08c1 09       		.byte	0x9
 1747 08c2 53       		.byte	0x53
 1748 08c3 78050000 		.4byte	0x578
 1749 08c7 040F     		.2byte	0xf04
 1750 08c9 00       		.byte	0
 1751 08ca 0E       		.uleb128 0xe
 1752 08cb F2050000 		.4byte	0x5f2
 1753 08cf 11       		.uleb128 0x11
 1754 08d0 CA080000 		.4byte	0x8ca
 1755 08d4 0C       		.uleb128 0xc
 1756 08d5 ED050000 		.4byte	0x5ed
 1757 08d9 E4080000 		.4byte	0x8e4
 1758 08dd 0D       		.uleb128 0xd
 1759 08de 71050000 		.4byte	0x571
 1760 08e2 15       		.byte	0x15
 1761 08e3 00       		.byte	0
 1762 08e4 0E       		.uleb128 0xe
 1763 08e5 D4080000 		.4byte	0x8d4
 1764 08e9 11       		.uleb128 0x11
 1765 08ea E4080000 		.4byte	0x8e4
 1766 08ee 0E       		.uleb128 0xe
 1767 08ef 02060000 		.4byte	0x602
 1768 08f3 0E       		.uleb128 0xe
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 131


 1769 08f4 12060000 		.4byte	0x612
 1770 08f8 11       		.uleb128 0x11
 1771 08f9 F3080000 		.4byte	0x8f3
 1772 08fd 0E       		.uleb128 0xe
 1773 08fe 12060000 		.4byte	0x612
 1774 0902 11       		.uleb128 0x11
 1775 0903 FD080000 		.4byte	0x8fd
 1776 0907 0E       		.uleb128 0xe
 1777 0908 12060000 		.4byte	0x612
 1778 090c 11       		.uleb128 0x11
 1779 090d 07090000 		.4byte	0x907
 1780 0911 0E       		.uleb128 0xe
 1781 0912 12060000 		.4byte	0x612
 1782 0916 11       		.uleb128 0x11
 1783 0917 11090000 		.4byte	0x911
 1784 091b 0E       		.uleb128 0xe
 1785 091c 12060000 		.4byte	0x612
 1786 0920 11       		.uleb128 0x11
 1787 0921 1B090000 		.4byte	0x91b
 1788 0925 0E       		.uleb128 0xe
 1789 0926 32060000 		.4byte	0x632
 1790 092a 11       		.uleb128 0x11
 1791 092b 25090000 		.4byte	0x925
 1792 092f 0E       		.uleb128 0xe
 1793 0930 22060000 		.4byte	0x622
 1794 0934 11       		.uleb128 0x11
 1795 0935 2F090000 		.4byte	0x92f
 1796 0939 0E       		.uleb128 0xe
 1797 093a 22060000 		.4byte	0x622
 1798 093e 11       		.uleb128 0x11
 1799 093f 39090000 		.4byte	0x939
 1800 0943 0E       		.uleb128 0xe
 1801 0944 D4080000 		.4byte	0x8d4
 1802 0948 11       		.uleb128 0x11
 1803 0949 43090000 		.4byte	0x943
 1804 094d 0C       		.uleb128 0xc
 1805 094e ED050000 		.4byte	0x5ed
 1806 0952 5D090000 		.4byte	0x95d
 1807 0956 0D       		.uleb128 0xd
 1808 0957 71050000 		.4byte	0x571
 1809 095b 0D       		.byte	0xd
 1810 095c 00       		.byte	0
 1811 095d 0E       		.uleb128 0xe
 1812 095e 4D090000 		.4byte	0x94d
 1813 0962 11       		.uleb128 0x11
 1814 0963 5D090000 		.4byte	0x95d
 1815 0967 0C       		.uleb128 0xc
 1816 0968 ED050000 		.4byte	0x5ed
 1817 096c 78090000 		.4byte	0x978
 1818 0970 0F       		.uleb128 0xf
 1819 0971 71050000 		.4byte	0x571
 1820 0975 EC02     		.2byte	0x2ec
 1821 0977 00       		.byte	0
 1822 0978 0E       		.uleb128 0xe
 1823 0979 67090000 		.4byte	0x967
 1824 097d 11       		.uleb128 0x11
 1825 097e 78090000 		.4byte	0x978
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 132


 1826 0982 06       		.uleb128 0x6
 1827 0983 9A0C0000 		.4byte	.LASF238
 1828 0987 09       		.byte	0x9
 1829 0988 54       		.byte	0x54
 1830 0989 42060000 		.4byte	0x642
 1831 098d 10       		.uleb128 0x10
 1832 098e EA050000 		.4byte	.LASF239
 1833 0992 0A       		.byte	0xa
 1834 0993 5206     		.2byte	0x652
 1835 0995 82090000 		.4byte	0x982
 1836 0999 05       		.uleb128 0x5
 1837 099a 08       		.byte	0x8
 1838 099b 04       		.byte	0x4
 1839 099c B4140000 		.4byte	.LASF240
 1840 09a0 15       		.uleb128 0x15
 1841 09a1 B8       		.byte	0xb8
 1842 09a2 0B       		.byte	0xb
 1843 09a3 34       		.byte	0x34
 1844 09a4 B10D0000 		.4byte	0xdb1
 1845 09a8 13       		.uleb128 0x13
 1846 09a9 C3020000 		.4byte	.LASF241
 1847 09ad 0B       		.byte	0xb
 1848 09ae 37       		.byte	0x37
 1849 09af 9A040000 		.4byte	0x49a
 1850 09b3 00       		.byte	0
 1851 09b4 13       		.uleb128 0x13
 1852 09b5 D5070000 		.4byte	.LASF242
 1853 09b9 0B       		.byte	0xb
 1854 09ba 38       		.byte	0x38
 1855 09bb 9A040000 		.4byte	0x49a
 1856 09bf 04       		.byte	0x4
 1857 09c0 13       		.uleb128 0x13
 1858 09c1 AE010000 		.4byte	.LASF243
 1859 09c5 0B       		.byte	0xb
 1860 09c6 39       		.byte	0x39
 1861 09c7 9A040000 		.4byte	0x49a
 1862 09cb 08       		.byte	0x8
 1863 09cc 13       		.uleb128 0x13
 1864 09cd 021B0000 		.4byte	.LASF244
 1865 09d1 0B       		.byte	0xb
 1866 09d2 3A       		.byte	0x3a
 1867 09d3 9A040000 		.4byte	0x49a
 1868 09d7 0C       		.byte	0xc
 1869 09d8 13       		.uleb128 0x13
 1870 09d9 4F170000 		.4byte	.LASF245
 1871 09dd 0B       		.byte	0xb
 1872 09de 3B       		.byte	0x3b
 1873 09df 9A040000 		.4byte	0x49a
 1874 09e3 10       		.byte	0x10
 1875 09e4 13       		.uleb128 0x13
 1876 09e5 B0110000 		.4byte	.LASF246
 1877 09e9 0B       		.byte	0xb
 1878 09ea 3C       		.byte	0x3c
 1879 09eb 9A040000 		.4byte	0x49a
 1880 09ef 14       		.byte	0x14
 1881 09f0 13       		.uleb128 0x13
 1882 09f1 690B0000 		.4byte	.LASF247
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 133


 1883 09f5 0B       		.byte	0xb
 1884 09f6 3D       		.byte	0x3d
 1885 09f7 9A040000 		.4byte	0x49a
 1886 09fb 18       		.byte	0x18
 1887 09fc 13       		.uleb128 0x13
 1888 09fd 341F0000 		.4byte	.LASF248
 1889 0a01 0B       		.byte	0xb
 1890 0a02 3E       		.byte	0x3e
 1891 0a03 9A040000 		.4byte	0x49a
 1892 0a07 1C       		.byte	0x1c
 1893 0a08 13       		.uleb128 0x13
 1894 0a09 77100000 		.4byte	.LASF249
 1895 0a0d 0B       		.byte	0xb
 1896 0a0e 3F       		.byte	0x3f
 1897 0a0f 9A040000 		.4byte	0x49a
 1898 0a13 20       		.byte	0x20
 1899 0a14 13       		.uleb128 0x13
 1900 0a15 8E100000 		.4byte	.LASF250
 1901 0a19 0B       		.byte	0xb
 1902 0a1a 40       		.byte	0x40
 1903 0a1b 9A040000 		.4byte	0x49a
 1904 0a1f 24       		.byte	0x24
 1905 0a20 13       		.uleb128 0x13
 1906 0a21 DA160000 		.4byte	.LASF251
 1907 0a25 0B       		.byte	0xb
 1908 0a26 43       		.byte	0x43
 1909 0a27 6E040000 		.4byte	0x46e
 1910 0a2b 28       		.byte	0x28
 1911 0a2c 13       		.uleb128 0x13
 1912 0a2d 43070000 		.4byte	.LASF252
 1913 0a31 0B       		.byte	0xb
 1914 0a32 44       		.byte	0x44
 1915 0a33 6E040000 		.4byte	0x46e
 1916 0a37 29       		.byte	0x29
 1917 0a38 13       		.uleb128 0x13
 1918 0a39 77150000 		.4byte	.LASF253
 1919 0a3d 0B       		.byte	0xb
 1920 0a3e 45       		.byte	0x45
 1921 0a3f 6E040000 		.4byte	0x46e
 1922 0a43 2A       		.byte	0x2a
 1923 0a44 13       		.uleb128 0x13
 1924 0a45 2F170000 		.4byte	.LASF254
 1925 0a49 0B       		.byte	0xb
 1926 0a4a 46       		.byte	0x46
 1927 0a4b 6E040000 		.4byte	0x46e
 1928 0a4f 2B       		.byte	0x2b
 1929 0a50 13       		.uleb128 0x13
 1930 0a51 F4160000 		.4byte	.LASF255
 1931 0a55 0B       		.byte	0xb
 1932 0a56 47       		.byte	0x47
 1933 0a57 6E040000 		.4byte	0x46e
 1934 0a5b 2C       		.byte	0x2c
 1935 0a5c 13       		.uleb128 0x13
 1936 0a5d 0F1A0000 		.4byte	.LASF256
 1937 0a61 0B       		.byte	0xb
 1938 0a62 48       		.byte	0x48
 1939 0a63 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 134


 1940 0a67 2D       		.byte	0x2d
 1941 0a68 13       		.uleb128 0x13
 1942 0a69 CA200000 		.4byte	.LASF257
 1943 0a6d 0B       		.byte	0xb
 1944 0a6e 49       		.byte	0x49
 1945 0a6f 6E040000 		.4byte	0x46e
 1946 0a73 2E       		.byte	0x2e
 1947 0a74 13       		.uleb128 0x13
 1948 0a75 EE1E0000 		.4byte	.LASF258
 1949 0a79 0B       		.byte	0xb
 1950 0a7a 4A       		.byte	0x4a
 1951 0a7b 6E040000 		.4byte	0x46e
 1952 0a7f 2F       		.byte	0x2f
 1953 0a80 13       		.uleb128 0x13
 1954 0a81 98050000 		.4byte	.LASF259
 1955 0a85 0B       		.byte	0xb
 1956 0a86 4B       		.byte	0x4b
 1957 0a87 6E040000 		.4byte	0x46e
 1958 0a8b 30       		.byte	0x30
 1959 0a8c 13       		.uleb128 0x13
 1960 0a8d F3120000 		.4byte	.LASF260
 1961 0a91 0B       		.byte	0xb
 1962 0a92 4E       		.byte	0x4e
 1963 0a93 6E040000 		.4byte	0x46e
 1964 0a97 31       		.byte	0x31
 1965 0a98 13       		.uleb128 0x13
 1966 0a99 531E0000 		.4byte	.LASF261
 1967 0a9d 0B       		.byte	0xb
 1968 0a9e 4F       		.byte	0x4f
 1969 0a9f 6E040000 		.4byte	0x46e
 1970 0aa3 32       		.byte	0x32
 1971 0aa4 13       		.uleb128 0x13
 1972 0aa5 55120000 		.4byte	.LASF262
 1973 0aa9 0B       		.byte	0xb
 1974 0aaa 50       		.byte	0x50
 1975 0aab 6E040000 		.4byte	0x46e
 1976 0aaf 33       		.byte	0x33
 1977 0ab0 13       		.uleb128 0x13
 1978 0ab1 430D0000 		.4byte	.LASF263
 1979 0ab5 0B       		.byte	0xb
 1980 0ab6 51       		.byte	0x51
 1981 0ab7 6E040000 		.4byte	0x46e
 1982 0abb 34       		.byte	0x34
 1983 0abc 13       		.uleb128 0x13
 1984 0abd AA080000 		.4byte	.LASF264
 1985 0ac1 0B       		.byte	0xb
 1986 0ac2 52       		.byte	0x52
 1987 0ac3 79040000 		.4byte	0x479
 1988 0ac7 36       		.byte	0x36
 1989 0ac8 13       		.uleb128 0x13
 1990 0ac9 D9020000 		.4byte	.LASF265
 1991 0acd 0B       		.byte	0xb
 1992 0ace 53       		.byte	0x53
 1993 0acf 79040000 		.4byte	0x479
 1994 0ad3 38       		.byte	0x38
 1995 0ad4 13       		.uleb128 0x13
 1996 0ad5 4A030000 		.4byte	.LASF266
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 135


 1997 0ad9 0B       		.byte	0xb
 1998 0ada 54       		.byte	0x54
 1999 0adb 79040000 		.4byte	0x479
 2000 0adf 3A       		.byte	0x3a
 2001 0ae0 13       		.uleb128 0x13
 2002 0ae1 A1020000 		.4byte	.LASF267
 2003 0ae5 0B       		.byte	0xb
 2004 0ae6 55       		.byte	0x55
 2005 0ae7 6E040000 		.4byte	0x46e
 2006 0aeb 3C       		.byte	0x3c
 2007 0aec 13       		.uleb128 0x13
 2008 0aed 660A0000 		.4byte	.LASF268
 2009 0af1 0B       		.byte	0xb
 2010 0af2 56       		.byte	0x56
 2011 0af3 6E040000 		.4byte	0x46e
 2012 0af7 3D       		.byte	0x3d
 2013 0af8 13       		.uleb128 0x13
 2014 0af9 EF080000 		.4byte	.LASF269
 2015 0afd 0B       		.byte	0xb
 2016 0afe 57       		.byte	0x57
 2017 0aff 6E040000 		.4byte	0x46e
 2018 0b03 3E       		.byte	0x3e
 2019 0b04 13       		.uleb128 0x13
 2020 0b05 A4110000 		.4byte	.LASF270
 2021 0b09 0B       		.byte	0xb
 2022 0b0a 58       		.byte	0x58
 2023 0b0b 6E040000 		.4byte	0x46e
 2024 0b0f 3F       		.byte	0x3f
 2025 0b10 13       		.uleb128 0x13
 2026 0b11 26020000 		.4byte	.LASF271
 2027 0b15 0B       		.byte	0xb
 2028 0b16 59       		.byte	0x59
 2029 0b17 6E040000 		.4byte	0x46e
 2030 0b1b 40       		.byte	0x40
 2031 0b1c 13       		.uleb128 0x13
 2032 0b1d FA180000 		.4byte	.LASF272
 2033 0b21 0B       		.byte	0xb
 2034 0b22 5A       		.byte	0x5a
 2035 0b23 6E040000 		.4byte	0x46e
 2036 0b27 41       		.byte	0x41
 2037 0b28 13       		.uleb128 0x13
 2038 0b29 EC1D0000 		.4byte	.LASF273
 2039 0b2d 0B       		.byte	0xb
 2040 0b2e 5B       		.byte	0x5b
 2041 0b2f 6E040000 		.4byte	0x46e
 2042 0b33 42       		.byte	0x42
 2043 0b34 13       		.uleb128 0x13
 2044 0b35 690F0000 		.4byte	.LASF274
 2045 0b39 0B       		.byte	0xb
 2046 0b3a 5C       		.byte	0x5c
 2047 0b3b 6E040000 		.4byte	0x46e
 2048 0b3f 43       		.byte	0x43
 2049 0b40 13       		.uleb128 0x13
 2050 0b41 4E0E0000 		.4byte	.LASF275
 2051 0b45 0B       		.byte	0xb
 2052 0b46 5D       		.byte	0x5d
 2053 0b47 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 136


 2054 0b4b 44       		.byte	0x44
 2055 0b4c 13       		.uleb128 0x13
 2056 0b4d 3D170000 		.4byte	.LASF276
 2057 0b51 0B       		.byte	0xb
 2058 0b52 5E       		.byte	0x5e
 2059 0b53 9A040000 		.4byte	0x49a
 2060 0b57 48       		.byte	0x48
 2061 0b58 13       		.uleb128 0x13
 2062 0b59 32040000 		.4byte	.LASF277
 2063 0b5d 0B       		.byte	0xb
 2064 0b5e 5F       		.byte	0x5f
 2065 0b5f 9A040000 		.4byte	0x49a
 2066 0b63 4C       		.byte	0x4c
 2067 0b64 13       		.uleb128 0x13
 2068 0b65 BE1D0000 		.4byte	.LASF278
 2069 0b69 0B       		.byte	0xb
 2070 0b6a 60       		.byte	0x60
 2071 0b6b 6E040000 		.4byte	0x46e
 2072 0b6f 50       		.byte	0x50
 2073 0b70 13       		.uleb128 0x13
 2074 0b71 E80A0000 		.4byte	.LASF279
 2075 0b75 0B       		.byte	0xb
 2076 0b76 61       		.byte	0x61
 2077 0b77 6E040000 		.4byte	0x46e
 2078 0b7b 51       		.byte	0x51
 2079 0b7c 13       		.uleb128 0x13
 2080 0b7d 33080000 		.4byte	.LASF280
 2081 0b81 0B       		.byte	0xb
 2082 0b82 62       		.byte	0x62
 2083 0b83 6E040000 		.4byte	0x46e
 2084 0b87 52       		.byte	0x52
 2085 0b88 13       		.uleb128 0x13
 2086 0b89 51070000 		.4byte	.LASF281
 2087 0b8d 0B       		.byte	0xb
 2088 0b8e 63       		.byte	0x63
 2089 0b8f 6E040000 		.4byte	0x46e
 2090 0b93 53       		.byte	0x53
 2091 0b94 13       		.uleb128 0x13
 2092 0b95 B51C0000 		.4byte	.LASF282
 2093 0b99 0B       		.byte	0xb
 2094 0b9a 64       		.byte	0x64
 2095 0b9b 6E040000 		.4byte	0x46e
 2096 0b9f 54       		.byte	0x54
 2097 0ba0 13       		.uleb128 0x13
 2098 0ba1 250B0000 		.4byte	.LASF283
 2099 0ba5 0B       		.byte	0xb
 2100 0ba6 65       		.byte	0x65
 2101 0ba7 6E040000 		.4byte	0x46e
 2102 0bab 55       		.byte	0x55
 2103 0bac 13       		.uleb128 0x13
 2104 0bad 00000000 		.4byte	.LASF284
 2105 0bb1 0B       		.byte	0xb
 2106 0bb2 66       		.byte	0x66
 2107 0bb3 6E040000 		.4byte	0x46e
 2108 0bb7 56       		.byte	0x56
 2109 0bb8 13       		.uleb128 0x13
 2110 0bb9 3D1F0000 		.4byte	.LASF285
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 137


 2111 0bbd 0B       		.byte	0xb
 2112 0bbe 67       		.byte	0x67
 2113 0bbf 6E040000 		.4byte	0x46e
 2114 0bc3 57       		.byte	0x57
 2115 0bc4 13       		.uleb128 0x13
 2116 0bc5 480A0000 		.4byte	.LASF286
 2117 0bc9 0B       		.byte	0xb
 2118 0bca 68       		.byte	0x68
 2119 0bcb 6E040000 		.4byte	0x46e
 2120 0bcf 58       		.byte	0x58
 2121 0bd0 13       		.uleb128 0x13
 2122 0bd1 B61F0000 		.4byte	.LASF287
 2123 0bd5 0B       		.byte	0xb
 2124 0bd6 69       		.byte	0x69
 2125 0bd7 6E040000 		.4byte	0x46e
 2126 0bdb 59       		.byte	0x59
 2127 0bdc 13       		.uleb128 0x13
 2128 0bdd E11C0000 		.4byte	.LASF288
 2129 0be1 0B       		.byte	0xb
 2130 0be2 6E       		.byte	0x6e
 2131 0be3 84040000 		.4byte	0x484
 2132 0be7 5A       		.byte	0x5a
 2133 0be8 13       		.uleb128 0x13
 2134 0be9 DB010000 		.4byte	.LASF289
 2135 0bed 0B       		.byte	0xb
 2136 0bee 6F       		.byte	0x6f
 2137 0bef 84040000 		.4byte	0x484
 2138 0bf3 5C       		.byte	0x5c
 2139 0bf4 13       		.uleb128 0x13
 2140 0bf5 7F100000 		.4byte	.LASF290
 2141 0bf9 0B       		.byte	0xb
 2142 0bfa 70       		.byte	0x70
 2143 0bfb 6E040000 		.4byte	0x46e
 2144 0bff 5E       		.byte	0x5e
 2145 0c00 13       		.uleb128 0x13
 2146 0c01 611E0000 		.4byte	.LASF291
 2147 0c05 0B       		.byte	0xb
 2148 0c06 71       		.byte	0x71
 2149 0c07 6E040000 		.4byte	0x46e
 2150 0c0b 5F       		.byte	0x5f
 2151 0c0c 13       		.uleb128 0x13
 2152 0c0d 890C0000 		.4byte	.LASF292
 2153 0c11 0B       		.byte	0xb
 2154 0c12 72       		.byte	0x72
 2155 0c13 6E040000 		.4byte	0x46e
 2156 0c17 60       		.byte	0x60
 2157 0c18 13       		.uleb128 0x13
 2158 0c19 030F0000 		.4byte	.LASF293
 2159 0c1d 0B       		.byte	0xb
 2160 0c1e 73       		.byte	0x73
 2161 0c1f 9A040000 		.4byte	0x49a
 2162 0c23 64       		.byte	0x64
 2163 0c24 13       		.uleb128 0x13
 2164 0c25 FA200000 		.4byte	.LASF294
 2165 0c29 0B       		.byte	0xb
 2166 0c2a 76       		.byte	0x76
 2167 0c2b 84040000 		.4byte	0x484
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 138


 2168 0c2f 68       		.byte	0x68
 2169 0c30 13       		.uleb128 0x13
 2170 0c31 CE140000 		.4byte	.LASF295
 2171 0c35 0B       		.byte	0xb
 2172 0c36 77       		.byte	0x77
 2173 0c37 84040000 		.4byte	0x484
 2174 0c3b 6A       		.byte	0x6a
 2175 0c3c 13       		.uleb128 0x13
 2176 0c3d 0D120000 		.4byte	.LASF296
 2177 0c41 0B       		.byte	0xb
 2178 0c42 78       		.byte	0x78
 2179 0c43 84040000 		.4byte	0x484
 2180 0c47 6C       		.byte	0x6c
 2181 0c48 13       		.uleb128 0x13
 2182 0c49 6F040000 		.4byte	.LASF297
 2183 0c4d 0B       		.byte	0xb
 2184 0c4e 79       		.byte	0x79
 2185 0c4f 84040000 		.4byte	0x484
 2186 0c53 6E       		.byte	0x6e
 2187 0c54 13       		.uleb128 0x13
 2188 0c55 740F0000 		.4byte	.LASF298
 2189 0c59 0B       		.byte	0xb
 2190 0c5a 7B       		.byte	0x7b
 2191 0c5b 6E040000 		.4byte	0x46e
 2192 0c5f 70       		.byte	0x70
 2193 0c60 13       		.uleb128 0x13
 2194 0c61 F3050000 		.4byte	.LASF299
 2195 0c65 0B       		.byte	0xb
 2196 0c66 7C       		.byte	0x7c
 2197 0c67 6E040000 		.4byte	0x46e
 2198 0c6b 71       		.byte	0x71
 2199 0c6c 13       		.uleb128 0x13
 2200 0c6d 13040000 		.4byte	.LASF300
 2201 0c71 0B       		.byte	0xb
 2202 0c72 7D       		.byte	0x7d
 2203 0c73 6E040000 		.4byte	0x46e
 2204 0c77 72       		.byte	0x72
 2205 0c78 13       		.uleb128 0x13
 2206 0c79 4D020000 		.4byte	.LASF301
 2207 0c7d 0B       		.byte	0xb
 2208 0c7e 7E       		.byte	0x7e
 2209 0c7f 6E040000 		.4byte	0x46e
 2210 0c83 73       		.byte	0x73
 2211 0c84 13       		.uleb128 0x13
 2212 0c85 1A160000 		.4byte	.LASF302
 2213 0c89 0B       		.byte	0xb
 2214 0c8a 80       		.byte	0x80
 2215 0c8b 84040000 		.4byte	0x484
 2216 0c8f 74       		.byte	0x74
 2217 0c90 13       		.uleb128 0x13
 2218 0c91 6A140000 		.4byte	.LASF303
 2219 0c95 0B       		.byte	0xb
 2220 0c96 81       		.byte	0x81
 2221 0c97 84040000 		.4byte	0x484
 2222 0c9b 76       		.byte	0x76
 2223 0c9c 13       		.uleb128 0x13
 2224 0c9d F50D0000 		.4byte	.LASF304
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 139


 2225 0ca1 0B       		.byte	0xb
 2226 0ca2 82       		.byte	0x82
 2227 0ca3 84040000 		.4byte	0x484
 2228 0ca7 78       		.byte	0x78
 2229 0ca8 13       		.uleb128 0x13
 2230 0ca9 5A080000 		.4byte	.LASF305
 2231 0cad 0B       		.byte	0xb
 2232 0cae 83       		.byte	0x83
 2233 0caf 84040000 		.4byte	0x484
 2234 0cb3 7A       		.byte	0x7a
 2235 0cb4 13       		.uleb128 0x13
 2236 0cb5 D00F0000 		.4byte	.LASF306
 2237 0cb9 0B       		.byte	0xb
 2238 0cba 86       		.byte	0x86
 2239 0cbb 6E040000 		.4byte	0x46e
 2240 0cbf 7C       		.byte	0x7c
 2241 0cc0 13       		.uleb128 0x13
 2242 0cc1 6B1C0000 		.4byte	.LASF307
 2243 0cc5 0B       		.byte	0xb
 2244 0cc6 87       		.byte	0x87
 2245 0cc7 6E040000 		.4byte	0x46e
 2246 0ccb 7D       		.byte	0x7d
 2247 0ccc 13       		.uleb128 0x13
 2248 0ccd FC070000 		.4byte	.LASF308
 2249 0cd1 0B       		.byte	0xb
 2250 0cd2 88       		.byte	0x88
 2251 0cd3 6E040000 		.4byte	0x46e
 2252 0cd7 7E       		.byte	0x7e
 2253 0cd8 13       		.uleb128 0x13
 2254 0cd9 04070000 		.4byte	.LASF309
 2255 0cdd 0B       		.byte	0xb
 2256 0cde 89       		.byte	0x89
 2257 0cdf 6E040000 		.4byte	0x46e
 2258 0ce3 7F       		.byte	0x7f
 2259 0ce4 13       		.uleb128 0x13
 2260 0ce5 6F080000 		.4byte	.LASF310
 2261 0ce9 0B       		.byte	0xb
 2262 0cea 8A       		.byte	0x8a
 2263 0ceb 6E040000 		.4byte	0x46e
 2264 0cef 80       		.byte	0x80
 2265 0cf0 13       		.uleb128 0x13
 2266 0cf1 EC000000 		.4byte	.LASF311
 2267 0cf5 0B       		.byte	0xb
 2268 0cf6 8D       		.byte	0x8d
 2269 0cf7 9A040000 		.4byte	0x49a
 2270 0cfb 84       		.byte	0x84
 2271 0cfc 13       		.uleb128 0x13
 2272 0cfd E8110000 		.4byte	.LASF312
 2273 0d01 0B       		.byte	0xb
 2274 0d02 8E       		.byte	0x8e
 2275 0d03 9A040000 		.4byte	0x49a
 2276 0d07 88       		.byte	0x88
 2277 0d08 13       		.uleb128 0x13
 2278 0d09 8A1E0000 		.4byte	.LASF313
 2279 0d0d 0B       		.byte	0xb
 2280 0d0e 8F       		.byte	0x8f
 2281 0d0f 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 140


 2282 0d13 8C       		.byte	0x8c
 2283 0d14 13       		.uleb128 0x13
 2284 0d15 161B0000 		.4byte	.LASF314
 2285 0d19 0B       		.byte	0xb
 2286 0d1a 90       		.byte	0x90
 2287 0d1b 9A040000 		.4byte	0x49a
 2288 0d1f 90       		.byte	0x90
 2289 0d20 13       		.uleb128 0x13
 2290 0d21 6E180000 		.4byte	.LASF315
 2291 0d25 0B       		.byte	0xb
 2292 0d26 91       		.byte	0x91
 2293 0d27 9A040000 		.4byte	0x49a
 2294 0d2b 94       		.byte	0x94
 2295 0d2c 13       		.uleb128 0x13
 2296 0d2d 08060000 		.4byte	.LASF316
 2297 0d31 0B       		.byte	0xb
 2298 0d32 92       		.byte	0x92
 2299 0d33 9A040000 		.4byte	0x49a
 2300 0d37 98       		.byte	0x98
 2301 0d38 13       		.uleb128 0x13
 2302 0d39 A1190000 		.4byte	.LASF317
 2303 0d3d 0B       		.byte	0xb
 2304 0d3e 93       		.byte	0x93
 2305 0d3f 9A040000 		.4byte	0x49a
 2306 0d43 9C       		.byte	0x9c
 2307 0d44 13       		.uleb128 0x13
 2308 0d45 6E0C0000 		.4byte	.LASF318
 2309 0d49 0B       		.byte	0xb
 2310 0d4a 94       		.byte	0x94
 2311 0d4b 9A040000 		.4byte	0x49a
 2312 0d4f A0       		.byte	0xa0
 2313 0d50 13       		.uleb128 0x13
 2314 0d51 C6010000 		.4byte	.LASF319
 2315 0d55 0B       		.byte	0xb
 2316 0d56 95       		.byte	0x95
 2317 0d57 84040000 		.4byte	0x484
 2318 0d5b A4       		.byte	0xa4
 2319 0d5c 13       		.uleb128 0x13
 2320 0d5d FB150000 		.4byte	.LASF320
 2321 0d61 0B       		.byte	0xb
 2322 0d62 96       		.byte	0x96
 2323 0d63 84040000 		.4byte	0x484
 2324 0d67 A6       		.byte	0xa6
 2325 0d68 13       		.uleb128 0x13
 2326 0d69 721A0000 		.4byte	.LASF321
 2327 0d6d 0B       		.byte	0xb
 2328 0d6e 97       		.byte	0x97
 2329 0d6f 84040000 		.4byte	0x484
 2330 0d73 A8       		.byte	0xa8
 2331 0d74 13       		.uleb128 0x13
 2332 0d75 31100000 		.4byte	.LASF322
 2333 0d79 0B       		.byte	0xb
 2334 0d7a 98       		.byte	0x98
 2335 0d7b 84040000 		.4byte	0x484
 2336 0d7f AA       		.byte	0xaa
 2337 0d80 13       		.uleb128 0x13
 2338 0d81 FF110000 		.4byte	.LASF323
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 141


 2339 0d85 0B       		.byte	0xb
 2340 0d86 99       		.byte	0x99
 2341 0d87 84040000 		.4byte	0x484
 2342 0d8b AC       		.byte	0xac
 2343 0d8c 13       		.uleb128 0x13
 2344 0d8d 65130000 		.4byte	.LASF324
 2345 0d91 0B       		.byte	0xb
 2346 0d92 9A       		.byte	0x9a
 2347 0d93 84040000 		.4byte	0x484
 2348 0d97 AE       		.byte	0xae
 2349 0d98 13       		.uleb128 0x13
 2350 0d99 381A0000 		.4byte	.LASF325
 2351 0d9d 0B       		.byte	0xb
 2352 0d9e 9D       		.byte	0x9d
 2353 0d9f 84040000 		.4byte	0x484
 2354 0da3 B0       		.byte	0xb0
 2355 0da4 13       		.uleb128 0x13
 2356 0da5 98000000 		.4byte	.LASF326
 2357 0da9 0B       		.byte	0xb
 2358 0daa 9E       		.byte	0x9e
 2359 0dab 9A040000 		.4byte	0x49a
 2360 0daf B4       		.byte	0xb4
 2361 0db0 00       		.byte	0
 2362 0db1 06       		.uleb128 0x6
 2363 0db2 A21A0000 		.4byte	.LASF327
 2364 0db6 0B       		.byte	0xb
 2365 0db7 9F       		.byte	0x9f
 2366 0db8 A0090000 		.4byte	0x9a0
 2367 0dbc 10       		.uleb128 0x10
 2368 0dbd F51B0000 		.4byte	.LASF328
 2369 0dc1 0C       		.byte	0xc
 2370 0dc2 EE01     		.2byte	0x1ee
 2371 0dc4 C80D0000 		.4byte	0xdc8
 2372 0dc8 16       		.uleb128 0x16
 2373 0dc9 04       		.byte	0x4
 2374 0dca CE0D0000 		.4byte	0xdce
 2375 0dce 17       		.uleb128 0x17
 2376 0dcf 10       		.uleb128 0x10
 2377 0dd0 91170000 		.4byte	.LASF329
 2378 0dd4 0C       		.byte	0xc
 2379 0dd5 F601     		.2byte	0x1f6
 2380 0dd7 DB0D0000 		.4byte	0xddb
 2381 0ddb 05       		.uleb128 0x5
 2382 0ddc 01       		.byte	0x1
 2383 0ddd 08       		.byte	0x8
 2384 0dde 1F010000 		.4byte	.LASF330
 2385 0de2 05       		.uleb128 0x5
 2386 0de3 04       		.byte	0x4
 2387 0de4 04       		.byte	0x4
 2388 0de5 3D070000 		.4byte	.LASF331
 2389 0de9 05       		.uleb128 0x5
 2390 0dea 08       		.byte	0x8
 2391 0deb 04       		.byte	0x4
 2392 0dec FB170000 		.4byte	.LASF332
 2393 0df0 10       		.uleb128 0x10
 2394 0df1 EC120000 		.4byte	.LASF333
 2395 0df5 0C       		.byte	0xc
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 142


 2396 0df6 EC03     		.2byte	0x3ec
 2397 0df8 9A040000 		.4byte	0x49a
 2398 0dfc 18       		.uleb128 0x18
 2399 0dfd 04       		.byte	0x4
 2400 0dfe 67040000 		.4byte	0x467
 2401 0e02 04       		.byte	0x4
 2402 0e03 FE02     		.2byte	0x2fe
 2403 0e05 2B0E0000 		.4byte	0xe2b
 2404 0e09 04       		.uleb128 0x4
 2405 0e0a A40F0000 		.4byte	.LASF334
 2406 0e0e 00       		.byte	0
 2407 0e0f 19       		.uleb128 0x19
 2408 0e10 720B0000 		.4byte	.LASF335
 2409 0e14 01000600 		.4byte	0x60001
 2410 0e18 19       		.uleb128 0x19
 2411 0e19 42140000 		.4byte	.LASF336
 2412 0e1d 02000600 		.4byte	0x60002
 2413 0e21 19       		.uleb128 0x19
 2414 0e22 98170000 		.4byte	.LASF337
 2415 0e26 03000600 		.4byte	0x60003
 2416 0e2a 00       		.byte	0
 2417 0e2b 10       		.uleb128 0x10
 2418 0e2c 330F0000 		.4byte	.LASF338
 2419 0e30 04       		.byte	0x4
 2420 0e31 0303     		.2byte	0x303
 2421 0e33 FC0D0000 		.4byte	0xdfc
 2422 0e37 18       		.uleb128 0x18
 2423 0e38 01       		.byte	0x1
 2424 0e39 0A040000 		.4byte	0x40a
 2425 0e3d 04       		.byte	0x4
 2426 0e3e 0703     		.2byte	0x307
 2427 0e40 510E0000 		.4byte	0xe51
 2428 0e44 04       		.uleb128 0x4
 2429 0e45 CE130000 		.4byte	.LASF339
 2430 0e49 00       		.byte	0
 2431 0e4a 04       		.uleb128 0x4
 2432 0e4b 74200000 		.4byte	.LASF340
 2433 0e4f 01       		.byte	0x1
 2434 0e50 00       		.byte	0
 2435 0e51 10       		.uleb128 0x10
 2436 0e52 51040000 		.4byte	.LASF341
 2437 0e56 04       		.byte	0x4
 2438 0e57 0A03     		.2byte	0x30a
 2439 0e59 370E0000 		.4byte	0xe37
 2440 0e5d 18       		.uleb128 0x18
 2441 0e5e 01       		.byte	0x1
 2442 0e5f 0A040000 		.4byte	0x40a
 2443 0e63 04       		.byte	0x4
 2444 0e64 0E03     		.2byte	0x30e
 2445 0e66 770E0000 		.4byte	0xe77
 2446 0e6a 04       		.uleb128 0x4
 2447 0e6b E6150000 		.4byte	.LASF342
 2448 0e6f 00       		.byte	0
 2449 0e70 04       		.uleb128 0x4
 2450 0e71 140F0000 		.4byte	.LASF343
 2451 0e75 01       		.byte	0x1
 2452 0e76 00       		.byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 143


 2453 0e77 10       		.uleb128 0x10
 2454 0e78 CC0E0000 		.4byte	.LASF344
 2455 0e7c 04       		.byte	0x4
 2456 0e7d 1103     		.2byte	0x311
 2457 0e7f 5D0E0000 		.4byte	0xe5d
 2458 0e83 18       		.uleb128 0x18
 2459 0e84 01       		.byte	0x1
 2460 0e85 0A040000 		.4byte	0x40a
 2461 0e89 04       		.byte	0x4
 2462 0e8a 1503     		.2byte	0x315
 2463 0e8c 9D0E0000 		.4byte	0xe9d
 2464 0e90 04       		.uleb128 0x4
 2465 0e91 7C1C0000 		.4byte	.LASF345
 2466 0e95 00       		.byte	0
 2467 0e96 04       		.uleb128 0x4
 2468 0e97 F41F0000 		.4byte	.LASF346
 2469 0e9b 01       		.byte	0x1
 2470 0e9c 00       		.byte	0
 2471 0e9d 18       		.uleb128 0x18
 2472 0e9e 01       		.byte	0x1
 2473 0e9f 0A040000 		.4byte	0x40a
 2474 0ea3 04       		.byte	0x4
 2475 0ea4 1C03     		.2byte	0x31c
 2476 0ea6 B70E0000 		.4byte	0xeb7
 2477 0eaa 04       		.uleb128 0x4
 2478 0eab 2A1D0000 		.4byte	.LASF347
 2479 0eaf 00       		.byte	0
 2480 0eb0 04       		.uleb128 0x4
 2481 0eb1 BF150000 		.4byte	.LASF348
 2482 0eb5 01       		.byte	0x1
 2483 0eb6 00       		.byte	0
 2484 0eb7 18       		.uleb128 0x18
 2485 0eb8 01       		.byte	0x1
 2486 0eb9 0A040000 		.4byte	0x40a
 2487 0ebd 04       		.byte	0x4
 2488 0ebe 1304     		.2byte	0x413
 2489 0ec0 DD0E0000 		.4byte	0xedd
 2490 0ec4 04       		.uleb128 0x4
 2491 0ec5 A4050000 		.4byte	.LASF349
 2492 0ec9 00       		.byte	0
 2493 0eca 04       		.uleb128 0x4
 2494 0ecb 50090000 		.4byte	.LASF350
 2495 0ecf 01       		.byte	0x1
 2496 0ed0 04       		.uleb128 0x4
 2497 0ed1 6D170000 		.4byte	.LASF351
 2498 0ed5 02       		.byte	0x2
 2499 0ed6 04       		.uleb128 0x4
 2500 0ed7 33020000 		.4byte	.LASF352
 2501 0edb 03       		.byte	0x3
 2502 0edc 00       		.byte	0
 2503 0edd 10       		.uleb128 0x10
 2504 0ede 14200000 		.4byte	.LASF353
 2505 0ee2 04       		.byte	0x4
 2506 0ee3 1804     		.2byte	0x418
 2507 0ee5 B70E0000 		.4byte	0xeb7
 2508 0ee9 18       		.uleb128 0x18
 2509 0eea 01       		.byte	0x1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 144


 2510 0eeb 0A040000 		.4byte	0x40a
 2511 0eef 04       		.byte	0x4
 2512 0ef0 9404     		.2byte	0x494
 2513 0ef2 0F0F0000 		.4byte	0xf0f
 2514 0ef6 04       		.uleb128 0x4
 2515 0ef7 C01B0000 		.4byte	.LASF354
 2516 0efb 00       		.byte	0
 2517 0efc 04       		.uleb128 0x4
 2518 0efd 540B0000 		.4byte	.LASF355
 2519 0f01 01       		.byte	0x1
 2520 0f02 04       		.uleb128 0x4
 2521 0f03 99100000 		.4byte	.LASF356
 2522 0f07 02       		.byte	0x2
 2523 0f08 04       		.uleb128 0x4
 2524 0f09 FF100000 		.4byte	.LASF357
 2525 0f0d 04       		.byte	0x4
 2526 0f0e 00       		.byte	0
 2527 0f0f 1A       		.uleb128 0x1a
 2528 0f10 78       		.byte	0x78
 2529 0f11 04       		.byte	0x4
 2530 0f12 0205     		.2byte	0x502
 2531 0f14 DC0F0000 		.4byte	0xfdc
 2532 0f18 09       		.uleb128 0x9
 2533 0f19 251D0000 		.4byte	.LASF358
 2534 0f1d 04       		.byte	0x4
 2535 0f1e 0405     		.2byte	0x504
 2536 0f20 9A040000 		.4byte	0x49a
 2537 0f24 00       		.byte	0
 2538 0f25 09       		.uleb128 0x9
 2539 0f26 2B1B0000 		.4byte	.LASF359
 2540 0f2a 04       		.byte	0x4
 2541 0f2b 0505     		.2byte	0x505
 2542 0f2d 9A040000 		.4byte	0x49a
 2543 0f31 04       		.byte	0x4
 2544 0f32 09       		.uleb128 0x9
 2545 0f33 30150000 		.4byte	.LASF360
 2546 0f37 04       		.byte	0x4
 2547 0f38 0605     		.2byte	0x506
 2548 0f3a 9A040000 		.4byte	0x49a
 2549 0f3e 08       		.byte	0x8
 2550 0f3f 09       		.uleb128 0x9
 2551 0f40 B7190000 		.4byte	.LASF361
 2552 0f44 04       		.byte	0x4
 2553 0f45 0705     		.2byte	0x507
 2554 0f47 9A040000 		.4byte	0x49a
 2555 0f4b 0C       		.byte	0xc
 2556 0f4c 09       		.uleb128 0x9
 2557 0f4d 25090000 		.4byte	.LASF362
 2558 0f51 04       		.byte	0x4
 2559 0f52 0805     		.2byte	0x508
 2560 0f54 9A040000 		.4byte	0x49a
 2561 0f58 10       		.byte	0x10
 2562 0f59 09       		.uleb128 0x9
 2563 0f5a 11100000 		.4byte	.LASF363
 2564 0f5e 04       		.byte	0x4
 2565 0f5f 0905     		.2byte	0x509
 2566 0f61 DD0E0000 		.4byte	0xedd
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 145


 2567 0f65 14       		.byte	0x14
 2568 0f66 09       		.uleb128 0x9
 2569 0f67 EE0D0000 		.4byte	.LASF364
 2570 0f6b 04       		.byte	0x4
 2571 0f6c 0A05     		.2byte	0x50a
 2572 0f6e 9A040000 		.4byte	0x49a
 2573 0f72 18       		.byte	0x18
 2574 0f73 09       		.uleb128 0x9
 2575 0f74 8D120000 		.4byte	.LASF365
 2576 0f78 04       		.byte	0x4
 2577 0f79 0B05     		.2byte	0x50b
 2578 0f7b DC0F0000 		.4byte	0xfdc
 2579 0f7f 1C       		.byte	0x1c
 2580 0f80 09       		.uleb128 0x9
 2581 0f81 F1200000 		.4byte	.LASF366
 2582 0f85 04       		.byte	0x4
 2583 0f86 0C05     		.2byte	0x50c
 2584 0f88 9A040000 		.4byte	0x49a
 2585 0f8c 5C       		.byte	0x5c
 2586 0f8d 09       		.uleb128 0x9
 2587 0f8e 45040000 		.4byte	.LASF367
 2588 0f92 04       		.byte	0x4
 2589 0f93 0D05     		.2byte	0x50d
 2590 0f95 9A040000 		.4byte	0x49a
 2591 0f99 60       		.byte	0x60
 2592 0f9a 09       		.uleb128 0x9
 2593 0f9b E61F0000 		.4byte	.LASF368
 2594 0f9f 04       		.byte	0x4
 2595 0fa0 0E05     		.2byte	0x50e
 2596 0fa2 9A040000 		.4byte	0x49a
 2597 0fa6 64       		.byte	0x64
 2598 0fa7 09       		.uleb128 0x9
 2599 0fa8 97140000 		.4byte	.LASF369
 2600 0fac 04       		.byte	0x4
 2601 0fad 0F05     		.2byte	0x50f
 2602 0faf 9A040000 		.4byte	0x49a
 2603 0fb3 68       		.byte	0x68
 2604 0fb4 09       		.uleb128 0x9
 2605 0fb5 E50F0000 		.4byte	.LASF370
 2606 0fb9 04       		.byte	0x4
 2607 0fba 1005     		.2byte	0x510
 2608 0fbc 9A040000 		.4byte	0x49a
 2609 0fc0 6C       		.byte	0x6c
 2610 0fc1 09       		.uleb128 0x9
 2611 0fc2 261F0000 		.4byte	.LASF371
 2612 0fc6 04       		.byte	0x4
 2613 0fc7 1105     		.2byte	0x511
 2614 0fc9 EC0F0000 		.4byte	0xfec
 2615 0fcd 70       		.byte	0x70
 2616 0fce 09       		.uleb128 0x9
 2617 0fcf CD0C0000 		.4byte	.LASF372
 2618 0fd3 04       		.byte	0x4
 2619 0fd4 1205     		.2byte	0x512
 2620 0fd6 9A040000 		.4byte	0x49a
 2621 0fda 74       		.byte	0x74
 2622 0fdb 00       		.byte	0
 2623 0fdc 0C       		.uleb128 0xc
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 146


 2624 0fdd 9A040000 		.4byte	0x49a
 2625 0fe1 EC0F0000 		.4byte	0xfec
 2626 0fe5 0D       		.uleb128 0xd
 2627 0fe6 71050000 		.4byte	0x571
 2628 0fea 0F       		.byte	0xf
 2629 0feb 00       		.byte	0
 2630 0fec 05       		.uleb128 0x5
 2631 0fed 01       		.byte	0x1
 2632 0fee 02       		.byte	0x2
 2633 0fef 140B0000 		.4byte	.LASF373
 2634 0ff3 10       		.uleb128 0x10
 2635 0ff4 83090000 		.4byte	.LASF374
 2636 0ff8 04       		.byte	0x4
 2637 0ff9 1305     		.2byte	0x513
 2638 0ffb 0F0F0000 		.4byte	0xf0f
 2639 0fff 15       		.uleb128 0x15
 2640 1000 10       		.byte	0x10
 2641 1001 05       		.byte	0x5
 2642 1002 3B       		.byte	0x3b
 2643 1003 38100000 		.4byte	0x1038
 2644 1007 13       		.uleb128 0x13
 2645 1008 CD020000 		.4byte	.LASF375
 2646 100c 05       		.byte	0x5
 2647 100d 3D       		.byte	0x3d
 2648 100e 9A040000 		.4byte	0x49a
 2649 1012 00       		.byte	0
 2650 1013 13       		.uleb128 0x13
 2651 1014 C9070000 		.4byte	.LASF376
 2652 1018 05       		.byte	0x5
 2653 1019 3E       		.byte	0x3e
 2654 101a 9A040000 		.4byte	0x49a
 2655 101e 04       		.byte	0x4
 2656 101f 13       		.uleb128 0x13
 2657 1020 1C030000 		.4byte	.LASF377
 2658 1024 05       		.byte	0x5
 2659 1025 3F       		.byte	0x3f
 2660 1026 38100000 		.4byte	0x1038
 2661 102a 08       		.byte	0x8
 2662 102b 13       		.uleb128 0x13
 2663 102c B6180000 		.4byte	.LASF378
 2664 1030 05       		.byte	0x5
 2665 1031 40       		.byte	0x40
 2666 1032 9A040000 		.4byte	0x49a
 2667 1036 0C       		.byte	0xc
 2668 1037 00       		.byte	0
 2669 1038 16       		.uleb128 0x16
 2670 1039 04       		.byte	0x4
 2671 103a 3E100000 		.4byte	0x103e
 2672 103e 11       		.uleb128 0x11
 2673 103f F30F0000 		.4byte	0xff3
 2674 1043 06       		.uleb128 0x6
 2675 1044 D60B0000 		.4byte	.LASF379
 2676 1048 05       		.byte	0x5
 2677 1049 48       		.byte	0x48
 2678 104a FF0F0000 		.4byte	0xfff
 2679 104e 1A       		.uleb128 0x1a
 2680 104f 08       		.byte	0x8
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 147


 2681 1050 0D       		.byte	0xd
 2682 1051 2D01     		.2byte	0x12d
 2683 1053 72100000 		.4byte	0x1072
 2684 1057 09       		.uleb128 0x9
 2685 1058 610F0000 		.4byte	.LASF380
 2686 105c 0D       		.byte	0xd
 2687 105d 2E01     		.2byte	0x12e
 2688 105f ED030000 		.4byte	0x3ed
 2689 1063 00       		.byte	0
 2690 1064 09       		.uleb128 0x9
 2691 1065 D0190000 		.4byte	.LASF381
 2692 1069 0D       		.byte	0xd
 2693 106a 3201     		.2byte	0x132
 2694 106c 9A040000 		.4byte	0x49a
 2695 1070 04       		.byte	0x4
 2696 1071 00       		.byte	0
 2697 1072 10       		.uleb128 0x10
 2698 1073 30000000 		.4byte	.LASF382
 2699 1077 0D       		.byte	0xd
 2700 1078 3301     		.2byte	0x133
 2701 107a 4E100000 		.4byte	0x104e
 2702 107e 1B       		.uleb128 0x1b
 2703 107f 28030000 		.4byte	.LASF383
 2704 1083 03       		.byte	0x3
 2705 1084 6503     		.2byte	0x365
 2706 1086 03       		.byte	0x3
 2707 1087 1B       		.uleb128 0x1b
 2708 1088 43130000 		.4byte	.LASF384
 2709 108c 03       		.byte	0x3
 2710 108d 7003     		.2byte	0x370
 2711 108f 03       		.byte	0x3
 2712 1090 1C       		.uleb128 0x1c
 2713 1091 5E160000 		.4byte	.LASF385
 2714 1095 04       		.byte	0x4
 2715 1096 9E05     		.2byte	0x59e
 2716 1098 03       		.byte	0x3
 2717 1099 AA100000 		.4byte	0x10aa
 2718 109d 1D       		.uleb128 0x1d
 2719 109e E7000000 		.4byte	.LASF387
 2720 10a2 04       		.byte	0x4
 2721 10a3 9E05     		.2byte	0x59e
 2722 10a5 AA100000 		.4byte	0x10aa
 2723 10a9 00       		.byte	0
 2724 10aa 16       		.uleb128 0x16
 2725 10ab 04       		.byte	0x4
 2726 10ac 8D090000 		.4byte	0x98d
 2727 10b0 1C       		.uleb128 0x1c
 2728 10b1 361B0000 		.4byte	.LASF386
 2729 10b5 02       		.byte	0x2
 2730 10b6 8D06     		.2byte	0x68d
 2731 10b8 03       		.byte	0x3
 2732 10b9 CA100000 		.4byte	0x10ca
 2733 10bd 1D       		.uleb128 0x1d
 2734 10be C9140000 		.4byte	.LASF388
 2735 10c2 02       		.byte	0x2
 2736 10c3 8D06     		.2byte	0x68d
 2737 10c5 ED030000 		.4byte	0x3ed
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 148


 2738 10c9 00       		.byte	0
 2739 10ca 1C       		.uleb128 0x1c
 2740 10cb 10130000 		.4byte	.LASF389
 2741 10cf 02       		.byte	0x2
 2742 10d0 B106     		.2byte	0x6b1
 2743 10d2 03       		.byte	0x3
 2744 10d3 E4100000 		.4byte	0x10e4
 2745 10d7 1D       		.uleb128 0x1d
 2746 10d8 C9140000 		.4byte	.LASF388
 2747 10dc 02       		.byte	0x2
 2748 10dd B106     		.2byte	0x6b1
 2749 10df ED030000 		.4byte	0x3ed
 2750 10e3 00       		.byte	0
 2751 10e4 1C       		.uleb128 0x1c
 2752 10e5 F11C0000 		.4byte	.LASF390
 2753 10e9 04       		.byte	0x4
 2754 10ea 6D06     		.2byte	0x66d
 2755 10ec 03       		.byte	0x3
 2756 10ed 0A110000 		.4byte	0x110a
 2757 10f1 1D       		.uleb128 0x1d
 2758 10f2 E7000000 		.4byte	.LASF387
 2759 10f6 04       		.byte	0x4
 2760 10f7 6D06     		.2byte	0x66d
 2761 10f9 AA100000 		.4byte	0x10aa
 2762 10fd 1D       		.uleb128 0x1d
 2763 10fe F1200000 		.4byte	.LASF366
 2764 1102 04       		.byte	0x4
 2765 1103 6D06     		.2byte	0x66d
 2766 1105 9A040000 		.4byte	0x49a
 2767 1109 00       		.byte	0
 2768 110a 1C       		.uleb128 0x1c
 2769 110b CF100000 		.4byte	.LASF391
 2770 110f 04       		.byte	0x4
 2771 1110 DB05     		.2byte	0x5db
 2772 1112 03       		.byte	0x3
 2773 1113 30110000 		.4byte	0x1130
 2774 1117 1D       		.uleb128 0x1d
 2775 1118 E7000000 		.4byte	.LASF387
 2776 111c 04       		.byte	0x4
 2777 111d DB05     		.2byte	0x5db
 2778 111f AA100000 		.4byte	0x10aa
 2779 1123 1D       		.uleb128 0x1d
 2780 1124 100C0000 		.4byte	.LASF392
 2781 1128 04       		.byte	0x4
 2782 1129 DB05     		.2byte	0x5db
 2783 112b 9A040000 		.4byte	0x49a
 2784 112f 00       		.byte	0
 2785 1130 1B       		.uleb128 0x1b
 2786 1131 3D120000 		.4byte	.LASF393
 2787 1135 05       		.byte	0x5
 2788 1136 9203     		.2byte	0x392
 2789 1138 03       		.byte	0x3
 2790 1139 1B       		.uleb128 0x1b
 2791 113a 1B100000 		.4byte	.LASF394
 2792 113e 05       		.byte	0x5
 2793 113f AE03     		.2byte	0x3ae
 2794 1141 03       		.byte	0x3
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 149


 2795 1142 1E       		.uleb128 0x1e
 2796 1143 031C0000 		.4byte	.LASF395
 2797 1147 01       		.byte	0x1
 2798 1148 80       		.byte	0x80
 2799 1149 00000000 		.4byte	.LFB213
 2800 114d 1C000000 		.4byte	.LFE213-.LFB213
 2801 1151 01       		.uleb128 0x1
 2802 1152 9C       		.byte	0x9c
 2803 1153 9C110000 		.4byte	0x119c
 2804 1157 1F       		.uleb128 0x1f
 2805 1158 B8150000 		.4byte	.LASF398
 2806 115c 01       		.byte	0x1
 2807 115d 80       		.byte	0x80
 2808 115e 9C110000 		.4byte	0x119c
 2809 1162 00000000 		.4byte	.LLST0
 2810 1166 20       		.uleb128 0x20
 2811 1167 181F0000 		.4byte	.LASF404
 2812 116b 01       		.byte	0x1
 2813 116c 82       		.byte	0x82
 2814 116d EC0F0000 		.4byte	0xfec
 2815 1171 00       		.byte	0
 2816 1172 21       		.uleb128 0x21
 2817 1173 0E000000 		.4byte	.LVL3
 2818 1177 AE150000 		.4byte	0x15ae
 2819 117b 8B110000 		.4byte	0x118b
 2820 117f 22       		.uleb128 0x22
 2821 1180 01       		.uleb128 0x1
 2822 1181 50       		.byte	0x50
 2823 1182 02       		.uleb128 0x2
 2824 1183 74       		.byte	0x74
 2825 1184 00       		.sleb128 0
 2826 1185 22       		.uleb128 0x22
 2827 1186 01       		.uleb128 0x1
 2828 1187 51       		.byte	0x51
 2829 1188 01       		.uleb128 0x1
 2830 1189 30       		.byte	0x30
 2831 118a 00       		.byte	0
 2832 118b 23       		.uleb128 0x23
 2833 118c 16000000 		.4byte	.LVL4
 2834 1190 BA150000 		.4byte	0x15ba
 2835 1194 22       		.uleb128 0x22
 2836 1195 01       		.uleb128 0x1
 2837 1196 50       		.byte	0x50
 2838 1197 02       		.uleb128 0x2
 2839 1198 74       		.byte	0x74
 2840 1199 00       		.sleb128 0
 2841 119a 00       		.byte	0
 2842 119b 00       		.byte	0
 2843 119c 16       		.uleb128 0x16
 2844 119d 04       		.byte	0x4
 2845 119e A2110000 		.4byte	0x11a2
 2846 11a2 11       		.uleb128 0x11
 2847 11a3 43100000 		.4byte	0x1043
 2848 11a7 1E       		.uleb128 0x1e
 2849 11a8 621B0000 		.4byte	.LASF396
 2850 11ac 01       		.byte	0x1
 2851 11ad E3       		.byte	0xe3
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 150


 2852 11ae 00000000 		.4byte	.LFB215
 2853 11b2 24000000 		.4byte	.LFE215-.LFB215
 2854 11b6 01       		.uleb128 0x1
 2855 11b7 9C       		.byte	0x9c
 2856 11b8 F1110000 		.4byte	0x11f1
 2857 11bc 21       		.uleb128 0x21
 2858 11bd 14000000 		.4byte	.LVL6
 2859 11c1 C6150000 		.4byte	0x15c6
 2860 11c5 D8110000 		.4byte	0x11d8
 2861 11c9 22       		.uleb128 0x22
 2862 11ca 01       		.uleb128 0x1
 2863 11cb 50       		.byte	0x50
 2864 11cc 05       		.uleb128 0x5
 2865 11cd 0C       		.byte	0xc
 2866 11ce 00001D41 		.4byte	0x411d0000
 2867 11d2 22       		.uleb128 0x22
 2868 11d3 01       		.uleb128 0x1
 2869 11d4 51       		.byte	0x51
 2870 11d5 01       		.uleb128 0x1
 2871 11d6 31       		.byte	0x31
 2872 11d7 00       		.byte	0
 2873 11d8 23       		.uleb128 0x23
 2874 11d9 1E000000 		.4byte	.LVL7
 2875 11dd C6150000 		.4byte	0x15c6
 2876 11e1 22       		.uleb128 0x22
 2877 11e2 01       		.uleb128 0x1
 2878 11e3 50       		.byte	0x50
 2879 11e4 05       		.uleb128 0x5
 2880 11e5 0C       		.byte	0xc
 2881 11e6 00001D41 		.4byte	0x411d0000
 2882 11ea 22       		.uleb128 0x22
 2883 11eb 01       		.uleb128 0x1
 2884 11ec 51       		.byte	0x51
 2885 11ed 01       		.uleb128 0x1
 2886 11ee 30       		.byte	0x30
 2887 11ef 00       		.byte	0
 2888 11f0 00       		.byte	0
 2889 11f1 1E       		.uleb128 0x1e
 2890 11f2 9E1D0000 		.4byte	.LASF397
 2891 11f6 01       		.byte	0x1
 2892 11f7 FE       		.byte	0xfe
 2893 11f8 00000000 		.4byte	.LFB216
 2894 11fc 20000000 		.4byte	.LFE216-.LFB216
 2895 1200 01       		.uleb128 0x1
 2896 1201 9C       		.byte	0x9c
 2897 1202 14120000 		.4byte	0x1214
 2898 1206 24       		.uleb128 0x24
 2899 1207 40040000 		.4byte	.LASF399
 2900 120b 01       		.byte	0x1
 2901 120c FE       		.byte	0xfe
 2902 120d 510E0000 		.4byte	0xe51
 2903 1211 01       		.uleb128 0x1
 2904 1212 50       		.byte	0x50
 2905 1213 00       		.byte	0
 2906 1214 25       		.uleb128 0x25
 2907 1215 00030000 		.4byte	.LASF400
 2908 1219 01       		.byte	0x1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 151


 2909 121a 1A01     		.2byte	0x11a
 2910 121c 00000000 		.4byte	.LFB217
 2911 1220 28000000 		.4byte	.LFE217-.LFB217
 2912 1224 01       		.uleb128 0x1
 2913 1225 9C       		.byte	0x9c
 2914 1226 45120000 		.4byte	0x1245
 2915 122a 26       		.uleb128 0x26
 2916 122b B0100000 		.4byte	0x10b0
 2917 122f 06000000 		.4byte	.LBB28
 2918 1233 22000000 		.4byte	.LBE28-.LBB28
 2919 1237 01       		.byte	0x1
 2920 1238 1E01     		.2byte	0x11e
 2921 123a 27       		.uleb128 0x27
 2922 123b BD100000 		.4byte	0x10bd
 2923 123f 2C000000 		.4byte	.LLST1
 2924 1243 00       		.byte	0
 2925 1244 00       		.byte	0
 2926 1245 25       		.uleb128 0x25
 2927 1246 E2100000 		.4byte	.LASF401
 2928 124a 01       		.byte	0x1
 2929 124b 3601     		.2byte	0x136
 2930 124d 00000000 		.4byte	.LFB218
 2931 1251 30000000 		.4byte	.LFE218-.LFB218
 2932 1255 01       		.uleb128 0x1
 2933 1256 9C       		.byte	0x9c
 2934 1257 96120000 		.4byte	0x1296
 2935 125b 26       		.uleb128 0x26
 2936 125c CA100000 		.4byte	0x10ca
 2937 1260 06000000 		.4byte	.LBB30
 2938 1264 2A000000 		.4byte	.LBE30-.LBB30
 2939 1268 01       		.byte	0x1
 2940 1269 3A01     		.2byte	0x13a
 2941 126b 27       		.uleb128 0x27
 2942 126c D7100000 		.4byte	0x10d7
 2943 1270 3F000000 		.4byte	.LLST2
 2944 1274 28       		.uleb128 0x28
 2945 1275 87100000 		.4byte	0x1087
 2946 1279 1E000000 		.4byte	.LBB32
 2947 127d 04000000 		.4byte	.LBE32-.LBB32
 2948 1281 02       		.byte	0x2
 2949 1282 B606     		.2byte	0x6b6
 2950 1284 28       		.uleb128 0x28
 2951 1285 7E100000 		.4byte	0x107e
 2952 1289 22000000 		.4byte	.LBB34
 2953 128d 0E000000 		.4byte	.LBE34-.LBB34
 2954 1291 02       		.byte	0x2
 2955 1292 B706     		.2byte	0x6b7
 2956 1294 00       		.byte	0
 2957 1295 00       		.byte	0
 2958 1296 25       		.uleb128 0x25
 2959 1297 B20A0000 		.4byte	.LASF402
 2960 129b 01       		.byte	0x1
 2961 129c 5201     		.2byte	0x152
 2962 129e 00000000 		.4byte	.LFB219
 2963 12a2 18000000 		.4byte	.LFE219-.LFB219
 2964 12a6 01       		.uleb128 0x1
 2965 12a7 9C       		.byte	0x9c
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 152


 2966 12a8 EE120000 		.4byte	0x12ee
 2967 12ac 29       		.uleb128 0x29
 2968 12ad 22130000 		.4byte	.LASF403
 2969 12b1 01       		.byte	0x1
 2970 12b2 5201     		.2byte	0x152
 2971 12b4 9A040000 		.4byte	0x49a
 2972 12b8 52000000 		.4byte	.LLST3
 2973 12bc 2A       		.uleb128 0x2a
 2974 12bd 08200000 		.4byte	.LASF405
 2975 12c1 01       		.byte	0x1
 2976 12c2 5401     		.2byte	0x154
 2977 12c4 9A040000 		.4byte	0x49a
 2978 12c8 01       		.uleb128 0x1
 2979 12c9 50       		.byte	0x50
 2980 12ca 26       		.uleb128 0x26
 2981 12cb E4100000 		.4byte	0x10e4
 2982 12cf 08000000 		.4byte	.LBB36
 2983 12d3 10000000 		.4byte	.LBE36-.LBB36
 2984 12d7 01       		.byte	0x1
 2985 12d8 5801     		.2byte	0x158
 2986 12da 27       		.uleb128 0x27
 2987 12db FD100000 		.4byte	0x10fd
 2988 12df 73000000 		.4byte	.LLST4
 2989 12e3 27       		.uleb128 0x27
 2990 12e4 F1100000 		.4byte	0x10f1
 2991 12e8 86000000 		.4byte	.LLST5
 2992 12ec 00       		.byte	0
 2993 12ed 00       		.byte	0
 2994 12ee 25       		.uleb128 0x25
 2995 12ef 51180000 		.4byte	.LASF406
 2996 12f3 01       		.byte	0x1
 2997 12f4 6901     		.2byte	0x169
 2998 12f6 00000000 		.4byte	.LFB220
 2999 12fa 40000000 		.4byte	.LFE220-.LFB220
 3000 12fe 01       		.uleb128 0x1
 3001 12ff 9C       		.byte	0x9c
 3002 1300 62130000 		.4byte	0x1362
 3003 1304 29       		.uleb128 0x29
 3004 1305 100C0000 		.4byte	.LASF392
 3005 1309 01       		.byte	0x1
 3006 130a 6901     		.2byte	0x169
 3007 130c 9A040000 		.4byte	0x49a
 3008 1310 9E000000 		.4byte	.LLST6
 3009 1314 2B       		.uleb128 0x2b
 3010 1315 CC0B0000 		.4byte	.LASF407
 3011 1319 01       		.byte	0x1
 3012 131a 6B01     		.2byte	0x16b
 3013 131c F00D0000 		.4byte	0xdf0
 3014 1320 C8000000 		.4byte	.LLST7
 3015 1324 26       		.uleb128 0x26
 3016 1325 0A110000 		.4byte	0x110a
 3017 1329 18000000 		.4byte	.LBB38
 3018 132d 28000000 		.4byte	.LBE38-.LBB38
 3019 1331 01       		.byte	0x1
 3020 1332 6E01     		.2byte	0x16e
 3021 1334 27       		.uleb128 0x27
 3022 1335 23110000 		.4byte	0x1123
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 153


 3023 1339 DB000000 		.4byte	.LLST8
 3024 133d 27       		.uleb128 0x27
 3025 133e 17110000 		.4byte	0x1117
 3026 1342 EE000000 		.4byte	.LLST9
 3027 1346 23       		.uleb128 0x23
 3028 1347 28000000 		.4byte	.LVL22
 3029 134b D2150000 		.4byte	0x15d2
 3030 134f 22       		.uleb128 0x22
 3031 1350 01       		.uleb128 0x1
 3032 1351 50       		.byte	0x50
 3033 1352 05       		.uleb128 0x5
 3034 1353 03       		.byte	0x3
 3035 1354 00000000 		.4byte	.LC0
 3036 1358 22       		.uleb128 0x22
 3037 1359 01       		.uleb128 0x1
 3038 135a 51       		.byte	0x51
 3039 135b 03       		.uleb128 0x3
 3040 135c 0A       		.byte	0xa
 3041 135d DD05     		.2byte	0x5dd
 3042 135f 00       		.byte	0
 3043 1360 00       		.byte	0
 3044 1361 00       		.byte	0
 3045 1362 2C       		.uleb128 0x2c
 3046 1363 3D150000 		.4byte	.LASF435
 3047 1367 01       		.byte	0x1
 3048 1368 8201     		.2byte	0x182
 3049 136a 9A040000 		.4byte	0x49a
 3050 136e 00000000 		.4byte	.LFB221
 3051 1372 18000000 		.4byte	.LFE221-.LFB221
 3052 1376 01       		.uleb128 0x1
 3053 1377 9C       		.byte	0x9c
 3054 1378 C0130000 		.4byte	0x13c0
 3055 137c 29       		.uleb128 0x29
 3056 137d A21C0000 		.4byte	.LASF408
 3057 1381 01       		.byte	0x1
 3058 1382 8201     		.2byte	0x182
 3059 1384 770E0000 		.4byte	0xe77
 3060 1388 06010000 		.4byte	.LLST10
 3061 138c 2B       		.uleb128 0x2b
 3062 138d BC0E0000 		.4byte	.LASF409
 3063 1391 01       		.byte	0x1
 3064 1392 8401     		.2byte	0x184
 3065 1394 F00D0000 		.4byte	0xdf0
 3066 1398 27010000 		.4byte	.LLST11
 3067 139c 2B       		.uleb128 0x2b
 3068 139d 2C080000 		.4byte	.LASF410
 3069 13a1 01       		.byte	0x1
 3070 13a2 8501     		.2byte	0x185
 3071 13a4 2B0E0000 		.4byte	0xe2b
 3072 13a8 46010000 		.4byte	.LLST12
 3073 13ac 23       		.uleb128 0x23
 3074 13ad 0A000000 		.4byte	.LVL28
 3075 13b1 DE150000 		.4byte	0x15de
 3076 13b5 22       		.uleb128 0x22
 3077 13b6 01       		.uleb128 0x1
 3078 13b7 50       		.byte	0x50
 3079 13b8 05       		.uleb128 0x5
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 154


 3080 13b9 0C       		.byte	0xc
 3081 13ba 00001D41 		.4byte	0x411d0000
 3082 13be 00       		.byte	0
 3083 13bf 00       		.byte	0
 3084 13c0 25       		.uleb128 0x25
 3085 13c1 1F180000 		.4byte	.LASF411
 3086 13c5 01       		.byte	0x1
 3087 13c6 9F01     		.2byte	0x19f
 3088 13c8 00000000 		.4byte	.LFB222
 3089 13cc 34000000 		.4byte	.LFE222-.LFB222
 3090 13d0 01       		.uleb128 0x1
 3091 13d1 9C       		.byte	0x9c
 3092 13d2 F6130000 		.4byte	0x13f6
 3093 13d6 2D       		.uleb128 0x2d
 3094 13d7 0A0B0000 		.4byte	.LASF412
 3095 13db 01       		.byte	0x1
 3096 13dc A101     		.2byte	0x1a1
 3097 13de 9A040000 		.4byte	0x49a
 3098 13e2 00       		.byte	0
 3099 13e3 2E       		.uleb128 0x2e
 3100 13e4 10000000 		.4byte	.LVL33
 3101 13e8 EA150000 		.4byte	0x15ea
 3102 13ec 2E       		.uleb128 0x2e
 3103 13ed 22000000 		.4byte	.LVL34
 3104 13f1 42110000 		.4byte	0x1142
 3105 13f5 00       		.byte	0
 3106 13f6 1E       		.uleb128 0x1e
 3107 13f7 491D0000 		.4byte	.LASF413
 3108 13fb 01       		.byte	0x1
 3109 13fc 41       		.byte	0x41
 3110 13fd 00000000 		.4byte	.LFB211
 3111 1401 2C000000 		.4byte	.LFE211-.LFB211
 3112 1405 01       		.uleb128 0x1
 3113 1406 9C       		.byte	0x9c
 3114 1407 3C140000 		.4byte	0x143c
 3115 140b 2F       		.uleb128 0x2f
 3116 140c 30110000 		.4byte	0x1130
 3117 1410 1A000000 		.4byte	.LBB40
 3118 1414 12000000 		.4byte	.LBE40-.LBB40
 3119 1418 01       		.byte	0x1
 3120 1419 49       		.byte	0x49
 3121 141a 32140000 		.4byte	0x1432
 3122 141e 23       		.uleb128 0x23
 3123 141f 20000000 		.4byte	.LVL36
 3124 1423 F6150000 		.4byte	0x15f6
 3125 1427 22       		.uleb128 0x22
 3126 1428 01       		.uleb128 0x1
 3127 1429 50       		.byte	0x50
 3128 142a 05       		.uleb128 0x5
 3129 142b 0C       		.byte	0xc
 3130 142c 00001D41 		.4byte	0x411d0000
 3131 1430 00       		.byte	0
 3132 1431 00       		.byte	0
 3133 1432 2E       		.uleb128 0x2e
 3134 1433 10000000 		.4byte	.LVL35
 3135 1437 C0130000 		.4byte	0x13c0
 3136 143b 00       		.byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 155


 3137 143c 1E       		.uleb128 0x1e
 3138 143d 6C190000 		.4byte	.LASF414
 3139 1441 01       		.byte	0x1
 3140 1442 5E       		.byte	0x5e
 3141 1443 00000000 		.4byte	.LFB212
 3142 1447 38000000 		.4byte	.LFE212-.LFB212
 3143 144b 01       		.uleb128 0x1
 3144 144c 9C       		.byte	0x9c
 3145 144d 9D140000 		.4byte	0x149d
 3146 1451 1F       		.uleb128 0x1f
 3147 1452 98120000 		.4byte	.LASF415
 3148 1456 01       		.byte	0x1
 3149 1457 5E       		.byte	0x5e
 3150 1458 BC0D0000 		.4byte	0xdbc
 3151 145c 64010000 		.4byte	.LLST13
 3152 1460 2F       		.uleb128 0x2f
 3153 1461 B0100000 		.4byte	0x10b0
 3154 1465 16000000 		.4byte	.LBB42
 3155 1469 22000000 		.4byte	.LBE42-.LBB42
 3156 146d 01       		.byte	0x1
 3157 146e 66       		.byte	0x66
 3158 146f 7D140000 		.4byte	0x147d
 3159 1473 27       		.uleb128 0x27
 3160 1474 BD100000 		.4byte	0x10bd
 3161 1478 90010000 		.4byte	.LLST14
 3162 147c 00       		.byte	0
 3163 147d 2E       		.uleb128 0x2e
 3164 147e 08000000 		.4byte	.LVL38
 3165 1482 F6130000 		.4byte	0x13f6
 3166 1486 23       		.uleb128 0x23
 3167 1487 12000000 		.4byte	.LVL39
 3168 148b EA150000 		.4byte	0x15ea
 3169 148f 22       		.uleb128 0x22
 3170 1490 01       		.uleb128 0x1
 3171 1491 50       		.byte	0x50
 3172 1492 02       		.uleb128 0x2
 3173 1493 74       		.byte	0x74
 3174 1494 00       		.sleb128 0
 3175 1495 22       		.uleb128 0x22
 3176 1496 01       		.uleb128 0x1
 3177 1497 51       		.byte	0x51
 3178 1498 02       		.uleb128 0x2
 3179 1499 75       		.byte	0x75
 3180 149a 00       		.sleb128 0
 3181 149b 00       		.byte	0
 3182 149c 00       		.byte	0
 3183 149d 1E       		.uleb128 0x1e
 3184 149e B7170000 		.4byte	.LASF416
 3185 14a2 01       		.byte	0x1
 3186 14a3 AA       		.byte	0xaa
 3187 14a4 00000000 		.4byte	.LFB214
 3188 14a8 54000000 		.4byte	.LFE214-.LFB214
 3189 14ac 01       		.uleb128 0x1
 3190 14ad 9C       		.byte	0x9c
 3191 14ae 23150000 		.4byte	0x1523
 3192 14b2 1F       		.uleb128 0x1f
 3193 14b3 B8150000 		.4byte	.LASF398
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 156


 3194 14b7 01       		.byte	0x1
 3195 14b8 AA       		.byte	0xaa
 3196 14b9 9A040000 		.4byte	0x49a
 3197 14bd AF010000 		.4byte	.LLST15
 3198 14c1 1F       		.uleb128 0x1f
 3199 14c2 13020000 		.4byte	.LASF417
 3200 14c6 01       		.byte	0x1
 3201 14c7 AA       		.byte	0xaa
 3202 14c8 9A040000 		.4byte	0x49a
 3203 14cc D8010000 		.4byte	.LLST16
 3204 14d0 2F       		.uleb128 0x2f
 3205 14d1 39110000 		.4byte	0x1139
 3206 14d5 08000000 		.4byte	.LBB44
 3207 14d9 0A000000 		.4byte	.LBE44-.LBB44
 3208 14dd 01       		.byte	0x1
 3209 14de B0       		.byte	0xb0
 3210 14df FE140000 		.4byte	0x14fe
 3211 14e3 26       		.uleb128 0x26
 3212 14e4 90100000 		.4byte	0x1090
 3213 14e8 08000000 		.4byte	.LBB45
 3214 14ec 0A000000 		.4byte	.LBE45-.LBB45
 3215 14f0 05       		.byte	0x5
 3216 14f1 B003     		.2byte	0x3b0
 3217 14f3 27       		.uleb128 0x27
 3218 14f4 9D100000 		.4byte	0x109d
 3219 14f8 01020000 		.4byte	.LLST17
 3220 14fc 00       		.byte	0
 3221 14fd 00       		.byte	0
 3222 14fe 2E       		.uleb128 0x2e
 3223 14ff 20000000 		.4byte	.LVL47
 3224 1503 C0130000 		.4byte	0x13c0
 3225 1507 2E       		.uleb128 0x2e
 3226 1508 34000000 		.4byte	.LVL48
 3227 150c 42110000 		.4byte	0x1142
 3228 1510 2E       		.uleb128 0x2e
 3229 1511 40000000 		.4byte	.LVL49
 3230 1515 F6130000 		.4byte	0x13f6
 3231 1519 2E       		.uleb128 0x2e
 3232 151a 44000000 		.4byte	.LVL50
 3233 151e A7110000 		.4byte	0x11a7
 3234 1522 00       		.byte	0
 3235 1523 30       		.uleb128 0x30
 3236 1524 E7160000 		.4byte	.LASF418
 3237 1528 02       		.byte	0x2
 3238 1529 F907     		.2byte	0x7f9
 3239 152b 2F150000 		.4byte	0x152f
 3240 152f 0E       		.uleb128 0xe
 3241 1530 8F040000 		.4byte	0x48f
 3242 1534 31       		.uleb128 0x31
 3243 1535 C6000000 		.4byte	.LASF419
 3244 1539 0B       		.byte	0xb
 3245 153a A7       		.byte	0xa7
 3246 153b 3F150000 		.4byte	0x153f
 3247 153f 16       		.uleb128 0x16
 3248 1540 04       		.byte	0x4
 3249 1541 45150000 		.4byte	0x1545
 3250 1545 11       		.uleb128 0x11
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 157


 3251 1546 B10D0000 		.4byte	0xdb1
 3252 154a 32       		.uleb128 0x32
 3253 154b 5E150000 		.4byte	.LASF420
 3254 154f 01       		.byte	0x1
 3255 1550 2B       		.byte	0x2b
 3256 1551 6E040000 		.4byte	0x46e
 3257 1555 05       		.uleb128 0x5
 3258 1556 03       		.byte	0x3
 3259 1557 00000000 		.4byte	OSCILLOSCOPE_ADC_initVar
 3260 155b 32       		.uleb128 0x32
 3261 155c 750E0000 		.4byte	.LASF421
 3262 1560 01       		.byte	0x1
 3263 1561 2C       		.byte	0x2c
 3264 1562 6E040000 		.4byte	0x46e
 3265 1566 05       		.uleb128 0x5
 3266 1567 03       		.byte	0x3
 3267 1568 00000000 		.4byte	OSCILLOSCOPE_ADC_selected
 3268 156c 32       		.uleb128 0x32
 3269 156d 0A190000 		.4byte	.LASF422
 3270 1571 01       		.byte	0x1
 3271 1572 2D       		.byte	0x2d
 3272 1573 9A040000 		.4byte	0x49a
 3273 1577 05       		.uleb128 0x5
 3274 1578 03       		.byte	0x3
 3275 1579 00000000 		.4byte	OSCILLOSCOPE_ADC_currentConfig
 3276 157d 0C       		.uleb128 0xc
 3277 157e A2110000 		.4byte	0x11a2
 3278 1582 8D150000 		.4byte	0x158d
 3279 1586 0D       		.uleb128 0xd
 3280 1587 71050000 		.4byte	0x571
 3281 158b 00       		.byte	0
 3282 158c 00       		.byte	0
 3283 158d 30       		.uleb128 0x30
 3284 158e C9040000 		.4byte	.LASF423
 3285 1592 05       		.byte	0x5
 3286 1593 6401     		.2byte	0x164
 3287 1595 99150000 		.4byte	0x1599
 3288 1599 11       		.uleb128 0x11
 3289 159a 7D150000 		.4byte	0x157d
 3290 159e 31       		.uleb128 0x31
 3291 159f 51140000 		.4byte	.LASF424
 3292 15a3 0E       		.byte	0xe
 3293 15a4 1C       		.byte	0x1c
 3294 15a5 A9150000 		.4byte	0x15a9
 3295 15a9 11       		.uleb128 0x11
 3296 15aa 72100000 		.4byte	0x1072
 3297 15ae 33       		.uleb128 0x33
 3298 15af A40A0000 		.4byte	.LASF425
 3299 15b3 A40A0000 		.4byte	.LASF425
 3300 15b7 04       		.byte	0x4
 3301 15b8 3005     		.2byte	0x530
 3302 15ba 33       		.uleb128 0x33
 3303 15bb 601D0000 		.4byte	.LASF426
 3304 15bf 601D0000 		.4byte	.LASF426
 3305 15c3 04       		.byte	0x4
 3306 15c4 2F05     		.2byte	0x52f
 3307 15c6 33       		.uleb128 0x33
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 158


 3308 15c7 BA110000 		.4byte	.LASF427
 3309 15cb BA110000 		.4byte	.LASF427
 3310 15cf 04       		.byte	0x4
 3311 15d0 3305     		.2byte	0x533
 3312 15d2 33       		.uleb128 0x33
 3313 15d3 BB0D0000 		.4byte	.LASF428
 3314 15d7 BB0D0000 		.4byte	.LASF428
 3315 15db 0C       		.byte	0xc
 3316 15dc 9203     		.2byte	0x392
 3317 15de 33       		.uleb128 0x33
 3318 15df 091D0000 		.4byte	.LASF429
 3319 15e3 091D0000 		.4byte	.LASF429
 3320 15e7 04       		.byte	0x4
 3321 15e8 3505     		.2byte	0x535
 3322 15ea 33       		.uleb128 0x33
 3323 15eb B7010000 		.4byte	.LASF430
 3324 15ef B7010000 		.4byte	.LASF430
 3325 15f3 0D       		.byte	0xd
 3326 15f4 6601     		.2byte	0x166
 3327 15f6 33       		.uleb128 0x33
 3328 15f7 011A0000 		.4byte	.LASF431
 3329 15fb 011A0000 		.4byte	.LASF431
 3330 15ff 04       		.byte	0x4
 3331 1600 3105     		.2byte	0x531
 3332 1602 00       		.byte	0
 3333              		.section	.debug_abbrev,"",%progbits
 3334              	.Ldebug_abbrev0:
 3335 0000 01       		.uleb128 0x1
 3336 0001 11       		.uleb128 0x11
 3337 0002 01       		.byte	0x1
 3338 0003 25       		.uleb128 0x25
 3339 0004 0E       		.uleb128 0xe
 3340 0005 13       		.uleb128 0x13
 3341 0006 0B       		.uleb128 0xb
 3342 0007 03       		.uleb128 0x3
 3343 0008 0E       		.uleb128 0xe
 3344 0009 1B       		.uleb128 0x1b
 3345 000a 0E       		.uleb128 0xe
 3346 000b 55       		.uleb128 0x55
 3347 000c 17       		.uleb128 0x17
 3348 000d 11       		.uleb128 0x11
 3349 000e 01       		.uleb128 0x1
 3350 000f 10       		.uleb128 0x10
 3351 0010 17       		.uleb128 0x17
 3352 0011 00       		.byte	0
 3353 0012 00       		.byte	0
 3354 0013 02       		.uleb128 0x2
 3355 0014 04       		.uleb128 0x4
 3356 0015 01       		.byte	0x1
 3357 0016 0B       		.uleb128 0xb
 3358 0017 0B       		.uleb128 0xb
 3359 0018 49       		.uleb128 0x49
 3360 0019 13       		.uleb128 0x13
 3361 001a 3A       		.uleb128 0x3a
 3362 001b 0B       		.uleb128 0xb
 3363 001c 3B       		.uleb128 0x3b
 3364 001d 0B       		.uleb128 0xb
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 159


 3365 001e 01       		.uleb128 0x1
 3366 001f 13       		.uleb128 0x13
 3367 0020 00       		.byte	0
 3368 0021 00       		.byte	0
 3369 0022 03       		.uleb128 0x3
 3370 0023 28       		.uleb128 0x28
 3371 0024 00       		.byte	0
 3372 0025 03       		.uleb128 0x3
 3373 0026 0E       		.uleb128 0xe
 3374 0027 1C       		.uleb128 0x1c
 3375 0028 0D       		.uleb128 0xd
 3376 0029 00       		.byte	0
 3377 002a 00       		.byte	0
 3378 002b 04       		.uleb128 0x4
 3379 002c 28       		.uleb128 0x28
 3380 002d 00       		.byte	0
 3381 002e 03       		.uleb128 0x3
 3382 002f 0E       		.uleb128 0xe
 3383 0030 1C       		.uleb128 0x1c
 3384 0031 0B       		.uleb128 0xb
 3385 0032 00       		.byte	0
 3386 0033 00       		.byte	0
 3387 0034 05       		.uleb128 0x5
 3388 0035 24       		.uleb128 0x24
 3389 0036 00       		.byte	0
 3390 0037 0B       		.uleb128 0xb
 3391 0038 0B       		.uleb128 0xb
 3392 0039 3E       		.uleb128 0x3e
 3393 003a 0B       		.uleb128 0xb
 3394 003b 03       		.uleb128 0x3
 3395 003c 0E       		.uleb128 0xe
 3396 003d 00       		.byte	0
 3397 003e 00       		.byte	0
 3398 003f 06       		.uleb128 0x6
 3399 0040 16       		.uleb128 0x16
 3400 0041 00       		.byte	0
 3401 0042 03       		.uleb128 0x3
 3402 0043 0E       		.uleb128 0xe
 3403 0044 3A       		.uleb128 0x3a
 3404 0045 0B       		.uleb128 0xb
 3405 0046 3B       		.uleb128 0x3b
 3406 0047 0B       		.uleb128 0xb
 3407 0048 49       		.uleb128 0x49
 3408 0049 13       		.uleb128 0x13
 3409 004a 00       		.byte	0
 3410 004b 00       		.byte	0
 3411 004c 07       		.uleb128 0x7
 3412 004d 24       		.uleb128 0x24
 3413 004e 00       		.byte	0
 3414 004f 0B       		.uleb128 0xb
 3415 0050 0B       		.uleb128 0xb
 3416 0051 3E       		.uleb128 0x3e
 3417 0052 0B       		.uleb128 0xb
 3418 0053 03       		.uleb128 0x3
 3419 0054 08       		.uleb128 0x8
 3420 0055 00       		.byte	0
 3421 0056 00       		.byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 160


 3422 0057 08       		.uleb128 0x8
 3423 0058 13       		.uleb128 0x13
 3424 0059 01       		.byte	0x1
 3425 005a 0B       		.uleb128 0xb
 3426 005b 05       		.uleb128 0x5
 3427 005c 3A       		.uleb128 0x3a
 3428 005d 0B       		.uleb128 0xb
 3429 005e 3B       		.uleb128 0x3b
 3430 005f 05       		.uleb128 0x5
 3431 0060 01       		.uleb128 0x1
 3432 0061 13       		.uleb128 0x13
 3433 0062 00       		.byte	0
 3434 0063 00       		.byte	0
 3435 0064 09       		.uleb128 0x9
 3436 0065 0D       		.uleb128 0xd
 3437 0066 00       		.byte	0
 3438 0067 03       		.uleb128 0x3
 3439 0068 0E       		.uleb128 0xe
 3440 0069 3A       		.uleb128 0x3a
 3441 006a 0B       		.uleb128 0xb
 3442 006b 3B       		.uleb128 0x3b
 3443 006c 05       		.uleb128 0x5
 3444 006d 49       		.uleb128 0x49
 3445 006e 13       		.uleb128 0x13
 3446 006f 38       		.uleb128 0x38
 3447 0070 0B       		.uleb128 0xb
 3448 0071 00       		.byte	0
 3449 0072 00       		.byte	0
 3450 0073 0A       		.uleb128 0xa
 3451 0074 0D       		.uleb128 0xd
 3452 0075 00       		.byte	0
 3453 0076 03       		.uleb128 0x3
 3454 0077 0E       		.uleb128 0xe
 3455 0078 3A       		.uleb128 0x3a
 3456 0079 0B       		.uleb128 0xb
 3457 007a 3B       		.uleb128 0x3b
 3458 007b 05       		.uleb128 0x5
 3459 007c 49       		.uleb128 0x49
 3460 007d 13       		.uleb128 0x13
 3461 007e 38       		.uleb128 0x38
 3462 007f 05       		.uleb128 0x5
 3463 0080 00       		.byte	0
 3464 0081 00       		.byte	0
 3465 0082 0B       		.uleb128 0xb
 3466 0083 0D       		.uleb128 0xd
 3467 0084 00       		.byte	0
 3468 0085 03       		.uleb128 0x3
 3469 0086 08       		.uleb128 0x8
 3470 0087 3A       		.uleb128 0x3a
 3471 0088 0B       		.uleb128 0xb
 3472 0089 3B       		.uleb128 0x3b
 3473 008a 05       		.uleb128 0x5
 3474 008b 49       		.uleb128 0x49
 3475 008c 13       		.uleb128 0x13
 3476 008d 38       		.uleb128 0x38
 3477 008e 05       		.uleb128 0x5
 3478 008f 00       		.byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 161


 3479 0090 00       		.byte	0
 3480 0091 0C       		.uleb128 0xc
 3481 0092 01       		.uleb128 0x1
 3482 0093 01       		.byte	0x1
 3483 0094 49       		.uleb128 0x49
 3484 0095 13       		.uleb128 0x13
 3485 0096 01       		.uleb128 0x1
 3486 0097 13       		.uleb128 0x13
 3487 0098 00       		.byte	0
 3488 0099 00       		.byte	0
 3489 009a 0D       		.uleb128 0xd
 3490 009b 21       		.uleb128 0x21
 3491 009c 00       		.byte	0
 3492 009d 49       		.uleb128 0x49
 3493 009e 13       		.uleb128 0x13
 3494 009f 2F       		.uleb128 0x2f
 3495 00a0 0B       		.uleb128 0xb
 3496 00a1 00       		.byte	0
 3497 00a2 00       		.byte	0
 3498 00a3 0E       		.uleb128 0xe
 3499 00a4 35       		.uleb128 0x35
 3500 00a5 00       		.byte	0
 3501 00a6 49       		.uleb128 0x49
 3502 00a7 13       		.uleb128 0x13
 3503 00a8 00       		.byte	0
 3504 00a9 00       		.byte	0
 3505 00aa 0F       		.uleb128 0xf
 3506 00ab 21       		.uleb128 0x21
 3507 00ac 00       		.byte	0
 3508 00ad 49       		.uleb128 0x49
 3509 00ae 13       		.uleb128 0x13
 3510 00af 2F       		.uleb128 0x2f
 3511 00b0 05       		.uleb128 0x5
 3512 00b1 00       		.byte	0
 3513 00b2 00       		.byte	0
 3514 00b3 10       		.uleb128 0x10
 3515 00b4 16       		.uleb128 0x16
 3516 00b5 00       		.byte	0
 3517 00b6 03       		.uleb128 0x3
 3518 00b7 0E       		.uleb128 0xe
 3519 00b8 3A       		.uleb128 0x3a
 3520 00b9 0B       		.uleb128 0xb
 3521 00ba 3B       		.uleb128 0x3b
 3522 00bb 05       		.uleb128 0x5
 3523 00bc 49       		.uleb128 0x49
 3524 00bd 13       		.uleb128 0x13
 3525 00be 00       		.byte	0
 3526 00bf 00       		.byte	0
 3527 00c0 11       		.uleb128 0x11
 3528 00c1 26       		.uleb128 0x26
 3529 00c2 00       		.byte	0
 3530 00c3 49       		.uleb128 0x49
 3531 00c4 13       		.uleb128 0x13
 3532 00c5 00       		.byte	0
 3533 00c6 00       		.byte	0
 3534 00c7 12       		.uleb128 0x12
 3535 00c8 13       		.uleb128 0x13
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 162


 3536 00c9 01       		.byte	0x1
 3537 00ca 0B       		.uleb128 0xb
 3538 00cb 05       		.uleb128 0x5
 3539 00cc 3A       		.uleb128 0x3a
 3540 00cd 0B       		.uleb128 0xb
 3541 00ce 3B       		.uleb128 0x3b
 3542 00cf 0B       		.uleb128 0xb
 3543 00d0 01       		.uleb128 0x1
 3544 00d1 13       		.uleb128 0x13
 3545 00d2 00       		.byte	0
 3546 00d3 00       		.byte	0
 3547 00d4 13       		.uleb128 0x13
 3548 00d5 0D       		.uleb128 0xd
 3549 00d6 00       		.byte	0
 3550 00d7 03       		.uleb128 0x3
 3551 00d8 0E       		.uleb128 0xe
 3552 00d9 3A       		.uleb128 0x3a
 3553 00da 0B       		.uleb128 0xb
 3554 00db 3B       		.uleb128 0x3b
 3555 00dc 0B       		.uleb128 0xb
 3556 00dd 49       		.uleb128 0x49
 3557 00de 13       		.uleb128 0x13
 3558 00df 38       		.uleb128 0x38
 3559 00e0 0B       		.uleb128 0xb
 3560 00e1 00       		.byte	0
 3561 00e2 00       		.byte	0
 3562 00e3 14       		.uleb128 0x14
 3563 00e4 0D       		.uleb128 0xd
 3564 00e5 00       		.byte	0
 3565 00e6 03       		.uleb128 0x3
 3566 00e7 0E       		.uleb128 0xe
 3567 00e8 3A       		.uleb128 0x3a
 3568 00e9 0B       		.uleb128 0xb
 3569 00ea 3B       		.uleb128 0x3b
 3570 00eb 0B       		.uleb128 0xb
 3571 00ec 49       		.uleb128 0x49
 3572 00ed 13       		.uleb128 0x13
 3573 00ee 38       		.uleb128 0x38
 3574 00ef 05       		.uleb128 0x5
 3575 00f0 00       		.byte	0
 3576 00f1 00       		.byte	0
 3577 00f2 15       		.uleb128 0x15
 3578 00f3 13       		.uleb128 0x13
 3579 00f4 01       		.byte	0x1
 3580 00f5 0B       		.uleb128 0xb
 3581 00f6 0B       		.uleb128 0xb
 3582 00f7 3A       		.uleb128 0x3a
 3583 00f8 0B       		.uleb128 0xb
 3584 00f9 3B       		.uleb128 0x3b
 3585 00fa 0B       		.uleb128 0xb
 3586 00fb 01       		.uleb128 0x1
 3587 00fc 13       		.uleb128 0x13
 3588 00fd 00       		.byte	0
 3589 00fe 00       		.byte	0
 3590 00ff 16       		.uleb128 0x16
 3591 0100 0F       		.uleb128 0xf
 3592 0101 00       		.byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 163


 3593 0102 0B       		.uleb128 0xb
 3594 0103 0B       		.uleb128 0xb
 3595 0104 49       		.uleb128 0x49
 3596 0105 13       		.uleb128 0x13
 3597 0106 00       		.byte	0
 3598 0107 00       		.byte	0
 3599 0108 17       		.uleb128 0x17
 3600 0109 15       		.uleb128 0x15
 3601 010a 00       		.byte	0
 3602 010b 27       		.uleb128 0x27
 3603 010c 19       		.uleb128 0x19
 3604 010d 00       		.byte	0
 3605 010e 00       		.byte	0
 3606 010f 18       		.uleb128 0x18
 3607 0110 04       		.uleb128 0x4
 3608 0111 01       		.byte	0x1
 3609 0112 0B       		.uleb128 0xb
 3610 0113 0B       		.uleb128 0xb
 3611 0114 49       		.uleb128 0x49
 3612 0115 13       		.uleb128 0x13
 3613 0116 3A       		.uleb128 0x3a
 3614 0117 0B       		.uleb128 0xb
 3615 0118 3B       		.uleb128 0x3b
 3616 0119 05       		.uleb128 0x5
 3617 011a 01       		.uleb128 0x1
 3618 011b 13       		.uleb128 0x13
 3619 011c 00       		.byte	0
 3620 011d 00       		.byte	0
 3621 011e 19       		.uleb128 0x19
 3622 011f 28       		.uleb128 0x28
 3623 0120 00       		.byte	0
 3624 0121 03       		.uleb128 0x3
 3625 0122 0E       		.uleb128 0xe
 3626 0123 1C       		.uleb128 0x1c
 3627 0124 06       		.uleb128 0x6
 3628 0125 00       		.byte	0
 3629 0126 00       		.byte	0
 3630 0127 1A       		.uleb128 0x1a
 3631 0128 13       		.uleb128 0x13
 3632 0129 01       		.byte	0x1
 3633 012a 0B       		.uleb128 0xb
 3634 012b 0B       		.uleb128 0xb
 3635 012c 3A       		.uleb128 0x3a
 3636 012d 0B       		.uleb128 0xb
 3637 012e 3B       		.uleb128 0x3b
 3638 012f 05       		.uleb128 0x5
 3639 0130 01       		.uleb128 0x1
 3640 0131 13       		.uleb128 0x13
 3641 0132 00       		.byte	0
 3642 0133 00       		.byte	0
 3643 0134 1B       		.uleb128 0x1b
 3644 0135 2E       		.uleb128 0x2e
 3645 0136 00       		.byte	0
 3646 0137 03       		.uleb128 0x3
 3647 0138 0E       		.uleb128 0xe
 3648 0139 3A       		.uleb128 0x3a
 3649 013a 0B       		.uleb128 0xb
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 164


 3650 013b 3B       		.uleb128 0x3b
 3651 013c 05       		.uleb128 0x5
 3652 013d 27       		.uleb128 0x27
 3653 013e 19       		.uleb128 0x19
 3654 013f 20       		.uleb128 0x20
 3655 0140 0B       		.uleb128 0xb
 3656 0141 00       		.byte	0
 3657 0142 00       		.byte	0
 3658 0143 1C       		.uleb128 0x1c
 3659 0144 2E       		.uleb128 0x2e
 3660 0145 01       		.byte	0x1
 3661 0146 03       		.uleb128 0x3
 3662 0147 0E       		.uleb128 0xe
 3663 0148 3A       		.uleb128 0x3a
 3664 0149 0B       		.uleb128 0xb
 3665 014a 3B       		.uleb128 0x3b
 3666 014b 05       		.uleb128 0x5
 3667 014c 27       		.uleb128 0x27
 3668 014d 19       		.uleb128 0x19
 3669 014e 20       		.uleb128 0x20
 3670 014f 0B       		.uleb128 0xb
 3671 0150 01       		.uleb128 0x1
 3672 0151 13       		.uleb128 0x13
 3673 0152 00       		.byte	0
 3674 0153 00       		.byte	0
 3675 0154 1D       		.uleb128 0x1d
 3676 0155 05       		.uleb128 0x5
 3677 0156 00       		.byte	0
 3678 0157 03       		.uleb128 0x3
 3679 0158 0E       		.uleb128 0xe
 3680 0159 3A       		.uleb128 0x3a
 3681 015a 0B       		.uleb128 0xb
 3682 015b 3B       		.uleb128 0x3b
 3683 015c 05       		.uleb128 0x5
 3684 015d 49       		.uleb128 0x49
 3685 015e 13       		.uleb128 0x13
 3686 015f 00       		.byte	0
 3687 0160 00       		.byte	0
 3688 0161 1E       		.uleb128 0x1e
 3689 0162 2E       		.uleb128 0x2e
 3690 0163 01       		.byte	0x1
 3691 0164 3F       		.uleb128 0x3f
 3692 0165 19       		.uleb128 0x19
 3693 0166 03       		.uleb128 0x3
 3694 0167 0E       		.uleb128 0xe
 3695 0168 3A       		.uleb128 0x3a
 3696 0169 0B       		.uleb128 0xb
 3697 016a 3B       		.uleb128 0x3b
 3698 016b 0B       		.uleb128 0xb
 3699 016c 27       		.uleb128 0x27
 3700 016d 19       		.uleb128 0x19
 3701 016e 11       		.uleb128 0x11
 3702 016f 01       		.uleb128 0x1
 3703 0170 12       		.uleb128 0x12
 3704 0171 06       		.uleb128 0x6
 3705 0172 40       		.uleb128 0x40
 3706 0173 18       		.uleb128 0x18
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 165


 3707 0174 9742     		.uleb128 0x2117
 3708 0176 19       		.uleb128 0x19
 3709 0177 01       		.uleb128 0x1
 3710 0178 13       		.uleb128 0x13
 3711 0179 00       		.byte	0
 3712 017a 00       		.byte	0
 3713 017b 1F       		.uleb128 0x1f
 3714 017c 05       		.uleb128 0x5
 3715 017d 00       		.byte	0
 3716 017e 03       		.uleb128 0x3
 3717 017f 0E       		.uleb128 0xe
 3718 0180 3A       		.uleb128 0x3a
 3719 0181 0B       		.uleb128 0xb
 3720 0182 3B       		.uleb128 0x3b
 3721 0183 0B       		.uleb128 0xb
 3722 0184 49       		.uleb128 0x49
 3723 0185 13       		.uleb128 0x13
 3724 0186 02       		.uleb128 0x2
 3725 0187 17       		.uleb128 0x17
 3726 0188 00       		.byte	0
 3727 0189 00       		.byte	0
 3728 018a 20       		.uleb128 0x20
 3729 018b 34       		.uleb128 0x34
 3730 018c 00       		.byte	0
 3731 018d 03       		.uleb128 0x3
 3732 018e 0E       		.uleb128 0xe
 3733 018f 3A       		.uleb128 0x3a
 3734 0190 0B       		.uleb128 0xb
 3735 0191 3B       		.uleb128 0x3b
 3736 0192 0B       		.uleb128 0xb
 3737 0193 49       		.uleb128 0x49
 3738 0194 13       		.uleb128 0x13
 3739 0195 1C       		.uleb128 0x1c
 3740 0196 0B       		.uleb128 0xb
 3741 0197 00       		.byte	0
 3742 0198 00       		.byte	0
 3743 0199 21       		.uleb128 0x21
 3744 019a 898201   		.uleb128 0x4109
 3745 019d 01       		.byte	0x1
 3746 019e 11       		.uleb128 0x11
 3747 019f 01       		.uleb128 0x1
 3748 01a0 31       		.uleb128 0x31
 3749 01a1 13       		.uleb128 0x13
 3750 01a2 01       		.uleb128 0x1
 3751 01a3 13       		.uleb128 0x13
 3752 01a4 00       		.byte	0
 3753 01a5 00       		.byte	0
 3754 01a6 22       		.uleb128 0x22
 3755 01a7 8A8201   		.uleb128 0x410a
 3756 01aa 00       		.byte	0
 3757 01ab 02       		.uleb128 0x2
 3758 01ac 18       		.uleb128 0x18
 3759 01ad 9142     		.uleb128 0x2111
 3760 01af 18       		.uleb128 0x18
 3761 01b0 00       		.byte	0
 3762 01b1 00       		.byte	0
 3763 01b2 23       		.uleb128 0x23
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 166


 3764 01b3 898201   		.uleb128 0x4109
 3765 01b6 01       		.byte	0x1
 3766 01b7 11       		.uleb128 0x11
 3767 01b8 01       		.uleb128 0x1
 3768 01b9 31       		.uleb128 0x31
 3769 01ba 13       		.uleb128 0x13
 3770 01bb 00       		.byte	0
 3771 01bc 00       		.byte	0
 3772 01bd 24       		.uleb128 0x24
 3773 01be 05       		.uleb128 0x5
 3774 01bf 00       		.byte	0
 3775 01c0 03       		.uleb128 0x3
 3776 01c1 0E       		.uleb128 0xe
 3777 01c2 3A       		.uleb128 0x3a
 3778 01c3 0B       		.uleb128 0xb
 3779 01c4 3B       		.uleb128 0x3b
 3780 01c5 0B       		.uleb128 0xb
 3781 01c6 49       		.uleb128 0x49
 3782 01c7 13       		.uleb128 0x13
 3783 01c8 02       		.uleb128 0x2
 3784 01c9 18       		.uleb128 0x18
 3785 01ca 00       		.byte	0
 3786 01cb 00       		.byte	0
 3787 01cc 25       		.uleb128 0x25
 3788 01cd 2E       		.uleb128 0x2e
 3789 01ce 01       		.byte	0x1
 3790 01cf 3F       		.uleb128 0x3f
 3791 01d0 19       		.uleb128 0x19
 3792 01d1 03       		.uleb128 0x3
 3793 01d2 0E       		.uleb128 0xe
 3794 01d3 3A       		.uleb128 0x3a
 3795 01d4 0B       		.uleb128 0xb
 3796 01d5 3B       		.uleb128 0x3b
 3797 01d6 05       		.uleb128 0x5
 3798 01d7 27       		.uleb128 0x27
 3799 01d8 19       		.uleb128 0x19
 3800 01d9 11       		.uleb128 0x11
 3801 01da 01       		.uleb128 0x1
 3802 01db 12       		.uleb128 0x12
 3803 01dc 06       		.uleb128 0x6
 3804 01dd 40       		.uleb128 0x40
 3805 01de 18       		.uleb128 0x18
 3806 01df 9742     		.uleb128 0x2117
 3807 01e1 19       		.uleb128 0x19
 3808 01e2 01       		.uleb128 0x1
 3809 01e3 13       		.uleb128 0x13
 3810 01e4 00       		.byte	0
 3811 01e5 00       		.byte	0
 3812 01e6 26       		.uleb128 0x26
 3813 01e7 1D       		.uleb128 0x1d
 3814 01e8 01       		.byte	0x1
 3815 01e9 31       		.uleb128 0x31
 3816 01ea 13       		.uleb128 0x13
 3817 01eb 11       		.uleb128 0x11
 3818 01ec 01       		.uleb128 0x1
 3819 01ed 12       		.uleb128 0x12
 3820 01ee 06       		.uleb128 0x6
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 167


 3821 01ef 58       		.uleb128 0x58
 3822 01f0 0B       		.uleb128 0xb
 3823 01f1 59       		.uleb128 0x59
 3824 01f2 05       		.uleb128 0x5
 3825 01f3 00       		.byte	0
 3826 01f4 00       		.byte	0
 3827 01f5 27       		.uleb128 0x27
 3828 01f6 05       		.uleb128 0x5
 3829 01f7 00       		.byte	0
 3830 01f8 31       		.uleb128 0x31
 3831 01f9 13       		.uleb128 0x13
 3832 01fa 02       		.uleb128 0x2
 3833 01fb 17       		.uleb128 0x17
 3834 01fc 00       		.byte	0
 3835 01fd 00       		.byte	0
 3836 01fe 28       		.uleb128 0x28
 3837 01ff 1D       		.uleb128 0x1d
 3838 0200 00       		.byte	0
 3839 0201 31       		.uleb128 0x31
 3840 0202 13       		.uleb128 0x13
 3841 0203 11       		.uleb128 0x11
 3842 0204 01       		.uleb128 0x1
 3843 0205 12       		.uleb128 0x12
 3844 0206 06       		.uleb128 0x6
 3845 0207 58       		.uleb128 0x58
 3846 0208 0B       		.uleb128 0xb
 3847 0209 59       		.uleb128 0x59
 3848 020a 05       		.uleb128 0x5
 3849 020b 00       		.byte	0
 3850 020c 00       		.byte	0
 3851 020d 29       		.uleb128 0x29
 3852 020e 05       		.uleb128 0x5
 3853 020f 00       		.byte	0
 3854 0210 03       		.uleb128 0x3
 3855 0211 0E       		.uleb128 0xe
 3856 0212 3A       		.uleb128 0x3a
 3857 0213 0B       		.uleb128 0xb
 3858 0214 3B       		.uleb128 0x3b
 3859 0215 05       		.uleb128 0x5
 3860 0216 49       		.uleb128 0x49
 3861 0217 13       		.uleb128 0x13
 3862 0218 02       		.uleb128 0x2
 3863 0219 17       		.uleb128 0x17
 3864 021a 00       		.byte	0
 3865 021b 00       		.byte	0
 3866 021c 2A       		.uleb128 0x2a
 3867 021d 34       		.uleb128 0x34
 3868 021e 00       		.byte	0
 3869 021f 03       		.uleb128 0x3
 3870 0220 0E       		.uleb128 0xe
 3871 0221 3A       		.uleb128 0x3a
 3872 0222 0B       		.uleb128 0xb
 3873 0223 3B       		.uleb128 0x3b
 3874 0224 05       		.uleb128 0x5
 3875 0225 49       		.uleb128 0x49
 3876 0226 13       		.uleb128 0x13
 3877 0227 02       		.uleb128 0x2
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 168


 3878 0228 18       		.uleb128 0x18
 3879 0229 00       		.byte	0
 3880 022a 00       		.byte	0
 3881 022b 2B       		.uleb128 0x2b
 3882 022c 34       		.uleb128 0x34
 3883 022d 00       		.byte	0
 3884 022e 03       		.uleb128 0x3
 3885 022f 0E       		.uleb128 0xe
 3886 0230 3A       		.uleb128 0x3a
 3887 0231 0B       		.uleb128 0xb
 3888 0232 3B       		.uleb128 0x3b
 3889 0233 05       		.uleb128 0x5
 3890 0234 49       		.uleb128 0x49
 3891 0235 13       		.uleb128 0x13
 3892 0236 02       		.uleb128 0x2
 3893 0237 17       		.uleb128 0x17
 3894 0238 00       		.byte	0
 3895 0239 00       		.byte	0
 3896 023a 2C       		.uleb128 0x2c
 3897 023b 2E       		.uleb128 0x2e
 3898 023c 01       		.byte	0x1
 3899 023d 3F       		.uleb128 0x3f
 3900 023e 19       		.uleb128 0x19
 3901 023f 03       		.uleb128 0x3
 3902 0240 0E       		.uleb128 0xe
 3903 0241 3A       		.uleb128 0x3a
 3904 0242 0B       		.uleb128 0xb
 3905 0243 3B       		.uleb128 0x3b
 3906 0244 05       		.uleb128 0x5
 3907 0245 27       		.uleb128 0x27
 3908 0246 19       		.uleb128 0x19
 3909 0247 49       		.uleb128 0x49
 3910 0248 13       		.uleb128 0x13
 3911 0249 11       		.uleb128 0x11
 3912 024a 01       		.uleb128 0x1
 3913 024b 12       		.uleb128 0x12
 3914 024c 06       		.uleb128 0x6
 3915 024d 40       		.uleb128 0x40
 3916 024e 18       		.uleb128 0x18
 3917 024f 9742     		.uleb128 0x2117
 3918 0251 19       		.uleb128 0x19
 3919 0252 01       		.uleb128 0x1
 3920 0253 13       		.uleb128 0x13
 3921 0254 00       		.byte	0
 3922 0255 00       		.byte	0
 3923 0256 2D       		.uleb128 0x2d
 3924 0257 34       		.uleb128 0x34
 3925 0258 00       		.byte	0
 3926 0259 03       		.uleb128 0x3
 3927 025a 0E       		.uleb128 0xe
 3928 025b 3A       		.uleb128 0x3a
 3929 025c 0B       		.uleb128 0xb
 3930 025d 3B       		.uleb128 0x3b
 3931 025e 05       		.uleb128 0x5
 3932 025f 49       		.uleb128 0x49
 3933 0260 13       		.uleb128 0x13
 3934 0261 1C       		.uleb128 0x1c
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 169


 3935 0262 0B       		.uleb128 0xb
 3936 0263 00       		.byte	0
 3937 0264 00       		.byte	0
 3938 0265 2E       		.uleb128 0x2e
 3939 0266 898201   		.uleb128 0x4109
 3940 0269 00       		.byte	0
 3941 026a 11       		.uleb128 0x11
 3942 026b 01       		.uleb128 0x1
 3943 026c 31       		.uleb128 0x31
 3944 026d 13       		.uleb128 0x13
 3945 026e 00       		.byte	0
 3946 026f 00       		.byte	0
 3947 0270 2F       		.uleb128 0x2f
 3948 0271 1D       		.uleb128 0x1d
 3949 0272 01       		.byte	0x1
 3950 0273 31       		.uleb128 0x31
 3951 0274 13       		.uleb128 0x13
 3952 0275 11       		.uleb128 0x11
 3953 0276 01       		.uleb128 0x1
 3954 0277 12       		.uleb128 0x12
 3955 0278 06       		.uleb128 0x6
 3956 0279 58       		.uleb128 0x58
 3957 027a 0B       		.uleb128 0xb
 3958 027b 59       		.uleb128 0x59
 3959 027c 0B       		.uleb128 0xb
 3960 027d 01       		.uleb128 0x1
 3961 027e 13       		.uleb128 0x13
 3962 027f 00       		.byte	0
 3963 0280 00       		.byte	0
 3964 0281 30       		.uleb128 0x30
 3965 0282 34       		.uleb128 0x34
 3966 0283 00       		.byte	0
 3967 0284 03       		.uleb128 0x3
 3968 0285 0E       		.uleb128 0xe
 3969 0286 3A       		.uleb128 0x3a
 3970 0287 0B       		.uleb128 0xb
 3971 0288 3B       		.uleb128 0x3b
 3972 0289 05       		.uleb128 0x5
 3973 028a 49       		.uleb128 0x49
 3974 028b 13       		.uleb128 0x13
 3975 028c 3F       		.uleb128 0x3f
 3976 028d 19       		.uleb128 0x19
 3977 028e 3C       		.uleb128 0x3c
 3978 028f 19       		.uleb128 0x19
 3979 0290 00       		.byte	0
 3980 0291 00       		.byte	0
 3981 0292 31       		.uleb128 0x31
 3982 0293 34       		.uleb128 0x34
 3983 0294 00       		.byte	0
 3984 0295 03       		.uleb128 0x3
 3985 0296 0E       		.uleb128 0xe
 3986 0297 3A       		.uleb128 0x3a
 3987 0298 0B       		.uleb128 0xb
 3988 0299 3B       		.uleb128 0x3b
 3989 029a 0B       		.uleb128 0xb
 3990 029b 49       		.uleb128 0x49
 3991 029c 13       		.uleb128 0x13
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 170


 3992 029d 3F       		.uleb128 0x3f
 3993 029e 19       		.uleb128 0x19
 3994 029f 3C       		.uleb128 0x3c
 3995 02a0 19       		.uleb128 0x19
 3996 02a1 00       		.byte	0
 3997 02a2 00       		.byte	0
 3998 02a3 32       		.uleb128 0x32
 3999 02a4 34       		.uleb128 0x34
 4000 02a5 00       		.byte	0
 4001 02a6 03       		.uleb128 0x3
 4002 02a7 0E       		.uleb128 0xe
 4003 02a8 3A       		.uleb128 0x3a
 4004 02a9 0B       		.uleb128 0xb
 4005 02aa 3B       		.uleb128 0x3b
 4006 02ab 0B       		.uleb128 0xb
 4007 02ac 49       		.uleb128 0x49
 4008 02ad 13       		.uleb128 0x13
 4009 02ae 3F       		.uleb128 0x3f
 4010 02af 19       		.uleb128 0x19
 4011 02b0 02       		.uleb128 0x2
 4012 02b1 18       		.uleb128 0x18
 4013 02b2 00       		.byte	0
 4014 02b3 00       		.byte	0
 4015 02b4 33       		.uleb128 0x33
 4016 02b5 2E       		.uleb128 0x2e
 4017 02b6 00       		.byte	0
 4018 02b7 3F       		.uleb128 0x3f
 4019 02b8 19       		.uleb128 0x19
 4020 02b9 3C       		.uleb128 0x3c
 4021 02ba 19       		.uleb128 0x19
 4022 02bb 6E       		.uleb128 0x6e
 4023 02bc 0E       		.uleb128 0xe
 4024 02bd 03       		.uleb128 0x3
 4025 02be 0E       		.uleb128 0xe
 4026 02bf 3A       		.uleb128 0x3a
 4027 02c0 0B       		.uleb128 0xb
 4028 02c1 3B       		.uleb128 0x3b
 4029 02c2 05       		.uleb128 0x5
 4030 02c3 00       		.byte	0
 4031 02c4 00       		.byte	0
 4032 02c5 00       		.byte	0
 4033              		.section	.debug_loc,"",%progbits
 4034              	.Ldebug_loc0:
 4035              	.LLST0:
 4036 0000 00000000 		.4byte	.LVL0
 4037 0004 0A000000 		.4byte	.LVL2
 4038 0008 0100     		.2byte	0x1
 4039 000a 50       		.byte	0x50
 4040 000b 0A000000 		.4byte	.LVL2
 4041 000f 18000000 		.4byte	.LVL5
 4042 0013 0100     		.2byte	0x1
 4043 0015 55       		.byte	0x55
 4044 0016 18000000 		.4byte	.LVL5
 4045 001a 1C000000 		.4byte	.LFE213
 4046 001e 0400     		.2byte	0x4
 4047 0020 F3       		.byte	0xf3
 4048 0021 01       		.uleb128 0x1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 171


 4049 0022 50       		.byte	0x50
 4050 0023 9F       		.byte	0x9f
 4051 0024 00000000 		.4byte	0
 4052 0028 00000000 		.4byte	0
 4053              	.LLST1:
 4054 002c 06000000 		.4byte	.LVL9
 4055 0030 10000000 		.4byte	.LVL10
 4056 0034 0100     		.2byte	0x1
 4057 0036 53       		.byte	0x53
 4058 0037 00000000 		.4byte	0
 4059 003b 00000000 		.4byte	0
 4060              	.LLST2:
 4061 003f 06000000 		.4byte	.LVL12
 4062 0043 10000000 		.4byte	.LVL13
 4063 0047 0100     		.2byte	0x1
 4064 0049 53       		.byte	0x53
 4065 004a 00000000 		.4byte	0
 4066 004e 00000000 		.4byte	0
 4067              	.LLST3:
 4068 0052 00000000 		.4byte	.LVL15
 4069 0056 08000000 		.4byte	.LVL16
 4070 005a 0100     		.2byte	0x1
 4071 005c 50       		.byte	0x50
 4072 005d 08000000 		.4byte	.LVL16
 4073 0061 18000000 		.4byte	.LFE219
 4074 0065 0400     		.2byte	0x4
 4075 0067 F3       		.byte	0xf3
 4076 0068 01       		.uleb128 0x1
 4077 0069 50       		.byte	0x50
 4078 006a 9F       		.byte	0x9f
 4079 006b 00000000 		.4byte	0
 4080 006f 00000000 		.4byte	0
 4081              	.LLST4:
 4082 0073 08000000 		.4byte	.LVL16
 4083 0077 0E000000 		.4byte	.LVL17
 4084 007b 0100     		.2byte	0x1
 4085 007d 50       		.byte	0x50
 4086 007e 00000000 		.4byte	0
 4087 0082 00000000 		.4byte	0
 4088              	.LLST5:
 4089 0086 08000000 		.4byte	.LVL16
 4090 008a 0E000000 		.4byte	.LVL17
 4091 008e 0600     		.2byte	0x6
 4092 0090 0C       		.byte	0xc
 4093 0091 00001D41 		.4byte	0x411d0000
 4094 0095 9F       		.byte	0x9f
 4095 0096 00000000 		.4byte	0
 4096 009a 00000000 		.4byte	0
 4097              	.LLST6:
 4098 009e 00000000 		.4byte	.LVL18
 4099 00a2 18000000 		.4byte	.LVL21
 4100 00a6 0100     		.2byte	0x1
 4101 00a8 50       		.byte	0x50
 4102 00a9 18000000 		.4byte	.LVL21
 4103 00ad 2E000000 		.4byte	.LVL24
 4104 00b1 0100     		.2byte	0x1
 4105 00b3 54       		.byte	0x54
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 172


 4106 00b4 2E000000 		.4byte	.LVL24
 4107 00b8 40000000 		.4byte	.LFE220
 4108 00bc 0200     		.2byte	0x2
 4109 00be 73       		.byte	0x73
 4110 00bf 20       		.sleb128 32
 4111 00c0 00000000 		.4byte	0
 4112 00c4 00000000 		.4byte	0
 4113              	.LLST7:
 4114 00c8 0E000000 		.4byte	.LVL19
 4115 00cc 14000000 		.4byte	.LVL20
 4116 00d0 0100     		.2byte	0x1
 4117 00d2 54       		.byte	0x54
 4118 00d3 00000000 		.4byte	0
 4119 00d7 00000000 		.4byte	0
 4120              	.LLST8:
 4121 00db 18000000 		.4byte	.LVL21
 4122 00df 2C000000 		.4byte	.LVL23
 4123 00e3 0100     		.2byte	0x1
 4124 00e5 54       		.byte	0x54
 4125 00e6 00000000 		.4byte	0
 4126 00ea 00000000 		.4byte	0
 4127              	.LLST9:
 4128 00ee 18000000 		.4byte	.LVL21
 4129 00f2 2C000000 		.4byte	.LVL23
 4130 00f6 0600     		.2byte	0x6
 4131 00f8 0C       		.byte	0xc
 4132 00f9 00001D41 		.4byte	0x411d0000
 4133 00fd 9F       		.byte	0x9f
 4134 00fe 00000000 		.4byte	0
 4135 0102 00000000 		.4byte	0
 4136              	.LLST10:
 4137 0106 00000000 		.4byte	.LVL25
 4138 010a 06000000 		.4byte	.LVL27
 4139 010e 0100     		.2byte	0x1
 4140 0110 50       		.byte	0x50
 4141 0111 06000000 		.4byte	.LVL27
 4142 0115 18000000 		.4byte	.LFE221
 4143 0119 0400     		.2byte	0x4
 4144 011b F3       		.byte	0xf3
 4145 011c 01       		.uleb128 0x1
 4146 011d 50       		.byte	0x50
 4147 011e 9F       		.byte	0x9f
 4148 011f 00000000 		.4byte	0
 4149 0123 00000000 		.4byte	0
 4150              	.LLST11:
 4151 0127 02000000 		.4byte	.LVL26
 4152 012b 12000000 		.4byte	.LVL31
 4153 012f 0200     		.2byte	0x2
 4154 0131 30       		.byte	0x30
 4155 0132 9F       		.byte	0x9f
 4156 0133 12000000 		.4byte	.LVL31
 4157 0137 18000000 		.4byte	.LFE221
 4158 013b 0100     		.2byte	0x1
 4159 013d 50       		.byte	0x50
 4160 013e 00000000 		.4byte	0
 4161 0142 00000000 		.4byte	0
 4162              	.LLST12:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 173


 4163 0146 0A000000 		.4byte	.LVL28
 4164 014a 0E000000 		.4byte	.LVL29
 4165 014e 0100     		.2byte	0x1
 4166 0150 50       		.byte	0x50
 4167 0151 10000000 		.4byte	.LVL30
 4168 0155 12000000 		.4byte	.LVL31
 4169 0159 0100     		.2byte	0x1
 4170 015b 50       		.byte	0x50
 4171 015c 00000000 		.4byte	0
 4172 0160 00000000 		.4byte	0
 4173              	.LLST13:
 4174 0164 00000000 		.4byte	.LVL37
 4175 0168 07000000 		.4byte	.LVL38-1
 4176 016c 0100     		.2byte	0x1
 4177 016e 50       		.byte	0x50
 4178 016f 07000000 		.4byte	.LVL38-1
 4179 0173 2E000000 		.4byte	.LVL43
 4180 0177 0100     		.2byte	0x1
 4181 0179 55       		.byte	0x55
 4182 017a 2E000000 		.4byte	.LVL43
 4183 017e 38000000 		.4byte	.LFE212
 4184 0182 0400     		.2byte	0x4
 4185 0184 F3       		.byte	0xf3
 4186 0185 01       		.uleb128 0x1
 4187 0186 50       		.byte	0x50
 4188 0187 9F       		.byte	0x9f
 4189 0188 00000000 		.4byte	0
 4190 018c 00000000 		.4byte	0
 4191              	.LLST14:
 4192 0190 16000000 		.4byte	.LVL40
 4193 0194 20000000 		.4byte	.LVL41
 4194 0198 0100     		.2byte	0x1
 4195 019a 53       		.byte	0x53
 4196 019b 20000000 		.4byte	.LVL41
 4197 019f 2C000000 		.4byte	.LVL42
 4198 01a3 0200     		.2byte	0x2
 4199 01a5 74       		.byte	0x74
 4200 01a6 00       		.sleb128 0
 4201 01a7 00000000 		.4byte	0
 4202 01ab 00000000 		.4byte	0
 4203              	.LLST15:
 4204 01af 00000000 		.4byte	.LVL44
 4205 01b3 1F000000 		.4byte	.LVL47-1
 4206 01b7 0100     		.2byte	0x1
 4207 01b9 50       		.byte	0x50
 4208 01ba 1F000000 		.4byte	.LVL47-1
 4209 01be 46000000 		.4byte	.LVL51
 4210 01c2 0100     		.2byte	0x1
 4211 01c4 54       		.byte	0x54
 4212 01c5 46000000 		.4byte	.LVL51
 4213 01c9 54000000 		.4byte	.LFE214
 4214 01cd 0100     		.2byte	0x1
 4215 01cf 50       		.byte	0x50
 4216 01d0 00000000 		.4byte	0
 4217 01d4 00000000 		.4byte	0
 4218              	.LLST16:
 4219 01d8 00000000 		.4byte	.LVL44
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 174


 4220 01dc 1F000000 		.4byte	.LVL47-1
 4221 01e0 0100     		.2byte	0x1
 4222 01e2 51       		.byte	0x51
 4223 01e3 1F000000 		.4byte	.LVL47-1
 4224 01e7 46000000 		.4byte	.LVL51
 4225 01eb 0100     		.2byte	0x1
 4226 01ed 55       		.byte	0x55
 4227 01ee 46000000 		.4byte	.LVL51
 4228 01f2 54000000 		.4byte	.LFE214
 4229 01f6 0100     		.2byte	0x1
 4230 01f8 51       		.byte	0x51
 4231 01f9 00000000 		.4byte	0
 4232 01fd 00000000 		.4byte	0
 4233              	.LLST17:
 4234 0201 08000000 		.4byte	.LVL45
 4235 0205 12000000 		.4byte	.LVL46
 4236 0209 0600     		.2byte	0x6
 4237 020b 0C       		.byte	0xc
 4238 020c 00001D41 		.4byte	0x411d0000
 4239 0210 9F       		.byte	0x9f
 4240 0211 00000000 		.4byte	0
 4241 0215 00000000 		.4byte	0
 4242              		.section	.debug_aranges,"",%progbits
 4243 0000 74000000 		.4byte	0x74
 4244 0004 0200     		.2byte	0x2
 4245 0006 00000000 		.4byte	.Ldebug_info0
 4246 000a 04       		.byte	0x4
 4247 000b 00       		.byte	0
 4248 000c 0000     		.2byte	0
 4249 000e 0000     		.2byte	0
 4250 0010 00000000 		.4byte	.LFB213
 4251 0014 1C000000 		.4byte	.LFE213-.LFB213
 4252 0018 00000000 		.4byte	.LFB215
 4253 001c 24000000 		.4byte	.LFE215-.LFB215
 4254 0020 00000000 		.4byte	.LFB216
 4255 0024 20000000 		.4byte	.LFE216-.LFB216
 4256 0028 00000000 		.4byte	.LFB217
 4257 002c 28000000 		.4byte	.LFE217-.LFB217
 4258 0030 00000000 		.4byte	.LFB218
 4259 0034 30000000 		.4byte	.LFE218-.LFB218
 4260 0038 00000000 		.4byte	.LFB219
 4261 003c 18000000 		.4byte	.LFE219-.LFB219
 4262 0040 00000000 		.4byte	.LFB220
 4263 0044 40000000 		.4byte	.LFE220-.LFB220
 4264 0048 00000000 		.4byte	.LFB221
 4265 004c 18000000 		.4byte	.LFE221-.LFB221
 4266 0050 00000000 		.4byte	.LFB222
 4267 0054 34000000 		.4byte	.LFE222-.LFB222
 4268 0058 00000000 		.4byte	.LFB211
 4269 005c 2C000000 		.4byte	.LFE211-.LFB211
 4270 0060 00000000 		.4byte	.LFB212
 4271 0064 38000000 		.4byte	.LFE212-.LFB212
 4272 0068 00000000 		.4byte	.LFB214
 4273 006c 54000000 		.4byte	.LFE214-.LFB214
 4274 0070 00000000 		.4byte	0
 4275 0074 00000000 		.4byte	0
 4276              		.section	.debug_ranges,"",%progbits
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 175


 4277              	.Ldebug_ranges0:
 4278 0000 00000000 		.4byte	.LFB213
 4279 0004 1C000000 		.4byte	.LFE213
 4280 0008 00000000 		.4byte	.LFB215
 4281 000c 24000000 		.4byte	.LFE215
 4282 0010 00000000 		.4byte	.LFB216
 4283 0014 20000000 		.4byte	.LFE216
 4284 0018 00000000 		.4byte	.LFB217
 4285 001c 28000000 		.4byte	.LFE217
 4286 0020 00000000 		.4byte	.LFB218
 4287 0024 30000000 		.4byte	.LFE218
 4288 0028 00000000 		.4byte	.LFB219
 4289 002c 18000000 		.4byte	.LFE219
 4290 0030 00000000 		.4byte	.LFB220
 4291 0034 40000000 		.4byte	.LFE220
 4292 0038 00000000 		.4byte	.LFB221
 4293 003c 18000000 		.4byte	.LFE221
 4294 0040 00000000 		.4byte	.LFB222
 4295 0044 34000000 		.4byte	.LFE222
 4296 0048 00000000 		.4byte	.LFB211
 4297 004c 2C000000 		.4byte	.LFE211
 4298 0050 00000000 		.4byte	.LFB212
 4299 0054 38000000 		.4byte	.LFE212
 4300 0058 00000000 		.4byte	.LFB214
 4301 005c 54000000 		.4byte	.LFE214
 4302 0060 00000000 		.4byte	0
 4303 0064 00000000 		.4byte	0
 4304              		.section	.debug_line,"",%progbits
 4305              	.Ldebug_line0:
 4306 0000 88040000 		.section	.debug_str,"MS",%progbits,1
 4306      02005903 
 4306      00000201 
 4306      FB0E0D00 
 4306      01010101 
 4307              	.LASF284:
 4308 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 4308      6843746C 
 4308      4D61696E 
 4308      57733146 
 4308      72657100 
 4309              	.LASF62:
 4310 0014 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 4310      735F696E 
 4310      74657272 
 4310      75707473 
 4310      5F647730 
 4311              	.LASF382:
 4312 0030 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4312      74635F73 
 4312      7973696E 
 4312      745F7400 
 4313              	.LASF25:
 4314 0040 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4314      5F696E74 
 4314      65727275 
 4314      70745F67 
 4314      70696F5F 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 176


 4315              	.LASF220:
 4316 0059 52414E47 		.ascii	"RANGE_INTR_MASKED\000"
 4316      455F494E 
 4316      54525F4D 
 4316      41534B45 
 4316      4400
 4317              	.LASF123:
 4318 006b 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4318      6D5F315F 
 4318      696E7465 
 4318      72727570 
 4318      74735F31 
 4319              	.LASF205:
 4320 0086 4348414E 		.ascii	"CHAN_WORK_UPDATED\000"
 4320      5F574F52 
 4320      4B5F5550 
 4320      44415445 
 4320      4400
 4321              	.LASF326:
 4322 0098 6970634C 		.ascii	"ipcLockStatusOffset\000"
 4322      6F636B53 
 4322      74617475 
 4322      734F6666 
 4322      73657400 
 4323              	.LASF114:
 4324 00ac 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4324      6D5F315F 
 4324      696E7465 
 4324      72727570 
 4324      74735F36 
 4325              	.LASF419:
 4326 00c6 63795F64 		.ascii	"cy_device\000"
 4326      65766963 
 4326      6500
 4327              	.LASF142:
 4328 00d0 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4328      696E7465 
 4328      72727570 
 4328      74735F31 
 4328      305F4952 
 4329              	.LASF387:
 4330 00e7 62617365 		.ascii	"base\000"
 4330      00
 4331              	.LASF311:
 4332 00ec 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4332      73436D30 
 4332      436C6F63 
 4332      6B43746C 
 4332      4F666673 
 4333              	.LASF67:
 4334 0103 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4334      735F696E 
 4334      74657272 
 4334      75707473 
 4334      5F647730 
 4335              	.LASF330:
 4336 011f 63686172 		.ascii	"char\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 177


 4336      00
 4337              	.LASF36:
 4338 0124 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4338      735F696E 
 4338      74657272 
 4338      75707473 
 4338      5F697063 
 4339              	.LASF26:
 4340 0140 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 4340      5F696E74 
 4340      65727275 
 4340      70745F76 
 4340      64645F49 
 4341              	.LASF54:
 4342 0158 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4342      335F696E 
 4342      74657272 
 4342      7570745F 
 4342      4952516E 
 4343              	.LASF199:
 4344 016d 4348414E 		.ascii	"CHAN_EN\000"
 4344      5F454E00 
 4345              	.LASF84:
 4346 0175 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4346      735F696E 
 4346      74657272 
 4346      75707473 
 4346      5F647731 
 4347              	.LASF90:
 4348 0191 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4348      735F696E 
 4348      74657272 
 4348      75707473 
 4348      5F647731 
 4349              	.LASF243:
 4350 01ae 70657269 		.ascii	"periBase\000"
 4350      42617365 
 4350      00
 4351              	.LASF430:
 4352 01b7 43795F53 		.ascii	"Cy_SysInt_Init\000"
 4352      7973496E 
 4352      745F496E 
 4352      697400
 4353              	.LASF319:
 4354 01c6 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 4354      73436D30 
 4354      4E6D6943 
 4354      746C4F66 
 4354      66736574 
 4355              	.LASF289:
 4356 01db 64774368 		.ascii	"dwChSize\000"
 4356      53697A65 
 4356      00
 4357              	.LASF189:
 4358 01e4 53544952 		.ascii	"STIR\000"
 4358      00
 4359              	.LASF172:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 178


 4360 01e9 756E7369 		.ascii	"unsigned int\000"
 4360      676E6564 
 4360      20696E74 
 4360      00
 4361              	.LASF46:
 4362 01f6 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4362      735F696E 
 4362      74657272 
 4362      75707473 
 4362      5F697063 
 4363              	.LASF417:
 4364 0213 72657374 		.ascii	"restart\000"
 4364      61727400 
 4365              	.LASF221:
 4366 021b 494E5452 		.ascii	"INTR_CAUSE\000"
 4366      5F434155 
 4366      534500
 4367              	.LASF271:
 4368 0226 736D6966 		.ascii	"smifDeviceNr\000"
 4368      44657669 
 4368      63654E72 
 4368      00
 4369              	.LASF352:
 4370 0233 43595F53 		.ascii	"CY_SAR_RANGE_COND_OUTSIDE\000"
 4370      41525F52 
 4370      414E4745 
 4370      5F434F4E 
 4370      445F4F55 
 4371              	.LASF301:
 4372 024d 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4372      44697643 
 4372      6D645061 
 4372      54797065 
 4372      53656C50 
 4373              	.LASF115:
 4374 0264 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4374      6D5F315F 
 4374      696E7465 
 4374      72727570 
 4374      74735F37 
 4375              	.LASF166:
 4376 027e 5F5F696E 		.ascii	"__int32_t\000"
 4376      7433325F 
 4376      7400
 4377              	.LASF33:
 4378 0288 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4378      5F696E74 
 4378      65727275 
 4378      70745F63 
 4378      7462735F 
 4379              	.LASF267:
 4380 02a1 73727373 		.ascii	"srssNumClkpath\000"
 4380      4E756D43 
 4380      6C6B7061 
 4380      746800
 4381              	.LASF207:
 4382 02b0 4348414E 		.ascii	"CHAN_WORK_NEWVALUE\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 179


 4382      5F574F52 
 4382      4B5F4E45 
 4382      5756414C 
 4382      554500
 4383              	.LASF241:
 4384 02c3 63707573 		.ascii	"cpussBase\000"
 4384      73426173 
 4384      6500
 4385              	.LASF375:
 4386 02cd 6368616E 		.ascii	"channelBase\000"
 4386      6E656C42 
 4386      61736500 
 4387              	.LASF265:
 4388 02d9 63707573 		.ascii	"cpussFmIrq\000"
 4388      73466D49 
 4388      727100
 4389              	.LASF30:
 4390 02e4 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4390      5F696E74 
 4390      65727275 
 4390      70745F6D 
 4390      63776474 
 4391              	.LASF400:
 4392 0300 4F534349 		.ascii	"OSCILLOSCOPE_ADC_IRQ_Enable\000"
 4392      4C4C4F53 
 4392      434F5045 
 4392      5F414443 
 4392      5F495251 
 4393              	.LASF377:
 4394 031c 6877436F 		.ascii	"hwConfigStc\000"
 4394      6E666967 
 4394      53746300 
 4395              	.LASF383:
 4396 0328 5F5F4953 		.ascii	"__ISB\000"
 4396      4200
 4397              	.LASF12:
 4398 032e 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4398      5F696E74 
 4398      65727275 
 4398      7074735F 
 4398      6770696F 
 4399              	.LASF266:
 4400 034a 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4400      734E6F74 
 4400      436F6E6E 
 4400      65637465 
 4400      64497271 
 4401              	.LASF73:
 4402 035f 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4402      735F696E 
 4402      74657272 
 4402      75707473 
 4402      5F647730 
 4403              	.LASF158:
 4404 037c 73686F72 		.ascii	"short int\000"
 4404      7420696E 
 4404      7400
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 180


 4405              	.LASF131:
 4406 0386 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4406      6D5F315F 
 4406      696E7465 
 4406      72727570 
 4406      74735F32 
 4407              	.LASF213:
 4408 03a1 53415455 		.ascii	"SATURATE_INTR\000"
 4408      52415445 
 4408      5F494E54 
 4408      5200
 4409              	.LASF129:
 4410 03af 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4410      6D5F315F 
 4410      696E7465 
 4410      72727570 
 4410      74735F32 
 4411              	.LASF27:
 4412 03ca 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4412      6D705F69 
 4412      6E746572 
 4412      72757074 
 4412      5F495251 
 4413              	.LASF195:
 4414 03e0 53414D50 		.ascii	"SAMPLE_TIME01\000"
 4414      4C455F54 
 4414      494D4530 
 4414      3100
 4415              	.LASF107:
 4416 03ee 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4416      6D5F305F 
 4416      696E7465 
 4416      72727570 
 4416      74735F37 
 4417              	.LASF224:
 4418 0408 494E4A5F 		.ascii	"INJ_RESULT\000"
 4418      52455355 
 4418      4C5400
 4419              	.LASF300:
 4420 0413 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4420      44697643 
 4420      6D645061 
 4420      44697653 
 4420      656C506F 
 4421              	.LASF210:
 4422 0429 494E5452 		.ascii	"INTR_SET\000"
 4422      5F534554 
 4422      00
 4423              	.LASF277:
 4424 0432 63727970 		.ascii	"cryptoMemSize\000"
 4424      746F4D65 
 4424      6D53697A 
 4424      6500
 4425              	.LASF399:
 4426 0440 6D6F6465 		.ascii	"mode\000"
 4426      00
 4427              	.LASF367:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 181


 4428 0445 73617449 		.ascii	"satIntrMask\000"
 4428      6E74724D 
 4428      61736B00 
 4429              	.LASF341:
 4430 0451 63795F65 		.ascii	"cy_en_sar_start_convert_sel_t\000"
 4430      6E5F7361 
 4430      725F7374 
 4430      6172745F 
 4430      636F6E76 
 4431              	.LASF297:
 4432 046f 70657269 		.ascii	"periTrGrSize\000"
 4432      54724772 
 4432      53697A65 
 4432      00
 4433              	.LASF76:
 4434 047c 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4434      735F696E 
 4434      74657272 
 4434      75707473 
 4434      5F647731 
 4435              	.LASF146:
 4436 0498 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4436      696E7465 
 4436      72727570 
 4436      74735F31 
 4436      345F4952 
 4437              	.LASF102:
 4438 04af 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4438      6D5F305F 
 4438      696E7465 
 4438      72727570 
 4438      74735F32 
 4439              	.LASF423:
 4440 04c9 4F534349 		.ascii	"OSCILLOSCOPE_ADC_allConfigs\000"
 4440      4C4C4F53 
 4440      434F5045 
 4440      5F414443 
 4440      5F616C6C 
 4441              	.LASF432:
 4442 04e5 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4442      43313120 
 4442      352E342E 
 4442      31203230 
 4442      31363036 
 4443 0518 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4443      20726576 
 4443      6973696F 
 4443      6E203233 
 4443      37373135 
 4444 054b 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4444      70202D6D 
 4444      6670753D 
 4444      66707634 
 4444      2D73702D 
 4445 057e 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4445      6F6E7320 
 4445      2D666661 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 182


 4445      742D6C74 
 4445      6F2D6F62 
 4446              	.LASF259:
 4447 0598 70726F74 		.ascii	"protVersion\000"
 4447      56657273 
 4447      696F6E00 
 4448              	.LASF349:
 4449 05a4 43595F53 		.ascii	"CY_SAR_RANGE_COND_BELOW\000"
 4449      41525F52 
 4449      414E4745 
 4449      5F434F4E 
 4449      445F4245 
 4450              	.LASF194:
 4451 05bc 52455345 		.ascii	"RESERVED\000"
 4451      52564544 
 4451      00
 4452              	.LASF45:
 4453 05c5 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4453      735F696E 
 4453      74657272 
 4453      75707473 
 4453      5F697063 
 4454              	.LASF174:
 4455 05e2 696E7431 		.ascii	"int16_t\000"
 4455      365F7400 
 4456              	.LASF239:
 4457 05ea 5341525F 		.ascii	"SAR_Type\000"
 4457      54797065 
 4457      00
 4458              	.LASF299:
 4459 05f3 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4459      44697643 
 4459      6D645479 
 4459      70655365 
 4459      6C506F73 
 4460              	.LASF316:
 4461 0608 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4461      73547269 
 4461      6D52616D 
 4461      43746C4F 
 4461      66667365 
 4462              	.LASF139:
 4463 061e 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4463      696E7465 
 4463      72727570 
 4463      74735F37 
 4463      5F495251 
 4464              	.LASF28:
 4465 0634 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4465      385F696E 
 4465      74657272 
 4465      7570745F 
 4465      4952516E 
 4466              	.LASF3:
 4467 0649 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4467      72794D61 
 4467      6E616765 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 183


 4467      6D656E74 
 4467      5F495251 
 4468              	.LASF125:
 4469 065f 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4469      6D5F315F 
 4469      696E7465 
 4469      72727570 
 4469      74735F31 
 4470              	.LASF134:
 4471 067a 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4471      696E7465 
 4471      72727570 
 4471      74735F32 
 4471      5F495251 
 4472              	.LASF177:
 4473 0690 75696E74 		.ascii	"uint32_t\000"
 4473      33325F74 
 4473      00
 4474              	.LASF120:
 4475 0699 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4475      6D5F315F 
 4475      696E7465 
 4475      72727570 
 4475      74735F31 
 4476              	.LASF17:
 4477 06b4 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4477      5F696E74 
 4477      65727275 
 4477      7074735F 
 4477      6770696F 
 4478              	.LASF23:
 4479 06d0 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4479      5F696E74 
 4479      65727275 
 4479      7074735F 
 4479      6770696F 
 4480              	.LASF147:
 4481 06ed 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4481      696E7465 
 4481      72727570 
 4481      74735F31 
 4481      355F4952 
 4482              	.LASF309:
 4483 0704 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4483      50727443 
 4483      66674F75 
 4483      744F6666 
 4483      73657400 
 4484              	.LASF178:
 4485 0718 49534552 		.ascii	"ISER\000"
 4485      00
 4486              	.LASF97:
 4487 071d 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4487      735F696E 
 4487      74657272 
 4487      75707473 
 4487      5F636D30 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 184


 4488              	.LASF331:
 4489 073d 666C6F61 		.ascii	"float\000"
 4489      7400
 4490              	.LASF252:
 4491 0743 63727970 		.ascii	"cryptoVersion\000"
 4491      746F5665 
 4491      7273696F 
 4491      6E00
 4492              	.LASF281:
 4493 0751 666C6173 		.ascii	"flashProgramDelay\000"
 4493      6850726F 
 4493      6772616D 
 4493      44656C61 
 4493      7900
 4494              	.LASF55:
 4495 0763 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4495      345F696E 
 4495      74657272 
 4495      7570745F 
 4495      4952516E 
 4496              	.LASF434:
 4497 0778 433A5C55 		.ascii	"C:\\Users\\Ramon\\Desktop\\byte-oscilloscope-fw\\Os"
 4497      73657273 
 4497      5C52616D 
 4497      6F6E5C44 
 4497      65736B74 
 4498 07a6 63696C6C 		.ascii	"cilloscope\\Byte-Oscilloscope.cydsn\000"
 4498      6F73636F 
 4498      70655C42 
 4498      7974652D 
 4498      4F736369 
 4499              	.LASF376:
 4500 07c9 6E756D43 		.ascii	"numChannels\000"
 4500      68616E6E 
 4500      656C7300 
 4501              	.LASF242:
 4502 07d5 666C6173 		.ascii	"flashcBase\000"
 4502      68634261 
 4502      736500
 4503              	.LASF81:
 4504 07e0 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4504      735F696E 
 4504      74657272 
 4504      75707473 
 4504      5F647731 
 4505              	.LASF308:
 4506 07fc 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4506      50727443 
 4506      6667496E 
 4506      4F666673 
 4506      657400
 4507              	.LASF87:
 4508 080f 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4508      735F696E 
 4508      74657272 
 4508      75707473 
 4508      5F647731 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 185


 4509              	.LASF410:
 4510 082c 72657375 		.ascii	"result\000"
 4510      6C7400
 4511              	.LASF280:
 4512 0833 666C6173 		.ascii	"flashWriteDelay\000"
 4512      68577269 
 4512      74654465 
 4512      6C617900 
 4513              	.LASF171:
 4514 0843 6C6F6E67 		.ascii	"long long unsigned int\000"
 4514      206C6F6E 
 4514      6720756E 
 4514      7369676E 
 4514      65642069 
 4515              	.LASF305:
 4516 085a 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4516      44697632 
 4516      345F3543 
 4516      746C4F66 
 4516      66736574 
 4517              	.LASF310:
 4518 086f 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4518      50727443 
 4518      66675369 
 4518      6F4F6666 
 4518      73657400 
 4519              	.LASF225:
 4520 0883 52455345 		.ascii	"RESERVED7\000"
 4520      52564544 
 4520      3700
 4521              	.LASF48:
 4522 088d 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4522      735F696E 
 4522      74657272 
 4522      75707473 
 4522      5F697063 
 4523              	.LASF264:
 4524 08aa 63707573 		.ascii	"cpussIpc0Irq\000"
 4524      73497063 
 4524      30497271 
 4524      00
 4525              	.LASF31:
 4526 08b7 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4526      5F696E74 
 4526      65727275 
 4526      70745F62 
 4526      61636B75 
 4527              	.LASF22:
 4528 08d2 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4528      5F696E74 
 4528      65727275 
 4528      7074735F 
 4528      6770696F 
 4529              	.LASF269:
 4530 08ef 73727373 		.ascii	"srssNumHfroot\000"
 4530      4E756D48 
 4530      66726F6F 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 186


 4530      7400
 4531              	.LASF117:
 4532 08fd 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4532      6D5F315F 
 4532      696E7465 
 4532      72727570 
 4532      74735F39 
 4533              	.LASF196:
 4534 0917 53414D50 		.ascii	"SAMPLE_TIME23\000"
 4534      4C455F54 
 4534      494D4532 
 4534      3300
 4535              	.LASF362:
 4536 0925 72616E67 		.ascii	"rangeThres\000"
 4536      65546872 
 4536      657300
 4537              	.LASF164:
 4538 0930 5F5F7569 		.ascii	"__uint16_t\000"
 4538      6E743136 
 4538      5F7400
 4539              	.LASF6:
 4540 093b 53564361 		.ascii	"SVCall_IRQn\000"
 4540      6C6C5F49 
 4540      52516E00 
 4541              	.LASF181:
 4542 0947 52534552 		.ascii	"RSERVED1\000"
 4542      56454431 
 4542      00
 4543              	.LASF350:
 4544 0950 43595F53 		.ascii	"CY_SAR_RANGE_COND_INSIDE\000"
 4544      41525F52 
 4544      414E4745 
 4544      5F434F4E 
 4544      445F494E 
 4545              	.LASF112:
 4546 0969 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4546      6D5F315F 
 4546      696E7465 
 4546      72727570 
 4546      74735F34 
 4547              	.LASF374:
 4548 0983 63795F73 		.ascii	"cy_stc_sar_config_t\000"
 4548      74635F73 
 4548      61725F63 
 4548      6F6E6669 
 4548      675F7400 
 4549              	.LASF59:
 4550 0997 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4550      696E7465 
 4550      72727570 
 4550      745F4952 
 4550      516E00
 4551              	.LASF151:
 4552 09aa 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4552      696C655F 
 4552      696E7465 
 4552      72727570 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 187


 4552      745F4952 
 4553              	.LASF21:
 4554 09c1 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4554      5F696E74 
 4554      65727275 
 4554      7074735F 
 4554      6770696F 
 4555              	.LASF43:
 4556 09de 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4556      735F696E 
 4556      74657272 
 4556      75707473 
 4556      5F697063 
 4557              	.LASF222:
 4558 09fa 494E4A5F 		.ascii	"INJ_CHAN_CONFIG\000"
 4558      4348414E 
 4558      5F434F4E 
 4558      46494700 
 4559              	.LASF92:
 4560 0a0a 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4560      735F696E 
 4560      74657272 
 4560      75707473 
 4560      5F666175 
 4561              	.LASF96:
 4562 0a28 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4562      735F696E 
 4562      74657272 
 4562      75707473 
 4562      5F636D30 
 4563              	.LASF286:
 4564 0a48 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4564      6843746C 
 4564      4D61696E 
 4564      57733346 
 4564      72657100 
 4565              	.LASF160:
 4566 0a5c 4952516E 		.ascii	"IRQn_Type\000"
 4566      5F547970 
 4566      6500
 4567              	.LASF268:
 4568 0a66 73727373 		.ascii	"srssNumPll\000"
 4568      4E756D50 
 4568      6C6C00
 4569              	.LASF143:
 4570 0a71 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4570      696E7465 
 4570      72727570 
 4570      74735F31 
 4570      315F4952 
 4571              	.LASF37:
 4572 0a88 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4572      735F696E 
 4572      74657272 
 4572      75707473 
 4572      5F697063 
 4573              	.LASF425:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 188


 4574 0aa4 43795F53 		.ascii	"Cy_SAR_DeInit\000"
 4574      41525F44 
 4574      65496E69 
 4574      7400
 4575              	.LASF402:
 4576 0ab2 4F534349 		.ascii	"OSCILLOSCOPE_ADC_SetEosMask\000"
 4576      4C4C4F53 
 4576      434F5045 
 4576      5F414443 
 4576      5F536574 
 4577              	.LASF104:
 4578 0ace 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4578      6D5F305F 
 4578      696E7465 
 4578      72727570 
 4578      74735F34 
 4579              	.LASF279:
 4580 0ae8 666C6173 		.ascii	"flashPipeRequired\000"
 4580      68506970 
 4580      65526571 
 4580      75697265 
 4580      6400
 4581              	.LASF219:
 4582 0afa 52414E47 		.ascii	"RANGE_INTR_MASK\000"
 4582      455F494E 
 4582      54525F4D 
 4582      41534B00 
 4583              	.LASF412:
 4584 0b0a 636F6E66 		.ascii	"configNum\000"
 4584      69674E75 
 4584      6D00
 4585              	.LASF373:
 4586 0b14 5F426F6F 		.ascii	"_Bool\000"
 4586      6C00
 4587              	.LASF198:
 4588 0b1a 52414E47 		.ascii	"RANGE_COND\000"
 4588      455F434F 
 4588      4E4400
 4589              	.LASF283:
 4590 0b25 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4590      6843746C 
 4590      4D61696E 
 4590      57733046 
 4590      72657100 
 4591              	.LASF149:
 4592 0b39 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4592      6F73735F 
 4592      696E7465 
 4592      72727570 
 4592      745F6932 
 4593              	.LASF355:
 4594 0b54 43595F53 		.ascii	"CY_SAR_INTR_EOS_MASK\000"
 4594      41525F49 
 4594      4E54525F 
 4594      454F535F 
 4594      4D41534B 
 4595              	.LASF247:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 189


 4596 0b69 6770696F 		.ascii	"gpioBase\000"
 4596      42617365 
 4596      00
 4597              	.LASF335:
 4598 0b72 43595F53 		.ascii	"CY_SAR_BAD_PARAM\000"
 4598      41525F42 
 4598      41445F50 
 4598      4152414D 
 4598      00
 4599              	.LASF156:
 4600 0b83 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4600      5F696E74 
 4600      65727275 
 4600      70745F64 
 4600      6163735F 
 4601              	.LASF109:
 4602 0b9c 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4602      6D5F315F 
 4602      696E7465 
 4602      72727570 
 4602      74735F31 
 4603              	.LASF136:
 4604 0bb6 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4604      696E7465 
 4604      72727570 
 4604      74735F34 
 4604      5F495251 
 4605              	.LASF407:
 4606 0bcc 6368616E 		.ascii	"chanCount\000"
 4606      436F756E 
 4606      7400
 4607              	.LASF379:
 4608 0bd6 4F534349 		.ascii	"OSCILLOSCOPE_ADC_CONFIG_STRUCT\000"
 4608      4C4C4F53 
 4608      434F5045 
 4608      5F414443 
 4608      5F434F4E 
 4609              	.LASF150:
 4610 0bf5 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4610      6F73735F 
 4610      696E7465 
 4610      72727570 
 4610      745F7064 
 4611              	.LASF392:
 4612 0c10 656E6162 		.ascii	"enableMask\000"
 4612      6C654D61 
 4612      736B00
 4613              	.LASF68:
 4614 0c1b 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4614      735F696E 
 4614      74657272 
 4614      75707473 
 4614      5F647730 
 4615              	.LASF122:
 4616 0c37 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4616      6D5F315F 
 4616      696E7465 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 190


 4616      72727570 
 4616      74735F31 
 4617              	.LASF19:
 4618 0c52 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4618      5F696E74 
 4618      65727275 
 4618      7074735F 
 4618      6770696F 
 4619              	.LASF318:
 4620 0c6e 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4620      73537973 
 4620      5469636B 
 4620      43746C4F 
 4620      66667365 
 4621              	.LASF209:
 4622 0c84 494E5452 		.ascii	"INTR\000"
 4622      00
 4623              	.LASF292:
 4624 0c89 64775374 		.ascii	"dwStatusChIdxPos\000"
 4624      61747573 
 4624      43684964 
 4624      78506F73 
 4624      00
 4625              	.LASF238:
 4626 0c9a 5341525F 		.ascii	"SAR_V1_Type\000"
 4626      56315F54 
 4626      79706500 
 4627              	.LASF200:
 4628 0ca6 53544152 		.ascii	"START_CTRL\000"
 4628      545F4354 
 4628      524C00
 4629              	.LASF66:
 4630 0cb1 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4630      735F696E 
 4630      74657272 
 4630      75707473 
 4630      5F647730 
 4631              	.LASF372:
 4632 0ccd 76726566 		.ascii	"vrefMvValue\000"
 4632      4D765661 
 4632      6C756500 
 4633              	.LASF14:
 4634 0cd9 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4634      5F696E74 
 4634      65727275 
 4634      7074735F 
 4634      6770696F 
 4635              	.LASF20:
 4636 0cf5 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4636      5F696E74 
 4636      65727275 
 4636      7074735F 
 4636      6770696F 
 4637              	.LASF75:
 4638 0d12 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4638      735F696E 
 4638      74657272 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 191


 4638      75707473 
 4638      5F647730 
 4639              	.LASF32:
 4640 0d2f 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4640      5F696E74 
 4640      65727275 
 4640      70745F49 
 4640      52516E00 
 4641              	.LASF263:
 4642 0d43 63707573 		.ascii	"cpussFlashPaSize\000"
 4642      73466C61 
 4642      73685061 
 4642      53697A65 
 4642      00
 4643              	.LASF83:
 4644 0d54 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4644      735F696E 
 4644      74657272 
 4644      75707473 
 4644      5F647731 
 4645              	.LASF214:
 4646 0d70 53415455 		.ascii	"SATURATE_INTR_SET\000"
 4646      52415445 
 4646      5F494E54 
 4646      525F5345 
 4646      5400
 4647              	.LASF89:
 4648 0d82 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4648      735F696E 
 4648      74657272 
 4648      75707473 
 4648      5F647731 
 4649              	.LASF61:
 4650 0d9f 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4650      735F696E 
 4650      74657272 
 4650      75707473 
 4650      5F647730 
 4651              	.LASF428:
 4652 0dbb 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 4652      79734C69 
 4652      625F4173 
 4652      73657274 
 4652      4661696C 
 4653              	.LASF85:
 4654 0dd2 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4654      735F696E 
 4654      74657272 
 4654      75707473 
 4654      5F647731 
 4655              	.LASF364:
 4656 0dee 6368616E 		.ascii	"chanEn\000"
 4656      456E00
 4657              	.LASF304:
 4658 0df5 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4658      44697631 
 4658      365F3543 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 192


 4658      746C4F66 
 4658      66736574 
 4659              	.LASF157:
 4660 0e0a 756E636F 		.ascii	"unconnected_IRQn\000"
 4660      6E6E6563 
 4660      7465645F 
 4660      4952516E 
 4660      00
 4661              	.LASF145:
 4662 0e1b 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4662      696E7465 
 4662      72727570 
 4662      74735F31 
 4662      335F4952 
 4663              	.LASF78:
 4664 0e32 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4664      735F696E 
 4664      74657272 
 4664      75707473 
 4664      5F647731 
 4665              	.LASF275:
 4666 0e4e 73797350 		.ascii	"sysPmSimoPresent\000"
 4666      6D53696D 
 4666      6F507265 
 4666      73656E74 
 4666      00
 4667              	.LASF155:
 4668 0e5f 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4668      696E7465 
 4668      72727570 
 4668      745F6C6F 
 4668      5F495251 
 4669              	.LASF421:
 4670 0e75 4F534349 		.ascii	"OSCILLOSCOPE_ADC_selected\000"
 4670      4C4C4F53 
 4670      434F5045 
 4670      5F414443 
 4670      5F73656C 
 4671              	.LASF208:
 4672 0e8f 4348414E 		.ascii	"CHAN_RESULT_NEWVALUE\000"
 4672      5F524553 
 4672      554C545F 
 4672      4E455756 
 4672      414C5545 
 4673              	.LASF95:
 4674 0ea4 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4674      735F696E 
 4674      74657272 
 4674      7570745F 
 4674      666D5F49 
 4675              	.LASF409:
 4676 0ebc 656E644F 		.ascii	"endOfConversion\000"
 4676      66436F6E 
 4676      76657273 
 4676      696F6E00 
 4677              	.LASF344:
 4678 0ecc 63795F65 		.ascii	"cy_en_sar_return_mode_t\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 193


 4678      6E5F7361 
 4678      725F7265 
 4678      7475726E 
 4678      5F6D6F64 
 4679              	.LASF141:
 4680 0ee4 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4680      696E7465 
 4680      72727570 
 4680      74735F39 
 4680      5F495251 
 4681              	.LASF227:
 4682 0efa 4156475F 		.ascii	"AVG_STAT\000"
 4682      53544154 
 4682      00
 4683              	.LASF293:
 4684 0f03 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4684      61747573 
 4684      43684964 
 4684      784D736B 
 4684      00
 4685              	.LASF343:
 4686 0f14 43595F53 		.ascii	"CY_SAR_WAIT_FOR_RESULT\000"
 4686      41525F57 
 4686      4149545F 
 4686      464F525F 
 4686      52455355 
 4687              	.LASF173:
 4688 0f2b 75696E74 		.ascii	"uint8_t\000"
 4688      385F7400 
 4689              	.LASF338:
 4690 0f33 63795F65 		.ascii	"cy_en_sar_status_t\000"
 4690      6E5F7361 
 4690      725F7374 
 4690      61747573 
 4690      5F7400
 4691              	.LASF127:
 4692 0f46 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4692      6D5F315F 
 4692      696E7465 
 4692      72727570 
 4692      74735F31 
 4693              	.LASF380:
 4694 0f61 696E7472 		.ascii	"intrSrc\000"
 4694      53726300 
 4695              	.LASF274:
 4696 0f69 75646250 		.ascii	"udbPresent\000"
 4696      72657365 
 4696      6E7400
 4697              	.LASF298:
 4698 0f74 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4698      44697643 
 4698      6D644469 
 4698      7653656C 
 4698      4D736B00 
 4699              	.LASF29:
 4700 0f88 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4700      5F696E74 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 194


 4700      65727275 
 4700      70745F6D 
 4700      63776474 
 4701              	.LASF334:
 4702 0fa4 43595F53 		.ascii	"CY_SAR_SUCCESS\000"
 4702      41525F53 
 4702      55434345 
 4702      535300
 4703              	.LASF218:
 4704 0fb3 52414E47 		.ascii	"RANGE_INTR_SET\000"
 4704      455F494E 
 4704      54525F53 
 4704      455400
 4705              	.LASF162:
 4706 0fc2 756E7369 		.ascii	"unsigned char\000"
 4706      676E6564 
 4706      20636861 
 4706      7200
 4707              	.LASF306:
 4708 0fd0 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 4708      50727449 
 4708      6E747243 
 4708      66674F66 
 4708      66736574 
 4709              	.LASF370:
 4710 0fe5 6D757853 		.ascii	"muxSwitchSqCtrl\000"
 4710      77697463 
 4710      68537143 
 4710      74726C00 
 4711              	.LASF40:
 4712 0ff5 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4712      735F696E 
 4712      74657272 
 4712      75707473 
 4712      5F697063 
 4713              	.LASF363:
 4714 1011 72616E67 		.ascii	"rangeCond\000"
 4714      65436F6E 
 4714      6400
 4715              	.LASF394:
 4716 101b 4F534349 		.ascii	"OSCILLOSCOPE_ADC_Stop\000"
 4716      4C4C4F53 
 4716      434F5045 
 4716      5F414443 
 4716      5F53746F 
 4717              	.LASF322:
 4718 1031 63707573 		.ascii	"cpussRam0Ctl0\000"
 4718      7352616D 
 4718      3043746C 
 4718      3000
 4719              	.LASF433:
 4720 103f 47656E65 		.ascii	"Generated_Source\\PSoC6\\OSCILLOSCOPE_ADC.c\000"
 4720      72617465 
 4720      645F536F 
 4720      75726365 
 4720      5C50536F 
 4721              	.LASF170:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 195


 4722 1069 6C6F6E67 		.ascii	"long long int\000"
 4722      206C6F6E 
 4722      6720696E 
 4722      7400
 4723              	.LASF249:
 4724 1077 69706342 		.ascii	"ipcBase\000"
 4724      61736500 
 4725              	.LASF290:
 4726 107f 64774368 		.ascii	"dwChCtlPrioPos\000"
 4726      43746C50 
 4726      72696F50 
 4726      6F7300
 4727              	.LASF250:
 4728 108e 63727970 		.ascii	"cryptoBase\000"
 4728      746F4261 
 4728      736500
 4729              	.LASF356:
 4730 1099 43595F53 		.ascii	"CY_SAR_INTR_OVERFLOW_MASK\000"
 4730      41525F49 
 4730      4E54525F 
 4730      4F564552 
 4730      464C4F57 
 4731              	.LASF35:
 4732 10b3 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4732      735F696E 
 4732      74657272 
 4732      75707473 
 4732      5F697063 
 4733              	.LASF391:
 4734 10cf 43795F53 		.ascii	"Cy_SAR_SetChanMask\000"
 4734      41525F53 
 4734      65744368 
 4734      616E4D61 
 4734      736B00
 4735              	.LASF401:
 4736 10e2 4F534349 		.ascii	"OSCILLOSCOPE_ADC_IRQ_Disable\000"
 4736      4C4C4F53 
 4736      434F5045 
 4736      5F414443 
 4736      5F495251 
 4737              	.LASF357:
 4738 10ff 43595F53 		.ascii	"CY_SAR_INTR_FW_COLLISION_MASK\000"
 4738      41525F49 
 4738      4E54525F 
 4738      46575F43 
 4738      4F4C4C49 
 4739              	.LASF101:
 4740 111d 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4740      6D5F305F 
 4740      696E7465 
 4740      72727570 
 4740      74735F31 
 4741              	.LASF154:
 4742 1137 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4742      696E7465 
 4742      72727570 
 4742      745F6D65 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 196


 4742      645F4952 
 4743              	.LASF56:
 4744 114e 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 4744      355F696E 
 4744      74657272 
 4744      7570745F 
 4744      4952516E 
 4745              	.LASF50:
 4746 1163 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4746      735F696E 
 4746      74657272 
 4746      75707473 
 4746      5F697063 
 4747              	.LASF163:
 4748 1180 5F5F696E 		.ascii	"__int16_t\000"
 4748      7431365F 
 4748      7400
 4749              	.LASF105:
 4750 118a 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 4750      6D5F305F 
 4750      696E7465 
 4750      72727570 
 4750      74735F35 
 4751              	.LASF270:
 4752 11a4 70657269 		.ascii	"periClockNr\000"
 4752      436C6F63 
 4752      6B4E7200 
 4753              	.LASF246:
 4754 11b0 6873696F 		.ascii	"hsiomBase\000"
 4754      6D426173 
 4754      6500
 4755              	.LASF427:
 4756 11ba 43795F53 		.ascii	"Cy_SAR_StartConvert\000"
 4756      41525F53 
 4756      74617274 
 4756      436F6E76 
 4756      65727400 
 4757              	.LASF204:
 4758 11ce 4348414E 		.ascii	"CHAN_RESULT\000"
 4758      5F524553 
 4758      554C5400 
 4759              	.LASF4:
 4760 11da 42757346 		.ascii	"BusFault_IRQn\000"
 4760      61756C74 
 4760      5F495251 
 4760      6E00
 4761              	.LASF312:
 4762 11e8 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4762      73436D34 
 4762      436C6F63 
 4762      6B43746C 
 4762      4F666673 
 4763              	.LASF323:
 4764 11ff 63707573 		.ascii	"cpussRam1Ctl0\000"
 4764      7352616D 
 4764      3143746C 
 4764      3000
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 197


 4765              	.LASF296:
 4766 120d 70657269 		.ascii	"periTrGrOffset\000"
 4766      54724772 
 4766      4F666673 
 4766      657400
 4767              	.LASF217:
 4768 121c 52414E47 		.ascii	"RANGE_INTR\000"
 4768      455F494E 
 4768      545200
 4769              	.LASF133:
 4770 1227 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4770      696E7465 
 4770      72727570 
 4770      74735F31 
 4770      5F495251 
 4771              	.LASF393:
 4772 123d 4F534349 		.ascii	"OSCILLOSCOPE_ADC_Enable\000"
 4772      4C4C4F53 
 4772      434F5045 
 4772      5F414443 
 4772      5F456E61 
 4773              	.LASF262:
 4774 1255 63707573 		.ascii	"cpussDwChNr\000"
 4774      73447743 
 4774      684E7200 
 4775              	.LASF211:
 4776 1261 494E5452 		.ascii	"INTR_MASK\000"
 4776      5F4D4153 
 4776      4B00
 4777              	.LASF8:
 4778 126b 50656E64 		.ascii	"PendSV_IRQn\000"
 4778      53565F49 
 4778      52516E00 
 4779              	.LASF153:
 4780 1277 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4780      696E7465 
 4780      72727570 
 4780      745F6869 
 4780      5F495251 
 4781              	.LASF365:
 4782 128d 6368616E 		.ascii	"chanConfig\000"
 4782      436F6E66 
 4782      696700
 4783              	.LASF415:
 4784 1298 75736572 		.ascii	"userIsr\000"
 4784      49737200 
 4785              	.LASF52:
 4786 12a0 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4786      315F696E 
 4786      74657272 
 4786      7570745F 
 4786      4952516E 
 4787              	.LASF119:
 4788 12b5 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4788      6D5F315F 
 4788      696E7465 
 4788      72727570 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 198


 4788      74735F31 
 4789              	.LASF16:
 4790 12d0 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4790      5F696E74 
 4790      65727275 
 4790      7074735F 
 4790      6770696F 
 4791              	.LASF333:
 4792 12ec 75696E74 		.ascii	"uint32\000"
 4792      333200
 4793              	.LASF260:
 4794 12f3 63707573 		.ascii	"cpussIpcNr\000"
 4794      73497063 
 4794      4E7200
 4795              	.LASF230:
 4796 12fe 4D55585F 		.ascii	"MUX_SWITCH_CLEAR0\000"
 4796      53574954 
 4796      43485F43 
 4796      4C454152 
 4796      3000
 4797              	.LASF389:
 4798 1310 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 4798      49435F44 
 4798      69736162 
 4798      6C654952 
 4798      5100
 4799              	.LASF403:
 4800 1322 6D61736B 		.ascii	"mask\000"
 4800      00
 4801              	.LASF69:
 4802 1327 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4802      735F696E 
 4802      74657272 
 4802      75707473 
 4802      5F647730 
 4803              	.LASF384:
 4804 1343 5F5F4453 		.ascii	"__DSB\000"
 4804      4200
 4805              	.LASF63:
 4806 1349 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4806      735F696E 
 4806      74657272 
 4806      75707473 
 4806      5F647730 
 4807              	.LASF324:
 4808 1365 63707573 		.ascii	"cpussRam2Ctl0\000"
 4808      7352616D 
 4808      3243746C 
 4808      3000
 4809              	.LASF11:
 4810 1373 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4810      5F696E74 
 4810      65727275 
 4810      7074735F 
 4810      6770696F 
 4811              	.LASF184:
 4812 138f 49435052 		.ascii	"ICPR\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 199


 4812      00
 4813              	.LASF72:
 4814 1394 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4814      735F696E 
 4814      74657272 
 4814      75707473 
 4814      5F647730 
 4815              	.LASF24:
 4816 13b1 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 4816      5F696E74 
 4816      65727275 
 4816      7074735F 
 4816      6770696F 
 4817              	.LASF339:
 4818 13ce 43595F53 		.ascii	"CY_SAR_START_CONVERT_SINGLE_SHOT\000"
 4818      41525F53 
 4818      54415254 
 4818      5F434F4E 
 4818      56455254 
 4819              	.LASF80:
 4820 13ef 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4820      735F696E 
 4820      74657272 
 4820      75707473 
 4820      5F647731 
 4821              	.LASF86:
 4822 140b 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4822      735F696E 
 4822      74657272 
 4822      75707473 
 4822      5F647731 
 4823              	.LASF106:
 4824 1428 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4824      6D5F305F 
 4824      696E7465 
 4824      72727570 
 4824      74735F36 
 4825              	.LASF336:
 4826 1442 43595F53 		.ascii	"CY_SAR_TIMEOUT\000"
 4826      41525F54 
 4826      494D454F 
 4826      555400
 4827              	.LASF424:
 4828 1451 4F534349 		.ascii	"OSCILLOSCOPE_ADC_IRQ_cfg\000"
 4828      4C4C4F53 
 4828      434F5045 
 4828      5F414443 
 4828      5F495251 
 4829              	.LASF303:
 4830 146a 70657269 		.ascii	"periDiv16CtlOffset\000"
 4830      44697631 
 4830      3643746C 
 4830      4F666673 
 4830      657400
 4831              	.LASF116:
 4832 147d 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4832      6D5F315F 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 200


 4832      696E7465 
 4832      72727570 
 4832      74735F38 
 4833              	.LASF369:
 4834 1497 6D757853 		.ascii	"muxSwitch\000"
 4834      77697463 
 4834      6800
 4835              	.LASF165:
 4836 14a1 73686F72 		.ascii	"short unsigned int\000"
 4836      7420756E 
 4836      7369676E 
 4836      65642069 
 4836      6E7400
 4837              	.LASF240:
 4838 14b4 6C6F6E67 		.ascii	"long double\000"
 4838      20646F75 
 4838      626C6500 
 4839              	.LASF175:
 4840 14c0 75696E74 		.ascii	"uint16_t\000"
 4840      31365F74 
 4840      00
 4841              	.LASF388:
 4842 14c9 4952516E 		.ascii	"IRQn\000"
 4842      00
 4843              	.LASF295:
 4844 14ce 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4844      5472436D 
 4844      64477253 
 4844      656C4D73 
 4844      6B00
 4845              	.LASF99:
 4846 14e0 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4846      735F696E 
 4846      74657272 
 4846      75707473 
 4846      5F636D34 
 4847              	.LASF111:
 4848 1500 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4848      6D5F315F 
 4848      696E7465 
 4848      72727570 
 4848      74735F33 
 4849              	.LASF138:
 4850 151a 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4850      696E7465 
 4850      72727570 
 4850      74735F36 
 4850      5F495251 
 4851              	.LASF360:
 4852 1530 73616D70 		.ascii	"sampleTime01\000"
 4852      6C655469 
 4852      6D653031 
 4852      00
 4853              	.LASF435:
 4854 153d 4F534349 		.ascii	"OSCILLOSCOPE_ADC_IsEndConversion\000"
 4854      4C4C4F53 
 4854      434F5045 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 201


 4854      5F414443 
 4854      5F497345 
 4855              	.LASF420:
 4856 155e 4F534349 		.ascii	"OSCILLOSCOPE_ADC_initVar\000"
 4856      4C4C4F53 
 4856      434F5045 
 4856      5F414443 
 4856      5F696E69 
 4857              	.LASF253:
 4858 1577 64775665 		.ascii	"dwVersion\000"
 4858      7273696F 
 4858      6E00
 4859              	.LASF124:
 4860 1581 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 4860      6D5F315F 
 4860      696E7465 
 4860      72727570 
 4860      74735F31 
 4861              	.LASF42:
 4862 159c 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4862      735F696E 
 4862      74657272 
 4862      75707473 
 4862      5F697063 
 4863              	.LASF398:
 4864 15b8 636F6E66 		.ascii	"config\000"
 4864      696700
 4865              	.LASF348:
 4866 15bf 43595F53 		.ascii	"CY_SAR_SWITCH_SEQ_CTRL_ENABLE\000"
 4866      41525F53 
 4866      57495443 
 4866      485F5345 
 4866      515F4354 
 4867              	.LASF190:
 4868 15dd 73697A65 		.ascii	"sizetype\000"
 4868      74797065 
 4868      00
 4869              	.LASF342:
 4870 15e6 43595F53 		.ascii	"CY_SAR_RETURN_STATUS\000"
 4870      41525F52 
 4870      45545552 
 4870      4E5F5354 
 4870      41545553 
 4871              	.LASF320:
 4872 15fb 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4872      73436D34 
 4872      4E6D6943 
 4872      746C4F66 
 4872      66736574 
 4873              	.LASF179:
 4874 1610 52455345 		.ascii	"RESERVED0\000"
 4874      52564544 
 4874      3000
 4875              	.LASF302:
 4876 161a 70657269 		.ascii	"periDiv8CtlOffset\000"
 4876      44697638 
 4876      43746C4F 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 202


 4876      66667365 
 4876      7400
 4877              	.LASF183:
 4878 162c 52455345 		.ascii	"RESERVED2\000"
 4878      52564544 
 4878      3200
 4879              	.LASF185:
 4880 1636 52455345 		.ascii	"RESERVED3\000"
 4880      52564544 
 4880      3300
 4881              	.LASF187:
 4882 1640 52455345 		.ascii	"RESERVED4\000"
 4882      52564544 
 4882      3400
 4883              	.LASF188:
 4884 164a 52455345 		.ascii	"RESERVED5\000"
 4884      52564544 
 4884      3500
 4885              	.LASF223:
 4886 1654 52455345 		.ascii	"RESERVED6\000"
 4886      52564544 
 4886      3600
 4887              	.LASF385:
 4888 165e 43795F53 		.ascii	"Cy_SAR_Disable\000"
 4888      41525F44 
 4888      69736162 
 4888      6C6500
 4889              	.LASF228:
 4890 166d 52455345 		.ascii	"RESERVED8\000"
 4890      52564544 
 4890      3800
 4891              	.LASF34:
 4892 1677 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4892      735F696E 
 4892      74657272 
 4892      7570745F 
 4892      4952516E 
 4893              	.LASF216:
 4894 168c 53415455 		.ascii	"SATURATE_INTR_MASKED\000"
 4894      52415445 
 4894      5F494E54 
 4894      525F4D41 
 4894      534B4544 
 4895              	.LASF233:
 4896 16a1 4D55585F 		.ascii	"MUX_SWITCH_SQ_CTRL\000"
 4896      53574954 
 4896      43485F53 
 4896      515F4354 
 4896      524C00
 4897              	.LASF167:
 4898 16b4 6C6F6E67 		.ascii	"long int\000"
 4898      20696E74 
 4898      00
 4899              	.LASF91:
 4900 16bd 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 4900      735F696E 
 4900      74657272 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 203


 4900      75707473 
 4900      5F647731 
 4901              	.LASF251:
 4902 16da 63707573 		.ascii	"cpussVersion\000"
 4902      73566572 
 4902      73696F6E 
 4902      00
 4903              	.LASF418:
 4904 16e7 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4904      52784275 
 4904      66666572 
 4904      00
 4905              	.LASF255:
 4906 16f4 6770696F 		.ascii	"gpioVersion\000"
 4906      56657273 
 4906      696F6E00 
 4907              	.LASF1:
 4908 1700 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4908      61736B61 
 4908      626C6549 
 4908      6E745F49 
 4908      52516E00 
 4909              	.LASF128:
 4910 1714 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 4910      6D5F315F 
 4910      696E7465 
 4910      72727570 
 4910      74735F32 
 4911              	.LASF254:
 4912 172f 666C6173 		.ascii	"flashcVersion\000"
 4912      68635665 
 4912      7273696F 
 4912      6E00
 4913              	.LASF276:
 4914 173d 70726F74 		.ascii	"protBusMasterMask\000"
 4914      4275734D 
 4914      61737465 
 4914      724D6173 
 4914      6B00
 4915              	.LASF245:
 4916 174f 70726F74 		.ascii	"protBase\000"
 4916      42617365 
 4916      00
 4917              	.LASF57:
 4918 1758 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 4918      365F696E 
 4918      74657272 
 4918      7570745F 
 4918      4952516E 
 4919              	.LASF351:
 4920 176d 43595F53 		.ascii	"CY_SAR_RANGE_COND_ABOVE\000"
 4920      41525F52 
 4920      414E4745 
 4920      5F434F4E 
 4920      445F4142 
 4921              	.LASF197:
 4922 1785 52414E47 		.ascii	"RANGE_THRES\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 204


 4922      455F5448 
 4922      52455300 
 4923              	.LASF329:
 4924 1791 63686172 		.ascii	"char_t\000"
 4924      5F7400
 4925              	.LASF337:
 4926 1798 43595F53 		.ascii	"CY_SAR_CONVERSION_NOT_COMPLETE\000"
 4926      41525F43 
 4926      4F4E5645 
 4926      5253494F 
 4926      4E5F4E4F 
 4927              	.LASF416:
 4928 17b7 4F534349 		.ascii	"OSCILLOSCOPE_ADC_SelectConfig\000"
 4928      4C4C4F53 
 4928      434F5045 
 4928      5F414443 
 4928      5F53656C 
 4929              	.LASF203:
 4930 17d5 4348414E 		.ascii	"CHAN_WORK\000"
 4930      5F574F52 
 4930      4B00
 4931              	.LASF41:
 4932 17df 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4932      735F696E 
 4932      74657272 
 4932      75707473 
 4932      5F697063 
 4933              	.LASF332:
 4934 17fb 646F7562 		.ascii	"double\000"
 4934      6C6500
 4935              	.LASF88:
 4936 1802 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 4936      735F696E 
 4936      74657272 
 4936      75707473 
 4936      5F647731 
 4937              	.LASF411:
 4938 181f 4F534349 		.ascii	"OSCILLOSCOPE_ADC_Init\000"
 4938      4C4C4F53 
 4938      434F5045 
 4938      5F414443 
 4938      5F496E69 
 4939              	.LASF18:
 4940 1835 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 4940      5F696E74 
 4940      65727275 
 4940      7074735F 
 4940      6770696F 
 4941              	.LASF406:
 4942 1851 4F534349 		.ascii	"OSCILLOSCOPE_ADC_SetChanMask\000"
 4942      4C4C4F53 
 4942      434F5045 
 4942      5F414443 
 4942      5F536574 
 4943              	.LASF315:
 4944 186e 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 4944      73436D34 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 205


 4944      50777243 
 4944      746C4F66 
 4944      66736574 
 4945              	.LASF152:
 4946 1883 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 4946      5F696E74 
 4946      65727275 
 4946      70745F49 
 4946      52516E00 
 4947              	.LASF53:
 4948 1897 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 4948      325F696E 
 4948      74657272 
 4948      7570745F 
 4948      4952516E 
 4949              	.LASF191:
 4950 18ac 4E564943 		.ascii	"NVIC_Type\000"
 4950      5F547970 
 4950      6500
 4951              	.LASF378:
 4952 18b6 6D697363 		.ascii	"miscConfig\000"
 4952      436F6E66 
 4952      696700
 4953              	.LASF13:
 4954 18c1 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 4954      5F696E74 
 4954      65727275 
 4954      7074735F 
 4954      6770696F 
 4955              	.LASF74:
 4956 18dd 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 4956      735F696E 
 4956      74657272 
 4956      75707473 
 4956      5F647730 
 4957              	.LASF272:
 4958 18fa 70617373 		.ascii	"passSarChannels\000"
 4958      53617243 
 4958      68616E6E 
 4958      656C7300 
 4959              	.LASF422:
 4960 190a 4F534349 		.ascii	"OSCILLOSCOPE_ADC_currentConfig\000"
 4960      4C4C4F53 
 4960      434F5045 
 4960      5F414443 
 4960      5F637572 
 4961              	.LASF82:
 4962 1929 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 4962      735F696E 
 4962      74657272 
 4962      75707473 
 4962      5F647731 
 4963              	.LASF130:
 4964 1945 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 4964      6D5F315F 
 4964      696E7465 
 4964      72727570 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 206


 4964      74735F32 
 4965              	.LASF212:
 4966 1960 494E5452 		.ascii	"INTR_MASKED\000"
 4966      5F4D4153 
 4966      4B454400 
 4967              	.LASF414:
 4968 196c 4F534349 		.ascii	"OSCILLOSCOPE_ADC_StartEx\000"
 4968      4C4C4F53 
 4968      434F5045 
 4968      5F414443 
 4968      5F537461 
 4969              	.LASF60:
 4970 1985 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 4970      735F696E 
 4970      74657272 
 4970      75707473 
 4970      5F647730 
 4971              	.LASF317:
 4972 19a1 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 4972      73547269 
 4972      6D526F6D 
 4972      43746C4F 
 4972      66667365 
 4973              	.LASF361:
 4974 19b7 73616D70 		.ascii	"sampleTime23\000"
 4974      6C655469 
 4974      6D653233 
 4974      00
 4975              	.LASF193:
 4976 19c4 53414D50 		.ascii	"SAMPLE_CTRL\000"
 4976      4C455F43 
 4976      54524C00 
 4977              	.LASF381:
 4978 19d0 696E7472 		.ascii	"intrPriority\000"
 4978      5072696F 
 4978      72697479 
 4978      00
 4979              	.LASF144:
 4980 19dd 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 4980      696E7465 
 4980      72727570 
 4980      74735F31 
 4980      325F4952 
 4981              	.LASF9:
 4982 19f4 53797354 		.ascii	"SysTick_IRQn\000"
 4982      69636B5F 
 4982      4952516E 
 4982      00
 4983              	.LASF431:
 4984 1a01 43795F53 		.ascii	"Cy_SAR_Enable\000"
 4984      41525F45 
 4984      6E61626C 
 4984      6500
 4985              	.LASF256:
 4986 1a0f 6873696F 		.ascii	"hsiomVersion\000"
 4986      6D566572 
 4986      73696F6E 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 207


 4986      00
 4987              	.LASF77:
 4988 1a1c 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 4988      735F696E 
 4988      74657272 
 4988      75707473 
 4988      5F647731 
 4989              	.LASF325:
 4990 1a38 69706353 		.ascii	"ipcStructSize\000"
 4990      74727563 
 4990      7453697A 
 4990      6500
 4991              	.LASF169:
 4992 1a46 6C6F6E67 		.ascii	"long unsigned int\000"
 4992      20756E73 
 4992      69676E65 
 4992      6420696E 
 4992      7400
 4993              	.LASF103:
 4994 1a58 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 4994      6D5F305F 
 4994      696E7465 
 4994      72727570 
 4994      74735F33 
 4995              	.LASF321:
 4996 1a72 63707573 		.ascii	"cpussRomCtl\000"
 4996      73526F6D 
 4996      43746C00 
 4997              	.LASF64:
 4998 1a7e 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4998      735F696E 
 4998      74657272 
 4998      75707473 
 4998      5F647730 
 4999              	.LASF176:
 5000 1a9a 696E7433 		.ascii	"int32_t\000"
 5000      325F7400 
 5001              	.LASF327:
 5002 1aa2 63795F73 		.ascii	"cy_stc_device_t\000"
 5002      74635F64 
 5002      65766963 
 5002      655F7400 
 5003              	.LASF229:
 5004 1ab2 4D55585F 		.ascii	"MUX_SWITCH0\000"
 5004      53574954 
 5004      43483000 
 5005              	.LASF206:
 5006 1abe 4348414E 		.ascii	"CHAN_RESULT_UPDATED\000"
 5006      5F524553 
 5006      554C545F 
 5006      55504441 
 5006      54454400 
 5007              	.LASF113:
 5008 1ad2 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 5008      6D5F315F 
 5008      696E7465 
 5008      72727570 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 208


 5008      74735F35 
 5009              	.LASF140:
 5010 1aec 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 5010      696E7465 
 5010      72727570 
 5010      74735F38 
 5010      5F495251 
 5011              	.LASF244:
 5012 1b02 75646242 		.ascii	"udbBase\000"
 5012      61736500 
 5013              	.LASF202:
 5014 1b0a 4348414E 		.ascii	"CHAN_CONFIG\000"
 5014      5F434F4E 
 5014      46494700 
 5015              	.LASF314:
 5016 1b16 63707573 		.ascii	"cpussCm0StatusOffset\000"
 5016      73436D30 
 5016      53746174 
 5016      75734F66 
 5016      66736574 
 5017              	.LASF359:
 5018 1b2b 73616D70 		.ascii	"sampleCtrl\000"
 5018      6C654374 
 5018      726C00
 5019              	.LASF386:
 5020 1b36 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 5020      49435F45 
 5020      6E61626C 
 5020      65495251 
 5020      00
 5021              	.LASF126:
 5022 1b47 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5022      6D5F315F 
 5022      696E7465 
 5022      72727570 
 5022      74735F31 
 5023              	.LASF396:
 5024 1b62 4F534349 		.ascii	"OSCILLOSCOPE_ADC_StartConvert\000"
 5024      4C4C4F53 
 5024      434F5045 
 5024      5F414443 
 5024      5F537461 
 5025              	.LASF5:
 5026 1b80 55736167 		.ascii	"UsageFault_IRQn\000"
 5026      65466175 
 5026      6C745F49 
 5026      52516E00 
 5027              	.LASF108:
 5028 1b90 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5028      6D5F315F 
 5028      696E7465 
 5028      72727570 
 5028      74735F30 
 5029              	.LASF135:
 5030 1baa 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5030      696E7465 
 5030      72727570 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 209


 5030      74735F33 
 5030      5F495251 
 5031              	.LASF354:
 5032 1bc0 43595F53 		.ascii	"CY_SAR_INTR_MASK_NONE\000"
 5032      41525F49 
 5032      4E54525F 
 5032      4D41534B 
 5032      5F4E4F4E 
 5033              	.LASF236:
 5034 1bd6 414E415F 		.ascii	"ANA_TRIM0\000"
 5034      5452494D 
 5034      3000
 5035              	.LASF237:
 5036 1be0 414E415F 		.ascii	"ANA_TRIM1\000"
 5036      5452494D 
 5036      3100
 5037              	.LASF168:
 5038 1bea 5F5F7569 		.ascii	"__uint32_t\000"
 5038      6E743332 
 5038      5F7400
 5039              	.LASF328:
 5040 1bf5 63795F69 		.ascii	"cy_israddress\000"
 5040      73726164 
 5040      64726573 
 5040      7300
 5041              	.LASF395:
 5042 1c03 4F534349 		.ascii	"OSCILLOSCOPE_ADC_InitConfig\000"
 5042      4C4C4F53 
 5042      434F5045 
 5042      5F414443 
 5042      5F496E69 
 5043              	.LASF121:
 5044 1c1f 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5044      6D5F315F 
 5044      696E7465 
 5044      72727570 
 5044      74735F31 
 5045              	.LASF51:
 5046 1c3a 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 5046      305F696E 
 5046      74657272 
 5046      7570745F 
 5046      4952516E 
 5047              	.LASF39:
 5048 1c4f 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 5048      735F696E 
 5048      74657272 
 5048      75707473 
 5048      5F697063 
 5049              	.LASF307:
 5050 1c6b 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 5050      50727443 
 5050      66674F66 
 5050      66736574 
 5050      00
 5051              	.LASF345:
 5052 1c7c 43595F53 		.ascii	"CY_SAR_SWITCH_OPEN\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 210


 5052      41525F53 
 5052      57495443 
 5052      485F4F50 
 5052      454E00
 5053              	.LASF215:
 5054 1c8f 53415455 		.ascii	"SATURATE_INTR_MASK\000"
 5054      52415445 
 5054      5F494E54 
 5054      525F4D41 
 5054      534B00
 5055              	.LASF408:
 5056 1ca2 7265744D 		.ascii	"retMode\000"
 5056      6F646500 
 5057              	.LASF235:
 5058 1caa 52455345 		.ascii	"RESERVED10\000"
 5058      52564544 
 5058      313000
 5059              	.LASF282:
 5060 1cb5 666C6173 		.ascii	"flashEraseDelay\000"
 5060      68457261 
 5060      73654465 
 5060      6C617900 
 5061              	.LASF65:
 5062 1cc5 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5062      735F696E 
 5062      74657272 
 5062      75707473 
 5062      5F647730 
 5063              	.LASF288:
 5064 1ce1 64774368 		.ascii	"dwChOffset\000"
 5064      4F666673 
 5064      657400
 5065              	.LASF180:
 5066 1cec 49434552 		.ascii	"ICER\000"
 5066      00
 5067              	.LASF390:
 5068 1cf1 43795F53 		.ascii	"Cy_SAR_SetInterruptMask\000"
 5068      41525F53 
 5068      6574496E 
 5068      74657272 
 5068      7570744D 
 5069              	.LASF429:
 5070 1d09 43795F53 		.ascii	"Cy_SAR_IsEndConversion\000"
 5070      41525F49 
 5070      73456E64 
 5070      436F6E76 
 5070      65727369 
 5071              	.LASF186:
 5072 1d20 49414252 		.ascii	"IABR\000"
 5072      00
 5073              	.LASF358:
 5074 1d25 6374726C 		.ascii	"ctrl\000"
 5074      00
 5075              	.LASF347:
 5076 1d2a 43595F53 		.ascii	"CY_SAR_SWITCH_SEQ_CTRL_DISABLE\000"
 5076      41525F53 
 5076      57495443 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 211


 5076      485F5345 
 5076      515F4354 
 5077              	.LASF413:
 5078 1d49 4F534349 		.ascii	"OSCILLOSCOPE_ADC_Start\000"
 5078      4C4C4F53 
 5078      434F5045 
 5078      5F414443 
 5078      5F537461 
 5079              	.LASF426:
 5080 1d60 43795F53 		.ascii	"Cy_SAR_Init\000"
 5080      41525F49 
 5080      6E697400 
 5081              	.LASF161:
 5082 1d6c 5F5F7569 		.ascii	"__uint8_t\000"
 5082      6E74385F 
 5082      7400
 5083              	.LASF49:
 5084 1d76 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5084      735F696E 
 5084      74657272 
 5084      75707473 
 5084      5F697063 
 5085              	.LASF0:
 5086 1d93 52657365 		.ascii	"Reset_IRQn\000"
 5086      745F4952 
 5086      516E00
 5087              	.LASF397:
 5088 1d9e 4F534349 		.ascii	"OSCILLOSCOPE_ADC_SetConvertMode\000"
 5088      4C4C4F53 
 5088      434F5045 
 5088      5F414443 
 5088      5F536574 
 5089              	.LASF278:
 5090 1dbe 666C6173 		.ascii	"flashRwwRequired\000"
 5090      68527777 
 5090      52657175 
 5090      69726564 
 5090      00
 5091              	.LASF47:
 5092 1dcf 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5092      735F696E 
 5092      74657272 
 5092      75707473 
 5092      5F697063 
 5093              	.LASF273:
 5094 1dec 65704D6F 		.ascii	"epMonitorNr\000"
 5094      6E69746F 
 5094      724E7200 
 5095              	.LASF7:
 5096 1df8 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5096      674D6F6E 
 5096      69746F72 
 5096      5F495251 
 5096      6E00
 5097              	.LASF2:
 5098 1e0a 48617264 		.ascii	"HardFault_IRQn\000"
 5098      4661756C 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 212


 5098      745F4952 
 5098      516E00
 5099              	.LASF159:
 5100 1e19 7369676E 		.ascii	"signed char\000"
 5100      65642063 
 5100      68617200 
 5101              	.LASF148:
 5102 1e25 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5102      5F696E74 
 5102      65727275 
 5102      70745F73 
 5102      61725F49 
 5103              	.LASF132:
 5104 1e3d 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5104      696E7465 
 5104      72727570 
 5104      74735F30 
 5104      5F495251 
 5105              	.LASF261:
 5106 1e53 63707573 		.ascii	"cpussIpcIrqNr\000"
 5106      73497063 
 5106      4972714E 
 5106      7200
 5107              	.LASF291:
 5108 1e61 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 5108      43746C50 
 5108      7265656D 
 5108      70746162 
 5108      6C65506F 
 5109              	.LASF232:
 5110 1e77 4D55585F 		.ascii	"MUX_SWITCH_DS_CTRL\000"
 5110      53574954 
 5110      43485F44 
 5110      535F4354 
 5110      524C00
 5111              	.LASF313:
 5112 1e8a 63707573 		.ascii	"cpussCm4StatusOffset\000"
 5112      73436D34 
 5112      53746174 
 5112      75734F66 
 5112      66736574 
 5113              	.LASF15:
 5114 1e9f 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5114      5F696E74 
 5114      65727275 
 5114      7074735F 
 5114      6770696F 
 5115              	.LASF44:
 5116 1ebb 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5116      735F696E 
 5116      74657272 
 5116      75707473 
 5116      5F697063 
 5117              	.LASF234:
 5118 1ed7 4D55585F 		.ascii	"MUX_SWITCH_STATUS\000"
 5118      53574954 
 5118      43485F53 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 213


 5118      54415455 
 5118      5300
 5119              	.LASF182:
 5120 1ee9 49535052 		.ascii	"ISPR\000"
 5120      00
 5121              	.LASF258:
 5122 1eee 70657269 		.ascii	"periVersion\000"
 5122      56657273 
 5122      696F6E00 
 5123              	.LASF93:
 5124 1efa 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5124      735F696E 
 5124      74657272 
 5124      75707473 
 5124      5F666175 
 5125              	.LASF404:
 5126 1f18 6465496E 		.ascii	"deInitRouting\000"
 5126      6974526F 
 5126      7574696E 
 5126      6700
 5127              	.LASF371:
 5128 1f26 636F6E66 		.ascii	"configRouting\000"
 5128      6967526F 
 5128      7574696E 
 5128      6700
 5129              	.LASF248:
 5130 1f34 70617373 		.ascii	"passBase\000"
 5130      42617365 
 5130      00
 5131              	.LASF285:
 5132 1f3d 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5132      6843746C 
 5132      4D61696E 
 5132      57733246 
 5132      72657100 
 5133              	.LASF10:
 5134 1f51 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5134      5F696E74 
 5134      65727275 
 5134      7074735F 
 5134      6770696F 
 5135              	.LASF118:
 5136 1f6d 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5136      6D5F315F 
 5136      696E7465 
 5136      72727570 
 5136      74735F31 
 5137              	.LASF201:
 5138 1f88 52455345 		.ascii	"RESERVED1\000"
 5138      52564544 
 5138      3100
 5139              	.LASF71:
 5140 1f92 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 5140      735F696E 
 5140      74657272 
 5140      75707473 
 5140      5F647730 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 214


 5141              	.LASF226:
 5142 1faf 53544154 		.ascii	"STATUS\000"
 5142      555300
 5143              	.LASF287:
 5144 1fb6 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5144      6843746C 
 5144      4D61696E 
 5144      57733446 
 5144      72657100 
 5145              	.LASF79:
 5146 1fca 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5146      735F696E 
 5146      74657272 
 5146      75707473 
 5146      5F647731 
 5147              	.LASF368:
 5148 1fe6 72616E67 		.ascii	"rangeIntrMask\000"
 5148      65496E74 
 5148      724D6173 
 5148      6B00
 5149              	.LASF346:
 5150 1ff4 43595F53 		.ascii	"CY_SAR_SWITCH_CLOSE\000"
 5150      41525F53 
 5150      57495443 
 5150      485F434C 
 5150      4F534500 
 5151              	.LASF405:
 5152 2008 696E7472 		.ascii	"intrMaskReg\000"
 5152      4D61736B 
 5152      52656700 
 5153              	.LASF353:
 5154 2014 63795F65 		.ascii	"cy_en_sar_range_detect_condition_t\000"
 5154      6E5F7361 
 5154      725F7261 
 5154      6E67655F 
 5154      64657465 
 5155              	.LASF231:
 5156 2037 52455345 		.ascii	"RESERVED9\000"
 5156      52564544 
 5156      3900
 5157              	.LASF70:
 5158 2041 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 5158      735F696E 
 5158      74657272 
 5158      75707473 
 5158      5F647730 
 5159              	.LASF137:
 5160 205e 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 5160      696E7465 
 5160      72727570 
 5160      74735F35 
 5160      5F495251 
 5161              	.LASF340:
 5162 2074 43595F53 		.ascii	"CY_SAR_START_CONVERT_CONTINUOUS\000"
 5162      41525F53 
 5162      54415254 
 5162      5F434F4E 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccpAiBxL.s 			page 215


 5162      56455254 
 5163              	.LASF94:
 5164 2094 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5164      735F696E 
 5164      74657272 
 5164      7570745F 
 5164      63727970 
 5165              	.LASF100:
 5166 20b0 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5166      6D5F305F 
 5166      696E7465 
 5166      72727570 
 5166      74735F30 
 5167              	.LASF257:
 5168 20ca 69706356 		.ascii	"ipcVersion\000"
 5168      65727369 
 5168      6F6E00
 5169              	.LASF38:
 5170 20d5 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5170      735F696E 
 5170      74657272 
 5170      75707473 
 5170      5F697063 
 5171              	.LASF366:
 5172 20f1 696E7472 		.ascii	"intrMask\000"
 5172      4D61736B 
 5172      00
 5173              	.LASF294:
 5174 20fa 70657269 		.ascii	"periTrCmdOffset\000"
 5174      5472436D 
 5174      644F6666 
 5174      73657400 
 5175              	.LASF58:
 5176 210a 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5176      375F696E 
 5176      74657272 
 5176      7570745F 
 5176      4952516E 
 5177              	.LASF192:
 5178 211f 4354524C 		.ascii	"CTRL\000"
 5178      00
 5179              	.LASF98:
 5180 2124 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5180      735F696E 
 5180      74657272 
 5180      75707473 
 5180      5F636D34 
 5181              	.LASF110:
 5182 2144 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5182      6D5F315F 
 5182      696E7465 
 5182      72727570 
 5182      74735F32 
 5183              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
