#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Oct 26 16:21:44 2018
# Process ID: 16940
# Current directory: H:/gyx verilog/digital/lab_3/lab3_3_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10700 H:\gyx verilog\digital\lab_3\lab3_3_1\lab3_3_1.xpr
# Log file: H:/gyx verilog/digital/lab_3/lab3_3_1/vivado.log
# Journal file: H:/gyx verilog/digital/lab_3/lab3_3_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 882.855 ; gain = 172.879
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_3_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_3_1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e3669dcd01d943f28e06bcf602117b07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_3_1_tb_behav xil_defaultlib.lab3_3_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_3_1_tb_behav -key {Behavioral:sim_1:Functional:lab3_3_1_tb} -tclbatch {lab3_3_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab3_3_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 250ns
WARNING: File data.txt referenced on H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_3_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 883.547 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_3_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_3_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sim_1/new/lab3_3_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_3_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e3669dcd01d943f28e06bcf602117b07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_3_1_tb_behav xil_defaultlib.lab3_3_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab3_3_1
Compiling module xil_defaultlib.lab3_3_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_3_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_3_1_tb_behav -key {Behavioral:sim_1:Functional:lab3_3_1_tb} -tclbatch {lab3_3_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab3_3_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 250ns
WARNING: File data.txt referenced on H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_3_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 897.523 ; gain = 6.254
export_ip_user_files -of_objects  [get_files {{H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/imports/lab3_3_1/data.txt}}] -no_script -reset -force -quiet
remove_files  {{H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/imports/lab3_3_1/data.txt}}
file delete -force {H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/imports/lab3_3_1/data.txt}
add_files -norecurse {{H:/gyx verilog/digital/lab_3/lab3_3_1/data.txt}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_3_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_3_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sim_1/new/lab3_3_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_3_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e3669dcd01d943f28e06bcf602117b07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_3_1_tb_behav xil_defaultlib.lab3_3_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab3_3_1
Compiling module xil_defaultlib.lab3_3_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_3_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_3_1_tb_behav -key {Behavioral:sim_1:Functional:lab3_3_1_tb} -tclbatch {lab3_3_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab3_3_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 250ns
WARNING: File H:gyx verilogdigitallab_3lab3_3_1lab3_3_1.srcssources_1
ewdata.txt referenced on H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v at line 31 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_3_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 911.992 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: lab3_3_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1014.844 ; gain = 102.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab3_3_1' [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'H:gyx verilogdigitallab_3lab3_3_1lab3_3_1.srcssources_1
ewdata.txt'; please make sure the file is added to project and has read permission, ignoring [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:31]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
WARNING: [Synth 8-3848] Net ROM in module/entity lab3_3_1 does not have driver. [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:30]
INFO: [Synth 8-6155] done synthesizing module 'lab3_3_1' (1#1) [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1054.402 ; gain = 142.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1054.402 ; gain = 142.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1054.402 ; gain = 142.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/constrs_1/imports/lab3_3_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/constrs_1/imports/lab3_3_1/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1391.988 ; gain = 479.996
6 Infos, 16 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1391.988 ; gain = 479.996
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1399.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab3_3_1' [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:23]
INFO: [Synth 8-3876] $readmem data file 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/data.txt' is read successfully [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:31]
INFO: [Synth 8-6155] done synthesizing module 'lab3_3_1' (1#1) [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.512 ; gain = 39.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.512 ; gain = 39.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.512 ; gain = 39.730
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/constrs_1/imports/lab3_3_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/constrs_1/imports/lab3_3_1/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1439.512 ; gain = 39.730
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_3_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_3_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/new/lab3_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sim_1/new/lab3_3_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_3_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e3669dcd01d943f28e06bcf602117b07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_3_1_tb_behav xil_defaultlib.lab3_3_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab3_3_1
Compiling module xil_defaultlib.lab3_3_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_3_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_3_1_tb_behav -key {Behavioral:sim_1:Functional:lab3_3_1_tb} -tclbatch {lab3_3_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab3_3_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 250ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_3_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.512 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 26 16:32:02 2018] Launched synth_1...
Run output will be captured here: H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 26 16:33:03 2018] Launched impl_1...
Run output will be captured here: H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 26 16:34:38 2018] Launched impl_1...
Run output will be captured here: H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 26 16:35:55 2018...
