#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x122f04220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x122f044a0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x122f04610 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x118008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x122f04d70_0 .net "in", 31 0, o0x118008010;  0 drivers
v0x122f14d60_0 .var "out", 31 0;
S_0x122f04780 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1180080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x122f14e20_0 .net "clk", 0 0, o0x1180080d0;  0 drivers
o0x118008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x122f14ec0_0 .net "data_address", 31 0, o0x118008100;  0 drivers
o0x118008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x122f14f70_0 .net "data_read", 0 0, o0x118008130;  0 drivers
v0x122f15020_0 .var "data_readdata", 31 0;
o0x118008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x122f150d0_0 .net "data_write", 0 0, o0x118008190;  0 drivers
o0x1180081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x122f151b0_0 .net "data_writedata", 31 0, o0x1180081c0;  0 drivers
S_0x122f049a0 .scope module, "div_tb" "div_tb" 6 1;
 .timescale 0 0;
v0x122f21e10_0 .net "active", 0 0, L_0x122f2ab20;  1 drivers
v0x122f21ec0_0 .var "clk", 0 0;
v0x122f21fd0_0 .var "clk_enable", 0 0;
v0x122f22060_0 .net "data_address", 31 0, v0x122f1fdf0_0;  1 drivers
v0x122f220f0_0 .net "data_read", 0 0, L_0x122f2a160;  1 drivers
v0x122f22180_0 .var "data_readdata", 31 0;
v0x122f22210_0 .net "data_write", 0 0, L_0x122f29bf0;  1 drivers
v0x122f222a0_0 .net "data_writedata", 31 0, v0x122f18c00_0;  1 drivers
v0x122f22370_0 .net "instr_address", 31 0, L_0x122f2ac50;  1 drivers
v0x122f22480_0 .var "instr_readdata", 31 0;
v0x122f22510_0 .net "register_v0", 31 0, L_0x122f284a0;  1 drivers
v0x122f225e0_0 .var "reset", 0 0;
S_0x122f152f0 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x122f049a0;
 .timescale 0 0;
v0x122f154c0_0 .var "expected_q", 31 0;
v0x122f15580_0 .var "expected_r", 31 0;
v0x122f15630_0 .var "funct", 5 0;
v0x122f156f0_0 .var "i", 4 0;
v0x122f157a0_0 .var "imm", 15 0;
v0x122f15890_0 .var "imm_instr", 31 0;
v0x122f15940_0 .var "opcode", 5 0;
v0x122f159f0_0 .var "r_instr", 31 0;
v0x122f15aa0_0 .var "rd", 4 0;
v0x122f15bb0_0 .var "rs", 4 0;
v0x122f15c60_0 .var "rt", 4 0;
v0x122f15d10_0 .var "shamt", 4 0;
v0x122f15dc0_0 .var "test", 31 0;
E_0x122f043e0 .event posedge, v0x122f18f10_0;
S_0x122f15e70 .scope module, "dut" "mips_cpu_harvard" 6 137, 7 1 0, S_0x122f049a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x122f23660 .functor OR 1, L_0x122f23310, L_0x122f23520, C4<0>, C4<0>;
L_0x122f23750 .functor BUFZ 1, L_0x122f22e00, C4<0>, C4<0>, C4<0>;
L_0x122f23b80 .functor AND 1, L_0x122f22e00, L_0x122f23cd0, C4<1>, C4<1>;
L_0x122f23e50 .functor OR 1, L_0x122f23b80, L_0x122f23bf0, C4<0>, C4<0>;
L_0x122f23f80 .functor OR 1, L_0x122f23e50, L_0x122f23a00, C4<0>, C4<0>;
L_0x122f240a0 .functor OR 1, L_0x122f23f80, L_0x122f25340, C4<0>, C4<0>;
L_0x122f24150 .functor OR 1, L_0x122f240a0, L_0x122f24dd0, C4<0>, C4<0>;
L_0x122f24ce0 .functor AND 1, L_0x122f247f0, L_0x122f24910, C4<1>, C4<1>;
L_0x122f24dd0 .functor OR 1, L_0x122f24590, L_0x122f24ce0, C4<0>, C4<0>;
L_0x122f25340 .functor AND 1, L_0x122f24ac0, L_0x122f24ff0, C4<1>, C4<1>;
L_0x122f258a0 .functor OR 1, L_0x122f251e0, L_0x122f25510, C4<0>, C4<0>;
L_0x122f23920 .functor OR 1, L_0x122f25c90, L_0x122f25f40, C4<0>, C4<0>;
L_0x122f26270 .functor AND 1, L_0x122f25760, L_0x122f23920, C4<1>, C4<1>;
L_0x122f26470 .functor OR 1, L_0x122f26100, L_0x122f265b0, C4<0>, C4<0>;
L_0x122f26900 .functor OR 1, L_0x122f26470, L_0x122f267e0, C4<0>, C4<0>;
L_0x122f26360 .functor AND 1, L_0x122f22e00, L_0x122f26900, C4<1>, C4<1>;
L_0x122f26690 .functor AND 1, L_0x122f22e00, L_0x122f26af0, C4<1>, C4<1>;
L_0x122f269b0 .functor AND 1, L_0x122f22e00, L_0x122f24bc0, C4<1>, C4<1>;
L_0x122f275b0 .functor AND 1, v0x122f1fcd0_0, v0x122f21b10_0, C4<1>, C4<1>;
L_0x122f27620 .functor AND 1, L_0x122f275b0, L_0x122f24150, C4<1>, C4<1>;
L_0x122f27750 .functor OR 1, L_0x122f24dd0, L_0x122f25340, C4<0>, C4<0>;
L_0x122f28510 .functor BUFZ 32, L_0x122f28100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x122f28600 .functor BUFZ 32, L_0x122f283b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x122f29570 .functor AND 1, v0x122f21fd0_0, L_0x122f26360, C4<1>, C4<1>;
L_0x122f295e0 .functor AND 1, L_0x122f29570, v0x122f1fcd0_0, C4<1>, C4<1>;
L_0x122f27e20 .functor AND 1, L_0x122f295e0, L_0x122f297c0, C4<1>, C4<1>;
L_0x122f29aa0 .functor AND 1, v0x122f1fcd0_0, v0x122f21b10_0, C4<1>, C4<1>;
L_0x122f29bf0 .functor AND 1, L_0x122f29aa0, L_0x122f24320, C4<1>, C4<1>;
L_0x122f29860 .functor OR 1, L_0x122f29ca0, L_0x122f29d40, C4<0>, C4<0>;
L_0x122f2a0f0 .functor AND 1, L_0x122f29860, L_0x122f29950, C4<1>, C4<1>;
L_0x122f2a160 .functor OR 1, L_0x122f23a00, L_0x122f2a0f0, C4<0>, C4<0>;
L_0x122f2ab20 .functor BUFZ 1, v0x122f1fcd0_0, C4<0>, C4<0>, C4<0>;
L_0x122f2ac50 .functor BUFZ 32, v0x122f1fd60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x122f1afa0_0 .net *"_ivl_100", 31 0, L_0x122f24f50;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1b030_0 .net *"_ivl_103", 25 0, L_0x1180404d8;  1 drivers
L_0x118040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1b0c0_0 .net/2u *"_ivl_104", 31 0, L_0x118040520;  1 drivers
v0x122f1b150_0 .net *"_ivl_106", 0 0, L_0x122f24ac0;  1 drivers
v0x122f1b1e0_0 .net *"_ivl_109", 5 0, L_0x122f25140;  1 drivers
L_0x118040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x122f1b280_0 .net/2u *"_ivl_110", 5 0, L_0x118040568;  1 drivers
v0x122f1b330_0 .net *"_ivl_112", 0 0, L_0x122f24ff0;  1 drivers
v0x122f1b3d0_0 .net *"_ivl_116", 31 0, L_0x122f25470;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1b480_0 .net *"_ivl_119", 25 0, L_0x1180405b0;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x122f1b590_0 .net/2u *"_ivl_12", 5 0, L_0x1180400a0;  1 drivers
L_0x1180405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x122f1b640_0 .net/2u *"_ivl_120", 31 0, L_0x1180405f8;  1 drivers
v0x122f1b6f0_0 .net *"_ivl_122", 0 0, L_0x122f251e0;  1 drivers
v0x122f1b790_0 .net *"_ivl_124", 31 0, L_0x122f25680;  1 drivers
L_0x118040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1b840_0 .net *"_ivl_127", 25 0, L_0x118040640;  1 drivers
L_0x118040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x122f1b8f0_0 .net/2u *"_ivl_128", 31 0, L_0x118040688;  1 drivers
v0x122f1b9a0_0 .net *"_ivl_130", 0 0, L_0x122f25510;  1 drivers
v0x122f1ba40_0 .net *"_ivl_134", 31 0, L_0x122f259f0;  1 drivers
L_0x1180406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1bbd0_0 .net *"_ivl_137", 25 0, L_0x1180406d0;  1 drivers
L_0x118040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1bc60_0 .net/2u *"_ivl_138", 31 0, L_0x118040718;  1 drivers
v0x122f1bd10_0 .net *"_ivl_140", 0 0, L_0x122f25760;  1 drivers
v0x122f1bdb0_0 .net *"_ivl_143", 5 0, L_0x122f25da0;  1 drivers
L_0x118040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x122f1be60_0 .net/2u *"_ivl_144", 5 0, L_0x118040760;  1 drivers
v0x122f1bf10_0 .net *"_ivl_146", 0 0, L_0x122f25c90;  1 drivers
v0x122f1bfb0_0 .net *"_ivl_149", 5 0, L_0x122f26060;  1 drivers
L_0x1180407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x122f1c060_0 .net/2u *"_ivl_150", 5 0, L_0x1180407a8;  1 drivers
v0x122f1c110_0 .net *"_ivl_152", 0 0, L_0x122f25f40;  1 drivers
v0x122f1c1b0_0 .net *"_ivl_155", 0 0, L_0x122f23920;  1 drivers
v0x122f1c250_0 .net *"_ivl_159", 1 0, L_0x122f263d0;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x122f1c300_0 .net/2u *"_ivl_16", 5 0, L_0x1180400e8;  1 drivers
L_0x1180407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x122f1c3b0_0 .net/2u *"_ivl_160", 1 0, L_0x1180407f0;  1 drivers
v0x122f1c460_0 .net *"_ivl_162", 0 0, L_0x122f26100;  1 drivers
L_0x118040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x122f1c500_0 .net/2u *"_ivl_164", 5 0, L_0x118040838;  1 drivers
v0x122f1c5b0_0 .net *"_ivl_166", 0 0, L_0x122f265b0;  1 drivers
v0x122f1bae0_0 .net *"_ivl_169", 0 0, L_0x122f26470;  1 drivers
L_0x118040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x122f1c840_0 .net/2u *"_ivl_170", 5 0, L_0x118040880;  1 drivers
v0x122f1c8d0_0 .net *"_ivl_172", 0 0, L_0x122f267e0;  1 drivers
v0x122f1c960_0 .net *"_ivl_175", 0 0, L_0x122f26900;  1 drivers
L_0x1180408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x122f1c9f0_0 .net/2u *"_ivl_178", 5 0, L_0x1180408c8;  1 drivers
v0x122f1ca90_0 .net *"_ivl_180", 0 0, L_0x122f26af0;  1 drivers
L_0x118040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x122f1cb30_0 .net/2u *"_ivl_184", 5 0, L_0x118040910;  1 drivers
v0x122f1cbe0_0 .net *"_ivl_186", 0 0, L_0x122f24bc0;  1 drivers
L_0x118040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x122f1cc80_0 .net/2u *"_ivl_194", 4 0, L_0x118040958;  1 drivers
v0x122f1cd30_0 .net *"_ivl_197", 4 0, L_0x122f271e0;  1 drivers
v0x122f1cde0_0 .net *"_ivl_199", 4 0, L_0x122f27070;  1 drivers
v0x122f1ce90_0 .net *"_ivl_20", 31 0, L_0x122f23170;  1 drivers
v0x122f1cf40_0 .net *"_ivl_200", 4 0, L_0x122f27110;  1 drivers
v0x122f1cff0_0 .net *"_ivl_205", 0 0, L_0x122f275b0;  1 drivers
v0x122f1d090_0 .net *"_ivl_209", 0 0, L_0x122f27750;  1 drivers
L_0x1180409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x122f1d130_0 .net/2u *"_ivl_210", 31 0, L_0x1180409a0;  1 drivers
v0x122f1d1e0_0 .net *"_ivl_212", 31 0, L_0x122f26740;  1 drivers
v0x122f1d290_0 .net *"_ivl_214", 31 0, L_0x122f27280;  1 drivers
v0x122f1d340_0 .net *"_ivl_216", 31 0, L_0x122f27af0;  1 drivers
v0x122f1d3f0_0 .net *"_ivl_218", 31 0, L_0x122f279b0;  1 drivers
v0x122f1d4a0_0 .net *"_ivl_227", 0 0, L_0x122f29570;  1 drivers
v0x122f1d540_0 .net *"_ivl_229", 0 0, L_0x122f295e0;  1 drivers
L_0x118040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1d5e0_0 .net *"_ivl_23", 25 0, L_0x118040130;  1 drivers
v0x122f1d690_0 .net *"_ivl_230", 31 0, L_0x122f29720;  1 drivers
L_0x118040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1d740_0 .net *"_ivl_233", 30 0, L_0x118040ac0;  1 drivers
L_0x118040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122f1d7f0_0 .net/2u *"_ivl_234", 31 0, L_0x118040b08;  1 drivers
v0x122f1d8a0_0 .net *"_ivl_236", 0 0, L_0x122f297c0;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122f1d940_0 .net/2u *"_ivl_24", 31 0, L_0x118040178;  1 drivers
v0x122f1d9f0_0 .net *"_ivl_241", 0 0, L_0x122f29aa0;  1 drivers
L_0x118040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x122f1da90_0 .net/2u *"_ivl_244", 5 0, L_0x118040b50;  1 drivers
L_0x118040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x122f1db40_0 .net/2u *"_ivl_248", 5 0, L_0x118040b98;  1 drivers
v0x122f1dbf0_0 .net *"_ivl_255", 0 0, L_0x122f29950;  1 drivers
v0x122f1c650_0 .net *"_ivl_257", 0 0, L_0x122f2a0f0;  1 drivers
v0x122f1c6f0_0 .net *"_ivl_26", 0 0, L_0x122f23310;  1 drivers
v0x122f1c790_0 .net *"_ivl_261", 15 0, L_0x122f2a590;  1 drivers
v0x122f1dc80_0 .net *"_ivl_262", 17 0, L_0x122f29e20;  1 drivers
L_0x118040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122f1dd30_0 .net *"_ivl_265", 1 0, L_0x118040c28;  1 drivers
v0x122f1dde0_0 .net *"_ivl_268", 15 0, L_0x122f2a840;  1 drivers
L_0x118040c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122f1de90_0 .net *"_ivl_270", 1 0, L_0x118040c70;  1 drivers
v0x122f1df40_0 .net *"_ivl_273", 0 0, L_0x122f2a770;  1 drivers
L_0x118040cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x122f1dff0_0 .net/2u *"_ivl_274", 13 0, L_0x118040cb8;  1 drivers
L_0x118040d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1e0a0_0 .net/2u *"_ivl_276", 13 0, L_0x118040d00;  1 drivers
v0x122f1e150_0 .net *"_ivl_278", 13 0, L_0x122f2a8e0;  1 drivers
v0x122f1e200_0 .net *"_ivl_28", 31 0, L_0x122f23430;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1e2b0_0 .net *"_ivl_31", 25 0, L_0x1180401c0;  1 drivers
L_0x118040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x122f1e360_0 .net/2u *"_ivl_32", 31 0, L_0x118040208;  1 drivers
v0x122f1e410_0 .net *"_ivl_34", 0 0, L_0x122f23520;  1 drivers
v0x122f1e4b0_0 .net *"_ivl_4", 31 0, L_0x122f22cd0;  1 drivers
v0x122f1e560_0 .net *"_ivl_41", 2 0, L_0x122f23800;  1 drivers
L_0x118040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x122f1e610_0 .net/2u *"_ivl_42", 2 0, L_0x118040250;  1 drivers
v0x122f1e6c0_0 .net *"_ivl_47", 2 0, L_0x122f23ae0;  1 drivers
L_0x118040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x122f1e770_0 .net/2u *"_ivl_48", 2 0, L_0x118040298;  1 drivers
v0x122f1e820_0 .net *"_ivl_53", 0 0, L_0x122f23cd0;  1 drivers
v0x122f1e8c0_0 .net *"_ivl_55", 0 0, L_0x122f23b80;  1 drivers
v0x122f1e960_0 .net *"_ivl_57", 0 0, L_0x122f23e50;  1 drivers
v0x122f1ea00_0 .net *"_ivl_59", 0 0, L_0x122f23f80;  1 drivers
v0x122f1eaa0_0 .net *"_ivl_61", 0 0, L_0x122f240a0;  1 drivers
v0x122f1eb40_0 .net *"_ivl_65", 2 0, L_0x122f24260;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x122f1ebf0_0 .net/2u *"_ivl_66", 2 0, L_0x1180402e0;  1 drivers
L_0x118040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1eca0_0 .net *"_ivl_7", 25 0, L_0x118040010;  1 drivers
v0x122f1ed50_0 .net *"_ivl_70", 31 0, L_0x122f244f0;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1ee00_0 .net *"_ivl_73", 25 0, L_0x118040328;  1 drivers
L_0x118040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x122f1eeb0_0 .net/2u *"_ivl_74", 31 0, L_0x118040370;  1 drivers
v0x122f1ef60_0 .net *"_ivl_76", 0 0, L_0x122f24590;  1 drivers
v0x122f1f000_0 .net *"_ivl_78", 31 0, L_0x122f24750;  1 drivers
L_0x118040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1f0b0_0 .net/2u *"_ivl_8", 31 0, L_0x118040058;  1 drivers
L_0x1180403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1f160_0 .net *"_ivl_81", 25 0, L_0x1180403b8;  1 drivers
L_0x118040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122f1f210_0 .net/2u *"_ivl_82", 31 0, L_0x118040400;  1 drivers
v0x122f1f2c0_0 .net *"_ivl_84", 0 0, L_0x122f247f0;  1 drivers
v0x122f1f360_0 .net *"_ivl_87", 0 0, L_0x122f246b0;  1 drivers
v0x122f1f410_0 .net *"_ivl_88", 31 0, L_0x122f249c0;  1 drivers
L_0x118040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f1f4c0_0 .net *"_ivl_91", 30 0, L_0x118040448;  1 drivers
L_0x118040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122f1f570_0 .net/2u *"_ivl_92", 31 0, L_0x118040490;  1 drivers
v0x122f1f620_0 .net *"_ivl_94", 0 0, L_0x122f24910;  1 drivers
v0x122f1f6c0_0 .net *"_ivl_97", 0 0, L_0x122f24ce0;  1 drivers
v0x122f1f760_0 .net "active", 0 0, L_0x122f2ab20;  alias, 1 drivers
v0x122f1f800_0 .net "alu_op1", 31 0, L_0x122f28510;  1 drivers
v0x122f1f8a0_0 .net "alu_op2", 31 0, L_0x122f28600;  1 drivers
v0x122f1f940_0 .net "alui_instr", 0 0, L_0x122f23bf0;  1 drivers
v0x122f1f9e0_0 .net "b_flag", 0 0, v0x122f16ac0_0;  1 drivers
v0x122f1fa90_0 .net "b_imm", 17 0, L_0x122f2a650;  1 drivers
v0x122f1fb20_0 .net "b_offset", 31 0, L_0x122f2aa40;  1 drivers
v0x122f1fbb0_0 .net "clk", 0 0, v0x122f21ec0_0;  1 drivers
v0x122f1fc40_0 .net "clk_enable", 0 0, v0x122f21fd0_0;  1 drivers
v0x122f1fcd0_0 .var "cpu_active", 0 0;
v0x122f1fd60_0 .var "curr_addr", 31 0;
v0x122f1fdf0_0 .var "data_address", 31 0;
v0x122f1fe90_0 .net "data_read", 0 0, L_0x122f2a160;  alias, 1 drivers
v0x122f1ff30_0 .net "data_readdata", 31 0, v0x122f22180_0;  1 drivers
v0x122f20010_0 .net "data_write", 0 0, L_0x122f29bf0;  alias, 1 drivers
v0x122f200b0_0 .net "data_writedata", 31 0, v0x122f18c00_0;  alias, 1 drivers
v0x122f20150_0 .var "delay_slot", 31 0;
v0x122f201f0_0 .net "effective_addr", 31 0, v0x122f16e80_0;  1 drivers
v0x122f20290_0 .net "funct_code", 5 0, L_0x122f22c30;  1 drivers
v0x122f20340_0 .net "hi_out", 31 0, v0x122f18fc0_0;  1 drivers
v0x122f20400_0 .net "hl_reg_enable", 0 0, L_0x122f27e20;  1 drivers
v0x122f204d0_0 .net "instr_address", 31 0, L_0x122f2ac50;  alias, 1 drivers
v0x122f20570_0 .net "instr_opcode", 5 0, L_0x122f22ad0;  1 drivers
v0x122f20610_0 .net "instr_readdata", 31 0, v0x122f22480_0;  1 drivers
v0x122f206e0_0 .net "j_imm", 0 0, L_0x122f258a0;  1 drivers
v0x122f20780_0 .net "j_reg", 0 0, L_0x122f26270;  1 drivers
v0x122f20820_0 .net "link_const", 0 0, L_0x122f24dd0;  1 drivers
v0x122f208c0_0 .net "link_reg", 0 0, L_0x122f25340;  1 drivers
v0x122f20960_0 .net "lo_out", 31 0, v0x122f196f0_0;  1 drivers
v0x122f20a00_0 .net "load_data", 31 0, v0x122f17f70_0;  1 drivers
v0x122f20ab0_0 .net "load_instr", 0 0, L_0x122f23a00;  1 drivers
v0x122f20b40_0 .net "lw", 0 0, L_0x122f22f20;  1 drivers
v0x122f20be0_0 .net "mfhi", 0 0, L_0x122f26690;  1 drivers
v0x122f20c80_0 .net "mflo", 0 0, L_0x122f269b0;  1 drivers
v0x122f20d20_0 .net "movefrom", 0 0, L_0x122f23660;  1 drivers
v0x122f20dc0_0 .net "muldiv", 0 0, L_0x122f26360;  1 drivers
v0x122f20e60_0 .var "next_delay_slot", 31 0;
v0x122f20f10_0 .net "partial_store", 0 0, L_0x122f29860;  1 drivers
v0x122f20fb0_0 .net "r_format", 0 0, L_0x122f22e00;  1 drivers
v0x122f21050_0 .net "reg_a_read_data", 31 0, L_0x122f28100;  1 drivers
v0x122f21110_0 .net "reg_a_read_index", 4 0, L_0x122f26f90;  1 drivers
v0x122f211c0_0 .net "reg_b_read_data", 31 0, L_0x122f283b0;  1 drivers
v0x122f21250_0 .net "reg_b_read_index", 4 0, L_0x122f26bd0;  1 drivers
v0x122f21310_0 .net "reg_dst", 0 0, L_0x122f23750;  1 drivers
v0x122f213a0_0 .net "reg_write", 0 0, L_0x122f24150;  1 drivers
v0x122f21440_0 .net "reg_write_data", 31 0, L_0x122f27d80;  1 drivers
v0x122f21500_0 .net "reg_write_enable", 0 0, L_0x122f27620;  1 drivers
v0x122f215b0_0 .net "reg_write_index", 4 0, L_0x122f27450;  1 drivers
v0x122f21660_0 .net "register_v0", 31 0, L_0x122f284a0;  alias, 1 drivers
v0x122f21710_0 .net "reset", 0 0, v0x122f225e0_0;  1 drivers
v0x122f217a0_0 .net "result", 31 0, v0x122f172d0_0;  1 drivers
v0x122f21850_0 .net "result_hi", 31 0, v0x122f16c70_0;  1 drivers
v0x122f21920_0 .net "result_lo", 31 0, v0x122f16dd0_0;  1 drivers
v0x122f219f0_0 .net "sb", 0 0, L_0x122f29ca0;  1 drivers
v0x122f21a80_0 .net "sh", 0 0, L_0x122f29d40;  1 drivers
v0x122f21b10_0 .var "state", 0 0;
v0x122f21bb0_0 .net "store_instr", 0 0, L_0x122f24320;  1 drivers
v0x122f21c50_0 .net "sw", 0 0, L_0x122f23090;  1 drivers
E_0x122f15830/0 .event edge, v0x122f16ac0_0, v0x122f20150_0, v0x122f1fb20_0, v0x122f206e0_0;
E_0x122f15830/1 .event edge, v0x122f16d20_0, v0x122f20780_0, v0x122f1a3b0_0;
E_0x122f15830 .event/or E_0x122f15830/0, E_0x122f15830/1;
E_0x122f16200 .event edge, v0x122f188e0_0, v0x122f16e80_0;
L_0x122f22ad0 .part v0x122f22480_0, 26, 6;
L_0x122f22c30 .part v0x122f22480_0, 0, 6;
L_0x122f22cd0 .concat [ 6 26 0 0], L_0x122f22ad0, L_0x118040010;
L_0x122f22e00 .cmp/eq 32, L_0x122f22cd0, L_0x118040058;
L_0x122f22f20 .cmp/eq 6, L_0x122f22ad0, L_0x1180400a0;
L_0x122f23090 .cmp/eq 6, L_0x122f22ad0, L_0x1180400e8;
L_0x122f23170 .concat [ 6 26 0 0], L_0x122f22ad0, L_0x118040130;
L_0x122f23310 .cmp/eq 32, L_0x122f23170, L_0x118040178;
L_0x122f23430 .concat [ 6 26 0 0], L_0x122f22ad0, L_0x1180401c0;
L_0x122f23520 .cmp/eq 32, L_0x122f23430, L_0x118040208;
L_0x122f23800 .part L_0x122f22ad0, 3, 3;
L_0x122f23a00 .cmp/eq 3, L_0x122f23800, L_0x118040250;
L_0x122f23ae0 .part L_0x122f22ad0, 3, 3;
L_0x122f23bf0 .cmp/eq 3, L_0x122f23ae0, L_0x118040298;
L_0x122f23cd0 .reduce/nor L_0x122f26360;
L_0x122f24260 .part L_0x122f22ad0, 3, 3;
L_0x122f24320 .cmp/eq 3, L_0x122f24260, L_0x1180402e0;
L_0x122f244f0 .concat [ 6 26 0 0], L_0x122f22ad0, L_0x118040328;
L_0x122f24590 .cmp/eq 32, L_0x122f244f0, L_0x118040370;
L_0x122f24750 .concat [ 6 26 0 0], L_0x122f22ad0, L_0x1180403b8;
L_0x122f247f0 .cmp/eq 32, L_0x122f24750, L_0x118040400;
L_0x122f246b0 .part v0x122f22480_0, 20, 1;
L_0x122f249c0 .concat [ 1 31 0 0], L_0x122f246b0, L_0x118040448;
L_0x122f24910 .cmp/eq 32, L_0x122f249c0, L_0x118040490;
L_0x122f24f50 .concat [ 6 26 0 0], L_0x122f22ad0, L_0x1180404d8;
L_0x122f24ac0 .cmp/eq 32, L_0x122f24f50, L_0x118040520;
L_0x122f25140 .part v0x122f22480_0, 0, 6;
L_0x122f24ff0 .cmp/eq 6, L_0x122f25140, L_0x118040568;
L_0x122f25470 .concat [ 6 26 0 0], L_0x122f22ad0, L_0x1180405b0;
L_0x122f251e0 .cmp/eq 32, L_0x122f25470, L_0x1180405f8;
L_0x122f25680 .concat [ 6 26 0 0], L_0x122f22ad0, L_0x118040640;
L_0x122f25510 .cmp/eq 32, L_0x122f25680, L_0x118040688;
L_0x122f259f0 .concat [ 6 26 0 0], L_0x122f22ad0, L_0x1180406d0;
L_0x122f25760 .cmp/eq 32, L_0x122f259f0, L_0x118040718;
L_0x122f25da0 .part v0x122f22480_0, 0, 6;
L_0x122f25c90 .cmp/eq 6, L_0x122f25da0, L_0x118040760;
L_0x122f26060 .part v0x122f22480_0, 0, 6;
L_0x122f25f40 .cmp/eq 6, L_0x122f26060, L_0x1180407a8;
L_0x122f263d0 .part L_0x122f22c30, 3, 2;
L_0x122f26100 .cmp/eq 2, L_0x122f263d0, L_0x1180407f0;
L_0x122f265b0 .cmp/eq 6, L_0x122f22c30, L_0x118040838;
L_0x122f267e0 .cmp/eq 6, L_0x122f22c30, L_0x118040880;
L_0x122f26af0 .cmp/eq 6, L_0x122f22c30, L_0x1180408c8;
L_0x122f24bc0 .cmp/eq 6, L_0x122f22c30, L_0x118040910;
L_0x122f26f90 .part v0x122f22480_0, 21, 5;
L_0x122f26bd0 .part v0x122f22480_0, 16, 5;
L_0x122f271e0 .part v0x122f22480_0, 11, 5;
L_0x122f27070 .part v0x122f22480_0, 16, 5;
L_0x122f27110 .functor MUXZ 5, L_0x122f27070, L_0x122f271e0, L_0x122f23750, C4<>;
L_0x122f27450 .functor MUXZ 5, L_0x122f27110, L_0x118040958, L_0x122f24dd0, C4<>;
L_0x122f26740 .arith/sum 32, v0x122f20150_0, L_0x1180409a0;
L_0x122f27280 .functor MUXZ 32, v0x122f172d0_0, v0x122f17f70_0, L_0x122f23a00, C4<>;
L_0x122f27af0 .functor MUXZ 32, L_0x122f27280, v0x122f196f0_0, L_0x122f269b0, C4<>;
L_0x122f279b0 .functor MUXZ 32, L_0x122f27af0, v0x122f18fc0_0, L_0x122f26690, C4<>;
L_0x122f27d80 .functor MUXZ 32, L_0x122f279b0, L_0x122f26740, L_0x122f27750, C4<>;
L_0x122f29720 .concat [ 1 31 0 0], v0x122f21b10_0, L_0x118040ac0;
L_0x122f297c0 .cmp/eq 32, L_0x122f29720, L_0x118040b08;
L_0x122f29ca0 .cmp/eq 6, L_0x122f22ad0, L_0x118040b50;
L_0x122f29d40 .cmp/eq 6, L_0x122f22ad0, L_0x118040b98;
L_0x122f29950 .reduce/nor v0x122f21b10_0;
L_0x122f2a590 .part v0x122f22480_0, 0, 16;
L_0x122f29e20 .concat [ 16 2 0 0], L_0x122f2a590, L_0x118040c28;
L_0x122f2a840 .part L_0x122f29e20, 0, 16;
L_0x122f2a650 .concat [ 2 16 0 0], L_0x118040c70, L_0x122f2a840;
L_0x122f2a770 .part L_0x122f2a650, 17, 1;
L_0x122f2a8e0 .functor MUXZ 14, L_0x118040d00, L_0x118040cb8, L_0x122f2a770, C4<>;
L_0x122f2aa40 .concat [ 18 14 0 0], L_0x122f2a650, L_0x122f2a8e0;
S_0x122f16230 .scope module, "cpu_alu" "alu" 7 134, 8 1 0, S_0x122f15e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x122f16590_0 .net *"_ivl_10", 15 0, L_0x122f28f00;  1 drivers
L_0x118040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f16650_0 .net/2u *"_ivl_14", 15 0, L_0x118040a78;  1 drivers
v0x122f16700_0 .net *"_ivl_17", 15 0, L_0x122f29040;  1 drivers
v0x122f167c0_0 .net *"_ivl_5", 0 0, L_0x122f28850;  1 drivers
v0x122f16870_0 .net *"_ivl_6", 15 0, L_0x122f25e40;  1 drivers
v0x122f16960_0 .net *"_ivl_9", 15 0, L_0x122f28c00;  1 drivers
v0x122f16a10_0 .net "addr_rt", 4 0, L_0x122f292b0;  1 drivers
v0x122f16ac0_0 .var "b_flag", 0 0;
v0x122f16b60_0 .net "funct", 5 0, L_0x122f27840;  1 drivers
v0x122f16c70_0 .var "hi", 31 0;
v0x122f16d20_0 .net "instructionword", 31 0, v0x122f22480_0;  alias, 1 drivers
v0x122f16dd0_0 .var "lo", 31 0;
v0x122f16e80_0 .var "memaddroffset", 31 0;
v0x122f16f30_0 .var "multresult", 63 0;
v0x122f16fe0_0 .net "op1", 31 0, L_0x122f28510;  alias, 1 drivers
v0x122f17090_0 .net "op2", 31 0, L_0x122f28600;  alias, 1 drivers
v0x122f17140_0 .net "opcode", 5 0, L_0x122f287b0;  1 drivers
v0x122f172d0_0 .var "result", 31 0;
v0x122f17360_0 .net "shamt", 4 0, L_0x122f29210;  1 drivers
v0x122f17410_0 .net/s "sign_op1", 31 0, L_0x122f28510;  alias, 1 drivers
v0x122f174d0_0 .net/s "sign_op2", 31 0, L_0x122f28600;  alias, 1 drivers
v0x122f17560_0 .net "simmediatedata", 31 0, L_0x122f28fa0;  1 drivers
v0x122f175f0_0 .net "simmediatedatas", 31 0, L_0x122f28fa0;  alias, 1 drivers
v0x122f17680_0 .net "uimmediatedata", 31 0, L_0x122f290e0;  1 drivers
v0x122f17710_0 .net "unsign_op1", 31 0, L_0x122f28510;  alias, 1 drivers
v0x122f177e0_0 .net "unsign_op2", 31 0, L_0x122f28600;  alias, 1 drivers
v0x122f178c0_0 .var "unsigned_result", 31 0;
E_0x122f16500/0 .event edge, v0x122f17140_0, v0x122f16fe0_0, v0x122f17560_0, v0x122f16b60_0;
E_0x122f16500/1 .event edge, v0x122f17090_0, v0x122f17360_0, v0x122f16f30_0, v0x122f16a10_0;
E_0x122f16500/2 .event edge, v0x122f17680_0, v0x122f178c0_0;
E_0x122f16500 .event/or E_0x122f16500/0, E_0x122f16500/1, E_0x122f16500/2;
L_0x122f287b0 .part v0x122f22480_0, 26, 6;
L_0x122f27840 .part v0x122f22480_0, 0, 6;
L_0x122f28850 .part v0x122f22480_0, 15, 1;
LS_0x122f25e40_0_0 .concat [ 1 1 1 1], L_0x122f28850, L_0x122f28850, L_0x122f28850, L_0x122f28850;
LS_0x122f25e40_0_4 .concat [ 1 1 1 1], L_0x122f28850, L_0x122f28850, L_0x122f28850, L_0x122f28850;
LS_0x122f25e40_0_8 .concat [ 1 1 1 1], L_0x122f28850, L_0x122f28850, L_0x122f28850, L_0x122f28850;
LS_0x122f25e40_0_12 .concat [ 1 1 1 1], L_0x122f28850, L_0x122f28850, L_0x122f28850, L_0x122f28850;
L_0x122f25e40 .concat [ 4 4 4 4], LS_0x122f25e40_0_0, LS_0x122f25e40_0_4, LS_0x122f25e40_0_8, LS_0x122f25e40_0_12;
L_0x122f28c00 .part v0x122f22480_0, 0, 16;
L_0x122f28f00 .concat [ 16 0 0 0], L_0x122f28c00;
L_0x122f28fa0 .concat [ 16 16 0 0], L_0x122f28f00, L_0x122f25e40;
L_0x122f29040 .part v0x122f22480_0, 0, 16;
L_0x122f290e0 .concat [ 16 16 0 0], L_0x122f29040, L_0x118040a78;
L_0x122f29210 .part v0x122f22480_0, 6, 5;
L_0x122f292b0 .part v0x122f22480_0, 16, 5;
S_0x122f17a10 .scope module, "cpu_load_block" "load_block" 7 147, 9 1 0, S_0x122f15e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x122f17cb0_0 .net "address", 31 0, v0x122f16e80_0;  alias, 1 drivers
v0x122f17d60_0 .net "datafromMem", 31 0, v0x122f22180_0;  alias, 1 drivers
v0x122f17e00_0 .net "instr_word", 31 0, v0x122f22480_0;  alias, 1 drivers
v0x122f17ed0_0 .net "opcode", 5 0, L_0x122f293b0;  1 drivers
v0x122f17f70_0 .var "out_transformed", 31 0;
v0x122f18060_0 .net "regword", 31 0, L_0x122f283b0;  alias, 1 drivers
v0x122f18110_0 .net "whichbyte", 1 0, L_0x122f29450;  1 drivers
E_0x122f17c50/0 .event edge, v0x122f17ed0_0, v0x122f17d60_0, v0x122f18110_0, v0x122f16d20_0;
E_0x122f17c50/1 .event edge, v0x122f18060_0;
E_0x122f17c50 .event/or E_0x122f17c50/0, E_0x122f17c50/1;
L_0x122f293b0 .part v0x122f22480_0, 26, 6;
L_0x122f29450 .part v0x122f16e80_0, 0, 2;
S_0x122f18240 .scope module, "dut" "store_block" 7 204, 10 1 0, S_0x122f15e70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x122f184e0_0 .net *"_ivl_1", 1 0, L_0x122f2a350;  1 drivers
L_0x118040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x122f185a0_0 .net *"_ivl_5", 0 0, L_0x118040be0;  1 drivers
v0x122f18650_0 .net "bytenum", 2 0, L_0x122f2a000;  1 drivers
v0x122f18710_0 .net "dataword", 31 0, v0x122f22180_0;  alias, 1 drivers
v0x122f187d0_0 .net "eff_addr", 31 0, v0x122f16e80_0;  alias, 1 drivers
v0x122f188e0_0 .net "opcode", 5 0, L_0x122f22ad0;  alias, 1 drivers
v0x122f18970_0 .net "regbyte", 7 0, L_0x122f2a430;  1 drivers
v0x122f18a20_0 .net "reghalfword", 15 0, L_0x122f2a4d0;  1 drivers
v0x122f18ad0_0 .net "regword", 31 0, L_0x122f283b0;  alias, 1 drivers
v0x122f18c00_0 .var "storedata", 31 0;
E_0x122f18480/0 .event edge, v0x122f188e0_0, v0x122f18060_0, v0x122f18650_0, v0x122f18970_0;
E_0x122f18480/1 .event edge, v0x122f17d60_0, v0x122f18a20_0;
E_0x122f18480 .event/or E_0x122f18480/0, E_0x122f18480/1;
L_0x122f2a350 .part v0x122f16e80_0, 0, 2;
L_0x122f2a000 .concat [ 2 1 0 0], L_0x122f2a350, L_0x118040be0;
L_0x122f2a430 .part L_0x122f283b0, 0, 8;
L_0x122f2a4d0 .part L_0x122f283b0, 0, 16;
S_0x122f18cd0 .scope module, "hi" "hl_reg" 7 171, 11 1 0, S_0x122f15e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x122f18f10_0 .net "clk", 0 0, v0x122f21ec0_0;  alias, 1 drivers
v0x122f18fc0_0 .var "data", 31 0;
v0x122f19070_0 .net "data_in", 31 0, v0x122f16c70_0;  alias, 1 drivers
v0x122f19140_0 .net "data_out", 31 0, v0x122f18fc0_0;  alias, 1 drivers
v0x122f191e0_0 .net "enable", 0 0, L_0x122f27e20;  alias, 1 drivers
v0x122f192c0_0 .net "reset", 0 0, v0x122f225e0_0;  alias, 1 drivers
S_0x122f193e0 .scope module, "lo" "hl_reg" 7 163, 11 1 0, S_0x122f15e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x122f19660_0 .net "clk", 0 0, v0x122f21ec0_0;  alias, 1 drivers
v0x122f196f0_0 .var "data", 31 0;
v0x122f19780_0 .net "data_in", 31 0, v0x122f16dd0_0;  alias, 1 drivers
v0x122f19850_0 .net "data_out", 31 0, v0x122f196f0_0;  alias, 1 drivers
v0x122f198f0_0 .net "enable", 0 0, L_0x122f27e20;  alias, 1 drivers
v0x122f199c0_0 .net "reset", 0 0, v0x122f225e0_0;  alias, 1 drivers
S_0x122f19ad0 .scope module, "register" "regfile" 7 105, 12 1 0, S_0x122f15e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x122f28100 .functor BUFZ 32, L_0x122f27c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x122f283b0 .functor BUFZ 32, L_0x122f281f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x122f1a760_2 .array/port v0x122f1a760, 2;
L_0x122f284a0 .functor BUFZ 32, v0x122f1a760_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x122f19e00_0 .net *"_ivl_0", 31 0, L_0x122f27c90;  1 drivers
v0x122f19ec0_0 .net *"_ivl_10", 6 0, L_0x122f28290;  1 drivers
L_0x118040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122f19f60_0 .net *"_ivl_13", 1 0, L_0x118040a30;  1 drivers
v0x122f1a000_0 .net *"_ivl_2", 6 0, L_0x122f27fe0;  1 drivers
L_0x1180409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122f1a0b0_0 .net *"_ivl_5", 1 0, L_0x1180409e8;  1 drivers
v0x122f1a1a0_0 .net *"_ivl_8", 31 0, L_0x122f281f0;  1 drivers
v0x122f1a250_0 .net "r_clk", 0 0, v0x122f21ec0_0;  alias, 1 drivers
v0x122f1a320_0 .net "r_clk_enable", 0 0, v0x122f21fd0_0;  alias, 1 drivers
v0x122f1a3b0_0 .net "read_data1", 31 0, L_0x122f28100;  alias, 1 drivers
v0x122f1a4c0_0 .net "read_data2", 31 0, L_0x122f283b0;  alias, 1 drivers
v0x122f1a550_0 .net "read_reg1", 4 0, L_0x122f26f90;  alias, 1 drivers
v0x122f1a600_0 .net "read_reg2", 4 0, L_0x122f26bd0;  alias, 1 drivers
v0x122f1a6b0_0 .net "register_v0", 31 0, L_0x122f284a0;  alias, 1 drivers
v0x122f1a760 .array "registers", 0 31, 31 0;
v0x122f1ab00_0 .net "reset", 0 0, v0x122f225e0_0;  alias, 1 drivers
v0x122f1abd0_0 .net "write_control", 0 0, L_0x122f27620;  alias, 1 drivers
v0x122f1ac60_0 .net "write_data", 31 0, L_0x122f27d80;  alias, 1 drivers
v0x122f1adf0_0 .net "write_reg", 4 0, L_0x122f27450;  alias, 1 drivers
L_0x122f27c90 .array/port v0x122f1a760, L_0x122f27fe0;
L_0x122f27fe0 .concat [ 5 2 0 0], L_0x122f26f90, L_0x1180409e8;
L_0x122f281f0 .array/port v0x122f1a760, L_0x122f28290;
L_0x122f28290 .concat [ 5 2 0 0], L_0x122f26bd0, L_0x118040a30;
S_0x122f04b10 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x11800b9a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x122f226f0_0 .net "clk", 0 0, o0x11800b9a0;  0 drivers
v0x122f227a0_0 .var "curr_addr", 31 0;
o0x11800ba00 .functor BUFZ 1, C4<z>; HiZ drive
v0x122f22840_0 .net "enable", 0 0, o0x11800ba00;  0 drivers
o0x11800ba30 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x122f228d0_0 .net "next_addr", 31 0, o0x11800ba30;  0 drivers
o0x11800ba60 .functor BUFZ 1, C4<z>; HiZ drive
v0x122f22970_0 .net "reset", 0 0, o0x11800ba60;  0 drivers
E_0x122f16050 .event posedge, v0x122f226f0_0;
    .scope S_0x122f19ad0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f1a760, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x122f19ad0;
T_1 ;
    %wait E_0x122f043e0;
    %load/vec4 v0x122f1ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x122f1a320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x122f1abd0_0;
    %load/vec4 v0x122f1adf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x122f1ac60_0;
    %load/vec4 v0x122f1adf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f1a760, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x122f16230;
T_2 ;
    %wait E_0x122f16500;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
    %load/vec4 v0x122f17140_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x122f17410_0;
    %load/vec4 v0x122f17560_0;
    %add;
    %store/vec4 v0x122f16e80_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x122f17140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x122f16b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x122f174d0_0;
    %ix/getv 4, v0x122f17360_0;
    %shiftl 4;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x122f174d0_0;
    %ix/getv 4, v0x122f17360_0;
    %shiftr 4;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x122f174d0_0;
    %ix/getv 4, v0x122f17360_0;
    %shiftr/s 4;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x122f174d0_0;
    %load/vec4 v0x122f17710_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x122f174d0_0;
    %load/vec4 v0x122f17710_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x122f174d0_0;
    %load/vec4 v0x122f17710_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x122f17410_0;
    %pad/s 64;
    %load/vec4 v0x122f174d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x122f16f30_0, 0, 64;
    %load/vec4 v0x122f16f30_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x122f16c70_0, 0, 32;
    %load/vec4 v0x122f16f30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x122f16dd0_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x122f17710_0;
    %pad/u 64;
    %load/vec4 v0x122f177e0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x122f16f30_0, 0, 64;
    %load/vec4 v0x122f16f30_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x122f16c70_0, 0, 32;
    %load/vec4 v0x122f16f30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x122f16dd0_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x122f17410_0;
    %load/vec4 v0x122f174d0_0;
    %mod/s;
    %store/vec4 v0x122f16c70_0, 0, 32;
    %load/vec4 v0x122f17410_0;
    %load/vec4 v0x122f174d0_0;
    %div/s;
    %store/vec4 v0x122f16dd0_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f177e0_0;
    %mod;
    %store/vec4 v0x122f16c70_0, 0, 32;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f177e0_0;
    %div;
    %store/vec4 v0x122f16dd0_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x122f16fe0_0;
    %store/vec4 v0x122f16c70_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x122f16fe0_0;
    %store/vec4 v0x122f16dd0_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x122f17410_0;
    %load/vec4 v0x122f174d0_0;
    %add;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f177e0_0;
    %add;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f177e0_0;
    %sub;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f177e0_0;
    %and;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f177e0_0;
    %or;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f177e0_0;
    %xor;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f177e0_0;
    %or;
    %inv;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x122f17410_0;
    %load/vec4 v0x122f174d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f177e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x122f16a10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x122f17410_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x122f17410_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x122f17410_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x122f17410_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x122f17410_0;
    %load/vec4 v0x122f174d0_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x122f17410_0;
    %load/vec4 v0x122f17090_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x122f17410_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x122f17410_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f16ac0_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x122f17410_0;
    %load/vec4 v0x122f17560_0;
    %add;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f17560_0;
    %add;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x122f17410_0;
    %load/vec4 v0x122f17560_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f175f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f17680_0;
    %and;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f17680_0;
    %or;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x122f17710_0;
    %load/vec4 v0x122f17680_0;
    %xor;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x122f17680_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x122f178c0_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x122f178c0_0;
    %store/vec4 v0x122f172d0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x122f17a10;
T_3 ;
    %wait E_0x122f17c50;
    %load/vec4 v0x122f17ed0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x122f18110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x122f17d60_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x122f17d60_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x122f17d60_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x122f17d60_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x122f18110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x122f18110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x122f17d60_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x122f17d60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x122f17d60_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x122f17d60_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x122f18110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x122f17d60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x122f17d60_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x122f17e00_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x122f18110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x122f18060_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x122f18060_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x122f18060_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x122f18110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f18060_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f18060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x122f17d60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x122f18060_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f17f70_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x122f193e0;
T_4 ;
    %wait E_0x122f043e0;
    %load/vec4 v0x122f199c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x122f196f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x122f198f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x122f19780_0;
    %assign/vec4 v0x122f196f0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x122f18cd0;
T_5 ;
    %wait E_0x122f043e0;
    %load/vec4 v0x122f192c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x122f18fc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x122f191e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x122f19070_0;
    %assign/vec4 v0x122f18fc0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x122f18240;
T_6 ;
    %wait E_0x122f18480;
    %load/vec4 v0x122f188e0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x122f18ad0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122f18c00_0, 4, 8;
    %load/vec4 v0x122f18ad0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122f18c00_0, 4, 8;
    %load/vec4 v0x122f18ad0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122f18c00_0, 4, 8;
    %load/vec4 v0x122f18ad0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122f18c00_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x122f188e0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x122f18650_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x122f18970_0;
    %load/vec4 v0x122f18710_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f18c00_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x122f18710_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x122f18970_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f18710_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x122f18c00_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x122f18710_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x122f18970_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f18710_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f18c00_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x122f18710_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x122f18970_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f18c00_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x122f188e0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x122f18650_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x122f18a20_0;
    %load/vec4 v0x122f18710_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f18c00_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x122f18710_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x122f18a20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f18c00_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x122f15e70;
T_7 ;
    %wait E_0x122f16200;
    %load/vec4 v0x122f20570_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x122f201f0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x122f1fdf0_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x122f15e70;
T_8 ;
    %wait E_0x122f15830;
    %load/vec4 v0x122f1f9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x122f20150_0;
    %load/vec4 v0x122f1fb20_0;
    %add;
    %store/vec4 v0x122f20e60_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x122f206e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x122f20150_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x122f20610_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x122f20e60_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x122f20780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x122f21050_0;
    %store/vec4 v0x122f20e60_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x122f20150_0;
    %addi 4, 0, 32;
    %store/vec4 v0x122f20e60_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x122f15e70;
T_9 ;
    %wait E_0x122f043e0;
    %load/vec4 v0x122f1fc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x122f21710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x122f1fd60_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x122f20150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x122f1fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122f21b10_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x122f1fcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x122f21b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x122f21b10_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x122f21b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122f21b10_0, 0;
    %load/vec4 v0x122f20150_0;
    %assign/vec4 v0x122f1fd60_0, 0;
    %load/vec4 v0x122f20e60_0;
    %assign/vec4 v0x122f20150_0, 0;
    %load/vec4 v0x122f1fd60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122f1fcd0_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x122f15e70;
T_10 ;
    %wait E_0x122f043e0;
    %vpi_call/w 7 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 7 272 "$display", "reset=%h, clk_enable=%h", v0x122f21710_0, v0x122f1fc40_0 {0 0 0};
    %vpi_call/w 7 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x122f20610_0, v0x122f1f760_0, v0x122f21500_0 {0 0 0};
    %vpi_call/w 7 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x122f21110_0, v0x122f21250_0 {0 0 0};
    %vpi_call/w 7 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x122f21050_0, v0x122f211c0_0 {0 0 0};
    %vpi_call/w 7 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x122f21440_0, v0x122f217a0_0, v0x122f215b0_0, v0x122f20ab0_0 {0 0 0};
    %vpi_call/w 7 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x122f20dc0_0, v0x122f21920_0, v0x122f21850_0, v0x122f20960_0, v0x122f20340_0 {0 0 0};
    %vpi_call/w 7 278 "$display", "b_flag=%h, b_offset=%h", v0x122f1f9e0_0, v0x122f1fb20_0 {0 0 0};
    %vpi_call/w 7 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x122f1fd60_0, v0x122f21b10_0, v0x122f20150_0, v0x122f20e60_0, v0x122f20780_0 {0 0 0};
    %vpi_call/w 7 280 "$display", "instr_address=%h", v0x122f204d0_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x122f049a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f21ec0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x122f21ec0_0;
    %inv;
    %store/vec4 v0x122f21ec0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x122f049a0;
T_12 ;
    %fork t_1, S_0x122f152f0;
    %jmp t_0;
    .scope S_0x122f152f0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122f225e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122f21fd0_0, 0, 1;
    %wait E_0x122f043e0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f225e0_0, 0, 1;
    %wait E_0x122f043e0;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x122f156f0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x122f22180_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x122f15940_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x122f15bb0_0, 0, 5;
    %load/vec4 v0x122f156f0_0;
    %store/vec4 v0x122f15c60_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x122f157a0_0, 0, 16;
    %load/vec4 v0x122f15940_0;
    %load/vec4 v0x122f15bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f157a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f15890_0, 0, 32;
    %load/vec4 v0x122f15890_0;
    %store/vec4 v0x122f22480_0, 0, 32;
    %wait E_0x122f043e0;
    %delay 2, 0;
    %load/vec4 v0x122f22210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 6 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x122f220f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 6 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x122f22180_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x122f22180_0, 0, 32;
    %load/vec4 v0x122f156f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x122f156f0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x122f156f0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x122f15dc0_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x122f15940_0, 0, 6;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x122f15630_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x122f15d10_0, 0, 5;
    %load/vec4 v0x122f156f0_0;
    %store/vec4 v0x122f15bb0_0, 0, 5;
    %load/vec4 v0x122f156f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x122f15c60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x122f15aa0_0, 0, 5;
    %load/vec4 v0x122f15940_0;
    %load/vec4 v0x122f15bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15d10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f159f0_0, 0, 32;
    %load/vec4 v0x122f159f0_0;
    %store/vec4 v0x122f22480_0, 0, 32;
    %load/vec4 v0x122f15dc0_0;
    %load/vec4 v0x122f15dc0_0;
    %addi 3703181876, 0, 32;
    %div/s;
    %store/vec4 v0x122f154c0_0, 0, 32;
    %load/vec4 v0x122f15dc0_0;
    %load/vec4 v0x122f15dc0_0;
    %addi 3703181876, 0, 32;
    %mod/s;
    %store/vec4 v0x122f15580_0, 0, 32;
    %wait E_0x122f043e0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x122f15940_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x122f15630_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x122f15d10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x122f15bb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x122f15c60_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x122f15aa0_0, 0, 5;
    %load/vec4 v0x122f15940_0;
    %load/vec4 v0x122f15bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15d10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f159f0_0, 0, 32;
    %load/vec4 v0x122f159f0_0;
    %store/vec4 v0x122f22480_0, 0, 32;
    %wait E_0x122f043e0;
    %delay 2, 0;
    %load/vec4 v0x122f22510_0;
    %load/vec4 v0x122f154c0_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 6 116 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x122f154c0_0, v0x122f22510_0 {0 0 0};
T_12.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x122f15940_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x122f15630_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x122f15d10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x122f15bb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x122f15c60_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x122f15aa0_0, 0, 5;
    %load/vec4 v0x122f15940_0;
    %load/vec4 v0x122f15bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15d10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f15630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122f159f0_0, 0, 32;
    %load/vec4 v0x122f159f0_0;
    %store/vec4 v0x122f22480_0, 0, 32;
    %wait E_0x122f043e0;
    %delay 2, 0;
    %load/vec4 v0x122f22510_0;
    %load/vec4 v0x122f15580_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 6 130 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x122f15580_0, v0x122f22510_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x122f15dc0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x122f15dc0_0, 0, 32;
    %load/vec4 v0x122f156f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x122f156f0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x122f049a0;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x122f04b10;
T_13 ;
    %wait E_0x122f16050;
    %load/vec4 v0x122f22970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x122f227a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x122f22840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x122f228d0_0;
    %assign/vec4 v0x122f227a0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/div_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
