# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/qcom,apcs-cc-msm8953.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm APCS Clock Controller for MSM8953 and SDM632

description:
  Qualcomm APCS clock controller provides the clocks for CPU and Cache
  Interconnect (CCI). It supports up to 9 clocks.

  See also:: include/dt-bindings/clock/qcom,apcs-msm8953.h

properties:
  compatible:
    enum:
      - qcom,apcs-cc-msm8953

  reg:
    items:
      - description: CPU0 Mux/Divider/Gate region
      - description: CPU0 Mux/Divider/Gate region
      - description: CCI Mux/Divider/Gate region
      - description: CPU0 PLL region
      - description: CPU4 PLL region
      - description: CCI PLL region

  reg-names:
    items:
      - const: cpu0_rcg_cbr
      - const: cpu4_rcg_cbr
      - const: cci_rcg_cbr
      - const: cpu0_pll
      - const: cpu4_pll
      - const: cci_pll

  '#clock-cells':
    const: 1

  clocks:
    items:
      - description: external oscillator (XO)
      - description: auxillary external clock (GPLL0)
      - description: auxillary external clock (GPLL2)
      - description: auxillary external clock (GPLL4)


  clock-names:
    items:
      - const: osc
      - const: gpll0
      - const: gpll2
      - const: gpll4

  '#interconnect-cells':
    const: 1

  operating-points-v2: true

required:
  - compatible
  - clocks
  - clock-names
  - reg
  - reg-names
  - '#clock-cells'

additionalProperties: true

examples:
  - |
      #include <dt-bindings/clock/qcom,apcs-msm8953.h>
 
      apcscc: clock-controller@b011050 {
         compatible = "qcom,apcs-cc-msm8953";
         reg = <0x0b011050 0x10>,
               <0x0b016000 0x50>,
               <0x0b111050 0x10>,
               <0x0b116000 0x50>,
               <0x0b1d0000 0x50>,
               <0x0b1d1050 0x10>;
           reg-names = "cpu4_rcg_cbr",
                       "cpu4_pll",
                       "cpu0_rcg_cbr",
                       "cpu0_pll",
                       "cci_pll",
                       "cci_rcg_cbr";

           clocks = <&xo_board>,
                    <&gcc GPLL0_EARLY>,
                    <&gcc GPLL2_EARLY>;
                    <&gcc GPLL4_EARLY>;
           clock-names = "osc",
                         "gpll0",
                         "gpll2",
                         "gpll4";

           #clock-cells = <1>;
      };
