// Seed: 4193627909
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input wor id_6,
    output wor id_7,
    output supply1 id_8
);
  wire id_10;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1
);
  wire id_3, id_4 = id_4, id_5 = -1;
  id_6(
      id_1, -1
  );
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input  uwire   id_0,
    output uwire   id_1,
    input  supply0 id_2
);
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1
  );
endmodule
