Classic Timing Analyzer report for Block1
Tue Nov 09 11:34:51 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CPU'
  7. Clock Setup: 'CPD'
  8. Clock Hold: 'CPU'
  9. Clock Hold: 'CPD'
 10. tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 33.594 ns                        ; 74192:inst1|25 ; Q5             ; CPD        ; --       ; 0            ;
; Clock Setup: 'CPU'           ; N/A                                      ; None          ; 42.94 MHz ( period = 23.290 ns ) ; 74192:inst1|25 ; 74192:inst1|25 ; CPU        ; CPU      ; 0            ;
; Clock Setup: 'CPD'           ; N/A                                      ; None          ; 44.80 MHz ( period = 22.321 ns ) ; 74192:inst1|25 ; 74192:inst1|25 ; CPD        ; CPD      ; 0            ;
; Clock Hold: 'CPU'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74192:inst1|25 ; 74192:inst1|25 ; CPU        ; CPU      ; 7            ;
; Clock Hold: 'CPD'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74192:inst1|25 ; 74192:inst1|25 ; CPD        ; CPD      ; 7            ;
; Total number of failed paths ;                                          ;               ;                                  ;                ;                ;            ;          ; 14           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CPU             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CPD             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CPU'                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 42.94 MHz ( period = 23.290 ns )               ; 74192:inst1|25 ; 74192:inst1|25 ; CPU        ; CPU      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 49.50 MHz ( period = 20.201 ns )               ; 74192:inst1|23 ; 74192:inst1|23 ; CPU        ; CPU      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 70.69 MHz ( period = 14.147 ns )               ; 74192:inst1|24 ; 74192:inst1|24 ; CPU        ; CPU      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 125.79 MHz ( period = 7.950 ns )               ; 74192:inst|25  ; 74192:inst|25  ; CPU        ; CPU      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 125.79 MHz ( period = 7.950 ns )               ; 74192:inst1|26 ; 74192:inst1|26 ; CPU        ; CPU      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 165.29 MHz ( period = 6.050 ns )               ; 74192:inst|23  ; 74192:inst|23  ; CPU        ; CPU      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 324.15 MHz ( period = 3.085 ns )               ; 74192:inst|24  ; 74192:inst|24  ; CPU        ; CPU      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74192:inst|26  ; 74192:inst|26  ; CPU        ; CPU      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CPD'                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 44.80 MHz ( period = 22.321 ns )               ; 74192:inst1|25 ; 74192:inst1|25 ; CPD        ; CPD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 50.59 MHz ( period = 19.767 ns )               ; 74192:inst1|23 ; 74192:inst1|23 ; CPD        ; CPD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 76.10 MHz ( period = 13.141 ns )               ; 74192:inst1|24 ; 74192:inst1|24 ; CPD        ; CPD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 126.41 MHz ( period = 7.911 ns )               ; 74192:inst|25  ; 74192:inst|25  ; CPD        ; CPD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 126.49 MHz ( period = 7.906 ns )               ; 74192:inst1|26 ; 74192:inst1|26 ; CPD        ; CPD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 169.26 MHz ( period = 5.908 ns )               ; 74192:inst|23  ; 74192:inst|23  ; CPD        ; CPD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74192:inst|24  ; 74192:inst|24  ; CPD        ; CPD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74192:inst|26  ; 74192:inst|26  ; CPD        ; CPD      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CPU'                                                                                                                                                                       ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74192:inst1|25 ; 74192:inst1|25 ; CPU        ; CPU      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst1|23 ; 74192:inst1|23 ; CPU        ; CPU      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst1|24 ; 74192:inst1|24 ; CPU        ; CPU      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst|25  ; 74192:inst|25  ; CPU        ; CPU      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst1|26 ; 74192:inst1|26 ; CPU        ; CPU      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst|23  ; 74192:inst|23  ; CPU        ; CPU      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst|24  ; 74192:inst|24  ; CPU        ; CPU      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CPD'                                                                                                                                                                       ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74192:inst1|25 ; 74192:inst1|25 ; CPD        ; CPD      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst1|23 ; 74192:inst1|23 ; CPD        ; CPD      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst1|24 ; 74192:inst1|24 ; CPD        ; CPD      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst|25  ; 74192:inst|25  ; CPD        ; CPD      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst1|26 ; 74192:inst1|26 ; CPD        ; CPD      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst|23  ; 74192:inst|23  ; CPD        ; CPD      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst|24  ; 74192:inst|24  ; CPD        ; CPD      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From           ; To ; From Clock ;
+-------+--------------+------------+----------------+----+------------+
; N/A   ; None         ; 33.594 ns  ; 74192:inst1|25 ; Q5 ; CPD        ;
; N/A   ; None         ; 33.293 ns  ; 74192:inst1|25 ; Q5 ; CPU        ;
; N/A   ; None         ; 31.093 ns  ; 74192:inst1|23 ; Q7 ; CPD        ;
; N/A   ; None         ; 30.792 ns  ; 74192:inst1|23 ; Q7 ; CPU        ;
; N/A   ; None         ; 26.741 ns  ; 74192:inst1|24 ; Q6 ; CPD        ;
; N/A   ; None         ; 26.440 ns  ; 74192:inst1|24 ; Q6 ; CPU        ;
; N/A   ; None         ; 19.087 ns  ; 74192:inst|25  ; Q1 ; CPD        ;
; N/A   ; None         ; 19.074 ns  ; 74192:inst1|26 ; Q4 ; CPD        ;
; N/A   ; None         ; 18.786 ns  ; 74192:inst|25  ; Q1 ; CPU        ;
; N/A   ; None         ; 18.773 ns  ; 74192:inst1|26 ; Q4 ; CPU        ;
; N/A   ; None         ; 15.529 ns  ; 74192:inst|23  ; Q3 ; CPD        ;
; N/A   ; None         ; 15.228 ns  ; 74192:inst|23  ; Q3 ; CPU        ;
; N/A   ; None         ; 12.203 ns  ; 74192:inst|24  ; Q2 ; CPD        ;
; N/A   ; None         ; 11.902 ns  ; 74192:inst|24  ; Q2 ; CPU        ;
; N/A   ; None         ; 9.019 ns   ; 74192:inst|26  ; Q0 ; CPD        ;
; N/A   ; None         ; 8.718 ns   ; 74192:inst|26  ; Q0 ; CPU        ;
+-------+--------------+------------+----------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 09 11:34:50 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CPU" is an undefined clock
    Info: Assuming node "CPD" is an undefined clock
Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "74192:inst1|101" as buffer
    Info: Detected gated clock "74192:inst1|100~0" as buffer
    Info: Detected ripple clock "74192:inst1|24" as buffer
    Info: Detected gated clock "74192:inst1|100" as buffer
    Info: Detected gated clock "74192:inst1|72~0" as buffer
    Info: Detected gated clock "74192:inst1|51~0" as buffer
    Info: Detected ripple clock "74192:inst1|23" as buffer
    Info: Detected gated clock "74192:inst1|74~0" as buffer
    Info: Detected gated clock "74192:inst1|102" as buffer
    Info: Detected ripple clock "74192:inst1|25" as buffer
    Info: Detected gated clock "74192:inst1|103" as buffer
    Info: Detected ripple clock "74192:inst1|26" as buffer
    Info: Detected gated clock "74192:inst|51~1" as buffer
    Info: Detected gated clock "74192:inst|76" as buffer
    Info: Detected gated clock "74192:inst|71~0" as buffer
    Info: Detected gated clock "74192:inst|101" as buffer
    Info: Detected gated clock "74192:inst|100" as buffer
    Info: Detected ripple clock "74192:inst|24" as buffer
    Info: Detected ripple clock "74192:inst|23" as buffer
    Info: Detected gated clock "74192:inst|51~0" as buffer
    Info: Detected gated clock "74192:inst|74~0" as buffer
    Info: Detected gated clock "74192:inst|72" as buffer
    Info: Detected gated clock "74192:inst|102" as buffer
    Info: Detected ripple clock "74192:inst|25" as buffer
    Info: Detected gated clock "74192:inst|103" as buffer
    Info: Detected ripple clock "74192:inst|26" as buffer
Info: Clock "CPU" has Internal fmax of 42.94 MHz between source register "74192:inst1|25" and destination register "74192:inst1|25" (period= 23.29 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y6_N30; Fanout = 1; COMB Node = '74192:inst1|25~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -22.525 ns
        Info: + Shortest clock path from clock "CPU" to destination register is 5.262 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CPU'
            Info: 2: + IC(1.287 ns) + CELL(0.499 ns) = 2.886 ns; Loc. = LCCOMB_X6_Y6_N2; Fanout = 3; COMB Node = '74192:inst1|51~0'
            Info: 3: + IC(1.024 ns) + CELL(0.370 ns) = 4.280 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 1; COMB Node = '74192:inst1|102'
            Info: 4: + IC(0.316 ns) + CELL(0.666 ns) = 5.262 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
            Info: Total cell delay = 2.635 ns ( 50.08 % )
            Info: Total interconnect delay = 2.627 ns ( 49.92 % )
        Info: - Longest clock path from clock "CPU" to source register is 27.787 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CPU'
            Info: 2: + IC(1.275 ns) + CELL(0.206 ns) = 2.581 ns; Loc. = LCCOMB_X6_Y6_N18; Fanout = 1; COMB Node = '74192:inst|103'
            Info: 3: + IC(0.340 ns) + CELL(0.970 ns) = 3.891 ns; Loc. = LCFF_X6_Y6_N25; Fanout = 8; REG Node = '74192:inst|26'
            Info: 4: + IC(0.488 ns) + CELL(0.370 ns) = 4.749 ns; Loc. = LCCOMB_X6_Y6_N22; Fanout = 4; COMB Node = '74192:inst|71~0'
            Info: 5: + IC(0.400 ns) + CELL(0.624 ns) = 5.773 ns; Loc. = LCCOMB_X6_Y6_N4; Fanout = 1; COMB Node = '74192:inst|101'
            Info: 6: + IC(0.615 ns) + CELL(0.970 ns) = 7.358 ns; Loc. = LCFF_X5_Y6_N31; Fanout = 6; REG Node = '74192:inst|24'
            Info: 7: + IC(0.741 ns) + CELL(0.647 ns) = 8.746 ns; Loc. = LCCOMB_X6_Y6_N28; Fanout = 1; COMB Node = '74192:inst|100'
            Info: 8: + IC(0.345 ns) + CELL(0.970 ns) = 10.061 ns; Loc. = LCFF_X6_Y6_N27; Fanout = 8; REG Node = '74192:inst|23'
            Info: 9: + IC(0.483 ns) + CELL(0.206 ns) = 10.750 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 1; COMB Node = '74192:inst1|103'
            Info: 10: + IC(1.774 ns) + CELL(0.970 ns) = 13.494 ns; Loc. = LCFF_X12_Y10_N13; Fanout = 4; REG Node = '74192:inst1|26'
            Info: 11: + IC(1.942 ns) + CELL(0.534 ns) = 15.970 ns; Loc. = LCCOMB_X6_Y6_N20; Fanout = 3; COMB Node = '74192:inst1|74~0'
            Info: 12: + IC(1.049 ns) + CELL(0.646 ns) = 17.665 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = '74192:inst1|101'
            Info: 13: + IC(1.707 ns) + CELL(0.970 ns) = 20.342 ns; Loc. = LCFF_X19_Y5_N1; Fanout = 5; REG Node = '74192:inst1|24'
            Info: 14: + IC(2.204 ns) + CELL(0.370 ns) = 22.916 ns; Loc. = LCCOMB_X6_Y6_N10; Fanout = 1; COMB Node = '74192:inst1|100~0'
            Info: 15: + IC(1.006 ns) + CELL(0.370 ns) = 24.292 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 1; COMB Node = '74192:inst1|100'
            Info: 16: + IC(0.316 ns) + CELL(0.970 ns) = 25.578 ns; Loc. = LCFF_X10_Y6_N27; Fanout = 5; REG Node = '74192:inst1|23'
            Info: 17: + IC(0.457 ns) + CELL(0.202 ns) = 26.237 ns; Loc. = LCCOMB_X10_Y6_N10; Fanout = 2; COMB Node = '74192:inst1|72~0'
            Info: 18: + IC(0.362 ns) + CELL(0.206 ns) = 26.805 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 1; COMB Node = '74192:inst1|102'
            Info: 19: + IC(0.316 ns) + CELL(0.666 ns) = 27.787 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
            Info: Total cell delay = 11.967 ns ( 43.07 % )
            Info: Total interconnect delay = 15.820 ns ( 56.93 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "CPD" has Internal fmax of 44.8 MHz between source register "74192:inst1|25" and destination register "74192:inst1|25" (period= 22.321 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y6_N30; Fanout = 1; COMB Node = '74192:inst1|25~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -21.556 ns
        Info: + Shortest clock path from clock "CPD" to destination register is 6.532 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'CPD'
            Info: 2: + IC(1.256 ns) + CELL(0.539 ns) = 2.885 ns; Loc. = LCCOMB_X6_Y6_N22; Fanout = 4; COMB Node = '74192:inst|71~0'
            Info: 3: + IC(0.395 ns) + CELL(0.615 ns) = 3.895 ns; Loc. = LCCOMB_X6_Y6_N20; Fanout = 3; COMB Node = '74192:inst1|74~0'
            Info: 4: + IC(1.041 ns) + CELL(0.614 ns) = 5.550 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 1; COMB Node = '74192:inst1|102'
            Info: 5: + IC(0.316 ns) + CELL(0.666 ns) = 6.532 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
            Info: Total cell delay = 3.524 ns ( 53.95 % )
            Info: Total interconnect delay = 3.008 ns ( 46.05 % )
        Info: - Longest clock path from clock "CPD" to source register is 28.088 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'CPD'
            Info: 2: + IC(1.426 ns) + CELL(0.366 ns) = 2.882 ns; Loc. = LCCOMB_X6_Y6_N18; Fanout = 1; COMB Node = '74192:inst|103'
            Info: 3: + IC(0.340 ns) + CELL(0.970 ns) = 4.192 ns; Loc. = LCFF_X6_Y6_N25; Fanout = 8; REG Node = '74192:inst|26'
            Info: 4: + IC(0.488 ns) + CELL(0.370 ns) = 5.050 ns; Loc. = LCCOMB_X6_Y6_N22; Fanout = 4; COMB Node = '74192:inst|71~0'
            Info: 5: + IC(0.400 ns) + CELL(0.624 ns) = 6.074 ns; Loc. = LCCOMB_X6_Y6_N4; Fanout = 1; COMB Node = '74192:inst|101'
            Info: 6: + IC(0.615 ns) + CELL(0.970 ns) = 7.659 ns; Loc. = LCFF_X5_Y6_N31; Fanout = 6; REG Node = '74192:inst|24'
            Info: 7: + IC(0.741 ns) + CELL(0.647 ns) = 9.047 ns; Loc. = LCCOMB_X6_Y6_N28; Fanout = 1; COMB Node = '74192:inst|100'
            Info: 8: + IC(0.345 ns) + CELL(0.970 ns) = 10.362 ns; Loc. = LCFF_X6_Y6_N27; Fanout = 8; REG Node = '74192:inst|23'
            Info: 9: + IC(0.483 ns) + CELL(0.206 ns) = 11.051 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 1; COMB Node = '74192:inst1|103'
            Info: 10: + IC(1.774 ns) + CELL(0.970 ns) = 13.795 ns; Loc. = LCFF_X12_Y10_N13; Fanout = 4; REG Node = '74192:inst1|26'
            Info: 11: + IC(1.942 ns) + CELL(0.534 ns) = 16.271 ns; Loc. = LCCOMB_X6_Y6_N20; Fanout = 3; COMB Node = '74192:inst1|74~0'
            Info: 12: + IC(1.049 ns) + CELL(0.646 ns) = 17.966 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = '74192:inst1|101'
            Info: 13: + IC(1.707 ns) + CELL(0.970 ns) = 20.643 ns; Loc. = LCFF_X19_Y5_N1; Fanout = 5; REG Node = '74192:inst1|24'
            Info: 14: + IC(2.204 ns) + CELL(0.370 ns) = 23.217 ns; Loc. = LCCOMB_X6_Y6_N10; Fanout = 1; COMB Node = '74192:inst1|100~0'
            Info: 15: + IC(1.006 ns) + CELL(0.370 ns) = 24.593 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 1; COMB Node = '74192:inst1|100'
            Info: 16: + IC(0.316 ns) + CELL(0.970 ns) = 25.879 ns; Loc. = LCFF_X10_Y6_N27; Fanout = 5; REG Node = '74192:inst1|23'
            Info: 17: + IC(0.457 ns) + CELL(0.202 ns) = 26.538 ns; Loc. = LCCOMB_X10_Y6_N10; Fanout = 2; COMB Node = '74192:inst1|72~0'
            Info: 18: + IC(0.362 ns) + CELL(0.206 ns) = 27.106 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 1; COMB Node = '74192:inst1|102'
            Info: 19: + IC(0.316 ns) + CELL(0.666 ns) = 28.088 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
            Info: Total cell delay = 12.117 ns ( 43.14 % )
            Info: Total interconnect delay = 15.971 ns ( 56.86 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "CPU" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "74192:inst1|25" and destination pin or register "74192:inst1|25" for clock "CPU" (Hold time is 22.026 ns)
    Info: + Largest clock skew is 22.525 ns
        Info: + Longest clock path from clock "CPU" to destination register is 27.787 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CPU'
            Info: 2: + IC(1.275 ns) + CELL(0.206 ns) = 2.581 ns; Loc. = LCCOMB_X6_Y6_N18; Fanout = 1; COMB Node = '74192:inst|103'
            Info: 3: + IC(0.340 ns) + CELL(0.970 ns) = 3.891 ns; Loc. = LCFF_X6_Y6_N25; Fanout = 8; REG Node = '74192:inst|26'
            Info: 4: + IC(0.488 ns) + CELL(0.370 ns) = 4.749 ns; Loc. = LCCOMB_X6_Y6_N22; Fanout = 4; COMB Node = '74192:inst|71~0'
            Info: 5: + IC(0.400 ns) + CELL(0.624 ns) = 5.773 ns; Loc. = LCCOMB_X6_Y6_N4; Fanout = 1; COMB Node = '74192:inst|101'
            Info: 6: + IC(0.615 ns) + CELL(0.970 ns) = 7.358 ns; Loc. = LCFF_X5_Y6_N31; Fanout = 6; REG Node = '74192:inst|24'
            Info: 7: + IC(0.741 ns) + CELL(0.647 ns) = 8.746 ns; Loc. = LCCOMB_X6_Y6_N28; Fanout = 1; COMB Node = '74192:inst|100'
            Info: 8: + IC(0.345 ns) + CELL(0.970 ns) = 10.061 ns; Loc. = LCFF_X6_Y6_N27; Fanout = 8; REG Node = '74192:inst|23'
            Info: 9: + IC(0.483 ns) + CELL(0.206 ns) = 10.750 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 1; COMB Node = '74192:inst1|103'
            Info: 10: + IC(1.774 ns) + CELL(0.970 ns) = 13.494 ns; Loc. = LCFF_X12_Y10_N13; Fanout = 4; REG Node = '74192:inst1|26'
            Info: 11: + IC(1.942 ns) + CELL(0.534 ns) = 15.970 ns; Loc. = LCCOMB_X6_Y6_N20; Fanout = 3; COMB Node = '74192:inst1|74~0'
            Info: 12: + IC(1.049 ns) + CELL(0.646 ns) = 17.665 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = '74192:inst1|101'
            Info: 13: + IC(1.707 ns) + CELL(0.970 ns) = 20.342 ns; Loc. = LCFF_X19_Y5_N1; Fanout = 5; REG Node = '74192:inst1|24'
            Info: 14: + IC(2.204 ns) + CELL(0.370 ns) = 22.916 ns; Loc. = LCCOMB_X6_Y6_N10; Fanout = 1; COMB Node = '74192:inst1|100~0'
            Info: 15: + IC(1.006 ns) + CELL(0.370 ns) = 24.292 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 1; COMB Node = '74192:inst1|100'
            Info: 16: + IC(0.316 ns) + CELL(0.970 ns) = 25.578 ns; Loc. = LCFF_X10_Y6_N27; Fanout = 5; REG Node = '74192:inst1|23'
            Info: 17: + IC(0.457 ns) + CELL(0.202 ns) = 26.237 ns; Loc. = LCCOMB_X10_Y6_N10; Fanout = 2; COMB Node = '74192:inst1|72~0'
            Info: 18: + IC(0.362 ns) + CELL(0.206 ns) = 26.805 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 1; COMB Node = '74192:inst1|102'
            Info: 19: + IC(0.316 ns) + CELL(0.666 ns) = 27.787 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
            Info: Total cell delay = 11.967 ns ( 43.07 % )
            Info: Total interconnect delay = 15.820 ns ( 56.93 % )
        Info: - Shortest clock path from clock "CPU" to source register is 5.262 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CPU'
            Info: 2: + IC(1.287 ns) + CELL(0.499 ns) = 2.886 ns; Loc. = LCCOMB_X6_Y6_N2; Fanout = 3; COMB Node = '74192:inst1|51~0'
            Info: 3: + IC(1.024 ns) + CELL(0.370 ns) = 4.280 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 1; COMB Node = '74192:inst1|102'
            Info: 4: + IC(0.316 ns) + CELL(0.666 ns) = 5.262 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
            Info: Total cell delay = 2.635 ns ( 50.08 % )
            Info: Total interconnect delay = 2.627 ns ( 49.92 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y6_N30; Fanout = 1; COMB Node = '74192:inst1|25~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "CPD" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "74192:inst1|25" and destination pin or register "74192:inst1|25" for clock "CPD" (Hold time is 21.057 ns)
    Info: + Largest clock skew is 21.556 ns
        Info: + Longest clock path from clock "CPD" to destination register is 28.088 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'CPD'
            Info: 2: + IC(1.426 ns) + CELL(0.366 ns) = 2.882 ns; Loc. = LCCOMB_X6_Y6_N18; Fanout = 1; COMB Node = '74192:inst|103'
            Info: 3: + IC(0.340 ns) + CELL(0.970 ns) = 4.192 ns; Loc. = LCFF_X6_Y6_N25; Fanout = 8; REG Node = '74192:inst|26'
            Info: 4: + IC(0.488 ns) + CELL(0.370 ns) = 5.050 ns; Loc. = LCCOMB_X6_Y6_N22; Fanout = 4; COMB Node = '74192:inst|71~0'
            Info: 5: + IC(0.400 ns) + CELL(0.624 ns) = 6.074 ns; Loc. = LCCOMB_X6_Y6_N4; Fanout = 1; COMB Node = '74192:inst|101'
            Info: 6: + IC(0.615 ns) + CELL(0.970 ns) = 7.659 ns; Loc. = LCFF_X5_Y6_N31; Fanout = 6; REG Node = '74192:inst|24'
            Info: 7: + IC(0.741 ns) + CELL(0.647 ns) = 9.047 ns; Loc. = LCCOMB_X6_Y6_N28; Fanout = 1; COMB Node = '74192:inst|100'
            Info: 8: + IC(0.345 ns) + CELL(0.970 ns) = 10.362 ns; Loc. = LCFF_X6_Y6_N27; Fanout = 8; REG Node = '74192:inst|23'
            Info: 9: + IC(0.483 ns) + CELL(0.206 ns) = 11.051 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 1; COMB Node = '74192:inst1|103'
            Info: 10: + IC(1.774 ns) + CELL(0.970 ns) = 13.795 ns; Loc. = LCFF_X12_Y10_N13; Fanout = 4; REG Node = '74192:inst1|26'
            Info: 11: + IC(1.942 ns) + CELL(0.534 ns) = 16.271 ns; Loc. = LCCOMB_X6_Y6_N20; Fanout = 3; COMB Node = '74192:inst1|74~0'
            Info: 12: + IC(1.049 ns) + CELL(0.646 ns) = 17.966 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = '74192:inst1|101'
            Info: 13: + IC(1.707 ns) + CELL(0.970 ns) = 20.643 ns; Loc. = LCFF_X19_Y5_N1; Fanout = 5; REG Node = '74192:inst1|24'
            Info: 14: + IC(2.204 ns) + CELL(0.370 ns) = 23.217 ns; Loc. = LCCOMB_X6_Y6_N10; Fanout = 1; COMB Node = '74192:inst1|100~0'
            Info: 15: + IC(1.006 ns) + CELL(0.370 ns) = 24.593 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 1; COMB Node = '74192:inst1|100'
            Info: 16: + IC(0.316 ns) + CELL(0.970 ns) = 25.879 ns; Loc. = LCFF_X10_Y6_N27; Fanout = 5; REG Node = '74192:inst1|23'
            Info: 17: + IC(0.457 ns) + CELL(0.202 ns) = 26.538 ns; Loc. = LCCOMB_X10_Y6_N10; Fanout = 2; COMB Node = '74192:inst1|72~0'
            Info: 18: + IC(0.362 ns) + CELL(0.206 ns) = 27.106 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 1; COMB Node = '74192:inst1|102'
            Info: 19: + IC(0.316 ns) + CELL(0.666 ns) = 28.088 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
            Info: Total cell delay = 12.117 ns ( 43.14 % )
            Info: Total interconnect delay = 15.971 ns ( 56.86 % )
        Info: - Shortest clock path from clock "CPD" to source register is 6.532 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'CPD'
            Info: 2: + IC(1.256 ns) + CELL(0.539 ns) = 2.885 ns; Loc. = LCCOMB_X6_Y6_N22; Fanout = 4; COMB Node = '74192:inst|71~0'
            Info: 3: + IC(0.395 ns) + CELL(0.615 ns) = 3.895 ns; Loc. = LCCOMB_X6_Y6_N20; Fanout = 3; COMB Node = '74192:inst1|74~0'
            Info: 4: + IC(1.041 ns) + CELL(0.614 ns) = 5.550 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 1; COMB Node = '74192:inst1|102'
            Info: 5: + IC(0.316 ns) + CELL(0.666 ns) = 6.532 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
            Info: Total cell delay = 3.524 ns ( 53.95 % )
            Info: Total interconnect delay = 3.008 ns ( 46.05 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y6_N30; Fanout = 1; COMB Node = '74192:inst1|25~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tco from clock "CPD" to destination pin "Q5" through register "74192:inst1|25" is 33.594 ns
    Info: + Longest clock path from clock "CPD" to source register is 28.088 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'CPD'
        Info: 2: + IC(1.426 ns) + CELL(0.366 ns) = 2.882 ns; Loc. = LCCOMB_X6_Y6_N18; Fanout = 1; COMB Node = '74192:inst|103'
        Info: 3: + IC(0.340 ns) + CELL(0.970 ns) = 4.192 ns; Loc. = LCFF_X6_Y6_N25; Fanout = 8; REG Node = '74192:inst|26'
        Info: 4: + IC(0.488 ns) + CELL(0.370 ns) = 5.050 ns; Loc. = LCCOMB_X6_Y6_N22; Fanout = 4; COMB Node = '74192:inst|71~0'
        Info: 5: + IC(0.400 ns) + CELL(0.624 ns) = 6.074 ns; Loc. = LCCOMB_X6_Y6_N4; Fanout = 1; COMB Node = '74192:inst|101'
        Info: 6: + IC(0.615 ns) + CELL(0.970 ns) = 7.659 ns; Loc. = LCFF_X5_Y6_N31; Fanout = 6; REG Node = '74192:inst|24'
        Info: 7: + IC(0.741 ns) + CELL(0.647 ns) = 9.047 ns; Loc. = LCCOMB_X6_Y6_N28; Fanout = 1; COMB Node = '74192:inst|100'
        Info: 8: + IC(0.345 ns) + CELL(0.970 ns) = 10.362 ns; Loc. = LCFF_X6_Y6_N27; Fanout = 8; REG Node = '74192:inst|23'
        Info: 9: + IC(0.483 ns) + CELL(0.206 ns) = 11.051 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 1; COMB Node = '74192:inst1|103'
        Info: 10: + IC(1.774 ns) + CELL(0.970 ns) = 13.795 ns; Loc. = LCFF_X12_Y10_N13; Fanout = 4; REG Node = '74192:inst1|26'
        Info: 11: + IC(1.942 ns) + CELL(0.534 ns) = 16.271 ns; Loc. = LCCOMB_X6_Y6_N20; Fanout = 3; COMB Node = '74192:inst1|74~0'
        Info: 12: + IC(1.049 ns) + CELL(0.646 ns) = 17.966 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = '74192:inst1|101'
        Info: 13: + IC(1.707 ns) + CELL(0.970 ns) = 20.643 ns; Loc. = LCFF_X19_Y5_N1; Fanout = 5; REG Node = '74192:inst1|24'
        Info: 14: + IC(2.204 ns) + CELL(0.370 ns) = 23.217 ns; Loc. = LCCOMB_X6_Y6_N10; Fanout = 1; COMB Node = '74192:inst1|100~0'
        Info: 15: + IC(1.006 ns) + CELL(0.370 ns) = 24.593 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 1; COMB Node = '74192:inst1|100'
        Info: 16: + IC(0.316 ns) + CELL(0.970 ns) = 25.879 ns; Loc. = LCFF_X10_Y6_N27; Fanout = 5; REG Node = '74192:inst1|23'
        Info: 17: + IC(0.457 ns) + CELL(0.202 ns) = 26.538 ns; Loc. = LCCOMB_X10_Y6_N10; Fanout = 2; COMB Node = '74192:inst1|72~0'
        Info: 18: + IC(0.362 ns) + CELL(0.206 ns) = 27.106 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 1; COMB Node = '74192:inst1|102'
        Info: 19: + IC(0.316 ns) + CELL(0.666 ns) = 28.088 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
        Info: Total cell delay = 12.117 ns ( 43.14 % )
        Info: Total interconnect delay = 15.971 ns ( 56.86 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.202 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 6; REG Node = '74192:inst1|25'
        Info: 2: + IC(2.136 ns) + CELL(3.066 ns) = 5.202 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'Q5'
        Info: Total cell delay = 3.066 ns ( 58.94 % )
        Info: Total interconnect delay = 2.136 ns ( 41.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Tue Nov 09 11:34:51 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


