{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 16:30:16 2018 " "Info: Processing started: Fri May 04 16:30:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DEC -c DEC " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DEC -c DEC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DEC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec-behav " "Info: Found design unit 1: dec-behav" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 dec " "Info: Found entity 1: dec" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DEC " "Info: Elaborating entity \"DEC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y DEC.vhd(14) " "Warning (10631): VHDL Process Statement warning at DEC.vhd(14): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] DEC.vhd(14) " "Info (10041): Inferred latch for \"Y\[0\]\" at DEC.vhd(14)" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] DEC.vhd(14) " "Info (10041): Inferred latch for \"Y\[1\]\" at DEC.vhd(14)" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] DEC.vhd(14) " "Info (10041): Inferred latch for \"Y\[2\]\" at DEC.vhd(14)" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] DEC.vhd(14) " "Info (10041): Inferred latch for \"Y\[3\]\" at DEC.vhd(14)" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] DEC.vhd(14) " "Info (10041): Inferred latch for \"Y\[4\]\" at DEC.vhd(14)" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] DEC.vhd(14) " "Info (10041): Inferred latch for \"Y\[5\]\" at DEC.vhd(14)" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] DEC.vhd(14) " "Info (10041): Inferred latch for \"Y\[6\]\" at DEC.vhd(14)" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] DEC.vhd(14) " "Info (10041): Inferred latch for \"Y\[7\]\" at DEC.vhd(14)" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y\[0\]\$latch " "Warning: Latch Y\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA E " "Warning: Ports D and ENA on the latch are fed by the same signal E" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y\[1\]\$latch " "Warning: Latch Y\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA E " "Warning: Ports D and ENA on the latch are fed by the same signal E" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y\[2\]\$latch " "Warning: Latch Y\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA E " "Warning: Ports D and ENA on the latch are fed by the same signal E" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y\[3\]\$latch " "Warning: Latch Y\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA E " "Warning: Ports D and ENA on the latch are fed by the same signal E" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y\[4\]\$latch " "Warning: Latch Y\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA E " "Warning: Ports D and ENA on the latch are fed by the same signal E" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y\[5\]\$latch " "Warning: Latch Y\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA E " "Warning: Ports D and ENA on the latch are fed by the same signal E" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y\[6\]\$latch " "Warning: Latch Y\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA E " "Warning: Ports D and ENA on the latch are fed by the same signal E" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y\[7\]\$latch " "Warning: Latch Y\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA E " "Warning: Ports D and ENA on the latch are fed by the same signal E" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Info: Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 16:30:20 2018 " "Info: Processing ended: Fri May 04 16:30:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
