
Menu_ssd1306.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be60  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001538  0800bff0  0800bff0  0000cff0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d528  0800d528  0000f250  2**0
                  CONTENTS
  4 .ARM          00000008  0800d528  0800d528  0000e528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d530  0800d530  0000f250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d530  0800d530  0000e530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d534  0800d534  0000e534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000250  20000000  0800d538  0000f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f250  2**0
                  CONTENTS
 10 .bss          000006e4  20000250  20000250  0000f250  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000934  20000934  0000f250  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f250  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001155a  00000000  00000000  0000f280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023bf  00000000  00000000  000207da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001088  00000000  00000000  00022ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d06  00000000  00000000  00023c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000229d6  00000000  00000000  0002492e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013f21  00000000  00000000  00047304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0d02  00000000  00000000  0005b225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  0012bf27  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005fdc  00000000  00000000  0012bfb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  00131f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000250 	.word	0x20000250
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bfd8 	.word	0x0800bfd8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000254 	.word	0x20000254
 80001cc:	0800bfd8 	.word	0x0800bfd8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <MPU6050_Init>:
uint16_t low_pass_filter(uint16_t new_value) {
	filtered_value = (alpha * new_value) + ((1 - alpha) * filtered_value);
	return filtered_value;
}

void MPU6050_Init(void) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af04      	add	r7, sp, #16

	uint8_t check;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x75, 1, &check, 1, 1000); // check device ID WHO_AM_I
 8000fea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fee:	9302      	str	r3, [sp, #8]
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	9301      	str	r3, [sp, #4]
 8000ff4:	1dfb      	adds	r3, r7, #7
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	2275      	movs	r2, #117	@ 0x75
 8000ffc:	21d0      	movs	r1, #208	@ 0xd0
 8000ffe:	484f      	ldr	r0, [pc, #316]	@ (800113c <MPU6050_Init+0x158>)
 8001000:	f002 fde8 	bl	8003bd4 <HAL_I2C_Mem_Read>

	if (check == 0x70) {  // 0x68 will be returned by the sensor if OK
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	2b70      	cmp	r3, #112	@ 0x70
 8001008:	f040 8093 	bne.w	8001132 <MPU6050_Init+0x14e>

		HAL_Delay(100);
 800100c:	2064      	movs	r0, #100	@ 0x64
 800100e:	f002 f8b9 	bl	8003184 <HAL_Delay>
		uint8_t Data;
		Data = DEVICE_RESET;
 8001012:	2380      	movs	r3, #128	@ 0x80
 8001014:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1, 1, &check, 1, 1000); //reset do sensor
 8001016:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800101a:	9302      	str	r3, [sp, #8]
 800101c:	2301      	movs	r3, #1
 800101e:	9301      	str	r3, [sp, #4]
 8001020:	1dfb      	adds	r3, r7, #7
 8001022:	9300      	str	r3, [sp, #0]
 8001024:	2301      	movs	r3, #1
 8001026:	226b      	movs	r2, #107	@ 0x6b
 8001028:	21d0      	movs	r1, #208	@ 0xd0
 800102a:	4844      	ldr	r0, [pc, #272]	@ (800113c <MPU6050_Init+0x158>)
 800102c:	f002 fcd8 	bl	80039e0 <HAL_I2C_Mem_Write>

		Data = 0b00000111;
 8001030:	2307      	movs	r3, #7
 8001032:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SIGNAL_PATH_RESET, 1, &Data, 1,
 8001034:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001038:	9302      	str	r3, [sp, #8]
 800103a:	2301      	movs	r3, #1
 800103c:	9301      	str	r3, [sp, #4]
 800103e:	1dbb      	adds	r3, r7, #6
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2301      	movs	r3, #1
 8001044:	2268      	movs	r2, #104	@ 0x68
 8001046:	21d0      	movs	r1, #208	@ 0xd0
 8001048:	483c      	ldr	r0, [pc, #240]	@ (800113c <MPU6050_Init+0x158>)
 800104a:	f002 fcc9 	bl	80039e0 <HAL_I2C_Mem_Write>
				1000);	//reset dos filtros digitais
		HAL_Delay(100);
 800104e:	2064      	movs	r0, #100	@ 0x64
 8001050:	f002 f898 	bl	8003184 <HAL_Delay>

		Data = SIG_COND_RST;
 8001054:	2301      	movs	r3, #1
 8001056:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, USER_CTRL, 1, &Data, 1, 1000);//reseta os registradores de dados do sensor
 8001058:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105c:	9302      	str	r3, [sp, #8]
 800105e:	2301      	movs	r3, #1
 8001060:	9301      	str	r3, [sp, #4]
 8001062:	1dbb      	adds	r3, r7, #6
 8001064:	9300      	str	r3, [sp, #0]
 8001066:	2301      	movs	r3, #1
 8001068:	226a      	movs	r2, #106	@ 0x6a
 800106a:	21d0      	movs	r1, #208	@ 0xd0
 800106c:	4833      	ldr	r0, [pc, #204]	@ (800113c <MPU6050_Init+0x158>)
 800106e:	f002 fcb7 	bl	80039e0 <HAL_I2C_Mem_Write>
		HAL_Delay(100);
 8001072:	2064      	movs	r0, #100	@ 0x64
 8001074:	f002 f886 	bl	8003184 <HAL_Delay>

		Data = 0b001;
 8001078:	2301      	movs	r3, #1
 800107a:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1, 1, &Data, 1, 1000);	//seleciona a melhor fonte de clock disponvel (PLL do giroscpio)
 800107c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001080:	9302      	str	r3, [sp, #8]
 8001082:	2301      	movs	r3, #1
 8001084:	9301      	str	r3, [sp, #4]
 8001086:	1dbb      	adds	r3, r7, #6
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	2301      	movs	r3, #1
 800108c:	226b      	movs	r2, #107	@ 0x6b
 800108e:	21d0      	movs	r1, #208	@ 0xd0
 8001090:	482a      	ldr	r0, [pc, #168]	@ (800113c <MPU6050_Init+0x158>)
 8001092:	f002 fca5 	bl	80039e0 <HAL_I2C_Mem_Write>
		HAL_Delay(100);
 8001096:	2064      	movs	r0, #100	@ 0x64
 8001098:	f002 f874 	bl	8003184 <HAL_Delay>

		Data = 0b100;
 800109c:	2304      	movs	r3, #4
 800109e:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, CONFIG, 1, &Data, 1, 1000);	//parmetros de amostragem e filtragem (Fs=1kHz, gyro_BW=20Hz, temp_BW=20Hz)
 80010a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010a4:	9302      	str	r3, [sp, #8]
 80010a6:	2301      	movs	r3, #1
 80010a8:	9301      	str	r3, [sp, #4]
 80010aa:	1dbb      	adds	r3, r7, #6
 80010ac:	9300      	str	r3, [sp, #0]
 80010ae:	2301      	movs	r3, #1
 80010b0:	221a      	movs	r2, #26
 80010b2:	21d0      	movs	r1, #208	@ 0xd0
 80010b4:	4821      	ldr	r0, [pc, #132]	@ (800113c <MPU6050_Init+0x158>)
 80010b6:	f002 fc93 	bl	80039e0 <HAL_I2C_Mem_Write>

		Data = 0x00;
 80010ba:	2300      	movs	r3, #0
 80010bc:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG, 1, &Data, 1, 1000);//escala de leitura do giroscpio (250/s)
 80010be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010c2:	9302      	str	r3, [sp, #8]
 80010c4:	2301      	movs	r3, #1
 80010c6:	9301      	str	r3, [sp, #4]
 80010c8:	1dbb      	adds	r3, r7, #6
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	2301      	movs	r3, #1
 80010ce:	221b      	movs	r2, #27
 80010d0:	21d0      	movs	r1, #208	@ 0xd0
 80010d2:	481a      	ldr	r0, [pc, #104]	@ (800113c <MPU6050_Init+0x158>)
 80010d4:	f002 fc84 	bl	80039e0 <HAL_I2C_Mem_Write>

		Data = 0x00;
 80010d8:	2300      	movs	r3, #0
 80010da:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG, 1, &Data, 1,
 80010dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e0:	9302      	str	r3, [sp, #8]
 80010e2:	2301      	movs	r3, #1
 80010e4:	9301      	str	r3, [sp, #4]
 80010e6:	1dbb      	adds	r3, r7, #6
 80010e8:	9300      	str	r3, [sp, #0]
 80010ea:	2301      	movs	r3, #1
 80010ec:	221c      	movs	r2, #28
 80010ee:	21d0      	movs	r1, #208	@ 0xd0
 80010f0:	4812      	ldr	r0, [pc, #72]	@ (800113c <MPU6050_Init+0x158>)
 80010f2:	f002 fc75 	bl	80039e0 <HAL_I2C_Mem_Write>
				1000);		//escala da de leitura do acelermetro (2g)

		Data = 0b100;
 80010f6:	2304      	movs	r3, #4
 80010f8:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG2, 1, &Data, 1,
 80010fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010fe:	9302      	str	r3, [sp, #8]
 8001100:	2301      	movs	r3, #1
 8001102:	9301      	str	r3, [sp, #4]
 8001104:	1dbb      	adds	r3, r7, #6
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	2301      	movs	r3, #1
 800110a:	221d      	movs	r2, #29
 800110c:	21d0      	movs	r1, #208	@ 0xd0
 800110e:	480b      	ldr	r0, [pc, #44]	@ (800113c <MPU6050_Init+0x158>)
 8001110:	f002 fc66 	bl	80039e0 <HAL_I2C_Mem_Write>
				1000);		//parmetros do LPF (Fs=1kHz, accel_BW=20Hz)

		Data = 9;
 8001114:	2309      	movs	r3, #9
 8001116:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV, 1, &Data, 1, 1000);	//taxa de amostragem de sada [1kHz/(1+9) = 100sps]
 8001118:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800111c:	9302      	str	r3, [sp, #8]
 800111e:	2301      	movs	r3, #1
 8001120:	9301      	str	r3, [sp, #4]
 8001122:	1dbb      	adds	r3, r7, #6
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	2301      	movs	r3, #1
 8001128:	2219      	movs	r2, #25
 800112a:	21d0      	movs	r1, #208	@ 0xd0
 800112c:	4803      	ldr	r0, [pc, #12]	@ (800113c <MPU6050_Init+0x158>)
 800112e:	f002 fc57 	bl	80039e0 <HAL_I2C_Mem_Write>
	}
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	200002f4 	.word	0x200002f4

08001140 <menu>:

void menu(void) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af02      	add	r7, sp, #8
	ssd1306_Fill(0);
 8001146:	2000      	movs	r0, #0
 8001148:	f004 ff60 	bl	800600c <ssd1306_Fill>
	ssd1306_SetCursor(25, 5);
 800114c:	2105      	movs	r1, #5
 800114e:	2019      	movs	r0, #25
 8001150:	f005 f8a6 	bl	80062a0 <ssd1306_SetCursor>
	ssd1306_WriteString(menu_items[item_sel_previous], Font_7x10, 1);
 8001154:	4b4a      	ldr	r3, [pc, #296]	@ (8001280 <menu+0x140>)
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	4613      	mov	r3, r2
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	009b      	lsls	r3, r3, #2
 8001160:	4a48      	ldr	r2, [pc, #288]	@ (8001284 <menu+0x144>)
 8001162:	1898      	adds	r0, r3, r2
 8001164:	4b48      	ldr	r3, [pc, #288]	@ (8001288 <menu+0x148>)
 8001166:	2201      	movs	r2, #1
 8001168:	9200      	str	r2, [sp, #0]
 800116a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800116c:	f005 f872 	bl	8006254 <ssd1306_WriteString>
	ssd1306_DrawBitmap(4, 2, bitmap_icons[item_sel_previous], 16, 16, 1);
 8001170:	4b43      	ldr	r3, [pc, #268]	@ (8001280 <menu+0x140>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a45      	ldr	r2, [pc, #276]	@ (800128c <menu+0x14c>)
 8001176:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800117a:	2301      	movs	r3, #1
 800117c:	9301      	str	r3, [sp, #4]
 800117e:	2310      	movs	r3, #16
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	2310      	movs	r3, #16
 8001184:	2102      	movs	r1, #2
 8001186:	2004      	movs	r0, #4
 8001188:	f005 f993 	bl	80064b2 <ssd1306_DrawBitmap>
	ssd1306_SetCursor(25, 5 + 20 + 2);
 800118c:	211b      	movs	r1, #27
 800118e:	2019      	movs	r0, #25
 8001190:	f005 f886 	bl	80062a0 <ssd1306_SetCursor>
	ssd1306_WriteString(menu_items[item_selected], Font_7x10, 1);
 8001194:	4b3e      	ldr	r3, [pc, #248]	@ (8001290 <menu+0x150>)
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	4613      	mov	r3, r2
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	4413      	add	r3, r2
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	4a38      	ldr	r2, [pc, #224]	@ (8001284 <menu+0x144>)
 80011a2:	1898      	adds	r0, r3, r2
 80011a4:	4b38      	ldr	r3, [pc, #224]	@ (8001288 <menu+0x148>)
 80011a6:	2201      	movs	r2, #1
 80011a8:	9200      	str	r2, [sp, #0]
 80011aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011ac:	f005 f852 	bl	8006254 <ssd1306_WriteString>
	ssd1306_DrawBitmap(4, 24, bitmap_icons[item_selected], 16, 16, 1);
 80011b0:	4b37      	ldr	r3, [pc, #220]	@ (8001290 <menu+0x150>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a35      	ldr	r2, [pc, #212]	@ (800128c <menu+0x14c>)
 80011b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011ba:	2301      	movs	r3, #1
 80011bc:	9301      	str	r3, [sp, #4]
 80011be:	2310      	movs	r3, #16
 80011c0:	9300      	str	r3, [sp, #0]
 80011c2:	2310      	movs	r3, #16
 80011c4:	2118      	movs	r1, #24
 80011c6:	2004      	movs	r0, #4
 80011c8:	f005 f973 	bl	80064b2 <ssd1306_DrawBitmap>
	ssd1306_SetCursor(25, 5 + 20 + 20 + 2 + 2);
 80011cc:	2131      	movs	r1, #49	@ 0x31
 80011ce:	2019      	movs	r0, #25
 80011d0:	f005 f866 	bl	80062a0 <ssd1306_SetCursor>
	ssd1306_WriteString(menu_items[item_sel_next], Font_7x10, 1);
 80011d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001294 <menu+0x154>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	4613      	mov	r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	4413      	add	r3, r2
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	4a28      	ldr	r2, [pc, #160]	@ (8001284 <menu+0x144>)
 80011e2:	1898      	adds	r0, r3, r2
 80011e4:	4b28      	ldr	r3, [pc, #160]	@ (8001288 <menu+0x148>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	9200      	str	r2, [sp, #0]
 80011ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011ec:	f005 f832 	bl	8006254 <ssd1306_WriteString>
	ssd1306_DrawBitmap(4, 46, bitmap_icons[item_sel_next], 16, 16, 1);
 80011f0:	4b28      	ldr	r3, [pc, #160]	@ (8001294 <menu+0x154>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a25      	ldr	r2, [pc, #148]	@ (800128c <menu+0x14c>)
 80011f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011fa:	2301      	movs	r3, #1
 80011fc:	9301      	str	r3, [sp, #4]
 80011fe:	2310      	movs	r3, #16
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	2310      	movs	r3, #16
 8001204:	212e      	movs	r1, #46	@ 0x2e
 8001206:	2004      	movs	r0, #4
 8001208:	f005 f953 	bl	80064b2 <ssd1306_DrawBitmap>

	ssd1306_DrawBitmap(0, 22, bitmap_item_sel_outline, 128, 21, 1);
 800120c:	2301      	movs	r3, #1
 800120e:	9301      	str	r3, [sp, #4]
 8001210:	2315      	movs	r3, #21
 8001212:	9300      	str	r3, [sp, #0]
 8001214:	2380      	movs	r3, #128	@ 0x80
 8001216:	4a20      	ldr	r2, [pc, #128]	@ (8001298 <menu+0x158>)
 8001218:	2116      	movs	r1, #22
 800121a:	2000      	movs	r0, #0
 800121c:	f005 f949 	bl	80064b2 <ssd1306_DrawBitmap>
	ssd1306_DrawBitmap(128 - 8, 0, bitmap_scrollbar_background, 8, 64, 1);
 8001220:	2301      	movs	r3, #1
 8001222:	9301      	str	r3, [sp, #4]
 8001224:	2340      	movs	r3, #64	@ 0x40
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2308      	movs	r3, #8
 800122a:	4a1c      	ldr	r2, [pc, #112]	@ (800129c <menu+0x15c>)
 800122c:	2100      	movs	r1, #0
 800122e:	2078      	movs	r0, #120	@ 0x78
 8001230:	f005 f93f 	bl	80064b2 <ssd1306_DrawBitmap>
	ssd1306_DrawRectangle(125, 64 / NUM_ITEMS * item_selected, 128,
 8001234:	4b16      	ldr	r3, [pc, #88]	@ (8001290 <menu+0x150>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	b2db      	uxtb	r3, r3
 800123a:	011b      	lsls	r3, r3, #4
 800123c:	b2d9      	uxtb	r1, r3
			(64 / NUM_ITEMS * item_selected + (64 / NUM_ITEMS)), 1);
 800123e:	4b14      	ldr	r3, [pc, #80]	@ (8001290 <menu+0x150>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	3301      	adds	r3, #1
	ssd1306_DrawRectangle(125, 64 / NUM_ITEMS * item_selected, 128,
 8001244:	b2db      	uxtb	r3, r3
 8001246:	011b      	lsls	r3, r3, #4
 8001248:	b2db      	uxtb	r3, r3
 800124a:	2201      	movs	r2, #1
 800124c:	9200      	str	r2, [sp, #0]
 800124e:	2280      	movs	r2, #128	@ 0x80
 8001250:	207d      	movs	r0, #125	@ 0x7d
 8001252:	f005 f8a9 	bl	80063a8 <ssd1306_DrawRectangle>
	ssd1306_DrawRectangle(126, 64 / NUM_ITEMS * item_selected, 127,
 8001256:	4b0e      	ldr	r3, [pc, #56]	@ (8001290 <menu+0x150>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	011b      	lsls	r3, r3, #4
 800125e:	b2d9      	uxtb	r1, r3
			(64 / NUM_ITEMS * item_selected + (64 / NUM_ITEMS)), 1);
 8001260:	4b0b      	ldr	r3, [pc, #44]	@ (8001290 <menu+0x150>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	3301      	adds	r3, #1
	ssd1306_DrawRectangle(126, 64 / NUM_ITEMS * item_selected, 127,
 8001266:	b2db      	uxtb	r3, r3
 8001268:	011b      	lsls	r3, r3, #4
 800126a:	b2db      	uxtb	r3, r3
 800126c:	2201      	movs	r2, #1
 800126e:	9200      	str	r2, [sp, #0]
 8001270:	227f      	movs	r2, #127	@ 0x7f
 8001272:	207e      	movs	r0, #126	@ 0x7e
 8001274:	f005 f898 	bl	80063a8 <ssd1306_DrawRectangle>
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20000270 	.word	0x20000270
 8001284:	20000010 	.word	0x20000010
 8001288:	0800d080 	.word	0x0800d080
 800128c:	20000000 	.word	0x20000000
 8001290:	2000026c 	.word	0x2000026c
 8001294:	20000274 	.word	0x20000274
 8001298:	0800c1b0 	.word	0x0800c1b0
 800129c:	0800c170 	.word	0x0800c170

080012a0 <print_gyro>:
		ssd1306_SetCursor(5, 30); //Posiciona o "cursor" no pixel correspondente
		ssd1306_WriteString("INERCIAL OFF", Font_6x8, 1); //Escreve o texto no buffer
	}
}

void print_gyro(void) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af04      	add	r7, sp, #16
	uint8_t check;
	// check device ID WHO_AM_I
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x75, 1, &check, 1, 1000);
 80012a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012aa:	9302      	str	r3, [sp, #8]
 80012ac:	2301      	movs	r3, #1
 80012ae:	9301      	str	r3, [sp, #4]
 80012b0:	1dfb      	adds	r3, r7, #7
 80012b2:	9300      	str	r3, [sp, #0]
 80012b4:	2301      	movs	r3, #1
 80012b6:	2275      	movs	r2, #117	@ 0x75
 80012b8:	21d0      	movs	r1, #208	@ 0xd0
 80012ba:	4845      	ldr	r0, [pc, #276]	@ (80013d0 <print_gyro+0x130>)
 80012bc:	f002 fc8a 	bl	8003bd4 <HAL_I2C_Mem_Read>
	if (check == 0x70) {
 80012c0:	79fb      	ldrb	r3, [r7, #7]
 80012c2:	2b70      	cmp	r3, #112	@ 0x70
 80012c4:	d175      	bne.n	80013b2 <print_gyro+0x112>

		char buffer_floats[7];
		ssd1306_Fill(0); //Seta todos os pixels do buffer para branco
 80012c6:	2000      	movs	r0, #0
 80012c8:	f004 fea0 	bl	800600c <ssd1306_Fill>
		ssd1306_SetCursor(35, 1);
 80012cc:	2101      	movs	r1, #1
 80012ce:	2023      	movs	r0, #35	@ 0x23
 80012d0:	f004 ffe6 	bl	80062a0 <ssd1306_SetCursor>
		ssd1306_WriteString("GYROSCOPE", Font_7x10, 1);
 80012d4:	4b3f      	ldr	r3, [pc, #252]	@ (80013d4 <print_gyro+0x134>)
 80012d6:	2201      	movs	r2, #1
 80012d8:	9200      	str	r2, [sp, #0]
 80012da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012dc:	483e      	ldr	r0, [pc, #248]	@ (80013d8 <print_gyro+0x138>)
 80012de:	f004 ffb9 	bl	8006254 <ssd1306_WriteString>
		ssd1306_FillRectangle(1, 15, 128, 16, 1);
 80012e2:	2301      	movs	r3, #1
 80012e4:	9300      	str	r3, [sp, #0]
 80012e6:	2310      	movs	r3, #16
 80012e8:	2280      	movs	r2, #128	@ 0x80
 80012ea:	210f      	movs	r1, #15
 80012ec:	2001      	movs	r0, #1
 80012ee:	f005 f892 	bl	8006416 <ssd1306_FillRectangle>
		ssd1306_DrawRectangle(1, 20, 127, 63, 1);
 80012f2:	2301      	movs	r3, #1
 80012f4:	9300      	str	r3, [sp, #0]
 80012f6:	233f      	movs	r3, #63	@ 0x3f
 80012f8:	227f      	movs	r2, #127	@ 0x7f
 80012fa:	2114      	movs	r1, #20
 80012fc:	2001      	movs	r0, #1
 80012fe:	f005 f853 	bl	80063a8 <ssd1306_DrawRectangle>

		ssd1306_SetCursor(7, 25); //Posiciona o "cursor" no pixel correspondente
 8001302:	2119      	movs	r1, #25
 8001304:	2007      	movs	r0, #7
 8001306:	f004 ffcb 	bl	80062a0 <ssd1306_SetCursor>
		ssd1306_WriteString("GYRO X: ", Font_6x8, 1); //Escreve o texto no buffer
 800130a:	4b34      	ldr	r3, [pc, #208]	@ (80013dc <print_gyro+0x13c>)
 800130c:	2201      	movs	r2, #1
 800130e:	9200      	str	r2, [sp, #0]
 8001310:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001312:	4833      	ldr	r0, [pc, #204]	@ (80013e0 <print_gyro+0x140>)
 8001314:	f004 ff9e 	bl	8006254 <ssd1306_WriteString>
		sprintf(buffer_floats, "%.0f", RateRoll);
 8001318:	4b32      	ldr	r3, [pc, #200]	@ (80013e4 <print_gyro+0x144>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff f913 	bl	8000548 <__aeabi_f2d>
 8001322:	4602      	mov	r2, r0
 8001324:	460b      	mov	r3, r1
 8001326:	4638      	mov	r0, r7
 8001328:	492f      	ldr	r1, [pc, #188]	@ (80013e8 <print_gyro+0x148>)
 800132a:	f006 f8b1 	bl	8007490 <siprintf>
		ssd1306_WriteString(buffer_floats, Font_6x8, 1); //Escreve o texto no buffer
 800132e:	4b2b      	ldr	r3, [pc, #172]	@ (80013dc <print_gyro+0x13c>)
 8001330:	4638      	mov	r0, r7
 8001332:	2201      	movs	r2, #1
 8001334:	9200      	str	r2, [sp, #0]
 8001336:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001338:	f004 ff8c 	bl	8006254 <ssd1306_WriteString>
		ssd1306_SetCursor(7, 39); //Posiciona o "cursor" no pixel correspondente
 800133c:	2127      	movs	r1, #39	@ 0x27
 800133e:	2007      	movs	r0, #7
 8001340:	f004 ffae 	bl	80062a0 <ssd1306_SetCursor>
		ssd1306_WriteString("GYRO Y: ", Font_6x8, 1); //Escreve o texto no buffer
 8001344:	4b25      	ldr	r3, [pc, #148]	@ (80013dc <print_gyro+0x13c>)
 8001346:	2201      	movs	r2, #1
 8001348:	9200      	str	r2, [sp, #0]
 800134a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800134c:	4827      	ldr	r0, [pc, #156]	@ (80013ec <print_gyro+0x14c>)
 800134e:	f004 ff81 	bl	8006254 <ssd1306_WriteString>
		sprintf(buffer_floats, "%.0f", RatePitch);
 8001352:	4b27      	ldr	r3, [pc, #156]	@ (80013f0 <print_gyro+0x150>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff f8f6 	bl	8000548 <__aeabi_f2d>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	4638      	mov	r0, r7
 8001362:	4921      	ldr	r1, [pc, #132]	@ (80013e8 <print_gyro+0x148>)
 8001364:	f006 f894 	bl	8007490 <siprintf>
		ssd1306_WriteString(buffer_floats, Font_6x8, 1); //Escreve o texto no buffer
 8001368:	4b1c      	ldr	r3, [pc, #112]	@ (80013dc <print_gyro+0x13c>)
 800136a:	4638      	mov	r0, r7
 800136c:	2201      	movs	r2, #1
 800136e:	9200      	str	r2, [sp, #0]
 8001370:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001372:	f004 ff6f 	bl	8006254 <ssd1306_WriteString>
		ssd1306_SetCursor(7, 53); //Posiciona o "cursor" no pixel correspondente
 8001376:	2135      	movs	r1, #53	@ 0x35
 8001378:	2007      	movs	r0, #7
 800137a:	f004 ff91 	bl	80062a0 <ssd1306_SetCursor>
		ssd1306_WriteString("GYRO Z: ", Font_6x8, 1); //Escreve o texto no buffer
 800137e:	4b17      	ldr	r3, [pc, #92]	@ (80013dc <print_gyro+0x13c>)
 8001380:	2201      	movs	r2, #1
 8001382:	9200      	str	r2, [sp, #0]
 8001384:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001386:	481b      	ldr	r0, [pc, #108]	@ (80013f4 <print_gyro+0x154>)
 8001388:	f004 ff64 	bl	8006254 <ssd1306_WriteString>
		sprintf(buffer_floats, "%.0f", RateYaw);
 800138c:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <print_gyro+0x158>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff f8d9 	bl	8000548 <__aeabi_f2d>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	4638      	mov	r0, r7
 800139c:	4912      	ldr	r1, [pc, #72]	@ (80013e8 <print_gyro+0x148>)
 800139e:	f006 f877 	bl	8007490 <siprintf>
		ssd1306_WriteString(buffer_floats, Font_6x8, 1); //Escreve o texto no bufferr
 80013a2:	4b0e      	ldr	r3, [pc, #56]	@ (80013dc <print_gyro+0x13c>)
 80013a4:	4638      	mov	r0, r7
 80013a6:	2201      	movs	r2, #1
 80013a8:	9200      	str	r2, [sp, #0]
 80013aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013ac:	f004 ff52 	bl	8006254 <ssd1306_WriteString>

	} else {
		ssd1306_SetCursor(5, 30); //Posiciona o "cursor" no pixel correspondente
		ssd1306_WriteString("INERCIAL OFF", Font_6x8, 1); //Escreve o texto no buffer
	}
}
 80013b0:	e00a      	b.n	80013c8 <print_gyro+0x128>
		ssd1306_SetCursor(5, 30); //Posiciona o "cursor" no pixel correspondente
 80013b2:	211e      	movs	r1, #30
 80013b4:	2005      	movs	r0, #5
 80013b6:	f004 ff73 	bl	80062a0 <ssd1306_SetCursor>
		ssd1306_WriteString("INERCIAL OFF", Font_6x8, 1); //Escreve o texto no buffer
 80013ba:	4b08      	ldr	r3, [pc, #32]	@ (80013dc <print_gyro+0x13c>)
 80013bc:	2201      	movs	r2, #1
 80013be:	9200      	str	r2, [sp, #0]
 80013c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013c2:	480e      	ldr	r0, [pc, #56]	@ (80013fc <print_gyro+0x15c>)
 80013c4:	f004 ff46 	bl	8006254 <ssd1306_WriteString>
}
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	200002f4 	.word	0x200002f4
 80013d4:	0800d080 	.word	0x0800d080
 80013d8:	0800c03c 	.word	0x0800c03c
 80013dc:	0800d074 	.word	0x0800d074
 80013e0:	0800c048 	.word	0x0800c048
 80013e4:	200002cc 	.word	0x200002cc
 80013e8:	0800c054 	.word	0x0800c054
 80013ec:	0800c05c 	.word	0x0800c05c
 80013f0:	200002d0 	.word	0x200002d0
 80013f4:	0800c068 	.word	0x0800c068
 80013f8:	200002d4 	.word	0x200002d4
 80013fc:	0800c02c 	.word	0x0800c02c

08001400 <calibration>:

void calibration(void) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b096      	sub	sp, #88	@ 0x58
 8001404:	af04      	add	r7, sp, #16

	const uint16_t MAX_SAMPLE = 1000; //quantidade de amostras usadas no clculo da mdia dos valores de offset
 8001406:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800140a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	int32_t ACC_RAW_ACCEL_X, ACC_RAW_ACCEL_Y, ACC_RAW_ACCEL_Z;//valores acumulados do acelermetro
	int32_t ACC_RAW_GYRO_X, ACC_RAW_GYRO_Y, ACC_RAW_GYRO_Z;	//valores acumulados do giroscpio
	char buffer_float[5]; //buffer para impresso de variveis na tela do display

	//acumuladores dos valores crus do sensor
	ACC_RAW_ACCEL_X = 0;
 800140c:	2300      	movs	r3, #0
 800140e:	647b      	str	r3, [r7, #68]	@ 0x44
	ACC_RAW_ACCEL_Y = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	643b      	str	r3, [r7, #64]	@ 0x40
	ACC_RAW_ACCEL_Z = 0;
 8001414:	2300      	movs	r3, #0
 8001416:	63fb      	str	r3, [r7, #60]	@ 0x3c
	ACC_RAW_GYRO_X = 0;
 8001418:	2300      	movs	r3, #0
 800141a:	63bb      	str	r3, [r7, #56]	@ 0x38
	ACC_RAW_GYRO_Y = 0;
 800141c:	2300      	movs	r3, #0
 800141e:	637b      	str	r3, [r7, #52]	@ 0x34
	ACC_RAW_GYRO_Z = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	633b      	str	r3, [r7, #48]	@ 0x30

	ssd1306_Fill(0);
 8001424:	2000      	movs	r0, #0
 8001426:	f004 fdf1 	bl	800600c <ssd1306_Fill>

	uint16_t percentual;	//varivel para exibir o progresso da calibrao
	for (uint16_t contador = 0; contador <= MAX_SAMPLE; ++contador) {
 800142a:	2300      	movs	r3, #0
 800142c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800142e:	e0bc      	b.n	80015aa <calibration+0x1aa>
		HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, DATA_ARRAY_POINTER, 1, rawData,
 8001430:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001434:	9302      	str	r3, [sp, #8]
 8001436:	230e      	movs	r3, #14
 8001438:	9301      	str	r3, [sp, #4]
 800143a:	f107 0308 	add.w	r3, r7, #8
 800143e:	9300      	str	r3, [sp, #0]
 8001440:	2301      	movs	r3, #1
 8001442:	223b      	movs	r2, #59	@ 0x3b
 8001444:	21d0      	movs	r1, #208	@ 0xd0
 8001446:	48c8      	ldr	r0, [pc, #800]	@ (8001768 <calibration+0x368>)
 8001448:	f002 fbc4 	bl	8003bd4 <HAL_I2C_Mem_Read>
				14, 1000);

		//Separando os dados lidos do sensor
		RAW_ACCEL_X = ((int16_t) rawData[0] << 8) | (rawData[1]);
 800144c:	7a3b      	ldrb	r3, [r7, #8]
 800144e:	021b      	lsls	r3, r3, #8
 8001450:	b21a      	sxth	r2, r3
 8001452:	7a7b      	ldrb	r3, [r7, #9]
 8001454:	b21b      	sxth	r3, r3
 8001456:	4313      	orrs	r3, r2
 8001458:	857b      	strh	r3, [r7, #42]	@ 0x2a
		RAW_ACCEL_Y = ((int16_t) rawData[2] << 8) | (rawData[3]);
 800145a:	7abb      	ldrb	r3, [r7, #10]
 800145c:	021b      	lsls	r3, r3, #8
 800145e:	b21a      	sxth	r2, r3
 8001460:	7afb      	ldrb	r3, [r7, #11]
 8001462:	b21b      	sxth	r3, r3
 8001464:	4313      	orrs	r3, r2
 8001466:	853b      	strh	r3, [r7, #40]	@ 0x28
		RAW_ACCEL_Z = ((int16_t) rawData[4] << 8) | (rawData[5]);
 8001468:	7b3b      	ldrb	r3, [r7, #12]
 800146a:	021b      	lsls	r3, r3, #8
 800146c:	b21a      	sxth	r2, r3
 800146e:	7b7b      	ldrb	r3, [r7, #13]
 8001470:	b21b      	sxth	r3, r3
 8001472:	4313      	orrs	r3, r2
 8001474:	84fb      	strh	r3, [r7, #38]	@ 0x26
		RAW_GYRO_X = ((int16_t) rawData[8] << 8) | (rawData[9]);
 8001476:	7c3b      	ldrb	r3, [r7, #16]
 8001478:	021b      	lsls	r3, r3, #8
 800147a:	b21a      	sxth	r2, r3
 800147c:	7c7b      	ldrb	r3, [r7, #17]
 800147e:	b21b      	sxth	r3, r3
 8001480:	4313      	orrs	r3, r2
 8001482:	84bb      	strh	r3, [r7, #36]	@ 0x24
		RAW_GYRO_Y = ((int16_t) rawData[10] << 8) | (rawData[11]);
 8001484:	7cbb      	ldrb	r3, [r7, #18]
 8001486:	021b      	lsls	r3, r3, #8
 8001488:	b21a      	sxth	r2, r3
 800148a:	7cfb      	ldrb	r3, [r7, #19]
 800148c:	b21b      	sxth	r3, r3
 800148e:	4313      	orrs	r3, r2
 8001490:	847b      	strh	r3, [r7, #34]	@ 0x22
		RAW_GYRO_Z = ((int16_t) rawData[12] << 8) | (rawData[13]);
 8001492:	7d3b      	ldrb	r3, [r7, #20]
 8001494:	021b      	lsls	r3, r3, #8
 8001496:	b21a      	sxth	r2, r3
 8001498:	7d7b      	ldrb	r3, [r7, #21]
 800149a:	b21b      	sxth	r3, r3
 800149c:	4313      	orrs	r3, r2
 800149e:	843b      	strh	r3, [r7, #32]

		//Acumulando os dados
		ACC_RAW_ACCEL_X += RAW_ACCEL_X;
 80014a0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80014a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80014a6:	4413      	add	r3, r2
 80014a8:	647b      	str	r3, [r7, #68]	@ 0x44
		ACC_RAW_ACCEL_Y += RAW_ACCEL_Y;
 80014aa:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80014ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80014b0:	4413      	add	r3, r2
 80014b2:	643b      	str	r3, [r7, #64]	@ 0x40
		ACC_RAW_ACCEL_Z += RAW_ACCEL_Z;
 80014b4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80014b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80014ba:	4413      	add	r3, r2
 80014bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
		ACC_RAW_GYRO_X += RAW_GYRO_X;
 80014be:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80014c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80014c4:	4413      	add	r3, r2
 80014c6:	63bb      	str	r3, [r7, #56]	@ 0x38
		ACC_RAW_GYRO_Y += RAW_GYRO_Y;
 80014c8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80014cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80014ce:	4413      	add	r3, r2
 80014d0:	637b      	str	r3, [r7, #52]	@ 0x34
		ACC_RAW_GYRO_Z += RAW_GYRO_Z;
 80014d2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80014d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014d8:	4413      	add	r3, r2
 80014da:	633b      	str	r3, [r7, #48]	@ 0x30

		//Imprimindo o percentual da calibrao
		if (contador % 10 == 0) {  //Imprimir a cada 1%
 80014dc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80014de:	4ba3      	ldr	r3, [pc, #652]	@ (800176c <calibration+0x36c>)
 80014e0:	fba3 1302 	umull	r1, r3, r3, r2
 80014e4:	08d9      	lsrs	r1, r3, #3
 80014e6:	460b      	mov	r3, r1
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	440b      	add	r3, r1
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d153      	bne.n	800159e <calibration+0x19e>
			percentual = (contador * 100) / MAX_SAMPLE;
 80014f6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80014f8:	2264      	movs	r2, #100	@ 0x64
 80014fa:	fb03 f202 	mul.w	r2, r3, r2
 80014fe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001500:	fb92 f3f3 	sdiv	r3, r2, r3
 8001504:	833b      	strh	r3, [r7, #24]

			ssd1306_Fill(0);
 8001506:	2000      	movs	r0, #0
 8001508:	f004 fd80 	bl	800600c <ssd1306_Fill>
			ssd1306_SetCursor(27, 1);
 800150c:	2101      	movs	r1, #1
 800150e:	201b      	movs	r0, #27
 8001510:	f004 fec6 	bl	80062a0 <ssd1306_SetCursor>
			ssd1306_WriteString("CALIBRATION: ", Font_7x10, 1);
 8001514:	4b96      	ldr	r3, [pc, #600]	@ (8001770 <calibration+0x370>)
 8001516:	2201      	movs	r2, #1
 8001518:	9200      	str	r2, [sp, #0]
 800151a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800151c:	4895      	ldr	r0, [pc, #596]	@ (8001774 <calibration+0x374>)
 800151e:	f004 fe99 	bl	8006254 <ssd1306_WriteString>
			ssd1306_FillRectangle(1, 15, 128, 17, 1);
 8001522:	2301      	movs	r3, #1
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	2311      	movs	r3, #17
 8001528:	2280      	movs	r2, #128	@ 0x80
 800152a:	210f      	movs	r1, #15
 800152c:	2001      	movs	r0, #1
 800152e:	f004 ff72 	bl	8006416 <ssd1306_FillRectangle>

			ssd1306_SetCursor(57, 28);
 8001532:	211c      	movs	r1, #28
 8001534:	2039      	movs	r0, #57	@ 0x39
 8001536:	f004 feb3 	bl	80062a0 <ssd1306_SetCursor>
			snprintf(buffer_float, sizeof(buffer_float), "%d\n", percentual);
 800153a:	8b3b      	ldrh	r3, [r7, #24]
 800153c:	4638      	mov	r0, r7
 800153e:	4a8e      	ldr	r2, [pc, #568]	@ (8001778 <calibration+0x378>)
 8001540:	2105      	movs	r1, #5
 8001542:	f005 ff71 	bl	8007428 <sniprintf>
			ssd1306_WriteString(buffer_float, Font_7x10, 1);
 8001546:	4b8a      	ldr	r3, [pc, #552]	@ (8001770 <calibration+0x370>)
 8001548:	4638      	mov	r0, r7
 800154a:	2201      	movs	r2, #1
 800154c:	9200      	str	r2, [sp, #0]
 800154e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001550:	f004 fe80 	bl	8006254 <ssd1306_WriteString>
			ssd1306_WriteString("%", Font_7x10, 1);
 8001554:	4b86      	ldr	r3, [pc, #536]	@ (8001770 <calibration+0x370>)
 8001556:	2201      	movs	r2, #1
 8001558:	9200      	str	r2, [sp, #0]
 800155a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800155c:	4887      	ldr	r0, [pc, #540]	@ (800177c <calibration+0x37c>)
 800155e:	f004 fe79 	bl	8006254 <ssd1306_WriteString>
			ssd1306_DrawRectangle(11, 40, 117, 55, 1);
 8001562:	2301      	movs	r3, #1
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	2337      	movs	r3, #55	@ 0x37
 8001568:	2275      	movs	r2, #117	@ 0x75
 800156a:	2128      	movs	r1, #40	@ 0x28
 800156c:	200b      	movs	r0, #11
 800156e:	f004 ff1b 	bl	80063a8 <ssd1306_DrawRectangle>
			ssd1306_FillRectangle(11, 40,
					(11 + (percentual * (117 - 11)) / 100), 55, 1);
 8001572:	8b3b      	ldrh	r3, [r7, #24]
 8001574:	226a      	movs	r2, #106	@ 0x6a
 8001576:	fb02 f303 	mul.w	r3, r2, r3
 800157a:	4a81      	ldr	r2, [pc, #516]	@ (8001780 <calibration+0x380>)
 800157c:	fb82 1203 	smull	r1, r2, r2, r3
 8001580:	1152      	asrs	r2, r2, #5
 8001582:	17db      	asrs	r3, r3, #31
 8001584:	1ad3      	subs	r3, r2, r3
			ssd1306_FillRectangle(11, 40,
 8001586:	b2db      	uxtb	r3, r3
 8001588:	330b      	adds	r3, #11
 800158a:	b2da      	uxtb	r2, r3
 800158c:	2301      	movs	r3, #1
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	2337      	movs	r3, #55	@ 0x37
 8001592:	2128      	movs	r1, #40	@ 0x28
 8001594:	200b      	movs	r0, #11
 8001596:	f004 ff3e 	bl	8006416 <ssd1306_FillRectangle>
			ssd1306_UpdateScreen();
 800159a:	f004 fd4f 	bl	800603c <ssd1306_UpdateScreen>
		}

		HAL_Delay(15);
 800159e:	200f      	movs	r0, #15
 80015a0:	f001 fdf0 	bl	8003184 <HAL_Delay>
	for (uint16_t contador = 0; contador <= MAX_SAMPLE; ++contador) {
 80015a4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80015a6:	3301      	adds	r3, #1
 80015a8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80015aa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80015ac:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80015ae:	429a      	cmp	r2, r3
 80015b0:	f67f af3e 	bls.w	8001430 <calibration+0x30>
	}

	//Mdia dos valores lidos dos registradores do sensor
	RAW_ACCEL_X = (ACC_RAW_ACCEL_X / MAX_SAMPLE);
 80015b4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80015b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80015b8:	fb92 f3f3 	sdiv	r3, r2, r3
 80015bc:	857b      	strh	r3, [r7, #42]	@ 0x2a
	RAW_ACCEL_Y = (ACC_RAW_ACCEL_Y / MAX_SAMPLE);
 80015be:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80015c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80015c2:	fb92 f3f3 	sdiv	r3, r2, r3
 80015c6:	853b      	strh	r3, [r7, #40]	@ 0x28
	RAW_ACCEL_Z = (ACC_RAW_ACCEL_Z / MAX_SAMPLE);
 80015c8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80015ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80015cc:	fb92 f3f3 	sdiv	r3, r2, r3
 80015d0:	84fb      	strh	r3, [r7, #38]	@ 0x26
	RAW_GYRO_X = (ACC_RAW_GYRO_X / MAX_SAMPLE);
 80015d2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80015d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80015d6:	fb92 f3f3 	sdiv	r3, r2, r3
 80015da:	84bb      	strh	r3, [r7, #36]	@ 0x24
	RAW_GYRO_Y = (ACC_RAW_GYRO_Y / MAX_SAMPLE);
 80015dc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80015de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80015e0:	fb92 f3f3 	sdiv	r3, r2, r3
 80015e4:	847b      	strh	r3, [r7, #34]	@ 0x22
	RAW_GYRO_Z = (ACC_RAW_GYRO_Z / MAX_SAMPLE);
 80015e6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80015e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80015ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80015ee:	843b      	strh	r3, [r7, #32]

	//Valores inteiros dos offsets mensurados
	RAW_ACCEL_X = round(-(RAW_ACCEL_X * accelScalingFactor ) * 1024.0);
 80015f0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80015f4:	ee07 3a90 	vmov	s15, r3
 80015f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015fc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001600:	eddf 6a62 	vldr	s13, [pc, #392]	@ 800178c <calibration+0x38c>
 8001604:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001608:	eef1 7a67 	vneg.f32	s15, s15
 800160c:	ee17 3a90 	vmov	r3, s15
 8001610:	4618      	mov	r0, r3
 8001612:	f7fe ff99 	bl	8000548 <__aeabi_f2d>
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	4b5a      	ldr	r3, [pc, #360]	@ (8001784 <calibration+0x384>)
 800161c:	f7fe ffec 	bl	80005f8 <__aeabi_dmul>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	ec43 2b17 	vmov	d7, r2, r3
 8001628:	eeb0 0a47 	vmov.f32	s0, s14
 800162c:	eef0 0a67 	vmov.f32	s1, s15
 8001630:	f009 fe8c 	bl	800b34c <round>
 8001634:	ec53 2b10 	vmov	r2, r3, d0
 8001638:	4610      	mov	r0, r2
 800163a:	4619      	mov	r1, r3
 800163c:	f7ff fa8c 	bl	8000b58 <__aeabi_d2iz>
 8001640:	4603      	mov	r3, r0
 8001642:	857b      	strh	r3, [r7, #42]	@ 0x2a
	RAW_ACCEL_Y = round(-(RAW_ACCEL_Y * accelScalingFactor ) * 1024.0);
 8001644:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8001648:	ee07 3a90 	vmov	s15, r3
 800164c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001650:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001654:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 800178c <calibration+0x38c>
 8001658:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800165c:	eef1 7a67 	vneg.f32	s15, s15
 8001660:	ee17 3a90 	vmov	r3, s15
 8001664:	4618      	mov	r0, r3
 8001666:	f7fe ff6f 	bl	8000548 <__aeabi_f2d>
 800166a:	f04f 0200 	mov.w	r2, #0
 800166e:	4b45      	ldr	r3, [pc, #276]	@ (8001784 <calibration+0x384>)
 8001670:	f7fe ffc2 	bl	80005f8 <__aeabi_dmul>
 8001674:	4602      	mov	r2, r0
 8001676:	460b      	mov	r3, r1
 8001678:	ec43 2b17 	vmov	d7, r2, r3
 800167c:	eeb0 0a47 	vmov.f32	s0, s14
 8001680:	eef0 0a67 	vmov.f32	s1, s15
 8001684:	f009 fe62 	bl	800b34c <round>
 8001688:	ec53 2b10 	vmov	r2, r3, d0
 800168c:	4610      	mov	r0, r2
 800168e:	4619      	mov	r1, r3
 8001690:	f7ff fa62 	bl	8000b58 <__aeabi_d2iz>
 8001694:	4603      	mov	r3, r0
 8001696:	853b      	strh	r3, [r7, #40]	@ 0x28
	RAW_ACCEL_Z = round(-(1 - (RAW_ACCEL_Z * accelScalingFactor )) * 1024.0);
 8001698:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800169c:	ee07 3a90 	vmov	s15, r3
 80016a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016a4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80016a8:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800178c <calibration+0x38c>
 80016ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80016b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016b8:	eef1 7a67 	vneg.f32	s15, s15
 80016bc:	ee17 3a90 	vmov	r3, s15
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7fe ff41 	bl	8000548 <__aeabi_f2d>
 80016c6:	f04f 0200 	mov.w	r2, #0
 80016ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001784 <calibration+0x384>)
 80016cc:	f7fe ff94 	bl	80005f8 <__aeabi_dmul>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	ec43 2b17 	vmov	d7, r2, r3
 80016d8:	eeb0 0a47 	vmov.f32	s0, s14
 80016dc:	eef0 0a67 	vmov.f32	s1, s15
 80016e0:	f009 fe34 	bl	800b34c <round>
 80016e4:	ec53 2b10 	vmov	r2, r3, d0
 80016e8:	4610      	mov	r0, r2
 80016ea:	4619      	mov	r1, r3
 80016ec:	f7ff fa34 	bl	8000b58 <__aeabi_d2iz>
 80016f0:	4603      	mov	r3, r0
 80016f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
	RAW_GYRO_X = round(-(RAW_GYRO_X * gyroScalingFactor ) * 32.768);
 80016f4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80016f8:	ee07 3a90 	vmov	s15, r3
 80016fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001700:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001788 <calibration+0x388>
 8001704:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001708:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800178c <calibration+0x38c>
 800170c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001710:	eef1 7a67 	vneg.f32	s15, s15
 8001714:	ee17 3a90 	vmov	r3, s15
 8001718:	4618      	mov	r0, r3
 800171a:	f7fe ff15 	bl	8000548 <__aeabi_f2d>
 800171e:	a310      	add	r3, pc, #64	@ (adr r3, 8001760 <calibration+0x360>)
 8001720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001724:	f7fe ff68 	bl	80005f8 <__aeabi_dmul>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	ec43 2b17 	vmov	d7, r2, r3
 8001730:	eeb0 0a47 	vmov.f32	s0, s14
 8001734:	eef0 0a67 	vmov.f32	s1, s15
 8001738:	f009 fe08 	bl	800b34c <round>
 800173c:	ec53 2b10 	vmov	r2, r3, d0
 8001740:	4610      	mov	r0, r2
 8001742:	4619      	mov	r1, r3
 8001744:	f7ff fa08 	bl	8000b58 <__aeabi_d2iz>
 8001748:	4603      	mov	r3, r0
 800174a:	84bb      	strh	r3, [r7, #36]	@ 0x24
	RAW_GYRO_Y = round(-(RAW_GYRO_Y * gyroScalingFactor ) * 32.768);
 800174c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8001750:	ee07 3a90 	vmov	s15, r3
 8001754:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001758:	e01a      	b.n	8001790 <calibration+0x390>
 800175a:	bf00      	nop
 800175c:	f3af 8000 	nop.w
 8001760:	d2f1a9fc 	.word	0xd2f1a9fc
 8001764:	4040624d 	.word	0x4040624d
 8001768:	200002f4 	.word	0x200002f4
 800176c:	cccccccd 	.word	0xcccccccd
 8001770:	0800d080 	.word	0x0800d080
 8001774:	0800c074 	.word	0x0800c074
 8001778:	0800c084 	.word	0x0800c084
 800177c:	0800c088 	.word	0x0800c088
 8001780:	51eb851f 	.word	0x51eb851f
 8001784:	40900000 	.word	0x40900000
 8001788:	437a0000 	.word	0x437a0000
 800178c:	47000000 	.word	0x47000000
 8001790:	ed1f 7a03 	vldr	s14, [pc, #-12]	@ 8001788 <calibration+0x388>
 8001794:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001798:	ed5f 6a04 	vldr	s13, [pc, #-16]	@ 800178c <calibration+0x38c>
 800179c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017a0:	eef1 7a67 	vneg.f32	s15, s15
 80017a4:	ee17 3a90 	vmov	r3, s15
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe fecd 	bl	8000548 <__aeabi_f2d>
 80017ae:	a3d0      	add	r3, pc, #832	@ (adr r3, 8001af0 <calibration+0x6f0>)
 80017b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b4:	f7fe ff20 	bl	80005f8 <__aeabi_dmul>
 80017b8:	4602      	mov	r2, r0
 80017ba:	460b      	mov	r3, r1
 80017bc:	ec43 2b17 	vmov	d7, r2, r3
 80017c0:	eeb0 0a47 	vmov.f32	s0, s14
 80017c4:	eef0 0a67 	vmov.f32	s1, s15
 80017c8:	f009 fdc0 	bl	800b34c <round>
 80017cc:	ec53 2b10 	vmov	r2, r3, d0
 80017d0:	4610      	mov	r0, r2
 80017d2:	4619      	mov	r1, r3
 80017d4:	f7ff f9c0 	bl	8000b58 <__aeabi_d2iz>
 80017d8:	4603      	mov	r3, r0
 80017da:	847b      	strh	r3, [r7, #34]	@ 0x22
	RAW_GYRO_Z = round(-(RAW_GYRO_Z * gyroScalingFactor ) * 32.768);
 80017dc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80017e0:	ee07 3a90 	vmov	s15, r3
 80017e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017e8:	ed9f 7ac3 	vldr	s14, [pc, #780]	@ 8001af8 <calibration+0x6f8>
 80017ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80017f0:	eddf 6ac2 	vldr	s13, [pc, #776]	@ 8001afc <calibration+0x6fc>
 80017f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017f8:	eef1 7a67 	vneg.f32	s15, s15
 80017fc:	ee17 3a90 	vmov	r3, s15
 8001800:	4618      	mov	r0, r3
 8001802:	f7fe fea1 	bl	8000548 <__aeabi_f2d>
 8001806:	a3ba      	add	r3, pc, #744	@ (adr r3, 8001af0 <calibration+0x6f0>)
 8001808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180c:	f7fe fef4 	bl	80005f8 <__aeabi_dmul>
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	ec43 2b17 	vmov	d7, r2, r3
 8001818:	eeb0 0a47 	vmov.f32	s0, s14
 800181c:	eef0 0a67 	vmov.f32	s1, s15
 8001820:	f009 fd94 	bl	800b34c <round>
 8001824:	ec53 2b10 	vmov	r2, r3, d0
 8001828:	4610      	mov	r0, r2
 800182a:	4619      	mov	r1, r3
 800182c:	f7ff f994 	bl	8000b58 <__aeabi_d2iz>
 8001830:	4603      	mov	r3, r0
 8001832:	843b      	strh	r3, [r7, #32]

	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, XA_OFFSET_H, 1, &check1, 1, 1000);
 8001834:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001838:	9302      	str	r3, [sp, #8]
 800183a:	2301      	movs	r3, #1
 800183c:	9301      	str	r3, [sp, #4]
 800183e:	f107 0317 	add.w	r3, r7, #23
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	2301      	movs	r3, #1
 8001846:	2277      	movs	r2, #119	@ 0x77
 8001848:	21d0      	movs	r1, #208	@ 0xd0
 800184a:	48ad      	ldr	r0, [pc, #692]	@ (8001b00 <calibration+0x700>)
 800184c:	f002 f9c2 	bl	8003bd4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, XA_OFFSET_L, 1, &check2, 1, 1000);
 8001850:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001854:	9302      	str	r3, [sp, #8]
 8001856:	2301      	movs	r3, #1
 8001858:	9301      	str	r3, [sp, #4]
 800185a:	f107 0316 	add.w	r3, r7, #22
 800185e:	9300      	str	r3, [sp, #0]
 8001860:	2301      	movs	r3, #1
 8001862:	2278      	movs	r2, #120	@ 0x78
 8001864:	21d0      	movs	r1, #208	@ 0xd0
 8001866:	48a6      	ldr	r0, [pc, #664]	@ (8001b00 <calibration+0x700>)
 8001868:	f002 f9b4 	bl	8003bd4 <HAL_I2C_Mem_Read>
	int16_t Cancel_XA_Offset = (((((uint16_t) check1 << 8) | check2) >> 1)
 800186c:	7dfb      	ldrb	r3, [r7, #23]
 800186e:	021b      	lsls	r3, r3, #8
 8001870:	7dba      	ldrb	r2, [r7, #22]
 8001872:	4313      	orrs	r3, r2
 8001874:	105a      	asrs	r2, r3, #1
			+ RAW_ACCEL_X) << 1;
 8001876:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800187a:	4413      	add	r3, r2
 800187c:	005b      	lsls	r3, r3, #1
	int16_t Cancel_XA_Offset = (((((uint16_t) check1 << 8) | check2) >> 1)
 800187e:	83fb      	strh	r3, [r7, #30]

	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, YA_OFFSET_H, 1, &check1, 1, 1000);
 8001880:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001884:	9302      	str	r3, [sp, #8]
 8001886:	2301      	movs	r3, #1
 8001888:	9301      	str	r3, [sp, #4]
 800188a:	f107 0317 	add.w	r3, r7, #23
 800188e:	9300      	str	r3, [sp, #0]
 8001890:	2301      	movs	r3, #1
 8001892:	227a      	movs	r2, #122	@ 0x7a
 8001894:	21d0      	movs	r1, #208	@ 0xd0
 8001896:	489a      	ldr	r0, [pc, #616]	@ (8001b00 <calibration+0x700>)
 8001898:	f002 f99c 	bl	8003bd4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, YA_OFFSET_L, 1, &check2, 1, 1000);
 800189c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018a0:	9302      	str	r3, [sp, #8]
 80018a2:	2301      	movs	r3, #1
 80018a4:	9301      	str	r3, [sp, #4]
 80018a6:	f107 0316 	add.w	r3, r7, #22
 80018aa:	9300      	str	r3, [sp, #0]
 80018ac:	2301      	movs	r3, #1
 80018ae:	227b      	movs	r2, #123	@ 0x7b
 80018b0:	21d0      	movs	r1, #208	@ 0xd0
 80018b2:	4893      	ldr	r0, [pc, #588]	@ (8001b00 <calibration+0x700>)
 80018b4:	f002 f98e 	bl	8003bd4 <HAL_I2C_Mem_Read>
	int16_t Cancel_YA_Offset = (((((uint16_t) check1 << 8) | check2) >> 1)
 80018b8:	7dfb      	ldrb	r3, [r7, #23]
 80018ba:	021b      	lsls	r3, r3, #8
 80018bc:	7dba      	ldrb	r2, [r7, #22]
 80018be:	4313      	orrs	r3, r2
 80018c0:	105a      	asrs	r2, r3, #1
			+ RAW_ACCEL_Y) << 1;
 80018c2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80018c6:	4413      	add	r3, r2
 80018c8:	005b      	lsls	r3, r3, #1
	int16_t Cancel_YA_Offset = (((((uint16_t) check1 << 8) | check2) >> 1)
 80018ca:	83bb      	strh	r3, [r7, #28]

	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ZA_OFFSET_H, 1, &check1, 1, 1000);
 80018cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018d0:	9302      	str	r3, [sp, #8]
 80018d2:	2301      	movs	r3, #1
 80018d4:	9301      	str	r3, [sp, #4]
 80018d6:	f107 0317 	add.w	r3, r7, #23
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	2301      	movs	r3, #1
 80018de:	227d      	movs	r2, #125	@ 0x7d
 80018e0:	21d0      	movs	r1, #208	@ 0xd0
 80018e2:	4887      	ldr	r0, [pc, #540]	@ (8001b00 <calibration+0x700>)
 80018e4:	f002 f976 	bl	8003bd4 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ZA_OFFSET_L, 1, &check2, 1, 1000);
 80018e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018ec:	9302      	str	r3, [sp, #8]
 80018ee:	2301      	movs	r3, #1
 80018f0:	9301      	str	r3, [sp, #4]
 80018f2:	f107 0316 	add.w	r3, r7, #22
 80018f6:	9300      	str	r3, [sp, #0]
 80018f8:	2301      	movs	r3, #1
 80018fa:	227e      	movs	r2, #126	@ 0x7e
 80018fc:	21d0      	movs	r1, #208	@ 0xd0
 80018fe:	4880      	ldr	r0, [pc, #512]	@ (8001b00 <calibration+0x700>)
 8001900:	f002 f968 	bl	8003bd4 <HAL_I2C_Mem_Read>
	int16_t Cancel_ZA_Offset = (((((uint16_t) check1 << 8) | check2) >> 1)
 8001904:	7dfb      	ldrb	r3, [r7, #23]
 8001906:	021b      	lsls	r3, r3, #8
 8001908:	7dba      	ldrb	r2, [r7, #22]
 800190a:	4313      	orrs	r3, r2
 800190c:	105a      	asrs	r2, r3, #1
			+ RAW_ACCEL_Z) << 1;
 800190e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001912:	4413      	add	r3, r2
 8001914:	005b      	lsls	r3, r3, #1
	int16_t Cancel_ZA_Offset = (((((uint16_t) check1 << 8) | check2) >> 1)
 8001916:	837b      	strh	r3, [r7, #26]

	//Escrevendo os valores de cancelamento de offset do acelermetro
	check1 = Cancel_XA_Offset >> 8;
 8001918:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800191c:	121b      	asrs	r3, r3, #8
 800191e:	b21b      	sxth	r3, r3
 8001920:	b2db      	uxtb	r3, r3
 8001922:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, XA_OFFSET_H, 1, &check1, 1, 1000);
 8001924:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001928:	9302      	str	r3, [sp, #8]
 800192a:	2301      	movs	r3, #1
 800192c:	9301      	str	r3, [sp, #4]
 800192e:	f107 0317 	add.w	r3, r7, #23
 8001932:	9300      	str	r3, [sp, #0]
 8001934:	2301      	movs	r3, #1
 8001936:	2277      	movs	r2, #119	@ 0x77
 8001938:	21d0      	movs	r1, #208	@ 0xd0
 800193a:	4871      	ldr	r0, [pc, #452]	@ (8001b00 <calibration+0x700>)
 800193c:	f002 f850 	bl	80039e0 <HAL_I2C_Mem_Write>
	check1 = Cancel_XA_Offset & 0xFF;
 8001940:	8bfb      	ldrh	r3, [r7, #30]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, XA_OFFSET_L, 1, &check1, 1, 1000);
 8001946:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800194a:	9302      	str	r3, [sp, #8]
 800194c:	2301      	movs	r3, #1
 800194e:	9301      	str	r3, [sp, #4]
 8001950:	f107 0317 	add.w	r3, r7, #23
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	2301      	movs	r3, #1
 8001958:	2278      	movs	r2, #120	@ 0x78
 800195a:	21d0      	movs	r1, #208	@ 0xd0
 800195c:	4868      	ldr	r0, [pc, #416]	@ (8001b00 <calibration+0x700>)
 800195e:	f002 f83f 	bl	80039e0 <HAL_I2C_Mem_Write>

	check1 = Cancel_YA_Offset >> 8;
 8001962:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001966:	121b      	asrs	r3, r3, #8
 8001968:	b21b      	sxth	r3, r3
 800196a:	b2db      	uxtb	r3, r3
 800196c:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, YA_OFFSET_H, 1, &check1, 1, 1000);
 800196e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001972:	9302      	str	r3, [sp, #8]
 8001974:	2301      	movs	r3, #1
 8001976:	9301      	str	r3, [sp, #4]
 8001978:	f107 0317 	add.w	r3, r7, #23
 800197c:	9300      	str	r3, [sp, #0]
 800197e:	2301      	movs	r3, #1
 8001980:	227a      	movs	r2, #122	@ 0x7a
 8001982:	21d0      	movs	r1, #208	@ 0xd0
 8001984:	485e      	ldr	r0, [pc, #376]	@ (8001b00 <calibration+0x700>)
 8001986:	f002 f82b 	bl	80039e0 <HAL_I2C_Mem_Write>
	check1 = Cancel_YA_Offset & 0xFF;
 800198a:	8bbb      	ldrh	r3, [r7, #28]
 800198c:	b2db      	uxtb	r3, r3
 800198e:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, YA_OFFSET_L, 1, &check1, 1, 1000);
 8001990:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001994:	9302      	str	r3, [sp, #8]
 8001996:	2301      	movs	r3, #1
 8001998:	9301      	str	r3, [sp, #4]
 800199a:	f107 0317 	add.w	r3, r7, #23
 800199e:	9300      	str	r3, [sp, #0]
 80019a0:	2301      	movs	r3, #1
 80019a2:	227b      	movs	r2, #123	@ 0x7b
 80019a4:	21d0      	movs	r1, #208	@ 0xd0
 80019a6:	4856      	ldr	r0, [pc, #344]	@ (8001b00 <calibration+0x700>)
 80019a8:	f002 f81a 	bl	80039e0 <HAL_I2C_Mem_Write>

	check1 = Cancel_ZA_Offset >> 8;
 80019ac:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80019b0:	121b      	asrs	r3, r3, #8
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ZA_OFFSET_H, 1, &check1, 1, 1000);
 80019b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019bc:	9302      	str	r3, [sp, #8]
 80019be:	2301      	movs	r3, #1
 80019c0:	9301      	str	r3, [sp, #4]
 80019c2:	f107 0317 	add.w	r3, r7, #23
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	2301      	movs	r3, #1
 80019ca:	227d      	movs	r2, #125	@ 0x7d
 80019cc:	21d0      	movs	r1, #208	@ 0xd0
 80019ce:	484c      	ldr	r0, [pc, #304]	@ (8001b00 <calibration+0x700>)
 80019d0:	f002 f806 	bl	80039e0 <HAL_I2C_Mem_Write>
	check1 = Cancel_ZA_Offset & 0xFF;
 80019d4:	8b7b      	ldrh	r3, [r7, #26]
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ZA_OFFSET_L, 1, &check1, 1, 1000);
 80019da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019de:	9302      	str	r3, [sp, #8]
 80019e0:	2301      	movs	r3, #1
 80019e2:	9301      	str	r3, [sp, #4]
 80019e4:	f107 0317 	add.w	r3, r7, #23
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	2301      	movs	r3, #1
 80019ec:	227e      	movs	r2, #126	@ 0x7e
 80019ee:	21d0      	movs	r1, #208	@ 0xd0
 80019f0:	4843      	ldr	r0, [pc, #268]	@ (8001b00 <calibration+0x700>)
 80019f2:	f001 fff5 	bl	80039e0 <HAL_I2C_Mem_Write>

	//Escrevendo os valores de cancelamento de offset do giroscpio
	check1 = RAW_GYRO_X >> 8;
 80019f6:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80019fa:	121b      	asrs	r3, r3, #8
 80019fc:	b21b      	sxth	r3, r3
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, XG_OFFSET_H, 1, &check1, 1, 1000);
 8001a02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a06:	9302      	str	r3, [sp, #8]
 8001a08:	2301      	movs	r3, #1
 8001a0a:	9301      	str	r3, [sp, #4]
 8001a0c:	f107 0317 	add.w	r3, r7, #23
 8001a10:	9300      	str	r3, [sp, #0]
 8001a12:	2301      	movs	r3, #1
 8001a14:	2213      	movs	r2, #19
 8001a16:	21d0      	movs	r1, #208	@ 0xd0
 8001a18:	4839      	ldr	r0, [pc, #228]	@ (8001b00 <calibration+0x700>)
 8001a1a:	f001 ffe1 	bl	80039e0 <HAL_I2C_Mem_Write>
	check1 = RAW_GYRO_X & 0xFF;
 8001a1e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, XG_OFFSET_L, 1, &check1, 1, 1000);
 8001a24:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a28:	9302      	str	r3, [sp, #8]
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	9301      	str	r3, [sp, #4]
 8001a2e:	f107 0317 	add.w	r3, r7, #23
 8001a32:	9300      	str	r3, [sp, #0]
 8001a34:	2301      	movs	r3, #1
 8001a36:	2214      	movs	r2, #20
 8001a38:	21d0      	movs	r1, #208	@ 0xd0
 8001a3a:	4831      	ldr	r0, [pc, #196]	@ (8001b00 <calibration+0x700>)
 8001a3c:	f001 ffd0 	bl	80039e0 <HAL_I2C_Mem_Write>

	check1 = RAW_GYRO_Y >> 8;
 8001a40:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8001a44:	121b      	asrs	r3, r3, #8
 8001a46:	b21b      	sxth	r3, r3
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, YG_OFFSET_H, 1, &check1, 1, 1000);
 8001a4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a50:	9302      	str	r3, [sp, #8]
 8001a52:	2301      	movs	r3, #1
 8001a54:	9301      	str	r3, [sp, #4]
 8001a56:	f107 0317 	add.w	r3, r7, #23
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	2215      	movs	r2, #21
 8001a60:	21d0      	movs	r1, #208	@ 0xd0
 8001a62:	4827      	ldr	r0, [pc, #156]	@ (8001b00 <calibration+0x700>)
 8001a64:	f001 ffbc 	bl	80039e0 <HAL_I2C_Mem_Write>
	check1 = RAW_GYRO_Y & 0xFF;
 8001a68:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, YG_OFFSET_L, 1, &check1, 1, 1000);
 8001a6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a72:	9302      	str	r3, [sp, #8]
 8001a74:	2301      	movs	r3, #1
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	f107 0317 	add.w	r3, r7, #23
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	2301      	movs	r3, #1
 8001a80:	2216      	movs	r2, #22
 8001a82:	21d0      	movs	r1, #208	@ 0xd0
 8001a84:	481e      	ldr	r0, [pc, #120]	@ (8001b00 <calibration+0x700>)
 8001a86:	f001 ffab 	bl	80039e0 <HAL_I2C_Mem_Write>

	check1 = RAW_GYRO_Z >> 8;
 8001a8a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001a8e:	121b      	asrs	r3, r3, #8
 8001a90:	b21b      	sxth	r3, r3
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ZG_OFFSET_H, 1, &check1, 1, 1000);
 8001a96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a9a:	9302      	str	r3, [sp, #8]
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	9301      	str	r3, [sp, #4]
 8001aa0:	f107 0317 	add.w	r3, r7, #23
 8001aa4:	9300      	str	r3, [sp, #0]
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	2217      	movs	r2, #23
 8001aaa:	21d0      	movs	r1, #208	@ 0xd0
 8001aac:	4814      	ldr	r0, [pc, #80]	@ (8001b00 <calibration+0x700>)
 8001aae:	f001 ff97 	bl	80039e0 <HAL_I2C_Mem_Write>
	check1 = RAW_GYRO_Z & 0xFF;
 8001ab2:	8c3b      	ldrh	r3, [r7, #32]
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ZG_OFFSET_L, 1, &check1, 1, 1000);
 8001ab8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001abc:	9302      	str	r3, [sp, #8]
 8001abe:	2301      	movs	r3, #1
 8001ac0:	9301      	str	r3, [sp, #4]
 8001ac2:	f107 0317 	add.w	r3, r7, #23
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	2301      	movs	r3, #1
 8001aca:	2218      	movs	r2, #24
 8001acc:	21d0      	movs	r1, #208	@ 0xd0
 8001ace:	480c      	ldr	r0, [pc, #48]	@ (8001b00 <calibration+0x700>)
 8001ad0:	f001 ff86 	bl	80039e0 <HAL_I2C_Mem_Write>

	current_screen = !current_screen;
 8001ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b04 <calibration+0x704>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	bf0c      	ite	eq
 8001adc:	2301      	moveq	r3, #1
 8001ade:	2300      	movne	r3, #0
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	4b07      	ldr	r3, [pc, #28]	@ (8001b04 <calibration+0x704>)
 8001ae6:	601a      	str	r2, [r3, #0]
}
 8001ae8:	bf00      	nop
 8001aea:	3748      	adds	r7, #72	@ 0x48
 8001aec:	e00c      	b.n	8001b08 <calibration+0x708>
 8001aee:	bf00      	nop
 8001af0:	d2f1a9fc 	.word	0xd2f1a9fc
 8001af4:	4040624d 	.word	0x4040624d
 8001af8:	437a0000 	.word	0x437a0000
 8001afc:	47000000 	.word	0x47000000
 8001b00:	200002f4 	.word	0x200002f4
 8001b04:	20000278 	.word	0x20000278
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	0000      	movs	r0, r0
	...

08001b10 <kalman_1d>:

void kalman_1d(float *KalmanState, float *KalmanUncertainty, float *KalmanInput,
		float *KalmanMeasurement) {
 8001b10:	b5b0      	push	{r4, r5, r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
 8001b1c:	603b      	str	r3, [r7, #0]

	*KalmanState = *KalmanState + 0.004 * *KalmanInput;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7fe fd10 	bl	8000548 <__aeabi_f2d>
 8001b28:	4604      	mov	r4, r0
 8001b2a:	460d      	mov	r5, r1
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fd09 	bl	8000548 <__aeabi_f2d>
 8001b36:	a339      	add	r3, pc, #228	@ (adr r3, 8001c1c <kalman_1d+0x10c>)
 8001b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3c:	f7fe fd5c 	bl	80005f8 <__aeabi_dmul>
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4620      	mov	r0, r4
 8001b46:	4629      	mov	r1, r5
 8001b48:	f7fe fba0 	bl	800028c <__adddf3>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	f7ff f848 	bl	8000be8 <__aeabi_d2f>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	601a      	str	r2, [r3, #0]
	*KalmanUncertainty = *KalmanUncertainty + 0.004 * 0.004 * 4.0 * 4.0;
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7fe fcf0 	bl	8000548 <__aeabi_f2d>
 8001b68:	a32e      	add	r3, pc, #184	@ (adr r3, 8001c24 <kalman_1d+0x114>)
 8001b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6e:	f7fe fb8d 	bl	800028c <__adddf3>
 8001b72:	4602      	mov	r2, r0
 8001b74:	460b      	mov	r3, r1
 8001b76:	4610      	mov	r0, r2
 8001b78:	4619      	mov	r1, r3
 8001b7a:	f7ff f835 	bl	8000be8 <__aeabi_d2f>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	601a      	str	r2, [r3, #0]

//  float KalmanGain = *KalmanUncertainty * 1.0/(1.0**KalmanUncertainty + 3.0 * 3.0);
	float KalmanGain = 0.1;
 8001b84:	4b22      	ldr	r3, [pc, #136]	@ (8001c10 <kalman_1d+0x100>)
 8001b86:	617b      	str	r3, [r7, #20]

	*KalmanState = *KalmanState
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	ed93 7a00 	vldr	s14, [r3]
			+ KalmanGain * (*KalmanMeasurement - *KalmanState);
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	edd3 6a00 	vldr	s13, [r3]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	edd3 7a00 	vldr	s15, [r3]
 8001b9a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b9e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ba2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ba6:	ee77 7a27 	vadd.f32	s15, s14, s15
	*KalmanState = *KalmanState
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	edc3 7a00 	vstr	s15, [r3]
	*KalmanUncertainty = (1.0 - KalmanGain) * *KalmanUncertainty;
 8001bb0:	6978      	ldr	r0, [r7, #20]
 8001bb2:	f7fe fcc9 	bl	8000548 <__aeabi_f2d>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	f04f 0000 	mov.w	r0, #0
 8001bbe:	4915      	ldr	r1, [pc, #84]	@ (8001c14 <kalman_1d+0x104>)
 8001bc0:	f7fe fb62 	bl	8000288 <__aeabi_dsub>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	4614      	mov	r4, r2
 8001bca:	461d      	mov	r5, r3
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7fe fcb9 	bl	8000548 <__aeabi_f2d>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	460b      	mov	r3, r1
 8001bda:	4620      	mov	r0, r4
 8001bdc:	4629      	mov	r1, r5
 8001bde:	f7fe fd0b 	bl	80005f8 <__aeabi_dmul>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	4610      	mov	r0, r2
 8001be8:	4619      	mov	r1, r3
 8001bea:	f7fe fffd 	bl	8000be8 <__aeabi_d2f>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	601a      	str	r2, [r3, #0]
	Kalman1DOutput[0] = *KalmanState;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a07      	ldr	r2, [pc, #28]	@ (8001c18 <kalman_1d+0x108>)
 8001bfa:	6013      	str	r3, [r2, #0]
	Kalman1DOutput[1] = *KalmanUncertainty;
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a05      	ldr	r2, [pc, #20]	@ (8001c18 <kalman_1d+0x108>)
 8001c02:	6053      	str	r3, [r2, #4]
}
 8001c04:	bf00      	nop
 8001c06:	3718      	adds	r7, #24
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bdb0      	pop	{r4, r5, r7, pc}
 8001c0c:	f3af 8000 	nop.w
 8001c10:	3dcccccd 	.word	0x3dcccccd
 8001c14:	3ff00000 	.word	0x3ff00000
 8001c18:	200002e8 	.word	0x200002e8
 8001c1c:	d2f1a9fc 	.word	0xd2f1a9fc
 8001c20:	3f70624d 	.word	0x3f70624d
 8001c24:	a0b5ed8d 	.word	0xa0b5ed8d
 8001c28:	3f30c6f7 	.word	0x3f30c6f7
 8001c2c:	00000000 	.word	0x00000000

08001c30 <MPU6050_Read_Measures>:

void MPU6050_Read_Measures(void) {
 8001c30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c34:	b088      	sub	sp, #32
 8001c36:	af04      	add	r7, sp, #16

	uint8_t check;
	// check device ID WHO_AM_I
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x75, 1, &check, 1, 1000);
 8001c38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c3c:	9302      	str	r3, [sp, #8]
 8001c3e:	2301      	movs	r3, #1
 8001c40:	9301      	str	r3, [sp, #4]
 8001c42:	f107 030f 	add.w	r3, r7, #15
 8001c46:	9300      	str	r3, [sp, #0]
 8001c48:	2301      	movs	r3, #1
 8001c4a:	2275      	movs	r2, #117	@ 0x75
 8001c4c:	21d0      	movs	r1, #208	@ 0xd0
 8001c4e:	48b0      	ldr	r0, [pc, #704]	@ (8001f10 <MPU6050_Read_Measures+0x2e0>)
 8001c50:	f001 ffc0 	bl	8003bd4 <HAL_I2C_Mem_Read>
	if (check == 0x70) {
 8001c54:	7bfb      	ldrb	r3, [r7, #15]
 8001c56:	2b70      	cmp	r3, #112	@ 0x70
 8001c58:	f040 814d 	bne.w	8001ef6 <MPU6050_Read_Measures+0x2c6>
		uint8_t Rec_Data[14];
		// Read 6 BYTES of data starting from ACCEL_XOUT_H (0x3B) register
		HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x3B, 1, Rec_Data, 14, 1000);
 8001c5c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c60:	9302      	str	r3, [sp, #8]
 8001c62:	230e      	movs	r3, #14
 8001c64:	9301      	str	r3, [sp, #4]
 8001c66:	463b      	mov	r3, r7
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	223b      	movs	r2, #59	@ 0x3b
 8001c6e:	21d0      	movs	r1, #208	@ 0xd0
 8001c70:	48a7      	ldr	r0, [pc, #668]	@ (8001f10 <MPU6050_Read_Measures+0x2e0>)
 8001c72:	f001 ffaf 	bl	8003bd4 <HAL_I2C_Mem_Read>
		Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8001c76:	783b      	ldrb	r3, [r7, #0]
 8001c78:	021b      	lsls	r3, r3, #8
 8001c7a:	b21a      	sxth	r2, r3
 8001c7c:	787b      	ldrb	r3, [r7, #1]
 8001c7e:	b21b      	sxth	r3, r3
 8001c80:	4313      	orrs	r3, r2
 8001c82:	b21a      	sxth	r2, r3
 8001c84:	4ba3      	ldr	r3, [pc, #652]	@ (8001f14 <MPU6050_Read_Measures+0x2e4>)
 8001c86:	801a      	strh	r2, [r3, #0]
		Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8001c88:	78bb      	ldrb	r3, [r7, #2]
 8001c8a:	021b      	lsls	r3, r3, #8
 8001c8c:	b21a      	sxth	r2, r3
 8001c8e:	78fb      	ldrb	r3, [r7, #3]
 8001c90:	b21b      	sxth	r3, r3
 8001c92:	4313      	orrs	r3, r2
 8001c94:	b21a      	sxth	r2, r3
 8001c96:	4ba0      	ldr	r3, [pc, #640]	@ (8001f18 <MPU6050_Read_Measures+0x2e8>)
 8001c98:	801a      	strh	r2, [r3, #0]
		Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8001c9a:	793b      	ldrb	r3, [r7, #4]
 8001c9c:	021b      	lsls	r3, r3, #8
 8001c9e:	b21a      	sxth	r2, r3
 8001ca0:	797b      	ldrb	r3, [r7, #5]
 8001ca2:	b21b      	sxth	r3, r3
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	b21a      	sxth	r2, r3
 8001ca8:	4b9c      	ldr	r3, [pc, #624]	@ (8001f1c <MPU6050_Read_Measures+0x2ec>)
 8001caa:	801a      	strh	r2, [r3, #0]
		Temp_RAW = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 8001cac:	79bb      	ldrb	r3, [r7, #6]
 8001cae:	021b      	lsls	r3, r3, #8
 8001cb0:	b21a      	sxth	r2, r3
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	b21b      	sxth	r3, r3
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	b21a      	sxth	r2, r3
 8001cba:	4b99      	ldr	r3, [pc, #612]	@ (8001f20 <MPU6050_Read_Measures+0x2f0>)
 8001cbc:	801a      	strh	r2, [r3, #0]
		Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 8001cbe:	7a3b      	ldrb	r3, [r7, #8]
 8001cc0:	021b      	lsls	r3, r3, #8
 8001cc2:	b21a      	sxth	r2, r3
 8001cc4:	7a7b      	ldrb	r3, [r7, #9]
 8001cc6:	b21b      	sxth	r3, r3
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	b21a      	sxth	r2, r3
 8001ccc:	4b95      	ldr	r3, [pc, #596]	@ (8001f24 <MPU6050_Read_Measures+0x2f4>)
 8001cce:	801a      	strh	r2, [r3, #0]
		Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 8001cd0:	7abb      	ldrb	r3, [r7, #10]
 8001cd2:	021b      	lsls	r3, r3, #8
 8001cd4:	b21a      	sxth	r2, r3
 8001cd6:	7afb      	ldrb	r3, [r7, #11]
 8001cd8:	b21b      	sxth	r3, r3
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	b21a      	sxth	r2, r3
 8001cde:	4b92      	ldr	r3, [pc, #584]	@ (8001f28 <MPU6050_Read_Measures+0x2f8>)
 8001ce0:	801a      	strh	r2, [r3, #0]
		Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 8001ce2:	7b3b      	ldrb	r3, [r7, #12]
 8001ce4:	021b      	lsls	r3, r3, #8
 8001ce6:	b21a      	sxth	r2, r3
 8001ce8:	7b7b      	ldrb	r3, [r7, #13]
 8001cea:	b21b      	sxth	r3, r3
 8001cec:	4313      	orrs	r3, r2
 8001cee:	b21a      	sxth	r2, r3
 8001cf0:	4b8e      	ldr	r3, [pc, #568]	@ (8001f2c <MPU6050_Read_Measures+0x2fc>)
 8001cf2:	801a      	strh	r2, [r3, #0]
		/*** convert the RAW values into acceleration in 'g'
		 we have to divide according to the Full scale value set in FS_SEL
		 I have configured FS_SEL = 0. So I am dividing by 16384.0
		 for more details check ACCEL_CONFIG Register ****/
		Ax = (float) Accel_X_RAW / 16384.0;
 8001cf4:	4b87      	ldr	r3, [pc, #540]	@ (8001f14 <MPU6050_Read_Measures+0x2e4>)
 8001cf6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cfa:	ee07 3a90 	vmov	s15, r3
 8001cfe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d02:	eddf 6a8b 	vldr	s13, [pc, #556]	@ 8001f30 <MPU6050_Read_Measures+0x300>
 8001d06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d0a:	4b8a      	ldr	r3, [pc, #552]	@ (8001f34 <MPU6050_Read_Measures+0x304>)
 8001d0c:	edc3 7a00 	vstr	s15, [r3]
		Ay = (float) Accel_Y_RAW / 16384.0;
 8001d10:	4b81      	ldr	r3, [pc, #516]	@ (8001f18 <MPU6050_Read_Measures+0x2e8>)
 8001d12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d16:	ee07 3a90 	vmov	s15, r3
 8001d1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d1e:	eddf 6a84 	vldr	s13, [pc, #528]	@ 8001f30 <MPU6050_Read_Measures+0x300>
 8001d22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d26:	4b84      	ldr	r3, [pc, #528]	@ (8001f38 <MPU6050_Read_Measures+0x308>)
 8001d28:	edc3 7a00 	vstr	s15, [r3]
		Az = (float) Accel_Z_RAW / 16384.0;
 8001d2c:	4b7b      	ldr	r3, [pc, #492]	@ (8001f1c <MPU6050_Read_Measures+0x2ec>)
 8001d2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d32:	ee07 3a90 	vmov	s15, r3
 8001d36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d3a:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8001f30 <MPU6050_Read_Measures+0x300>
 8001d3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d42:	4b7e      	ldr	r3, [pc, #504]	@ (8001f3c <MPU6050_Read_Measures+0x30c>)
 8001d44:	edc3 7a00 	vstr	s15, [r3]
		RateRoll = (float) Gyro_X_RAW / 131.0;
 8001d48:	4b76      	ldr	r3, [pc, #472]	@ (8001f24 <MPU6050_Read_Measures+0x2f4>)
 8001d4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d4e:	ee07 3a90 	vmov	s15, r3
 8001d52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d56:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8001f40 <MPU6050_Read_Measures+0x310>
 8001d5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d5e:	4b79      	ldr	r3, [pc, #484]	@ (8001f44 <MPU6050_Read_Measures+0x314>)
 8001d60:	edc3 7a00 	vstr	s15, [r3]
		RatePitch = (float) Gyro_Y_RAW / 131.0;
 8001d64:	4b70      	ldr	r3, [pc, #448]	@ (8001f28 <MPU6050_Read_Measures+0x2f8>)
 8001d66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d6a:	ee07 3a90 	vmov	s15, r3
 8001d6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d72:	eddf 6a73 	vldr	s13, [pc, #460]	@ 8001f40 <MPU6050_Read_Measures+0x310>
 8001d76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d7a:	4b73      	ldr	r3, [pc, #460]	@ (8001f48 <MPU6050_Read_Measures+0x318>)
 8001d7c:	edc3 7a00 	vstr	s15, [r3]
		RateYaw = (float) Gyro_Z_RAW / 131.0;
 8001d80:	4b6a      	ldr	r3, [pc, #424]	@ (8001f2c <MPU6050_Read_Measures+0x2fc>)
 8001d82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d86:	ee07 3a90 	vmov	s15, r3
 8001d8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d8e:	eddf 6a6c 	vldr	s13, [pc, #432]	@ 8001f40 <MPU6050_Read_Measures+0x310>
 8001d92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d96:	4b6d      	ldr	r3, [pc, #436]	@ (8001f4c <MPU6050_Read_Measures+0x31c>)
 8001d98:	edc3 7a00 	vstr	s15, [r3]
		temp = ((float) Temp_RAW) / 333.87 + 21.0;
 8001d9c:	4b60      	ldr	r3, [pc, #384]	@ (8001f20 <MPU6050_Read_Measures+0x2f0>)
 8001d9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001da2:	ee07 3a90 	vmov	s15, r3
 8001da6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001daa:	ee17 0a90 	vmov	r0, s15
 8001dae:	f7fe fbcb 	bl	8000548 <__aeabi_f2d>
 8001db2:	a353      	add	r3, pc, #332	@ (adr r3, 8001f00 <MPU6050_Read_Measures+0x2d0>)
 8001db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db8:	f7fe fd48 	bl	800084c <__aeabi_ddiv>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	4610      	mov	r0, r2
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	4b61      	ldr	r3, [pc, #388]	@ (8001f50 <MPU6050_Read_Measures+0x320>)
 8001dca:	f7fe fa5f 	bl	800028c <__adddf3>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	4610      	mov	r0, r2
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	f7fe ff07 	bl	8000be8 <__aeabi_d2f>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	4a5d      	ldr	r2, [pc, #372]	@ (8001f54 <MPU6050_Read_Measures+0x324>)
 8001dde:	6013      	str	r3, [r2, #0]
		AngleRoll = atan(Ay / sqrt(Ax * Ax + Az * Az)) * 1 / (3.142 / 180.0);
 8001de0:	4b55      	ldr	r3, [pc, #340]	@ (8001f38 <MPU6050_Read_Measures+0x308>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7fe fbaf 	bl	8000548 <__aeabi_f2d>
 8001dea:	4680      	mov	r8, r0
 8001dec:	4689      	mov	r9, r1
 8001dee:	4b51      	ldr	r3, [pc, #324]	@ (8001f34 <MPU6050_Read_Measures+0x304>)
 8001df0:	ed93 7a00 	vldr	s14, [r3]
 8001df4:	4b4f      	ldr	r3, [pc, #316]	@ (8001f34 <MPU6050_Read_Measures+0x304>)
 8001df6:	edd3 7a00 	vldr	s15, [r3]
 8001dfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dfe:	4b4f      	ldr	r3, [pc, #316]	@ (8001f3c <MPU6050_Read_Measures+0x30c>)
 8001e00:	edd3 6a00 	vldr	s13, [r3]
 8001e04:	4b4d      	ldr	r3, [pc, #308]	@ (8001f3c <MPU6050_Read_Measures+0x30c>)
 8001e06:	edd3 7a00 	vldr	s15, [r3]
 8001e0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e12:	ee17 0a90 	vmov	r0, s15
 8001e16:	f7fe fb97 	bl	8000548 <__aeabi_f2d>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	ec43 2b10 	vmov	d0, r2, r3
 8001e22:	f008 ffdf 	bl	800ade4 <sqrt>
 8001e26:	ec53 2b10 	vmov	r2, r3, d0
 8001e2a:	4640      	mov	r0, r8
 8001e2c:	4649      	mov	r1, r9
 8001e2e:	f7fe fd0d 	bl	800084c <__aeabi_ddiv>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	ec43 2b17 	vmov	d7, r2, r3
 8001e3a:	eeb0 0a47 	vmov.f32	s0, s14
 8001e3e:	eef0 0a67 	vmov.f32	s1, s15
 8001e42:	f008 fffd 	bl	800ae40 <atan>
 8001e46:	ec51 0b10 	vmov	r0, r1, d0
 8001e4a:	a32f      	add	r3, pc, #188	@ (adr r3, 8001f08 <MPU6050_Read_Measures+0x2d8>)
 8001e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e50:	f7fe fcfc 	bl	800084c <__aeabi_ddiv>
 8001e54:	4602      	mov	r2, r0
 8001e56:	460b      	mov	r3, r1
 8001e58:	4610      	mov	r0, r2
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	f7fe fec4 	bl	8000be8 <__aeabi_d2f>
 8001e60:	4603      	mov	r3, r0
 8001e62:	4a3d      	ldr	r2, [pc, #244]	@ (8001f58 <MPU6050_Read_Measures+0x328>)
 8001e64:	6013      	str	r3, [r2, #0]
		AnglePitch = -atan(Ax / sqrt(Ay * Ay + Az * Az)) * 1 / (3.142 / 180.0);
 8001e66:	4b33      	ldr	r3, [pc, #204]	@ (8001f34 <MPU6050_Read_Measures+0x304>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe fb6c 	bl	8000548 <__aeabi_f2d>
 8001e70:	4680      	mov	r8, r0
 8001e72:	4689      	mov	r9, r1
 8001e74:	4b30      	ldr	r3, [pc, #192]	@ (8001f38 <MPU6050_Read_Measures+0x308>)
 8001e76:	ed93 7a00 	vldr	s14, [r3]
 8001e7a:	4b2f      	ldr	r3, [pc, #188]	@ (8001f38 <MPU6050_Read_Measures+0x308>)
 8001e7c:	edd3 7a00 	vldr	s15, [r3]
 8001e80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e84:	4b2d      	ldr	r3, [pc, #180]	@ (8001f3c <MPU6050_Read_Measures+0x30c>)
 8001e86:	edd3 6a00 	vldr	s13, [r3]
 8001e8a:	4b2c      	ldr	r3, [pc, #176]	@ (8001f3c <MPU6050_Read_Measures+0x30c>)
 8001e8c:	edd3 7a00 	vldr	s15, [r3]
 8001e90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e98:	ee17 0a90 	vmov	r0, s15
 8001e9c:	f7fe fb54 	bl	8000548 <__aeabi_f2d>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	ec43 2b10 	vmov	d0, r2, r3
 8001ea8:	f008 ff9c 	bl	800ade4 <sqrt>
 8001eac:	ec53 2b10 	vmov	r2, r3, d0
 8001eb0:	4640      	mov	r0, r8
 8001eb2:	4649      	mov	r1, r9
 8001eb4:	f7fe fcca 	bl	800084c <__aeabi_ddiv>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	ec43 2b17 	vmov	d7, r2, r3
 8001ec0:	eeb0 0a47 	vmov.f32	s0, s14
 8001ec4:	eef0 0a67 	vmov.f32	s1, s15
 8001ec8:	f008 ffba 	bl	800ae40 <atan>
 8001ecc:	ec53 2b10 	vmov	r2, r3, d0
 8001ed0:	4614      	mov	r4, r2
 8001ed2:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001ed6:	a30c      	add	r3, pc, #48	@ (adr r3, 8001f08 <MPU6050_Read_Measures+0x2d8>)
 8001ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001edc:	4620      	mov	r0, r4
 8001ede:	4629      	mov	r1, r5
 8001ee0:	f7fe fcb4 	bl	800084c <__aeabi_ddiv>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	4610      	mov	r0, r2
 8001eea:	4619      	mov	r1, r3
 8001eec:	f7fe fe7c 	bl	8000be8 <__aeabi_d2f>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	4a1a      	ldr	r2, [pc, #104]	@ (8001f5c <MPU6050_Read_Measures+0x32c>)
 8001ef4:	6013      	str	r3, [r2, #0]
	}
}
 8001ef6:	bf00      	nop
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001f00:	851eb852 	.word	0x851eb852
 8001f04:	4074ddeb 	.word	0x4074ddeb
 8001f08:	80fa7e3f 	.word	0x80fa7e3f
 8001f0c:	3f91dfde 	.word	0x3f91dfde
 8001f10:	200002f4 	.word	0x200002f4
 8001f14:	20000288 	.word	0x20000288
 8001f18:	2000028a 	.word	0x2000028a
 8001f1c:	2000028c 	.word	0x2000028c
 8001f20:	20000294 	.word	0x20000294
 8001f24:	2000028e 	.word	0x2000028e
 8001f28:	20000290 	.word	0x20000290
 8001f2c:	20000292 	.word	0x20000292
 8001f30:	46800000 	.word	0x46800000
 8001f34:	20000298 	.word	0x20000298
 8001f38:	2000029c 	.word	0x2000029c
 8001f3c:	200002a0 	.word	0x200002a0
 8001f40:	43030000 	.word	0x43030000
 8001f44:	200002cc 	.word	0x200002cc
 8001f48:	200002d0 	.word	0x200002d0
 8001f4c:	200002d4 	.word	0x200002d4
 8001f50:	40350000 	.word	0x40350000
 8001f54:	200002a4 	.word	0x200002a4
 8001f58:	200002d8 	.word	0x200002d8
 8001f5c:	200002dc 	.word	0x200002dc

08001f60 <print_kalman>:

void print_kalman(void) {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af02      	add	r7, sp, #8
	kalman_1d(&KalmanAngleRoll, &KalmanUncertaintyAngleRoll, &RateRoll,
 8001f66:	4b3c      	ldr	r3, [pc, #240]	@ (8002058 <print_kalman+0xf8>)
 8001f68:	4a3c      	ldr	r2, [pc, #240]	@ (800205c <print_kalman+0xfc>)
 8001f6a:	493d      	ldr	r1, [pc, #244]	@ (8002060 <print_kalman+0x100>)
 8001f6c:	483d      	ldr	r0, [pc, #244]	@ (8002064 <print_kalman+0x104>)
 8001f6e:	f7ff fdcf 	bl	8001b10 <kalman_1d>
			&AngleRoll);
	KalmanAngleRoll = Kalman1DOutput[0];
 8001f72:	4b3d      	ldr	r3, [pc, #244]	@ (8002068 <print_kalman+0x108>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a3b      	ldr	r2, [pc, #236]	@ (8002064 <print_kalman+0x104>)
 8001f78:	6013      	str	r3, [r2, #0]
	KalmanUncertaintyAngleRoll = Kalman1DOutput[1];
 8001f7a:	4b3b      	ldr	r3, [pc, #236]	@ (8002068 <print_kalman+0x108>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	4a38      	ldr	r2, [pc, #224]	@ (8002060 <print_kalman+0x100>)
 8001f80:	6013      	str	r3, [r2, #0]
	kalman_1d(&KalmanAnglePitch, &KalmanUncertaintyAnglePitch, &RatePitch,
 8001f82:	4b3a      	ldr	r3, [pc, #232]	@ (800206c <print_kalman+0x10c>)
 8001f84:	4a3a      	ldr	r2, [pc, #232]	@ (8002070 <print_kalman+0x110>)
 8001f86:	493b      	ldr	r1, [pc, #236]	@ (8002074 <print_kalman+0x114>)
 8001f88:	483b      	ldr	r0, [pc, #236]	@ (8002078 <print_kalman+0x118>)
 8001f8a:	f7ff fdc1 	bl	8001b10 <kalman_1d>
			&AnglePitch);
	KalmanAnglePitch = Kalman1DOutput[0];
 8001f8e:	4b36      	ldr	r3, [pc, #216]	@ (8002068 <print_kalman+0x108>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a39      	ldr	r2, [pc, #228]	@ (8002078 <print_kalman+0x118>)
 8001f94:	6013      	str	r3, [r2, #0]
	KalmanUncertaintyAnglePitch = Kalman1DOutput[1];
 8001f96:	4b34      	ldr	r3, [pc, #208]	@ (8002068 <print_kalman+0x108>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	4a36      	ldr	r2, [pc, #216]	@ (8002074 <print_kalman+0x114>)
 8001f9c:	6013      	str	r3, [r2, #0]

	char buffer_float[7];
	ssd1306_Fill(0); //Seta todos os pixels do buffer para branco
 8001f9e:	2000      	movs	r0, #0
 8001fa0:	f004 f834 	bl	800600c <ssd1306_Fill>
	ssd1306_SetCursor(14, 1);
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	200e      	movs	r0, #14
 8001fa8:	f004 f97a 	bl	80062a0 <ssd1306_SetCursor>
	ssd1306_WriteString("KALMAN FILTER: ", Font_7x10, 1);
 8001fac:	4b33      	ldr	r3, [pc, #204]	@ (800207c <print_kalman+0x11c>)
 8001fae:	2201      	movs	r2, #1
 8001fb0:	9200      	str	r2, [sp, #0]
 8001fb2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fb4:	4832      	ldr	r0, [pc, #200]	@ (8002080 <print_kalman+0x120>)
 8001fb6:	f004 f94d 	bl	8006254 <ssd1306_WriteString>
	ssd1306_FillRectangle(1, 15, 128, 16, 1);
 8001fba:	2301      	movs	r3, #1
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	2310      	movs	r3, #16
 8001fc0:	2280      	movs	r2, #128	@ 0x80
 8001fc2:	210f      	movs	r1, #15
 8001fc4:	2001      	movs	r0, #1
 8001fc6:	f004 fa26 	bl	8006416 <ssd1306_FillRectangle>
	ssd1306_DrawRectangle(1, 20, 127, 63, 1);
 8001fca:	2301      	movs	r3, #1
 8001fcc:	9300      	str	r3, [sp, #0]
 8001fce:	233f      	movs	r3, #63	@ 0x3f
 8001fd0:	227f      	movs	r2, #127	@ 0x7f
 8001fd2:	2114      	movs	r1, #20
 8001fd4:	2001      	movs	r0, #1
 8001fd6:	f004 f9e7 	bl	80063a8 <ssd1306_DrawRectangle>

	ssd1306_SetCursor(7, 25); //Posiciona o "cursor" no pixel correspondente
 8001fda:	2119      	movs	r1, #25
 8001fdc:	2007      	movs	r0, #7
 8001fde:	f004 f95f 	bl	80062a0 <ssd1306_SetCursor>
	ssd1306_WriteString("ROLL: ", Font_6x8, 1); //Escreve o texto no buffer
 8001fe2:	4b28      	ldr	r3, [pc, #160]	@ (8002084 <print_kalman+0x124>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	9200      	str	r2, [sp, #0]
 8001fe8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fea:	4827      	ldr	r0, [pc, #156]	@ (8002088 <print_kalman+0x128>)
 8001fec:	f004 f932 	bl	8006254 <ssd1306_WriteString>
	sprintf(buffer_float, "%.1f", KalmanAngleRoll);
 8001ff0:	4b1c      	ldr	r3, [pc, #112]	@ (8002064 <print_kalman+0x104>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7fe faa7 	bl	8000548 <__aeabi_f2d>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	4638      	mov	r0, r7
 8002000:	4922      	ldr	r1, [pc, #136]	@ (800208c <print_kalman+0x12c>)
 8002002:	f005 fa45 	bl	8007490 <siprintf>
	ssd1306_WriteString(buffer_float, Font_7x10, 1); //Escreve o texto no buffer
 8002006:	4b1d      	ldr	r3, [pc, #116]	@ (800207c <print_kalman+0x11c>)
 8002008:	4638      	mov	r0, r7
 800200a:	2201      	movs	r2, #1
 800200c:	9200      	str	r2, [sp, #0]
 800200e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002010:	f004 f920 	bl	8006254 <ssd1306_WriteString>
	ssd1306_SetCursor(7, 39); //Posiciona o "cursor" no pixel correspondente
 8002014:	2127      	movs	r1, #39	@ 0x27
 8002016:	2007      	movs	r0, #7
 8002018:	f004 f942 	bl	80062a0 <ssd1306_SetCursor>
	ssd1306_WriteString("PITCH: ", Font_6x8, 1); //Escreve o texto no buffer
 800201c:	4b19      	ldr	r3, [pc, #100]	@ (8002084 <print_kalman+0x124>)
 800201e:	2201      	movs	r2, #1
 8002020:	9200      	str	r2, [sp, #0]
 8002022:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002024:	481a      	ldr	r0, [pc, #104]	@ (8002090 <print_kalman+0x130>)
 8002026:	f004 f915 	bl	8006254 <ssd1306_WriteString>
	sprintf(buffer_float, "%.1f", KalmanAnglePitch);
 800202a:	4b13      	ldr	r3, [pc, #76]	@ (8002078 <print_kalman+0x118>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4618      	mov	r0, r3
 8002030:	f7fe fa8a 	bl	8000548 <__aeabi_f2d>
 8002034:	4602      	mov	r2, r0
 8002036:	460b      	mov	r3, r1
 8002038:	4638      	mov	r0, r7
 800203a:	4914      	ldr	r1, [pc, #80]	@ (800208c <print_kalman+0x12c>)
 800203c:	f005 fa28 	bl	8007490 <siprintf>
	ssd1306_WriteString(buffer_float, Font_7x10, 1); //Escreve o texto no buffer
 8002040:	4b0e      	ldr	r3, [pc, #56]	@ (800207c <print_kalman+0x11c>)
 8002042:	4638      	mov	r0, r7
 8002044:	2201      	movs	r2, #1
 8002046:	9200      	str	r2, [sp, #0]
 8002048:	cb0e      	ldmia	r3, {r1, r2, r3}
 800204a:	f004 f903 	bl	8006254 <ssd1306_WriteString>

}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	200002d8 	.word	0x200002d8
 800205c:	200002cc 	.word	0x200002cc
 8002060:	20000060 	.word	0x20000060
 8002064:	200002e0 	.word	0x200002e0
 8002068:	200002e8 	.word	0x200002e8
 800206c:	200002dc 	.word	0x200002dc
 8002070:	200002d0 	.word	0x200002d0
 8002074:	20000064 	.word	0x20000064
 8002078:	200002e4 	.word	0x200002e4
 800207c:	0800d080 	.word	0x0800d080
 8002080:	0800c08c 	.word	0x0800c08c
 8002084:	0800d074 	.word	0x0800d074
 8002088:	0800c09c 	.word	0x0800c09c
 800208c:	0800c0a4 	.word	0x0800c0a4
 8002090:	0800c0ac 	.word	0x0800c0ac

08002094 <BMP280_Init>:

void BMP280_Init(void) {
 8002094:	b580      	push	{r7, lr}
 8002096:	b08c      	sub	sp, #48	@ 0x30
 8002098:	af04      	add	r7, sp, #16

	uint8_t Data;
	HAL_Delay(5);                //aguarda o start-up time (mnimo de 2ms)
 800209a:	2005      	movs	r0, #5
 800209c:	f001 f872 	bl	8003184 <HAL_Delay>

	//Reseta o sensor e aguarda o start-up time novamente (mnimo de 2ms)
	Data = 0xB6;
 80020a0:	23b6      	movs	r3, #182	@ 0xb6
 80020a2:	77fb      	strb	r3, [r7, #31]
	HAL_I2C_Mem_Write(&hi2c1, BMP280_ADDR, RESET, 1, &Data, 1, 1000);
 80020a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020a8:	9302      	str	r3, [sp, #8]
 80020aa:	2301      	movs	r3, #1
 80020ac:	9301      	str	r3, [sp, #4]
 80020ae:	f107 031f 	add.w	r3, r7, #31
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	2301      	movs	r3, #1
 80020b6:	22e0      	movs	r2, #224	@ 0xe0
 80020b8:	21ec      	movs	r1, #236	@ 0xec
 80020ba:	4852      	ldr	r0, [pc, #328]	@ (8002204 <BMP280_Init+0x170>)
 80020bc:	f001 fc90 	bl	80039e0 <HAL_I2C_Mem_Write>
	HAL_Delay(5);                //aguarda 5 ms
 80020c0:	2005      	movs	r0, #5
 80020c2:	f001 f85f 	bl	8003184 <HAL_Delay>

	//Coletando os parmetros de calibrao
	uint8_t param[24];
	HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, CALIB_REGS, 1, param, 24, 1000);
 80020c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020ca:	9302      	str	r3, [sp, #8]
 80020cc:	2318      	movs	r3, #24
 80020ce:	9301      	str	r3, [sp, #4]
 80020d0:	1d3b      	adds	r3, r7, #4
 80020d2:	9300      	str	r3, [sp, #0]
 80020d4:	2301      	movs	r3, #1
 80020d6:	2288      	movs	r2, #136	@ 0x88
 80020d8:	21ec      	movs	r1, #236	@ 0xec
 80020da:	484a      	ldr	r0, [pc, #296]	@ (8002204 <BMP280_Init+0x170>)
 80020dc:	f001 fd7a 	bl	8003bd4 <HAL_I2C_Mem_Read>

	//Extraindo os dados de calibrao da temperatura
	BMP280_dig_T1 = (param[1] << 8) | param[0];
 80020e0:	797b      	ldrb	r3, [r7, #5]
 80020e2:	021b      	lsls	r3, r3, #8
 80020e4:	b21a      	sxth	r2, r3
 80020e6:	793b      	ldrb	r3, [r7, #4]
 80020e8:	b21b      	sxth	r3, r3
 80020ea:	4313      	orrs	r3, r2
 80020ec:	b21b      	sxth	r3, r3
 80020ee:	b29a      	uxth	r2, r3
 80020f0:	4b45      	ldr	r3, [pc, #276]	@ (8002208 <BMP280_Init+0x174>)
 80020f2:	801a      	strh	r2, [r3, #0]
	BMP280_dig_T2 = (param[3] << 8) | param[2];
 80020f4:	79fb      	ldrb	r3, [r7, #7]
 80020f6:	021b      	lsls	r3, r3, #8
 80020f8:	b21a      	sxth	r2, r3
 80020fa:	79bb      	ldrb	r3, [r7, #6]
 80020fc:	b21b      	sxth	r3, r3
 80020fe:	4313      	orrs	r3, r2
 8002100:	b21a      	sxth	r2, r3
 8002102:	4b42      	ldr	r3, [pc, #264]	@ (800220c <BMP280_Init+0x178>)
 8002104:	801a      	strh	r2, [r3, #0]
	BMP280_dig_T3 = (param[5] << 8) | param[4];
 8002106:	7a7b      	ldrb	r3, [r7, #9]
 8002108:	021b      	lsls	r3, r3, #8
 800210a:	b21a      	sxth	r2, r3
 800210c:	7a3b      	ldrb	r3, [r7, #8]
 800210e:	b21b      	sxth	r3, r3
 8002110:	4313      	orrs	r3, r2
 8002112:	b21a      	sxth	r2, r3
 8002114:	4b3e      	ldr	r3, [pc, #248]	@ (8002210 <BMP280_Init+0x17c>)
 8002116:	801a      	strh	r2, [r3, #0]

	//Extraindo os dados de calibrao da presso
	BMP280_dig_P1 = (param[7] << 8) | param[6];
 8002118:	7afb      	ldrb	r3, [r7, #11]
 800211a:	021b      	lsls	r3, r3, #8
 800211c:	b21a      	sxth	r2, r3
 800211e:	7abb      	ldrb	r3, [r7, #10]
 8002120:	b21b      	sxth	r3, r3
 8002122:	4313      	orrs	r3, r2
 8002124:	b21b      	sxth	r3, r3
 8002126:	b29a      	uxth	r2, r3
 8002128:	4b3a      	ldr	r3, [pc, #232]	@ (8002214 <BMP280_Init+0x180>)
 800212a:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P2 = (param[9] << 8) | param[8];
 800212c:	7b7b      	ldrb	r3, [r7, #13]
 800212e:	021b      	lsls	r3, r3, #8
 8002130:	b21a      	sxth	r2, r3
 8002132:	7b3b      	ldrb	r3, [r7, #12]
 8002134:	b21b      	sxth	r3, r3
 8002136:	4313      	orrs	r3, r2
 8002138:	b21a      	sxth	r2, r3
 800213a:	4b37      	ldr	r3, [pc, #220]	@ (8002218 <BMP280_Init+0x184>)
 800213c:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P3 = (param[11] << 8) | param[10];
 800213e:	7bfb      	ldrb	r3, [r7, #15]
 8002140:	021b      	lsls	r3, r3, #8
 8002142:	b21a      	sxth	r2, r3
 8002144:	7bbb      	ldrb	r3, [r7, #14]
 8002146:	b21b      	sxth	r3, r3
 8002148:	4313      	orrs	r3, r2
 800214a:	b21a      	sxth	r2, r3
 800214c:	4b33      	ldr	r3, [pc, #204]	@ (800221c <BMP280_Init+0x188>)
 800214e:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P4 = (param[13] << 8) | param[12];
 8002150:	7c7b      	ldrb	r3, [r7, #17]
 8002152:	021b      	lsls	r3, r3, #8
 8002154:	b21a      	sxth	r2, r3
 8002156:	7c3b      	ldrb	r3, [r7, #16]
 8002158:	b21b      	sxth	r3, r3
 800215a:	4313      	orrs	r3, r2
 800215c:	b21a      	sxth	r2, r3
 800215e:	4b30      	ldr	r3, [pc, #192]	@ (8002220 <BMP280_Init+0x18c>)
 8002160:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P5 = (param[15] << 8) | param[14];
 8002162:	7cfb      	ldrb	r3, [r7, #19]
 8002164:	021b      	lsls	r3, r3, #8
 8002166:	b21a      	sxth	r2, r3
 8002168:	7cbb      	ldrb	r3, [r7, #18]
 800216a:	b21b      	sxth	r3, r3
 800216c:	4313      	orrs	r3, r2
 800216e:	b21a      	sxth	r2, r3
 8002170:	4b2c      	ldr	r3, [pc, #176]	@ (8002224 <BMP280_Init+0x190>)
 8002172:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P6 = (param[17] << 8) | param[16];
 8002174:	7d7b      	ldrb	r3, [r7, #21]
 8002176:	021b      	lsls	r3, r3, #8
 8002178:	b21a      	sxth	r2, r3
 800217a:	7d3b      	ldrb	r3, [r7, #20]
 800217c:	b21b      	sxth	r3, r3
 800217e:	4313      	orrs	r3, r2
 8002180:	b21a      	sxth	r2, r3
 8002182:	4b29      	ldr	r3, [pc, #164]	@ (8002228 <BMP280_Init+0x194>)
 8002184:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P7 = (param[19] << 8) | param[18];
 8002186:	7dfb      	ldrb	r3, [r7, #23]
 8002188:	021b      	lsls	r3, r3, #8
 800218a:	b21a      	sxth	r2, r3
 800218c:	7dbb      	ldrb	r3, [r7, #22]
 800218e:	b21b      	sxth	r3, r3
 8002190:	4313      	orrs	r3, r2
 8002192:	b21a      	sxth	r2, r3
 8002194:	4b25      	ldr	r3, [pc, #148]	@ (800222c <BMP280_Init+0x198>)
 8002196:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P8 = (param[21] << 8) | param[20];
 8002198:	7e7b      	ldrb	r3, [r7, #25]
 800219a:	021b      	lsls	r3, r3, #8
 800219c:	b21a      	sxth	r2, r3
 800219e:	7e3b      	ldrb	r3, [r7, #24]
 80021a0:	b21b      	sxth	r3, r3
 80021a2:	4313      	orrs	r3, r2
 80021a4:	b21a      	sxth	r2, r3
 80021a6:	4b22      	ldr	r3, [pc, #136]	@ (8002230 <BMP280_Init+0x19c>)
 80021a8:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P9 = (param[23] << 8) | param[22];
 80021aa:	7efb      	ldrb	r3, [r7, #27]
 80021ac:	021b      	lsls	r3, r3, #8
 80021ae:	b21a      	sxth	r2, r3
 80021b0:	7ebb      	ldrb	r3, [r7, #26]
 80021b2:	b21b      	sxth	r3, r3
 80021b4:	4313      	orrs	r3, r2
 80021b6:	b21a      	sxth	r2, r3
 80021b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002234 <BMP280_Init+0x1a0>)
 80021ba:	801a      	strh	r2, [r3, #0]

	Data = 0x1C;
 80021bc:	231c      	movs	r3, #28
 80021be:	77fb      	strb	r3, [r7, #31]
	HAL_I2C_Mem_Write(&hi2c1, BMP280_ADDR, CONFIG, 1, &Data, 1, 1000);
 80021c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021c4:	9302      	str	r3, [sp, #8]
 80021c6:	2301      	movs	r3, #1
 80021c8:	9301      	str	r3, [sp, #4]
 80021ca:	f107 031f 	add.w	r3, r7, #31
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	2301      	movs	r3, #1
 80021d2:	221a      	movs	r2, #26
 80021d4:	21ec      	movs	r1, #236	@ 0xec
 80021d6:	480b      	ldr	r0, [pc, #44]	@ (8002204 <BMP280_Init+0x170>)
 80021d8:	f001 fc02 	bl	80039e0 <HAL_I2C_Mem_Write>

	//Sensor output in sleep mode(Standard Mode activity)
	//20 bits de resoluo, oversampling x16 na presso, resoluo de 0.16 Pa
	//20 bits de resoluo, oversampling x16 na temperatura, resoluo de 0.0003 C

	Data = 0xFF;
 80021dc:	23ff      	movs	r3, #255	@ 0xff
 80021de:	77fb      	strb	r3, [r7, #31]
	HAL_I2C_Mem_Write(&hi2c1, BMP280_ADDR, CTRL_MEAS, 1, &Data, 1, 1000);
 80021e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021e4:	9302      	str	r3, [sp, #8]
 80021e6:	2301      	movs	r3, #1
 80021e8:	9301      	str	r3, [sp, #4]
 80021ea:	f107 031f 	add.w	r3, r7, #31
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	2301      	movs	r3, #1
 80021f2:	22f4      	movs	r2, #244	@ 0xf4
 80021f4:	21ec      	movs	r1, #236	@ 0xec
 80021f6:	4803      	ldr	r0, [pc, #12]	@ (8002204 <BMP280_Init+0x170>)
 80021f8:	f001 fbf2 	bl	80039e0 <HAL_I2C_Mem_Write>
}
 80021fc:	bf00      	nop
 80021fe:	3720      	adds	r7, #32
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	200002f4 	.word	0x200002f4
 8002208:	200002a8 	.word	0x200002a8
 800220c:	200002aa 	.word	0x200002aa
 8002210:	200002ac 	.word	0x200002ac
 8002214:	200002ae 	.word	0x200002ae
 8002218:	200002b0 	.word	0x200002b0
 800221c:	200002b2 	.word	0x200002b2
 8002220:	200002b4 	.word	0x200002b4
 8002224:	200002b6 	.word	0x200002b6
 8002228:	200002b8 	.word	0x200002b8
 800222c:	200002ba 	.word	0x200002ba
 8002230:	200002bc 	.word	0x200002bc
 8002234:	200002be 	.word	0x200002be

08002238 <print_BMP280>:
		P = P + (var1 + var2 + ((float) BMP280_dig_P7)) / 16;
		*p = P / 100;    //retorna P em hPa (retorno em float)
	}
}

void print_BMP280(void) {
 8002238:	b580      	push	{r7, lr}
 800223a:	b090      	sub	sp, #64	@ 0x40
 800223c:	af04      	add	r7, sp, #16

	//Lendo os registradores com os valores crus das grandezas
	uint8_t RawData[6];
	HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, DATA_REGS, 1, RawData, 6, 1000);
 800223e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002242:	9302      	str	r3, [sp, #8]
 8002244:	2306      	movs	r3, #6
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	f107 030c 	add.w	r3, r7, #12
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	2301      	movs	r3, #1
 8002250:	22f7      	movs	r2, #247	@ 0xf7
 8002252:	21ec      	movs	r1, #236	@ 0xec
 8002254:	488b      	ldr	r0, [pc, #556]	@ (8002484 <print_BMP280+0x24c>)
 8002256:	f001 fcbd 	bl	8003bd4 <HAL_I2C_Mem_Read>

	//Extraindo os dados crus da presso e temperatura
	int32_t adc_P = ((RawData[0] << 16) | (RawData[1] << 8) | RawData[2]) >> 4; //presso raw
 800225a:	7b3b      	ldrb	r3, [r7, #12]
 800225c:	041a      	lsls	r2, r3, #16
 800225e:	7b7b      	ldrb	r3, [r7, #13]
 8002260:	021b      	lsls	r3, r3, #8
 8002262:	4313      	orrs	r3, r2
 8002264:	7bba      	ldrb	r2, [r7, #14]
 8002266:	4313      	orrs	r3, r2
 8002268:	111b      	asrs	r3, r3, #4
 800226a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int32_t adc_T = ((RawData[3] << 16) | (RawData[4] << 8) | RawData[6]) >> 4; //temperatura raw
 800226c:	7bfb      	ldrb	r3, [r7, #15]
 800226e:	041a      	lsls	r2, r3, #16
 8002270:	7c3b      	ldrb	r3, [r7, #16]
 8002272:	021b      	lsls	r3, r3, #8
 8002274:	4313      	orrs	r3, r2
 8002276:	7cba      	ldrb	r2, [r7, #18]
 8002278:	4313      	orrs	r3, r2
 800227a:	111b      	asrs	r3, r3, #4
 800227c:	62bb      	str	r3, [r7, #40]	@ 0x28

	//calculando a temperatura
	float var1, var2, T;
	var1 = (((float) adc_T) / 16384 - ((float) BMP280_dig_T1) / 1024)
 800227e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002280:	ee07 3a90 	vmov	s15, r3
 8002284:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002288:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8002488 <print_BMP280+0x250>
 800228c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002290:	4b7e      	ldr	r3, [pc, #504]	@ (800248c <print_BMP280+0x254>)
 8002292:	881b      	ldrh	r3, [r3, #0]
 8002294:	ee07 3a90 	vmov	s15, r3
 8002298:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800229c:	ed9f 6a7c 	vldr	s12, [pc, #496]	@ 8002490 <print_BMP280+0x258>
 80022a0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80022a4:	ee37 7a67 	vsub.f32	s14, s14, s15
			* ((float) BMP280_dig_T2);
 80022a8:	4b7a      	ldr	r3, [pc, #488]	@ (8002494 <print_BMP280+0x25c>)
 80022aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022ae:	ee07 3a90 	vmov	s15, r3
 80022b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	var1 = (((float) adc_T) / 16384 - ((float) BMP280_dig_T1) / 1024)
 80022b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022ba:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	var2 = ((((float) adc_T) / 131072 - ((float) BMP280_dig_T1) / 8192)
 80022be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022c0:	ee07 3a90 	vmov	s15, r3
 80022c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022c8:	eddf 6a73 	vldr	s13, [pc, #460]	@ 8002498 <print_BMP280+0x260>
 80022cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80022d0:	4b6e      	ldr	r3, [pc, #440]	@ (800248c <print_BMP280+0x254>)
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	ee07 3a90 	vmov	s15, r3
 80022d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022dc:	ed9f 6a6f 	vldr	s12, [pc, #444]	@ 800249c <print_BMP280+0x264>
 80022e0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80022e4:	ee37 7a67 	vsub.f32	s14, s14, s15
			* (((float) adc_T) / 131072 - ((float) BMP280_dig_T1) / 8192))
 80022e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ea:	ee07 3a90 	vmov	s15, r3
 80022ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022f2:	ed9f 6a69 	vldr	s12, [pc, #420]	@ 8002498 <print_BMP280+0x260>
 80022f6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80022fa:	4b64      	ldr	r3, [pc, #400]	@ (800248c <print_BMP280+0x254>)
 80022fc:	881b      	ldrh	r3, [r3, #0]
 80022fe:	ee07 3a90 	vmov	s15, r3
 8002302:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8002306:	eddf 5a65 	vldr	s11, [pc, #404]	@ 800249c <print_BMP280+0x264>
 800230a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800230e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002312:	ee27 7a27 	vmul.f32	s14, s14, s15
			* ((float) BMP280_dig_T3);
 8002316:	4b62      	ldr	r3, [pc, #392]	@ (80024a0 <print_BMP280+0x268>)
 8002318:	f9b3 3000 	ldrsh.w	r3, [r3]
 800231c:	ee07 3a90 	vmov	s15, r3
 8002320:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	var2 = ((((float) adc_T) / 131072 - ((float) BMP280_dig_T1) / 8192)
 8002324:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002328:	edc7 7a08 	vstr	s15, [r7, #32]
	t_fine = (var1 + var2);
 800232c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002330:	edd7 7a08 	vldr	s15, [r7, #32]
 8002334:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002338:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800233c:	ee17 2a90 	vmov	r2, s15
 8002340:	4b58      	ldr	r3, [pc, #352]	@ (80024a4 <print_BMP280+0x26c>)
 8002342:	601a      	str	r2, [r3, #0]
	T = (var1 + var2) / 5120;
 8002344:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002348:	edd7 7a08 	vldr	s15, [r7, #32]
 800234c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002350:	eddf 6a55 	vldr	s13, [pc, #340]	@ 80024a8 <print_BMP280+0x270>
 8002354:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002358:	edc7 7a07 	vstr	s15, [r7, #28]
	t = T;        //retorna T em C (retorno em float)
 800235c:	4a53      	ldr	r2, [pc, #332]	@ (80024ac <print_BMP280+0x274>)
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	6013      	str	r3, [r2, #0]

	//Measurement of Atmospheric Pressure
	float P;
	var1 = ((float) t_fine / 2) - 64000;
 8002362:	4b50      	ldr	r3, [pc, #320]	@ (80024a4 <print_BMP280+0x26c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	ee07 3a90 	vmov	s15, r3
 800236a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800236e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002372:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002376:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 80024b0 <print_BMP280+0x278>
 800237a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800237e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	var2 = var1 * var1 * ((float) BMP280_dig_P6) / 32768;
 8002382:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002386:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800238a:	4b4a      	ldr	r3, [pc, #296]	@ (80024b4 <print_BMP280+0x27c>)
 800238c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002390:	ee07 3a90 	vmov	s15, r3
 8002394:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002398:	ee27 7a27 	vmul.f32	s14, s14, s15
 800239c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80024b8 <print_BMP280+0x280>
 80023a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023a4:	edc7 7a08 	vstr	s15, [r7, #32]
	var2 = var2 + var1 * ((float) BMP280_dig_P5) * 2;
 80023a8:	4b44      	ldr	r3, [pc, #272]	@ (80024bc <print_BMP280+0x284>)
 80023aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023ae:	ee07 3a90 	vmov	s15, r3
 80023b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023b6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80023ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023be:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023c2:	ed97 7a08 	vldr	s14, [r7, #32]
 80023c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ca:	edc7 7a08 	vstr	s15, [r7, #32]
	var2 = (var2 / 4) + (((float) BMP280_dig_P4) * 65536);
 80023ce:	edd7 7a08 	vldr	s15, [r7, #32]
 80023d2:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80023d6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80023da:	4b39      	ldr	r3, [pc, #228]	@ (80024c0 <print_BMP280+0x288>)
 80023dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023e0:	ee07 3a90 	vmov	s15, r3
 80023e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023e8:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80024c4 <print_BMP280+0x28c>
 80023ec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80023f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023f4:	edc7 7a08 	vstr	s15, [r7, #32]
	var1 = (((float) BMP280_dig_P3) * var1 * var1 / 524288
 80023f8:	4b33      	ldr	r3, [pc, #204]	@ (80024c8 <print_BMP280+0x290>)
 80023fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023fe:	ee07 3a90 	vmov	s15, r3
 8002402:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002406:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800240a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800240e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002412:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002416:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 80024cc <print_BMP280+0x294>
 800241a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
			+ ((float) BMP280_dig_P2) * var1) / 524288;
 800241e:	4b2c      	ldr	r3, [pc, #176]	@ (80024d0 <print_BMP280+0x298>)
 8002420:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002424:	ee07 3a90 	vmov	s15, r3
 8002428:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800242c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002430:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002434:	ee37 7a27 	vadd.f32	s14, s14, s15
	var1 = (((float) BMP280_dig_P3) * var1 * var1 / 524288
 8002438:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80024cc <print_BMP280+0x294>
 800243c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002440:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	var1 = (1 + var1 / 32768) * ((float) BMP280_dig_P1);
 8002444:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002448:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 80024b8 <print_BMP280+0x280>
 800244c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002450:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002454:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002458:	4b1e      	ldr	r3, [pc, #120]	@ (80024d4 <print_BMP280+0x29c>)
 800245a:	881b      	ldrh	r3, [r3, #0]
 800245c:	ee07 3a90 	vmov	s15, r3
 8002460:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002464:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002468:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	if (var1 == 0)
 800246c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002470:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002478:	d134      	bne.n	80024e4 <print_BMP280+0x2ac>
		P = 0; //evita exceo causada por diviso por zero
 800247a:	f04f 0300 	mov.w	r3, #0
 800247e:	61bb      	str	r3, [r7, #24]
 8002480:	e097      	b.n	80025b2 <print_BMP280+0x37a>
 8002482:	bf00      	nop
 8002484:	200002f4 	.word	0x200002f4
 8002488:	46800000 	.word	0x46800000
 800248c:	200002a8 	.word	0x200002a8
 8002490:	44800000 	.word	0x44800000
 8002494:	200002aa 	.word	0x200002aa
 8002498:	48000000 	.word	0x48000000
 800249c:	46000000 	.word	0x46000000
 80024a0:	200002ac 	.word	0x200002ac
 80024a4:	200002c0 	.word	0x200002c0
 80024a8:	45a00000 	.word	0x45a00000
 80024ac:	200002c4 	.word	0x200002c4
 80024b0:	477a0000 	.word	0x477a0000
 80024b4:	200002b8 	.word	0x200002b8
 80024b8:	47000000 	.word	0x47000000
 80024bc:	200002b6 	.word	0x200002b6
 80024c0:	200002b4 	.word	0x200002b4
 80024c4:	47800000 	.word	0x47800000
 80024c8:	200002b2 	.word	0x200002b2
 80024cc:	49000000 	.word	0x49000000
 80024d0:	200002b0 	.word	0x200002b0
 80024d4:	200002ae 	.word	0x200002ae
 80024d8:	49800000 	.word	0x49800000
 80024dc:	45800000 	.word	0x45800000
 80024e0:	45c35000 	.word	0x45c35000
	else {
		P = 1048576 - (float) adc_P;
 80024e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e6:	ee07 3a90 	vmov	s15, r3
 80024ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024ee:	ed1f 7a06 	vldr	s14, [pc, #-24]	@ 80024d8 <print_BMP280+0x2a0>
 80024f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024f6:	edc7 7a06 	vstr	s15, [r7, #24]
		P = (P - (var2 / 4096)) * 6250 / var1;
 80024fa:	ed97 7a08 	vldr	s14, [r7, #32]
 80024fe:	ed5f 6a09 	vldr	s13, [pc, #-36]	@ 80024dc <print_BMP280+0x2a4>
 8002502:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002506:	ed97 7a06 	vldr	s14, [r7, #24]
 800250a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800250e:	ed1f 7a0c 	vldr	s14, [pc, #-48]	@ 80024e0 <print_BMP280+0x2a8>
 8002512:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002516:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800251a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800251e:	edc7 7a06 	vstr	s15, [r7, #24]
		var1 = ((float) BMP280_dig_P9) * P * P / 2147483648;
 8002522:	4b6b      	ldr	r3, [pc, #428]	@ (80026d0 <print_BMP280+0x498>)
 8002524:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002528:	ee07 3a90 	vmov	s15, r3
 800252c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002530:	edd7 7a06 	vldr	s15, [r7, #24]
 8002534:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002538:	edd7 7a06 	vldr	s15, [r7, #24]
 800253c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002540:	eddf 6a64 	vldr	s13, [pc, #400]	@ 80026d4 <print_BMP280+0x49c>
 8002544:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002548:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		var2 = P * ((float) BMP280_dig_P8) / 32768;
 800254c:	4b62      	ldr	r3, [pc, #392]	@ (80026d8 <print_BMP280+0x4a0>)
 800254e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002552:	ee07 3a90 	vmov	s15, r3
 8002556:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800255a:	edd7 7a06 	vldr	s15, [r7, #24]
 800255e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002562:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80026dc <print_BMP280+0x4a4>
 8002566:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800256a:	edc7 7a08 	vstr	s15, [r7, #32]
		P = P + (var1 + var2 + ((float) BMP280_dig_P7)) / 16;
 800256e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002572:	edd7 7a08 	vldr	s15, [r7, #32]
 8002576:	ee37 7a27 	vadd.f32	s14, s14, s15
 800257a:	4b59      	ldr	r3, [pc, #356]	@ (80026e0 <print_BMP280+0x4a8>)
 800257c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002580:	ee07 3a90 	vmov	s15, r3
 8002584:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002588:	ee37 7a27 	vadd.f32	s14, s14, s15
 800258c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002590:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002594:	ed97 7a06 	vldr	s14, [r7, #24]
 8002598:	ee77 7a27 	vadd.f32	s15, s14, s15
 800259c:	edc7 7a06 	vstr	s15, [r7, #24]
		p = P / 100;    //retorna P em hPa (retorno em float)
 80025a0:	ed97 7a06 	vldr	s14, [r7, #24]
 80025a4:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80026e4 <print_BMP280+0x4ac>
 80025a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025ac:	4b4e      	ldr	r3, [pc, #312]	@ (80026e8 <print_BMP280+0x4b0>)
 80025ae:	edc3 7a00 	vstr	s15, [r3]
	}
	float altitude = 44330.0f * (1.0 - pow((p) / Po, (1.0f / 5.255f))); //equao baromtrica
 80025b2:	4b4d      	ldr	r3, [pc, #308]	@ (80026e8 <print_BMP280+0x4b0>)
 80025b4:	edd3 7a00 	vldr	s15, [r3]
 80025b8:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 80026ec <print_BMP280+0x4b4>
 80025bc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80025c0:	ee16 0a90 	vmov	r0, s13
 80025c4:	f7fd ffc0 	bl	8000548 <__aeabi_f2d>
 80025c8:	4602      	mov	r2, r0
 80025ca:	460b      	mov	r3, r1
 80025cc:	ed9f 1b3c 	vldr	d1, [pc, #240]	@ 80026c0 <print_BMP280+0x488>
 80025d0:	ec43 2b10 	vmov	d0, r2, r3
 80025d4:	f008 fb96 	bl	800ad04 <pow>
 80025d8:	ec53 2b10 	vmov	r2, r3, d0
 80025dc:	f04f 0000 	mov.w	r0, #0
 80025e0:	4943      	ldr	r1, [pc, #268]	@ (80026f0 <print_BMP280+0x4b8>)
 80025e2:	f7fd fe51 	bl	8000288 <__aeabi_dsub>
 80025e6:	4602      	mov	r2, r0
 80025e8:	460b      	mov	r3, r1
 80025ea:	4610      	mov	r0, r2
 80025ec:	4619      	mov	r1, r3
 80025ee:	a336      	add	r3, pc, #216	@ (adr r3, 80026c8 <print_BMP280+0x490>)
 80025f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f4:	f7fe f800 	bl	80005f8 <__aeabi_dmul>
 80025f8:	4602      	mov	r2, r0
 80025fa:	460b      	mov	r3, r1
 80025fc:	4610      	mov	r0, r2
 80025fe:	4619      	mov	r1, r3
 8002600:	f7fe faf2 	bl	8000be8 <__aeabi_d2f>
 8002604:	4603      	mov	r3, r0
 8002606:	617b      	str	r3, [r7, #20]

	char buffer_float[7];
	ssd1306_Fill(0); //Seta todos os pixels do buffer para branco
 8002608:	2000      	movs	r0, #0
 800260a:	f003 fcff 	bl	800600c <ssd1306_Fill>
	ssd1306_SetCursor(5, 16); //Posiciona o "cursor" no pixel correspondente
 800260e:	2110      	movs	r1, #16
 8002610:	2005      	movs	r0, #5
 8002612:	f003 fe45 	bl	80062a0 <ssd1306_SetCursor>
	ssd1306_WriteString("Pressao: ", Font_6x8, 1); //Escreve o texto no buffer
 8002616:	4b37      	ldr	r3, [pc, #220]	@ (80026f4 <print_BMP280+0x4bc>)
 8002618:	2201      	movs	r2, #1
 800261a:	9200      	str	r2, [sp, #0]
 800261c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800261e:	4836      	ldr	r0, [pc, #216]	@ (80026f8 <print_BMP280+0x4c0>)
 8002620:	f003 fe18 	bl	8006254 <ssd1306_WriteString>
	sprintf(buffer_float, "%.1f hPa", p);
 8002624:	4b30      	ldr	r3, [pc, #192]	@ (80026e8 <print_BMP280+0x4b0>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4618      	mov	r0, r3
 800262a:	f7fd ff8d 	bl	8000548 <__aeabi_f2d>
 800262e:	4602      	mov	r2, r0
 8002630:	460b      	mov	r3, r1
 8002632:	1d38      	adds	r0, r7, #4
 8002634:	4931      	ldr	r1, [pc, #196]	@ (80026fc <print_BMP280+0x4c4>)
 8002636:	f004 ff2b 	bl	8007490 <siprintf>
	ssd1306_WriteString(buffer_float, Font_6x8, 1); //Escreve o texto no buffer
 800263a:	4b2e      	ldr	r3, [pc, #184]	@ (80026f4 <print_BMP280+0x4bc>)
 800263c:	1d38      	adds	r0, r7, #4
 800263e:	2201      	movs	r2, #1
 8002640:	9200      	str	r2, [sp, #0]
 8002642:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002644:	f003 fe06 	bl	8006254 <ssd1306_WriteString>
	ssd1306_SetCursor(5, 30); //Posiciona o "cursor" no pixel correspondente
 8002648:	211e      	movs	r1, #30
 800264a:	2005      	movs	r0, #5
 800264c:	f003 fe28 	bl	80062a0 <ssd1306_SetCursor>
	ssd1306_WriteString("Temp: ", Font_6x8, 1); //Escreve o texto no buffer
 8002650:	4b28      	ldr	r3, [pc, #160]	@ (80026f4 <print_BMP280+0x4bc>)
 8002652:	2201      	movs	r2, #1
 8002654:	9200      	str	r2, [sp, #0]
 8002656:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002658:	4829      	ldr	r0, [pc, #164]	@ (8002700 <print_BMP280+0x4c8>)
 800265a:	f003 fdfb 	bl	8006254 <ssd1306_WriteString>
	sprintf(buffer_float, "%.1fC", t);
 800265e:	4b29      	ldr	r3, [pc, #164]	@ (8002704 <print_BMP280+0x4cc>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f7fd ff70 	bl	8000548 <__aeabi_f2d>
 8002668:	4602      	mov	r2, r0
 800266a:	460b      	mov	r3, r1
 800266c:	1d38      	adds	r0, r7, #4
 800266e:	4926      	ldr	r1, [pc, #152]	@ (8002708 <print_BMP280+0x4d0>)
 8002670:	f004 ff0e 	bl	8007490 <siprintf>
	ssd1306_WriteString(buffer_float, Font_6x8, 1); //Escreve o texto no buffer
 8002674:	4b1f      	ldr	r3, [pc, #124]	@ (80026f4 <print_BMP280+0x4bc>)
 8002676:	1d38      	adds	r0, r7, #4
 8002678:	2201      	movs	r2, #1
 800267a:	9200      	str	r2, [sp, #0]
 800267c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800267e:	f003 fde9 	bl	8006254 <ssd1306_WriteString>
	ssd1306_SetCursor(5, 44); //Posiciona o "cursor" no pixel correspondente
 8002682:	212c      	movs	r1, #44	@ 0x2c
 8002684:	2005      	movs	r0, #5
 8002686:	f003 fe0b 	bl	80062a0 <ssd1306_SetCursor>
	ssd1306_WriteString("Altitude: ", Font_6x8, 1); //Escreve o texto no buffer
 800268a:	4b1a      	ldr	r3, [pc, #104]	@ (80026f4 <print_BMP280+0x4bc>)
 800268c:	2201      	movs	r2, #1
 800268e:	9200      	str	r2, [sp, #0]
 8002690:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002692:	481e      	ldr	r0, [pc, #120]	@ (800270c <print_BMP280+0x4d4>)
 8002694:	f003 fdde 	bl	8006254 <ssd1306_WriteString>
	sprintf(buffer_float, "%.1f m", altitude);
 8002698:	6978      	ldr	r0, [r7, #20]
 800269a:	f7fd ff55 	bl	8000548 <__aeabi_f2d>
 800269e:	4602      	mov	r2, r0
 80026a0:	460b      	mov	r3, r1
 80026a2:	1d38      	adds	r0, r7, #4
 80026a4:	491a      	ldr	r1, [pc, #104]	@ (8002710 <print_BMP280+0x4d8>)
 80026a6:	f004 fef3 	bl	8007490 <siprintf>
	ssd1306_WriteString(buffer_float, Font_6x8, 1); //Escreve o texto no buffer
 80026aa:	4b12      	ldr	r3, [pc, #72]	@ (80026f4 <print_BMP280+0x4bc>)
 80026ac:	1d38      	adds	r0, r7, #4
 80026ae:	2201      	movs	r2, #1
 80026b0:	9200      	str	r2, [sp, #0]
 80026b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026b4:	f003 fdce 	bl	8006254 <ssd1306_WriteString>

}
 80026b8:	bf00      	nop
 80026ba:	3730      	adds	r7, #48	@ 0x30
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	c0000000 	.word	0xc0000000
 80026c4:	3fc85b95 	.word	0x3fc85b95
 80026c8:	00000000 	.word	0x00000000
 80026cc:	40e5a540 	.word	0x40e5a540
 80026d0:	200002be 	.word	0x200002be
 80026d4:	4f000000 	.word	0x4f000000
 80026d8:	200002bc 	.word	0x200002bc
 80026dc:	47000000 	.word	0x47000000
 80026e0:	200002ba 	.word	0x200002ba
 80026e4:	42c80000 	.word	0x42c80000
 80026e8:	200002c8 	.word	0x200002c8
 80026ec:	447d5000 	.word	0x447d5000
 80026f0:	3ff00000 	.word	0x3ff00000
 80026f4:	0800d074 	.word	0x0800d074
 80026f8:	0800c0b4 	.word	0x0800c0b4
 80026fc:	0800c0c0 	.word	0x0800c0c0
 8002700:	0800c0cc 	.word	0x0800c0cc
 8002704:	200002c4 	.word	0x200002c4
 8002708:	0800c0d4 	.word	0x0800c0d4
 800270c:	0800c0dc 	.word	0x0800c0dc
 8002710:	0800c0e8 	.word	0x0800c0e8

08002714 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002718:	f000 fcc2 	bl	80030a0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800271c:	f000 f904 	bl	8002928 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002720:	f000 fa10 	bl	8002b44 <MX_GPIO_Init>
	MX_I2C1_Init();
 8002724:	f000 f968 	bl	80029f8 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 8002728:	f000 f9e2 	bl	8002af0 <MX_USART1_UART_Init>
	MX_TIM3_Init();
 800272c:	f000 f992 	bl	8002a54 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	ssd1306_Init();
 8002730:	f003 fc02 	bl	8005f38 <ssd1306_Init>
	MPU6050_Init();
 8002734:	f7fe fc56 	bl	8000fe4 <MPU6050_Init>
	BMP280_Init();
 8002738:	f7ff fcac 	bl	8002094 <BMP280_Init>
	HAL_TIM_Base_Start_IT(&htim3);
 800273c:	4870      	ldr	r0, [pc, #448]	@ (8002900 <main+0x1ec>)
 800273e:	f002 fcd7 	bl	80050f0 <HAL_TIM_Base_Start_IT>
	current_screen = 0;
 8002742:	4b70      	ldr	r3, [pc, #448]	@ (8002904 <main+0x1f0>)
 8002744:	2200      	movs	r2, #0
 8002746:	601a      	str	r2, [r3, #0]

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		if (Data_Ready) {
 8002748:	4b6f      	ldr	r3, [pc, #444]	@ (8002908 <main+0x1f4>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d004      	beq.n	800275a <main+0x46>
			MPU6050_Read_Measures();
 8002750:	f7ff fa6e 	bl	8001c30 <MPU6050_Read_Measures>
			Data_Ready = 0;
 8002754:	4b6c      	ldr	r3, [pc, #432]	@ (8002908 <main+0x1f4>)
 8002756:	2200      	movs	r2, #0
 8002758:	601a      	str	r2, [r3, #0]
		}

		if (current_screen == 0) {
 800275a:	4b6a      	ldr	r3, [pc, #424]	@ (8002904 <main+0x1f0>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d17b      	bne.n	800285a <main+0x146>

			if (HAL_GPIO_ReadPin(GPIOE, ENTER_BUTTON)) {
 8002762:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002766:	4869      	ldr	r0, [pc, #420]	@ (800290c <main+0x1f8>)
 8002768:	f000 ffde 	bl	8003728 <HAL_GPIO_ReadPin>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00c      	beq.n	800278c <main+0x78>
				current_screen = !current_screen;
 8002772:	4b64      	ldr	r3, [pc, #400]	@ (8002904 <main+0x1f0>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	bf0c      	ite	eq
 800277a:	2301      	moveq	r3, #1
 800277c:	2300      	movne	r3, #0
 800277e:	b2db      	uxtb	r3, r3
 8002780:	461a      	mov	r2, r3
 8002782:	4b60      	ldr	r3, [pc, #384]	@ (8002904 <main+0x1f0>)
 8002784:	601a      	str	r2, [r3, #0]
				HAL_Delay(200);
 8002786:	20c8      	movs	r0, #200	@ 0xc8
 8002788:	f000 fcfc 	bl	8003184 <HAL_Delay>
			}

			if (HAL_GPIO_ReadPin(GPIOE, UP_BUTTON) == GPIO_PIN_SET
 800278c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002790:	485e      	ldr	r0, [pc, #376]	@ (800290c <main+0x1f8>)
 8002792:	f000 ffc9 	bl	8003728 <HAL_GPIO_ReadPin>
 8002796:	4603      	mov	r3, r0
 8002798:	2b01      	cmp	r3, #1
 800279a:	d11f      	bne.n	80027dc <main+0xc8>
					&& button_up_clicked == 0) {
 800279c:	4b5c      	ldr	r3, [pc, #368]	@ (8002910 <main+0x1fc>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d11b      	bne.n	80027dc <main+0xc8>
				button_up_clicked = 1; // Marcar como pressionado
 80027a4:	4b5a      	ldr	r3, [pc, #360]	@ (8002910 <main+0x1fc>)
 80027a6:	2201      	movs	r2, #1
 80027a8:	601a      	str	r2, [r3, #0]
				cursor--;
 80027aa:	4b5a      	ldr	r3, [pc, #360]	@ (8002914 <main+0x200>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	3b01      	subs	r3, #1
 80027b0:	4a58      	ldr	r2, [pc, #352]	@ (8002914 <main+0x200>)
 80027b2:	6013      	str	r3, [r2, #0]
				if (cursor == -1)
 80027b4:	4b57      	ldr	r3, [pc, #348]	@ (8002914 <main+0x200>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027bc:	d102      	bne.n	80027c4 <main+0xb0>
					cursor = 3;
 80027be:	4b55      	ldr	r3, [pc, #340]	@ (8002914 <main+0x200>)
 80027c0:	2203      	movs	r2, #3
 80027c2:	601a      	str	r2, [r3, #0]
				item_selected--;
 80027c4:	4b54      	ldr	r3, [pc, #336]	@ (8002918 <main+0x204>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	3b01      	subs	r3, #1
 80027ca:	4a53      	ldr	r2, [pc, #332]	@ (8002918 <main+0x204>)
 80027cc:	6013      	str	r3, [r2, #0]
				if (item_selected < 0)
 80027ce:	4b52      	ldr	r3, [pc, #328]	@ (8002918 <main+0x204>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	da02      	bge.n	80027dc <main+0xc8>
					item_selected = NUM_ITEMS - 1;
 80027d6:	4b50      	ldr	r3, [pc, #320]	@ (8002918 <main+0x204>)
 80027d8:	2203      	movs	r2, #3
 80027da:	601a      	str	r2, [r3, #0]
			}
			// Liberar o boto UP
			if (HAL_GPIO_ReadPin(GPIOE, UP_BUTTON) == GPIO_PIN_RESET) {
 80027dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027e0:	484a      	ldr	r0, [pc, #296]	@ (800290c <main+0x1f8>)
 80027e2:	f000 ffa1 	bl	8003728 <HAL_GPIO_ReadPin>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d102      	bne.n	80027f2 <main+0xde>
				button_up_clicked = 0;
 80027ec:	4b48      	ldr	r3, [pc, #288]	@ (8002910 <main+0x1fc>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	601a      	str	r2, [r3, #0]
			}

			// Verificar estado do boto DOWN
			if (HAL_GPIO_ReadPin(GPIOE, DOWN_BUTTON) == GPIO_PIN_SET
 80027f2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80027f6:	4845      	ldr	r0, [pc, #276]	@ (800290c <main+0x1f8>)
 80027f8:	f000 ff96 	bl	8003728 <HAL_GPIO_ReadPin>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d11e      	bne.n	8002840 <main+0x12c>
					&& button_down_clicked == 0) {
 8002802:	4b46      	ldr	r3, [pc, #280]	@ (800291c <main+0x208>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d11a      	bne.n	8002840 <main+0x12c>
				button_down_clicked = 1; // Marcar como pressionado
 800280a:	4b44      	ldr	r3, [pc, #272]	@ (800291c <main+0x208>)
 800280c:	2201      	movs	r2, #1
 800280e:	601a      	str	r2, [r3, #0]
				cursor++;
 8002810:	4b40      	ldr	r3, [pc, #256]	@ (8002914 <main+0x200>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	3301      	adds	r3, #1
 8002816:	4a3f      	ldr	r2, [pc, #252]	@ (8002914 <main+0x200>)
 8002818:	6013      	str	r3, [r2, #0]
				if (cursor == 4)
 800281a:	4b3e      	ldr	r3, [pc, #248]	@ (8002914 <main+0x200>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2b04      	cmp	r3, #4
 8002820:	d102      	bne.n	8002828 <main+0x114>
					cursor = 0;
 8002822:	4b3c      	ldr	r3, [pc, #240]	@ (8002914 <main+0x200>)
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
				item_selected++;
 8002828:	4b3b      	ldr	r3, [pc, #236]	@ (8002918 <main+0x204>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	3301      	adds	r3, #1
 800282e:	4a3a      	ldr	r2, [pc, #232]	@ (8002918 <main+0x204>)
 8002830:	6013      	str	r3, [r2, #0]
				if (item_selected >= NUM_ITEMS)
 8002832:	4b39      	ldr	r3, [pc, #228]	@ (8002918 <main+0x204>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2b03      	cmp	r3, #3
 8002838:	dd02      	ble.n	8002840 <main+0x12c>
					item_selected = 0;
 800283a:	4b37      	ldr	r3, [pc, #220]	@ (8002918 <main+0x204>)
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]
			}
			// Liberar o boto DOWN
			if (HAL_GPIO_ReadPin(GPIOE, DOWN_BUTTON) == GPIO_PIN_RESET) {
 8002840:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002844:	4831      	ldr	r0, [pc, #196]	@ (800290c <main+0x1f8>)
 8002846:	f000 ff6f 	bl	8003728 <HAL_GPIO_ReadPin>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d102      	bne.n	8002856 <main+0x142>
				button_down_clicked = 0;
 8002850:	4b32      	ldr	r3, [pc, #200]	@ (800291c <main+0x208>)
 8002852:	2200      	movs	r2, #0
 8002854:	601a      	str	r2, [r3, #0]
			}

			menu();
 8002856:	f7fe fc73 	bl	8001140 <menu>
		}

		if (current_screen) {
 800285a:	4b2a      	ldr	r3, [pc, #168]	@ (8002904 <main+0x1f0>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d032      	beq.n	80028c8 <main+0x1b4>

			if (HAL_GPIO_ReadPin(GPIOE, ENTER_BUTTON)) {
 8002862:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002866:	4829      	ldr	r0, [pc, #164]	@ (800290c <main+0x1f8>)
 8002868:	f000 ff5e 	bl	8003728 <HAL_GPIO_ReadPin>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00c      	beq.n	800288c <main+0x178>
				current_screen = !current_screen;
 8002872:	4b24      	ldr	r3, [pc, #144]	@ (8002904 <main+0x1f0>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2b00      	cmp	r3, #0
 8002878:	bf0c      	ite	eq
 800287a:	2301      	moveq	r3, #1
 800287c:	2300      	movne	r3, #0
 800287e:	b2db      	uxtb	r3, r3
 8002880:	461a      	mov	r2, r3
 8002882:	4b20      	ldr	r3, [pc, #128]	@ (8002904 <main+0x1f0>)
 8002884:	601a      	str	r2, [r3, #0]
				HAL_Delay(200);
 8002886:	20c8      	movs	r0, #200	@ 0xc8
 8002888:	f000 fc7c 	bl	8003184 <HAL_Delay>
			}

			ssd1306_Fill(0);
 800288c:	2000      	movs	r0, #0
 800288e:	f003 fbbd 	bl	800600c <ssd1306_Fill>

			if (item_selected == 0)
 8002892:	4b21      	ldr	r3, [pc, #132]	@ (8002918 <main+0x204>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d102      	bne.n	80028a0 <main+0x18c>
				print_BMP280();
 800289a:	f7ff fccd 	bl	8002238 <print_BMP280>
 800289e:	e013      	b.n	80028c8 <main+0x1b4>
			else if (item_selected == 1)
 80028a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002918 <main+0x204>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d102      	bne.n	80028ae <main+0x19a>
				print_gyro();
 80028a8:	f7fe fcfa 	bl	80012a0 <print_gyro>
 80028ac:	e00c      	b.n	80028c8 <main+0x1b4>
			else if (item_selected == 2)
 80028ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002918 <main+0x204>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d102      	bne.n	80028bc <main+0x1a8>
				calibration();
 80028b6:	f7fe fda3 	bl	8001400 <calibration>
 80028ba:	e005      	b.n	80028c8 <main+0x1b4>
			else if (item_selected == 3)
 80028bc:	4b16      	ldr	r3, [pc, #88]	@ (8002918 <main+0x204>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2b03      	cmp	r3, #3
 80028c2:	d101      	bne.n	80028c8 <main+0x1b4>
				print_kalman();
 80028c4:	f7ff fb4c 	bl	8001f60 <print_kalman>
		}

		item_sel_previous = item_selected - 1;
 80028c8:	4b13      	ldr	r3, [pc, #76]	@ (8002918 <main+0x204>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	3b01      	subs	r3, #1
 80028ce:	4a14      	ldr	r2, [pc, #80]	@ (8002920 <main+0x20c>)
 80028d0:	6013      	str	r3, [r2, #0]
		if (item_sel_previous < 0) {
 80028d2:	4b13      	ldr	r3, [pc, #76]	@ (8002920 <main+0x20c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	da02      	bge.n	80028e0 <main+0x1cc>
			item_sel_previous = NUM_ITEMS - 1;
 80028da:	4b11      	ldr	r3, [pc, #68]	@ (8002920 <main+0x20c>)
 80028dc:	2203      	movs	r2, #3
 80028de:	601a      	str	r2, [r3, #0]
		} // previous item would be below first = make it the last
		item_sel_next = item_selected + 1;
 80028e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002918 <main+0x204>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	3301      	adds	r3, #1
 80028e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002924 <main+0x210>)
 80028e8:	6013      	str	r3, [r2, #0]
		if (item_sel_next >= NUM_ITEMS) {
 80028ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002924 <main+0x210>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2b03      	cmp	r3, #3
 80028f0:	dd02      	ble.n	80028f8 <main+0x1e4>
			item_sel_next = 0;
 80028f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002924 <main+0x210>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]
		} // next item would be after last = make it the first
		ssd1306_UpdateScreen();
 80028f8:	f003 fba0 	bl	800603c <ssd1306_UpdateScreen>
		if (Data_Ready) {
 80028fc:	e724      	b.n	8002748 <main+0x34>
 80028fe:	bf00      	nop
 8002900:	20000348 	.word	0x20000348
 8002904:	20000278 	.word	0x20000278
 8002908:	200002f0 	.word	0x200002f0
 800290c:	40021000 	.word	0x40021000
 8002910:	20000280 	.word	0x20000280
 8002914:	2000027c 	.word	0x2000027c
 8002918:	2000026c 	.word	0x2000026c
 800291c:	20000284 	.word	0x20000284
 8002920:	20000270 	.word	0x20000270
 8002924:	20000274 	.word	0x20000274

08002928 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002928:	b580      	push	{r7, lr}
 800292a:	b094      	sub	sp, #80	@ 0x50
 800292c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800292e:	f107 0320 	add.w	r3, r7, #32
 8002932:	2230      	movs	r2, #48	@ 0x30
 8002934:	2100      	movs	r1, #0
 8002936:	4618      	mov	r0, r3
 8002938:	f004 fe27 	bl	800758a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800293c:	f107 030c 	add.w	r3, r7, #12
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800294c:	2300      	movs	r3, #0
 800294e:	60bb      	str	r3, [r7, #8]
 8002950:	4b27      	ldr	r3, [pc, #156]	@ (80029f0 <SystemClock_Config+0xc8>)
 8002952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002954:	4a26      	ldr	r2, [pc, #152]	@ (80029f0 <SystemClock_Config+0xc8>)
 8002956:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800295a:	6413      	str	r3, [r2, #64]	@ 0x40
 800295c:	4b24      	ldr	r3, [pc, #144]	@ (80029f0 <SystemClock_Config+0xc8>)
 800295e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002964:	60bb      	str	r3, [r7, #8]
 8002966:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002968:	2300      	movs	r3, #0
 800296a:	607b      	str	r3, [r7, #4]
 800296c:	4b21      	ldr	r3, [pc, #132]	@ (80029f4 <SystemClock_Config+0xcc>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a20      	ldr	r2, [pc, #128]	@ (80029f4 <SystemClock_Config+0xcc>)
 8002972:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002976:	6013      	str	r3, [r2, #0]
 8002978:	4b1e      	ldr	r3, [pc, #120]	@ (80029f4 <SystemClock_Config+0xcc>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002980:	607b      	str	r3, [r7, #4]
 8002982:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002984:	2302      	movs	r3, #2
 8002986:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002988:	2301      	movs	r3, #1
 800298a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800298c:	2310      	movs	r3, #16
 800298e:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002990:	2302      	movs	r3, #2
 8002992:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002994:	2300      	movs	r3, #0
 8002996:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002998:	2308      	movs	r3, #8
 800299a:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 80;
 800299c:	2350      	movs	r3, #80	@ 0x50
 800299e:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029a0:	2302      	movs	r3, #2
 80029a2:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80029a4:	2304      	movs	r3, #4
 80029a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80029a8:	f107 0320 	add.w	r3, r7, #32
 80029ac:	4618      	mov	r0, r3
 80029ae:	f001 fef7 	bl	80047a0 <HAL_RCC_OscConfig>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <SystemClock_Config+0x94>
		Error_Handler();
 80029b8:	f000 f950 	bl	8002c5c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80029bc:	230f      	movs	r3, #15
 80029be:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029c0:	2302      	movs	r3, #2
 80029c2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029c4:	2300      	movs	r3, #0
 80029c6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029cc:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80029d2:	f107 030c 	add.w	r3, r7, #12
 80029d6:	2102      	movs	r1, #2
 80029d8:	4618      	mov	r0, r3
 80029da:	f002 f959 	bl	8004c90 <HAL_RCC_ClockConfig>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <SystemClock_Config+0xc0>
		Error_Handler();
 80029e4:	f000 f93a 	bl	8002c5c <Error_Handler>
	}
}
 80029e8:	bf00      	nop
 80029ea:	3750      	adds	r7, #80	@ 0x50
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40007000 	.word	0x40007000

080029f8 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80029fc:	4b12      	ldr	r3, [pc, #72]	@ (8002a48 <MX_I2C1_Init+0x50>)
 80029fe:	4a13      	ldr	r2, [pc, #76]	@ (8002a4c <MX_I2C1_Init+0x54>)
 8002a00:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 8002a02:	4b11      	ldr	r3, [pc, #68]	@ (8002a48 <MX_I2C1_Init+0x50>)
 8002a04:	4a12      	ldr	r2, [pc, #72]	@ (8002a50 <MX_I2C1_Init+0x58>)
 8002a06:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a08:	4b0f      	ldr	r3, [pc, #60]	@ (8002a48 <MX_I2C1_Init+0x50>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8002a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a48 <MX_I2C1_Init+0x50>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a14:	4b0c      	ldr	r3, [pc, #48]	@ (8002a48 <MX_I2C1_Init+0x50>)
 8002a16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002a1a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a48 <MX_I2C1_Init+0x50>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8002a22:	4b09      	ldr	r3, [pc, #36]	@ (8002a48 <MX_I2C1_Init+0x50>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a28:	4b07      	ldr	r3, [pc, #28]	@ (8002a48 <MX_I2C1_Init+0x50>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a2e:	4b06      	ldr	r3, [pc, #24]	@ (8002a48 <MX_I2C1_Init+0x50>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8002a34:	4804      	ldr	r0, [pc, #16]	@ (8002a48 <MX_I2C1_Init+0x50>)
 8002a36:	f000 fe8f 	bl	8003758 <HAL_I2C_Init>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8002a40:	f000 f90c 	bl	8002c5c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8002a44:	bf00      	nop
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	200002f4 	.word	0x200002f4
 8002a4c:	40005400 	.word	0x40005400
 8002a50:	00061a80 	.word	0x00061a80

08002a54 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002a5a:	f107 0308 	add.w	r3, r7, #8
 8002a5e:	2200      	movs	r2, #0
 8002a60:	601a      	str	r2, [r3, #0]
 8002a62:	605a      	str	r2, [r3, #4]
 8002a64:	609a      	str	r2, [r3, #8]
 8002a66:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002a68:	463b      	mov	r3, r7
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8002a70:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae8 <MX_TIM3_Init+0x94>)
 8002a72:	4a1e      	ldr	r2, [pc, #120]	@ (8002aec <MX_TIM3_Init+0x98>)
 8002a74:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 79;
 8002a76:	4b1c      	ldr	r3, [pc, #112]	@ (8002ae8 <MX_TIM3_Init+0x94>)
 8002a78:	224f      	movs	r2, #79	@ 0x4f
 8002a7a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ae8 <MX_TIM3_Init+0x94>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 10000;
 8002a82:	4b19      	ldr	r3, [pc, #100]	@ (8002ae8 <MX_TIM3_Init+0x94>)
 8002a84:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002a88:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a8a:	4b17      	ldr	r3, [pc, #92]	@ (8002ae8 <MX_TIM3_Init+0x94>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a90:	4b15      	ldr	r3, [pc, #84]	@ (8002ae8 <MX_TIM3_Init+0x94>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8002a96:	4814      	ldr	r0, [pc, #80]	@ (8002ae8 <MX_TIM3_Init+0x94>)
 8002a98:	f002 fada 	bl	8005050 <HAL_TIM_Base_Init>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <MX_TIM3_Init+0x52>
		Error_Handler();
 8002aa2:	f000 f8db 	bl	8002c5c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002aa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002aaa:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8002aac:	f107 0308 	add.w	r3, r7, #8
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	480d      	ldr	r0, [pc, #52]	@ (8002ae8 <MX_TIM3_Init+0x94>)
 8002ab4:	f002 fc7c 	bl	80053b0 <HAL_TIM_ConfigClockSource>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <MX_TIM3_Init+0x6e>
		Error_Handler();
 8002abe:	f000 f8cd 	bl	8002c5c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8002aca:	463b      	mov	r3, r7
 8002acc:	4619      	mov	r1, r3
 8002ace:	4806      	ldr	r0, [pc, #24]	@ (8002ae8 <MX_TIM3_Init+0x94>)
 8002ad0:	f002 fea4 	bl	800581c <HAL_TIMEx_MasterConfigSynchronization>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8002ada:	f000 f8bf 	bl	8002c5c <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8002ade:	bf00      	nop
 8002ae0:	3718      	adds	r7, #24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	20000348 	.word	0x20000348
 8002aec:	40000400 	.word	0x40000400

08002af0 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002af4:	4b10      	ldr	r3, [pc, #64]	@ (8002b38 <MX_USART1_UART_Init+0x48>)
 8002af6:	4a11      	ldr	r2, [pc, #68]	@ (8002b3c <MX_USART1_UART_Init+0x4c>)
 8002af8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 1000000;
 8002afa:	4b0f      	ldr	r3, [pc, #60]	@ (8002b38 <MX_USART1_UART_Init+0x48>)
 8002afc:	4a10      	ldr	r2, [pc, #64]	@ (8002b40 <MX_USART1_UART_Init+0x50>)
 8002afe:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b00:	4b0d      	ldr	r3, [pc, #52]	@ (8002b38 <MX_USART1_UART_Init+0x48>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002b06:	4b0c      	ldr	r3, [pc, #48]	@ (8002b38 <MX_USART1_UART_Init+0x48>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002b38 <MX_USART1_UART_Init+0x48>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002b12:	4b09      	ldr	r3, [pc, #36]	@ (8002b38 <MX_USART1_UART_Init+0x48>)
 8002b14:	220c      	movs	r2, #12
 8002b16:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b18:	4b07      	ldr	r3, [pc, #28]	@ (8002b38 <MX_USART1_UART_Init+0x48>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b1e:	4b06      	ldr	r3, [pc, #24]	@ (8002b38 <MX_USART1_UART_Init+0x48>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8002b24:	4804      	ldr	r0, [pc, #16]	@ (8002b38 <MX_USART1_UART_Init+0x48>)
 8002b26:	f002 ff09 	bl	800593c <HAL_UART_Init>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <MX_USART1_UART_Init+0x44>
		Error_Handler();
 8002b30:	f000 f894 	bl	8002c5c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8002b34:	bf00      	nop
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	20000390 	.word	0x20000390
 8002b3c:	40011000 	.word	0x40011000
 8002b40:	000f4240 	.word	0x000f4240

08002b44 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b088      	sub	sp, #32
 8002b48:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002b4a:	f107 030c 	add.w	r3, r7, #12
 8002b4e:	2200      	movs	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]
 8002b52:	605a      	str	r2, [r3, #4]
 8002b54:	609a      	str	r2, [r3, #8]
 8002b56:	60da      	str	r2, [r3, #12]
 8002b58:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60bb      	str	r3, [r7, #8]
 8002b5e:	4b1c      	ldr	r3, [pc, #112]	@ (8002bd0 <MX_GPIO_Init+0x8c>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b62:	4a1b      	ldr	r2, [pc, #108]	@ (8002bd0 <MX_GPIO_Init+0x8c>)
 8002b64:	f043 0310 	orr.w	r3, r3, #16
 8002b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b6a:	4b19      	ldr	r3, [pc, #100]	@ (8002bd0 <MX_GPIO_Init+0x8c>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6e:	f003 0310 	and.w	r3, r3, #16
 8002b72:	60bb      	str	r3, [r7, #8]
 8002b74:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	607b      	str	r3, [r7, #4]
 8002b7a:	4b15      	ldr	r3, [pc, #84]	@ (8002bd0 <MX_GPIO_Init+0x8c>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7e:	4a14      	ldr	r2, [pc, #80]	@ (8002bd0 <MX_GPIO_Init+0x8c>)
 8002b80:	f043 0301 	orr.w	r3, r3, #1
 8002b84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b86:	4b12      	ldr	r3, [pc, #72]	@ (8002bd0 <MX_GPIO_Init+0x8c>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	607b      	str	r3, [r7, #4]
 8002b90:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	603b      	str	r3, [r7, #0]
 8002b96:	4b0e      	ldr	r3, [pc, #56]	@ (8002bd0 <MX_GPIO_Init+0x8c>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9a:	4a0d      	ldr	r2, [pc, #52]	@ (8002bd0 <MX_GPIO_Init+0x8c>)
 8002b9c:	f043 0302 	orr.w	r3, r3, #2
 8002ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8002bd0 <MX_GPIO_Init+0x8c>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	603b      	str	r3, [r7, #0]
 8002bac:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pins : PE9 PE10 PE11 */
	GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
 8002bae:	f44f 6360 	mov.w	r3, #3584	@ 0xe00
 8002bb2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002bbc:	f107 030c 	add.w	r3, r7, #12
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4804      	ldr	r0, [pc, #16]	@ (8002bd4 <MX_GPIO_Init+0x90>)
 8002bc4:	f000 fc14 	bl	80033f0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8002bc8:	bf00      	nop
 8002bca:	3720      	adds	r7, #32
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	40021000 	.word	0x40021000

08002bd8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
	Data_Ready = 1;
 8002be0:	4b04      	ldr	r3, [pc, #16]	@ (8002bf4 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8002be2:	2201      	movs	r2, #1
 8002be4:	601a      	str	r2, [r3, #0]
}
 8002be6:	bf00      	nop
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	200002f0 	.word	0x200002f0

08002bf8 <__io_putchar>:

int __io_putchar(int ch) {
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
	USART1->DR = (ch & (uint16_t) 0x01FF);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a09      	ldr	r2, [pc, #36]	@ (8002c28 <__io_putchar+0x30>)
 8002c04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c08:	6053      	str	r3, [r2, #4]
	while (!(USART1->SR & USART_SR_TXE))
 8002c0a:	bf00      	nop
 8002c0c:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <__io_putchar+0x30>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d0f9      	beq.n	8002c0c <__io_putchar+0x14>
		; //espera pelo fim da transmisso do caractere para evitar a segunda transmisso antes da primeira ser concluda
	return ch;
 8002c18:	687b      	ldr	r3, [r7, #4]
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	40011000 	.word	0x40011000

08002c2c <__io_getchar>:
int __io_getchar(void) {
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
	return (uint16_t) (USART1->DR & (uint16_t) 0x01FF);
 8002c30:	4b04      	ldr	r3, [pc, #16]	@ (8002c44 <__io_getchar+0x18>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	40011000 	.word	0x40011000

08002c48 <USART1_IRQHandler>:
//ISR da USART1. Todas as ISR's esto definidas no arquivo startup_stm32.s
void USART1_IRQHandler(void) {
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
	__io_putchar(__io_getchar());
 8002c4c:	f7ff ffee 	bl	8002c2c <__io_getchar>
 8002c50:	4603      	mov	r3, r0
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff ffd0 	bl	8002bf8 <__io_putchar>
}
 8002c58:	bf00      	nop
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c60:	b672      	cpsid	i
}
 8002c62:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002c64:	bf00      	nop
 8002c66:	e7fd      	b.n	8002c64 <Error_Handler+0x8>

08002c68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c6e:	2300      	movs	r3, #0
 8002c70:	607b      	str	r3, [r7, #4]
 8002c72:	4b10      	ldr	r3, [pc, #64]	@ (8002cb4 <HAL_MspInit+0x4c>)
 8002c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c76:	4a0f      	ldr	r2, [pc, #60]	@ (8002cb4 <HAL_MspInit+0x4c>)
 8002c78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb4 <HAL_MspInit+0x4c>)
 8002c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c86:	607b      	str	r3, [r7, #4]
 8002c88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	603b      	str	r3, [r7, #0]
 8002c8e:	4b09      	ldr	r3, [pc, #36]	@ (8002cb4 <HAL_MspInit+0x4c>)
 8002c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c92:	4a08      	ldr	r2, [pc, #32]	@ (8002cb4 <HAL_MspInit+0x4c>)
 8002c94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c9a:	4b06      	ldr	r3, [pc, #24]	@ (8002cb4 <HAL_MspInit+0x4c>)
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ca2:	603b      	str	r3, [r7, #0]
 8002ca4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ca6:	bf00      	nop
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	40023800 	.word	0x40023800

08002cb8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b08a      	sub	sp, #40	@ 0x28
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc0:	f107 0314 	add.w	r3, r7, #20
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	605a      	str	r2, [r3, #4]
 8002cca:	609a      	str	r2, [r3, #8]
 8002ccc:	60da      	str	r2, [r3, #12]
 8002cce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a19      	ldr	r2, [pc, #100]	@ (8002d3c <HAL_I2C_MspInit+0x84>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d12c      	bne.n	8002d34 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cda:	2300      	movs	r3, #0
 8002cdc:	613b      	str	r3, [r7, #16]
 8002cde:	4b18      	ldr	r3, [pc, #96]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce2:	4a17      	ldr	r2, [pc, #92]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002ce4:	f043 0302 	orr.w	r3, r3, #2
 8002ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cea:	4b15      	ldr	r3, [pc, #84]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	613b      	str	r3, [r7, #16]
 8002cf4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8002cf6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002cfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cfc:	2312      	movs	r3, #18
 8002cfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d00:	2300      	movs	r3, #0
 8002d02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d04:	2303      	movs	r3, #3
 8002d06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d08:	2304      	movs	r3, #4
 8002d0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d0c:	f107 0314 	add.w	r3, r7, #20
 8002d10:	4619      	mov	r1, r3
 8002d12:	480c      	ldr	r0, [pc, #48]	@ (8002d44 <HAL_I2C_MspInit+0x8c>)
 8002d14:	f000 fb6c 	bl	80033f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d18:	2300      	movs	r3, #0
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	4b08      	ldr	r3, [pc, #32]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	4a07      	ldr	r2, [pc, #28]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002d22:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d26:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d28:	4b05      	ldr	r3, [pc, #20]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d30:	60fb      	str	r3, [r7, #12]
 8002d32:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002d34:	bf00      	nop
 8002d36:	3728      	adds	r7, #40	@ 0x28
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40005400 	.word	0x40005400
 8002d40:	40023800 	.word	0x40023800
 8002d44:	40020400 	.word	0x40020400

08002d48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a0e      	ldr	r2, [pc, #56]	@ (8002d90 <HAL_TIM_Base_MspInit+0x48>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d115      	bne.n	8002d86 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60fb      	str	r3, [r7, #12]
 8002d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d94 <HAL_TIM_Base_MspInit+0x4c>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d62:	4a0c      	ldr	r2, [pc, #48]	@ (8002d94 <HAL_TIM_Base_MspInit+0x4c>)
 8002d64:	f043 0302 	orr.w	r3, r3, #2
 8002d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <HAL_TIM_Base_MspInit+0x4c>)
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	60fb      	str	r3, [r7, #12]
 8002d74:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002d76:	2200      	movs	r2, #0
 8002d78:	2100      	movs	r1, #0
 8002d7a:	201d      	movs	r0, #29
 8002d7c:	f000 fb01 	bl	8003382 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002d80:	201d      	movs	r0, #29
 8002d82:	f000 fb1a 	bl	80033ba <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002d86:	bf00      	nop
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40000400 	.word	0x40000400
 8002d94:	40023800 	.word	0x40023800

08002d98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b08a      	sub	sp, #40	@ 0x28
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da0:	f107 0314 	add.w	r3, r7, #20
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	605a      	str	r2, [r3, #4]
 8002daa:	609a      	str	r2, [r3, #8]
 8002dac:	60da      	str	r2, [r3, #12]
 8002dae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a19      	ldr	r2, [pc, #100]	@ (8002e1c <HAL_UART_MspInit+0x84>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d12c      	bne.n	8002e14 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002dba:	2300      	movs	r3, #0
 8002dbc:	613b      	str	r3, [r7, #16]
 8002dbe:	4b18      	ldr	r3, [pc, #96]	@ (8002e20 <HAL_UART_MspInit+0x88>)
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc2:	4a17      	ldr	r2, [pc, #92]	@ (8002e20 <HAL_UART_MspInit+0x88>)
 8002dc4:	f043 0310 	orr.w	r3, r3, #16
 8002dc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dca:	4b15      	ldr	r3, [pc, #84]	@ (8002e20 <HAL_UART_MspInit+0x88>)
 8002dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dce:	f003 0310 	and.w	r3, r3, #16
 8002dd2:	613b      	str	r3, [r7, #16]
 8002dd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	60fb      	str	r3, [r7, #12]
 8002dda:	4b11      	ldr	r3, [pc, #68]	@ (8002e20 <HAL_UART_MspInit+0x88>)
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dde:	4a10      	ldr	r2, [pc, #64]	@ (8002e20 <HAL_UART_MspInit+0x88>)
 8002de0:	f043 0301 	orr.w	r3, r3, #1
 8002de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002de6:	4b0e      	ldr	r3, [pc, #56]	@ (8002e20 <HAL_UART_MspInit+0x88>)
 8002de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	60fb      	str	r3, [r7, #12]
 8002df0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002df2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df8:	2302      	movs	r3, #2
 8002dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e00:	2303      	movs	r3, #3
 8002e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e04:	2307      	movs	r3, #7
 8002e06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e08:	f107 0314 	add.w	r3, r7, #20
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4805      	ldr	r0, [pc, #20]	@ (8002e24 <HAL_UART_MspInit+0x8c>)
 8002e10:	f000 faee 	bl	80033f0 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002e14:	bf00      	nop
 8002e16:	3728      	adds	r7, #40	@ 0x28
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	40011000 	.word	0x40011000
 8002e20:	40023800 	.word	0x40023800
 8002e24:	40020000 	.word	0x40020000

08002e28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e2c:	bf00      	nop
 8002e2e:	e7fd      	b.n	8002e2c <NMI_Handler+0x4>

08002e30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e34:	bf00      	nop
 8002e36:	e7fd      	b.n	8002e34 <HardFault_Handler+0x4>

08002e38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e3c:	bf00      	nop
 8002e3e:	e7fd      	b.n	8002e3c <MemManage_Handler+0x4>

08002e40 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e44:	bf00      	nop
 8002e46:	e7fd      	b.n	8002e44 <BusFault_Handler+0x4>

08002e48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e4c:	bf00      	nop
 8002e4e:	e7fd      	b.n	8002e4c <UsageFault_Handler+0x4>

08002e50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e54:	bf00      	nop
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr

08002e5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e62:	bf00      	nop
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e70:	bf00      	nop
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e7e:	f000 f961 	bl	8003144 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e82:	bf00      	nop
 8002e84:	bd80      	pop	{r7, pc}
	...

08002e88 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e8c:	4802      	ldr	r0, [pc, #8]	@ (8002e98 <TIM3_IRQHandler+0x10>)
 8002e8e:	f002 f99f 	bl	80051d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e92:	bf00      	nop
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	20000348 	.word	0x20000348

08002e9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  return 1;
 8002ea0:	2301      	movs	r3, #1
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <_kill>:

int _kill(int pid, int sig)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002eb6:	f004 fbbb 	bl	8007630 <__errno>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2216      	movs	r2, #22
 8002ebe:	601a      	str	r2, [r3, #0]
  return -1;
 8002ec0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3708      	adds	r7, #8
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <_exit>:

void _exit (int status)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ed4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f7ff ffe7 	bl	8002eac <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ede:	bf00      	nop
 8002ee0:	e7fd      	b.n	8002ede <_exit+0x12>

08002ee2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b086      	sub	sp, #24
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	60f8      	str	r0, [r7, #12]
 8002eea:	60b9      	str	r1, [r7, #8]
 8002eec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eee:	2300      	movs	r3, #0
 8002ef0:	617b      	str	r3, [r7, #20]
 8002ef2:	e00a      	b.n	8002f0a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ef4:	f7ff fe9a 	bl	8002c2c <__io_getchar>
 8002ef8:	4601      	mov	r1, r0
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	1c5a      	adds	r2, r3, #1
 8002efe:	60ba      	str	r2, [r7, #8]
 8002f00:	b2ca      	uxtb	r2, r1
 8002f02:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	3301      	adds	r3, #1
 8002f08:	617b      	str	r3, [r7, #20]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	dbf0      	blt.n	8002ef4 <_read+0x12>
  }

  return len;
 8002f12:	687b      	ldr	r3, [r7, #4]
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3718      	adds	r7, #24
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f28:	2300      	movs	r3, #0
 8002f2a:	617b      	str	r3, [r7, #20]
 8002f2c:	e009      	b.n	8002f42 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	1c5a      	adds	r2, r3, #1
 8002f32:	60ba      	str	r2, [r7, #8]
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff fe5e 	bl	8002bf8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	3301      	adds	r3, #1
 8002f40:	617b      	str	r3, [r7, #20]
 8002f42:	697a      	ldr	r2, [r7, #20]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	dbf1      	blt.n	8002f2e <_write+0x12>
  }
  return len;
 8002f4a:	687b      	ldr	r3, [r7, #4]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3718      	adds	r7, #24
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <_close>:

int _close(int file)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f7c:	605a      	str	r2, [r3, #4]
  return 0;
 8002f7e:	2300      	movs	r3, #0
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <_isatty>:

int _isatty(int file)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002f94:	2301      	movs	r3, #1
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b085      	sub	sp, #20
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	60f8      	str	r0, [r7, #12]
 8002faa:	60b9      	str	r1, [r7, #8]
 8002fac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3714      	adds	r7, #20
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fc4:	4a14      	ldr	r2, [pc, #80]	@ (8003018 <_sbrk+0x5c>)
 8002fc6:	4b15      	ldr	r3, [pc, #84]	@ (800301c <_sbrk+0x60>)
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fd0:	4b13      	ldr	r3, [pc, #76]	@ (8003020 <_sbrk+0x64>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d102      	bne.n	8002fde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fd8:	4b11      	ldr	r3, [pc, #68]	@ (8003020 <_sbrk+0x64>)
 8002fda:	4a12      	ldr	r2, [pc, #72]	@ (8003024 <_sbrk+0x68>)
 8002fdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fde:	4b10      	ldr	r3, [pc, #64]	@ (8003020 <_sbrk+0x64>)
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4413      	add	r3, r2
 8002fe6:	693a      	ldr	r2, [r7, #16]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d207      	bcs.n	8002ffc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fec:	f004 fb20 	bl	8007630 <__errno>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	220c      	movs	r2, #12
 8002ff4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8002ffa:	e009      	b.n	8003010 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ffc:	4b08      	ldr	r3, [pc, #32]	@ (8003020 <_sbrk+0x64>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003002:	4b07      	ldr	r3, [pc, #28]	@ (8003020 <_sbrk+0x64>)
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4413      	add	r3, r2
 800300a:	4a05      	ldr	r2, [pc, #20]	@ (8003020 <_sbrk+0x64>)
 800300c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800300e:	68fb      	ldr	r3, [r7, #12]
}
 8003010:	4618      	mov	r0, r3
 8003012:	3718      	adds	r7, #24
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	20020000 	.word	0x20020000
 800301c:	00000400 	.word	0x00000400
 8003020:	200003d8 	.word	0x200003d8
 8003024:	20000938 	.word	0x20000938

08003028 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800302c:	4b06      	ldr	r3, [pc, #24]	@ (8003048 <SystemInit+0x20>)
 800302e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003032:	4a05      	ldr	r2, [pc, #20]	@ (8003048 <SystemInit+0x20>)
 8003034:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003038:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800303c:	bf00      	nop
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	e000ed00 	.word	0xe000ed00

0800304c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800304c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003084 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003050:	f7ff ffea 	bl	8003028 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003054:	480c      	ldr	r0, [pc, #48]	@ (8003088 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003056:	490d      	ldr	r1, [pc, #52]	@ (800308c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003058:	4a0d      	ldr	r2, [pc, #52]	@ (8003090 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800305a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800305c:	e002      	b.n	8003064 <LoopCopyDataInit>

0800305e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800305e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003060:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003062:	3304      	adds	r3, #4

08003064 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003064:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003066:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003068:	d3f9      	bcc.n	800305e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800306a:	4a0a      	ldr	r2, [pc, #40]	@ (8003094 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800306c:	4c0a      	ldr	r4, [pc, #40]	@ (8003098 <LoopFillZerobss+0x22>)
  movs r3, #0
 800306e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003070:	e001      	b.n	8003076 <LoopFillZerobss>

08003072 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003072:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003074:	3204      	adds	r2, #4

08003076 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003076:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003078:	d3fb      	bcc.n	8003072 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800307a:	f004 fadf 	bl	800763c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800307e:	f7ff fb49 	bl	8002714 <main>
  bx  lr    
 8003082:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003084:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003088:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800308c:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 8003090:	0800d538 	.word	0x0800d538
  ldr r2, =_sbss
 8003094:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 8003098:	20000934 	.word	0x20000934

0800309c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800309c:	e7fe      	b.n	800309c <ADC_IRQHandler>
	...

080030a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030a4:	4b0e      	ldr	r3, [pc, #56]	@ (80030e0 <HAL_Init+0x40>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a0d      	ldr	r2, [pc, #52]	@ (80030e0 <HAL_Init+0x40>)
 80030aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030b0:	4b0b      	ldr	r3, [pc, #44]	@ (80030e0 <HAL_Init+0x40>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a0a      	ldr	r2, [pc, #40]	@ (80030e0 <HAL_Init+0x40>)
 80030b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030bc:	4b08      	ldr	r3, [pc, #32]	@ (80030e0 <HAL_Init+0x40>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a07      	ldr	r2, [pc, #28]	@ (80030e0 <HAL_Init+0x40>)
 80030c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030c8:	2003      	movs	r0, #3
 80030ca:	f000 f94f 	bl	800336c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030ce:	200f      	movs	r0, #15
 80030d0:	f000 f808 	bl	80030e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030d4:	f7ff fdc8 	bl	8002c68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	40023c00 	.word	0x40023c00

080030e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030ec:	4b12      	ldr	r3, [pc, #72]	@ (8003138 <HAL_InitTick+0x54>)
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	4b12      	ldr	r3, [pc, #72]	@ (800313c <HAL_InitTick+0x58>)
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	4619      	mov	r1, r3
 80030f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80030fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003102:	4618      	mov	r0, r3
 8003104:	f000 f967 	bl	80033d6 <HAL_SYSTICK_Config>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e00e      	b.n	8003130 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2b0f      	cmp	r3, #15
 8003116:	d80a      	bhi.n	800312e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003118:	2200      	movs	r2, #0
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	f04f 30ff 	mov.w	r0, #4294967295
 8003120:	f000 f92f 	bl	8003382 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003124:	4a06      	ldr	r2, [pc, #24]	@ (8003140 <HAL_InitTick+0x5c>)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800312a:	2300      	movs	r3, #0
 800312c:	e000      	b.n	8003130 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
}
 8003130:	4618      	mov	r0, r3
 8003132:	3708      	adds	r7, #8
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	20000068 	.word	0x20000068
 800313c:	20000070 	.word	0x20000070
 8003140:	2000006c 	.word	0x2000006c

08003144 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003148:	4b06      	ldr	r3, [pc, #24]	@ (8003164 <HAL_IncTick+0x20>)
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	461a      	mov	r2, r3
 800314e:	4b06      	ldr	r3, [pc, #24]	@ (8003168 <HAL_IncTick+0x24>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4413      	add	r3, r2
 8003154:	4a04      	ldr	r2, [pc, #16]	@ (8003168 <HAL_IncTick+0x24>)
 8003156:	6013      	str	r3, [r2, #0]
}
 8003158:	bf00      	nop
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	20000070 	.word	0x20000070
 8003168:	200003dc 	.word	0x200003dc

0800316c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  return uwTick;
 8003170:	4b03      	ldr	r3, [pc, #12]	@ (8003180 <HAL_GetTick+0x14>)
 8003172:	681b      	ldr	r3, [r3, #0]
}
 8003174:	4618      	mov	r0, r3
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	200003dc 	.word	0x200003dc

08003184 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800318c:	f7ff ffee 	bl	800316c <HAL_GetTick>
 8003190:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800319c:	d005      	beq.n	80031aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800319e:	4b0a      	ldr	r3, [pc, #40]	@ (80031c8 <HAL_Delay+0x44>)
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	461a      	mov	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	4413      	add	r3, r2
 80031a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80031aa:	bf00      	nop
 80031ac:	f7ff ffde 	bl	800316c <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	68fa      	ldr	r2, [r7, #12]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d8f7      	bhi.n	80031ac <HAL_Delay+0x28>
  {
  }
}
 80031bc:	bf00      	nop
 80031be:	bf00      	nop
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20000070 	.word	0x20000070

080031cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003210 <__NVIC_SetPriorityGrouping+0x44>)
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031e2:	68ba      	ldr	r2, [r7, #8]
 80031e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031e8:	4013      	ands	r3, r2
 80031ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031fe:	4a04      	ldr	r2, [pc, #16]	@ (8003210 <__NVIC_SetPriorityGrouping+0x44>)
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	60d3      	str	r3, [r2, #12]
}
 8003204:	bf00      	nop
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	e000ed00 	.word	0xe000ed00

08003214 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003218:	4b04      	ldr	r3, [pc, #16]	@ (800322c <__NVIC_GetPriorityGrouping+0x18>)
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	0a1b      	lsrs	r3, r3, #8
 800321e:	f003 0307 	and.w	r3, r3, #7
}
 8003222:	4618      	mov	r0, r3
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr
 800322c:	e000ed00 	.word	0xe000ed00

08003230 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800323a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323e:	2b00      	cmp	r3, #0
 8003240:	db0b      	blt.n	800325a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003242:	79fb      	ldrb	r3, [r7, #7]
 8003244:	f003 021f 	and.w	r2, r3, #31
 8003248:	4907      	ldr	r1, [pc, #28]	@ (8003268 <__NVIC_EnableIRQ+0x38>)
 800324a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324e:	095b      	lsrs	r3, r3, #5
 8003250:	2001      	movs	r0, #1
 8003252:	fa00 f202 	lsl.w	r2, r0, r2
 8003256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800325a:	bf00      	nop
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	e000e100 	.word	0xe000e100

0800326c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	6039      	str	r1, [r7, #0]
 8003276:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327c:	2b00      	cmp	r3, #0
 800327e:	db0a      	blt.n	8003296 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	b2da      	uxtb	r2, r3
 8003284:	490c      	ldr	r1, [pc, #48]	@ (80032b8 <__NVIC_SetPriority+0x4c>)
 8003286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328a:	0112      	lsls	r2, r2, #4
 800328c:	b2d2      	uxtb	r2, r2
 800328e:	440b      	add	r3, r1
 8003290:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003294:	e00a      	b.n	80032ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	b2da      	uxtb	r2, r3
 800329a:	4908      	ldr	r1, [pc, #32]	@ (80032bc <__NVIC_SetPriority+0x50>)
 800329c:	79fb      	ldrb	r3, [r7, #7]
 800329e:	f003 030f 	and.w	r3, r3, #15
 80032a2:	3b04      	subs	r3, #4
 80032a4:	0112      	lsls	r2, r2, #4
 80032a6:	b2d2      	uxtb	r2, r2
 80032a8:	440b      	add	r3, r1
 80032aa:	761a      	strb	r2, [r3, #24]
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr
 80032b8:	e000e100 	.word	0xe000e100
 80032bc:	e000ed00 	.word	0xe000ed00

080032c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b089      	sub	sp, #36	@ 0x24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f003 0307 	and.w	r3, r3, #7
 80032d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f1c3 0307 	rsb	r3, r3, #7
 80032da:	2b04      	cmp	r3, #4
 80032dc:	bf28      	it	cs
 80032de:	2304      	movcs	r3, #4
 80032e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	3304      	adds	r3, #4
 80032e6:	2b06      	cmp	r3, #6
 80032e8:	d902      	bls.n	80032f0 <NVIC_EncodePriority+0x30>
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	3b03      	subs	r3, #3
 80032ee:	e000      	b.n	80032f2 <NVIC_EncodePriority+0x32>
 80032f0:	2300      	movs	r3, #0
 80032f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f4:	f04f 32ff 	mov.w	r2, #4294967295
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	43da      	mvns	r2, r3
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	401a      	ands	r2, r3
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003308:	f04f 31ff 	mov.w	r1, #4294967295
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	fa01 f303 	lsl.w	r3, r1, r3
 8003312:	43d9      	mvns	r1, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003318:	4313      	orrs	r3, r2
         );
}
 800331a:	4618      	mov	r0, r3
 800331c:	3724      	adds	r7, #36	@ 0x24
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
	...

08003328 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3b01      	subs	r3, #1
 8003334:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003338:	d301      	bcc.n	800333e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800333a:	2301      	movs	r3, #1
 800333c:	e00f      	b.n	800335e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800333e:	4a0a      	ldr	r2, [pc, #40]	@ (8003368 <SysTick_Config+0x40>)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	3b01      	subs	r3, #1
 8003344:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003346:	210f      	movs	r1, #15
 8003348:	f04f 30ff 	mov.w	r0, #4294967295
 800334c:	f7ff ff8e 	bl	800326c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003350:	4b05      	ldr	r3, [pc, #20]	@ (8003368 <SysTick_Config+0x40>)
 8003352:	2200      	movs	r2, #0
 8003354:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003356:	4b04      	ldr	r3, [pc, #16]	@ (8003368 <SysTick_Config+0x40>)
 8003358:	2207      	movs	r2, #7
 800335a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	e000e010 	.word	0xe000e010

0800336c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f7ff ff29 	bl	80031cc <__NVIC_SetPriorityGrouping>
}
 800337a:	bf00      	nop
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003382:	b580      	push	{r7, lr}
 8003384:	b086      	sub	sp, #24
 8003386:	af00      	add	r7, sp, #0
 8003388:	4603      	mov	r3, r0
 800338a:	60b9      	str	r1, [r7, #8]
 800338c:	607a      	str	r2, [r7, #4]
 800338e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003390:	2300      	movs	r3, #0
 8003392:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003394:	f7ff ff3e 	bl	8003214 <__NVIC_GetPriorityGrouping>
 8003398:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	68b9      	ldr	r1, [r7, #8]
 800339e:	6978      	ldr	r0, [r7, #20]
 80033a0:	f7ff ff8e 	bl	80032c0 <NVIC_EncodePriority>
 80033a4:	4602      	mov	r2, r0
 80033a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033aa:	4611      	mov	r1, r2
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff ff5d 	bl	800326c <__NVIC_SetPriority>
}
 80033b2:	bf00      	nop
 80033b4:	3718      	adds	r7, #24
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b082      	sub	sp, #8
 80033be:	af00      	add	r7, sp, #0
 80033c0:	4603      	mov	r3, r0
 80033c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff ff31 	bl	8003230 <__NVIC_EnableIRQ>
}
 80033ce:	bf00      	nop
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b082      	sub	sp, #8
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7ff ffa2 	bl	8003328 <SysTick_Config>
 80033e4:	4603      	mov	r3, r0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
	...

080033f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b089      	sub	sp, #36	@ 0x24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033fa:	2300      	movs	r3, #0
 80033fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033fe:	2300      	movs	r3, #0
 8003400:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003402:	2300      	movs	r3, #0
 8003404:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003406:	2300      	movs	r3, #0
 8003408:	61fb      	str	r3, [r7, #28]
 800340a:	e16b      	b.n	80036e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800340c:	2201      	movs	r2, #1
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	4013      	ands	r3, r2
 800341e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003420:	693a      	ldr	r2, [r7, #16]
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	429a      	cmp	r2, r3
 8003426:	f040 815a 	bne.w	80036de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f003 0303 	and.w	r3, r3, #3
 8003432:	2b01      	cmp	r3, #1
 8003434:	d005      	beq.n	8003442 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800343e:	2b02      	cmp	r3, #2
 8003440:	d130      	bne.n	80034a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	2203      	movs	r2, #3
 800344e:	fa02 f303 	lsl.w	r3, r2, r3
 8003452:	43db      	mvns	r3, r3
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	4013      	ands	r3, r2
 8003458:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	68da      	ldr	r2, [r3, #12]
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	69ba      	ldr	r2, [r7, #24]
 8003468:	4313      	orrs	r3, r2
 800346a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	69ba      	ldr	r2, [r7, #24]
 8003470:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003478:	2201      	movs	r2, #1
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	fa02 f303 	lsl.w	r3, r2, r3
 8003480:	43db      	mvns	r3, r3
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	4013      	ands	r3, r2
 8003486:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	091b      	lsrs	r3, r3, #4
 800348e:	f003 0201 	and.w	r2, r3, #1
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	4313      	orrs	r3, r2
 800349c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f003 0303 	and.w	r3, r3, #3
 80034ac:	2b03      	cmp	r3, #3
 80034ae:	d017      	beq.n	80034e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	2203      	movs	r2, #3
 80034bc:	fa02 f303 	lsl.w	r3, r2, r3
 80034c0:	43db      	mvns	r3, r3
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	4013      	ands	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	689a      	ldr	r2, [r3, #8]
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d123      	bne.n	8003534 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	08da      	lsrs	r2, r3, #3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3208      	adds	r2, #8
 80034f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	f003 0307 	and.w	r3, r3, #7
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	220f      	movs	r2, #15
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	43db      	mvns	r3, r3
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	4013      	ands	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	691a      	ldr	r2, [r3, #16]
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4313      	orrs	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	08da      	lsrs	r2, r3, #3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	3208      	adds	r2, #8
 800352e:	69b9      	ldr	r1, [r7, #24]
 8003530:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	2203      	movs	r2, #3
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	43db      	mvns	r3, r3
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	4013      	ands	r3, r2
 800354a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f003 0203 	and.w	r2, r3, #3
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	4313      	orrs	r3, r2
 8003560:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003570:	2b00      	cmp	r3, #0
 8003572:	f000 80b4 	beq.w	80036de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003576:	2300      	movs	r3, #0
 8003578:	60fb      	str	r3, [r7, #12]
 800357a:	4b60      	ldr	r3, [pc, #384]	@ (80036fc <HAL_GPIO_Init+0x30c>)
 800357c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357e:	4a5f      	ldr	r2, [pc, #380]	@ (80036fc <HAL_GPIO_Init+0x30c>)
 8003580:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003584:	6453      	str	r3, [r2, #68]	@ 0x44
 8003586:	4b5d      	ldr	r3, [pc, #372]	@ (80036fc <HAL_GPIO_Init+0x30c>)
 8003588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800358a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800358e:	60fb      	str	r3, [r7, #12]
 8003590:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003592:	4a5b      	ldr	r2, [pc, #364]	@ (8003700 <HAL_GPIO_Init+0x310>)
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	089b      	lsrs	r3, r3, #2
 8003598:	3302      	adds	r3, #2
 800359a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800359e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	f003 0303 	and.w	r3, r3, #3
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	220f      	movs	r2, #15
 80035aa:	fa02 f303 	lsl.w	r3, r2, r3
 80035ae:	43db      	mvns	r3, r3
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	4013      	ands	r3, r2
 80035b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a52      	ldr	r2, [pc, #328]	@ (8003704 <HAL_GPIO_Init+0x314>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d02b      	beq.n	8003616 <HAL_GPIO_Init+0x226>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a51      	ldr	r2, [pc, #324]	@ (8003708 <HAL_GPIO_Init+0x318>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d025      	beq.n	8003612 <HAL_GPIO_Init+0x222>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a50      	ldr	r2, [pc, #320]	@ (800370c <HAL_GPIO_Init+0x31c>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d01f      	beq.n	800360e <HAL_GPIO_Init+0x21e>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a4f      	ldr	r2, [pc, #316]	@ (8003710 <HAL_GPIO_Init+0x320>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d019      	beq.n	800360a <HAL_GPIO_Init+0x21a>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a4e      	ldr	r2, [pc, #312]	@ (8003714 <HAL_GPIO_Init+0x324>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d013      	beq.n	8003606 <HAL_GPIO_Init+0x216>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a4d      	ldr	r2, [pc, #308]	@ (8003718 <HAL_GPIO_Init+0x328>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d00d      	beq.n	8003602 <HAL_GPIO_Init+0x212>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a4c      	ldr	r2, [pc, #304]	@ (800371c <HAL_GPIO_Init+0x32c>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d007      	beq.n	80035fe <HAL_GPIO_Init+0x20e>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a4b      	ldr	r2, [pc, #300]	@ (8003720 <HAL_GPIO_Init+0x330>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d101      	bne.n	80035fa <HAL_GPIO_Init+0x20a>
 80035f6:	2307      	movs	r3, #7
 80035f8:	e00e      	b.n	8003618 <HAL_GPIO_Init+0x228>
 80035fa:	2308      	movs	r3, #8
 80035fc:	e00c      	b.n	8003618 <HAL_GPIO_Init+0x228>
 80035fe:	2306      	movs	r3, #6
 8003600:	e00a      	b.n	8003618 <HAL_GPIO_Init+0x228>
 8003602:	2305      	movs	r3, #5
 8003604:	e008      	b.n	8003618 <HAL_GPIO_Init+0x228>
 8003606:	2304      	movs	r3, #4
 8003608:	e006      	b.n	8003618 <HAL_GPIO_Init+0x228>
 800360a:	2303      	movs	r3, #3
 800360c:	e004      	b.n	8003618 <HAL_GPIO_Init+0x228>
 800360e:	2302      	movs	r3, #2
 8003610:	e002      	b.n	8003618 <HAL_GPIO_Init+0x228>
 8003612:	2301      	movs	r3, #1
 8003614:	e000      	b.n	8003618 <HAL_GPIO_Init+0x228>
 8003616:	2300      	movs	r3, #0
 8003618:	69fa      	ldr	r2, [r7, #28]
 800361a:	f002 0203 	and.w	r2, r2, #3
 800361e:	0092      	lsls	r2, r2, #2
 8003620:	4093      	lsls	r3, r2
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4313      	orrs	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003628:	4935      	ldr	r1, [pc, #212]	@ (8003700 <HAL_GPIO_Init+0x310>)
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	089b      	lsrs	r3, r3, #2
 800362e:	3302      	adds	r3, #2
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003636:	4b3b      	ldr	r3, [pc, #236]	@ (8003724 <HAL_GPIO_Init+0x334>)
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	43db      	mvns	r3, r3
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4013      	ands	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	4313      	orrs	r3, r2
 8003658:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800365a:	4a32      	ldr	r2, [pc, #200]	@ (8003724 <HAL_GPIO_Init+0x334>)
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003660:	4b30      	ldr	r3, [pc, #192]	@ (8003724 <HAL_GPIO_Init+0x334>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	43db      	mvns	r3, r3
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	4013      	ands	r3, r2
 800366e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d003      	beq.n	8003684 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	4313      	orrs	r3, r2
 8003682:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003684:	4a27      	ldr	r2, [pc, #156]	@ (8003724 <HAL_GPIO_Init+0x334>)
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800368a:	4b26      	ldr	r3, [pc, #152]	@ (8003724 <HAL_GPIO_Init+0x334>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	43db      	mvns	r3, r3
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	4013      	ands	r3, r2
 8003698:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d003      	beq.n	80036ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036ae:	4a1d      	ldr	r2, [pc, #116]	@ (8003724 <HAL_GPIO_Init+0x334>)
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003724 <HAL_GPIO_Init+0x334>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	43db      	mvns	r3, r3
 80036be:	69ba      	ldr	r2, [r7, #24]
 80036c0:	4013      	ands	r3, r2
 80036c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d003      	beq.n	80036d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036d8:	4a12      	ldr	r2, [pc, #72]	@ (8003724 <HAL_GPIO_Init+0x334>)
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	3301      	adds	r3, #1
 80036e2:	61fb      	str	r3, [r7, #28]
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	2b0f      	cmp	r3, #15
 80036e8:	f67f ae90 	bls.w	800340c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036ec:	bf00      	nop
 80036ee:	bf00      	nop
 80036f0:	3724      	adds	r7, #36	@ 0x24
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr
 80036fa:	bf00      	nop
 80036fc:	40023800 	.word	0x40023800
 8003700:	40013800 	.word	0x40013800
 8003704:	40020000 	.word	0x40020000
 8003708:	40020400 	.word	0x40020400
 800370c:	40020800 	.word	0x40020800
 8003710:	40020c00 	.word	0x40020c00
 8003714:	40021000 	.word	0x40021000
 8003718:	40021400 	.word	0x40021400
 800371c:	40021800 	.word	0x40021800
 8003720:	40021c00 	.word	0x40021c00
 8003724:	40013c00 	.word	0x40013c00

08003728 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	460b      	mov	r3, r1
 8003732:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	691a      	ldr	r2, [r3, #16]
 8003738:	887b      	ldrh	r3, [r7, #2]
 800373a:	4013      	ands	r3, r2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d002      	beq.n	8003746 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003740:	2301      	movs	r3, #1
 8003742:	73fb      	strb	r3, [r7, #15]
 8003744:	e001      	b.n	800374a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003746:	2300      	movs	r3, #0
 8003748:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800374a:	7bfb      	ldrb	r3, [r7, #15]
}
 800374c:	4618      	mov	r0, r3
 800374e:	3714      	adds	r7, #20
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d101      	bne.n	800376a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e12b      	b.n	80039c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d106      	bne.n	8003784 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f7ff fa9a 	bl	8002cb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2224      	movs	r2, #36	@ 0x24
 8003788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f022 0201 	bic.w	r2, r2, #1
 800379a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037bc:	f001 fc20 	bl	8005000 <HAL_RCC_GetPCLK1Freq>
 80037c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	4a81      	ldr	r2, [pc, #516]	@ (80039cc <HAL_I2C_Init+0x274>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d807      	bhi.n	80037dc <HAL_I2C_Init+0x84>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	4a80      	ldr	r2, [pc, #512]	@ (80039d0 <HAL_I2C_Init+0x278>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	bf94      	ite	ls
 80037d4:	2301      	movls	r3, #1
 80037d6:	2300      	movhi	r3, #0
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	e006      	b.n	80037ea <HAL_I2C_Init+0x92>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	4a7d      	ldr	r2, [pc, #500]	@ (80039d4 <HAL_I2C_Init+0x27c>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	bf94      	ite	ls
 80037e4:	2301      	movls	r3, #1
 80037e6:	2300      	movhi	r3, #0
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d001      	beq.n	80037f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e0e7      	b.n	80039c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	4a78      	ldr	r2, [pc, #480]	@ (80039d8 <HAL_I2C_Init+0x280>)
 80037f6:	fba2 2303 	umull	r2, r3, r2, r3
 80037fa:	0c9b      	lsrs	r3, r3, #18
 80037fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68ba      	ldr	r2, [r7, #8]
 800380e:	430a      	orrs	r2, r1
 8003810:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	4a6a      	ldr	r2, [pc, #424]	@ (80039cc <HAL_I2C_Init+0x274>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d802      	bhi.n	800382c <HAL_I2C_Init+0xd4>
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	3301      	adds	r3, #1
 800382a:	e009      	b.n	8003840 <HAL_I2C_Init+0xe8>
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003832:	fb02 f303 	mul.w	r3, r2, r3
 8003836:	4a69      	ldr	r2, [pc, #420]	@ (80039dc <HAL_I2C_Init+0x284>)
 8003838:	fba2 2303 	umull	r2, r3, r2, r3
 800383c:	099b      	lsrs	r3, r3, #6
 800383e:	3301      	adds	r3, #1
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	6812      	ldr	r2, [r2, #0]
 8003844:	430b      	orrs	r3, r1
 8003846:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	69db      	ldr	r3, [r3, #28]
 800384e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003852:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	495c      	ldr	r1, [pc, #368]	@ (80039cc <HAL_I2C_Init+0x274>)
 800385c:	428b      	cmp	r3, r1
 800385e:	d819      	bhi.n	8003894 <HAL_I2C_Init+0x13c>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	1e59      	subs	r1, r3, #1
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	fbb1 f3f3 	udiv	r3, r1, r3
 800386e:	1c59      	adds	r1, r3, #1
 8003870:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003874:	400b      	ands	r3, r1
 8003876:	2b00      	cmp	r3, #0
 8003878:	d00a      	beq.n	8003890 <HAL_I2C_Init+0x138>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	1e59      	subs	r1, r3, #1
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	fbb1 f3f3 	udiv	r3, r1, r3
 8003888:	3301      	adds	r3, #1
 800388a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800388e:	e051      	b.n	8003934 <HAL_I2C_Init+0x1dc>
 8003890:	2304      	movs	r3, #4
 8003892:	e04f      	b.n	8003934 <HAL_I2C_Init+0x1dc>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d111      	bne.n	80038c0 <HAL_I2C_Init+0x168>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	1e58      	subs	r0, r3, #1
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6859      	ldr	r1, [r3, #4]
 80038a4:	460b      	mov	r3, r1
 80038a6:	005b      	lsls	r3, r3, #1
 80038a8:	440b      	add	r3, r1
 80038aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80038ae:	3301      	adds	r3, #1
 80038b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	bf0c      	ite	eq
 80038b8:	2301      	moveq	r3, #1
 80038ba:	2300      	movne	r3, #0
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	e012      	b.n	80038e6 <HAL_I2C_Init+0x18e>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	1e58      	subs	r0, r3, #1
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6859      	ldr	r1, [r3, #4]
 80038c8:	460b      	mov	r3, r1
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	440b      	add	r3, r1
 80038ce:	0099      	lsls	r1, r3, #2
 80038d0:	440b      	add	r3, r1
 80038d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038d6:	3301      	adds	r3, #1
 80038d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038dc:	2b00      	cmp	r3, #0
 80038de:	bf0c      	ite	eq
 80038e0:	2301      	moveq	r3, #1
 80038e2:	2300      	movne	r3, #0
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <HAL_I2C_Init+0x196>
 80038ea:	2301      	movs	r3, #1
 80038ec:	e022      	b.n	8003934 <HAL_I2C_Init+0x1dc>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10e      	bne.n	8003914 <HAL_I2C_Init+0x1bc>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	1e58      	subs	r0, r3, #1
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6859      	ldr	r1, [r3, #4]
 80038fe:	460b      	mov	r3, r1
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	440b      	add	r3, r1
 8003904:	fbb0 f3f3 	udiv	r3, r0, r3
 8003908:	3301      	adds	r3, #1
 800390a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800390e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003912:	e00f      	b.n	8003934 <HAL_I2C_Init+0x1dc>
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	1e58      	subs	r0, r3, #1
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6859      	ldr	r1, [r3, #4]
 800391c:	460b      	mov	r3, r1
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	440b      	add	r3, r1
 8003922:	0099      	lsls	r1, r3, #2
 8003924:	440b      	add	r3, r1
 8003926:	fbb0 f3f3 	udiv	r3, r0, r3
 800392a:	3301      	adds	r3, #1
 800392c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003930:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003934:	6879      	ldr	r1, [r7, #4]
 8003936:	6809      	ldr	r1, [r1, #0]
 8003938:	4313      	orrs	r3, r2
 800393a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	69da      	ldr	r2, [r3, #28]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	431a      	orrs	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	430a      	orrs	r2, r1
 8003956:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003962:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	6911      	ldr	r1, [r2, #16]
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	68d2      	ldr	r2, [r2, #12]
 800396e:	4311      	orrs	r1, r2
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	6812      	ldr	r2, [r2, #0]
 8003974:	430b      	orrs	r3, r1
 8003976:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	695a      	ldr	r2, [r3, #20]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	431a      	orrs	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2220      	movs	r2, #32
 80039ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3710      	adds	r7, #16
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	000186a0 	.word	0x000186a0
 80039d0:	001e847f 	.word	0x001e847f
 80039d4:	003d08ff 	.word	0x003d08ff
 80039d8:	431bde83 	.word	0x431bde83
 80039dc:	10624dd3 	.word	0x10624dd3

080039e0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b088      	sub	sp, #32
 80039e4:	af02      	add	r7, sp, #8
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	4608      	mov	r0, r1
 80039ea:	4611      	mov	r1, r2
 80039ec:	461a      	mov	r2, r3
 80039ee:	4603      	mov	r3, r0
 80039f0:	817b      	strh	r3, [r7, #10]
 80039f2:	460b      	mov	r3, r1
 80039f4:	813b      	strh	r3, [r7, #8]
 80039f6:	4613      	mov	r3, r2
 80039f8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039fa:	f7ff fbb7 	bl	800316c <HAL_GetTick>
 80039fe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	2b20      	cmp	r3, #32
 8003a0a:	f040 80d9 	bne.w	8003bc0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	9300      	str	r3, [sp, #0]
 8003a12:	2319      	movs	r3, #25
 8003a14:	2201      	movs	r2, #1
 8003a16:	496d      	ldr	r1, [pc, #436]	@ (8003bcc <HAL_I2C_Mem_Write+0x1ec>)
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f000 fc8b 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d001      	beq.n	8003a28 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003a24:	2302      	movs	r3, #2
 8003a26:	e0cc      	b.n	8003bc2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_I2C_Mem_Write+0x56>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e0c5      	b.n	8003bc2 <HAL_I2C_Mem_Write+0x1e2>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0301 	and.w	r3, r3, #1
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d007      	beq.n	8003a5c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f042 0201 	orr.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2221      	movs	r2, #33	@ 0x21
 8003a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2240      	movs	r2, #64	@ 0x40
 8003a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6a3a      	ldr	r2, [r7, #32]
 8003a86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003a8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4a4d      	ldr	r2, [pc, #308]	@ (8003bd0 <HAL_I2C_Mem_Write+0x1f0>)
 8003a9c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a9e:	88f8      	ldrh	r0, [r7, #6]
 8003aa0:	893a      	ldrh	r2, [r7, #8]
 8003aa2:	8979      	ldrh	r1, [r7, #10]
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	9301      	str	r3, [sp, #4]
 8003aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	4603      	mov	r3, r0
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f000 fac2 	bl	8004038 <I2C_RequestMemoryWrite>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d052      	beq.n	8003b60 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e081      	b.n	8003bc2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ac2:	68f8      	ldr	r0, [r7, #12]
 8003ac4:	f000 fd50 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00d      	beq.n	8003aea <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	d107      	bne.n	8003ae6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ae4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e06b      	b.n	8003bc2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aee:	781a      	ldrb	r2, [r3, #0]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afa:	1c5a      	adds	r2, r3, #1
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b04:	3b01      	subs	r3, #1
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	3b01      	subs	r3, #1
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	f003 0304 	and.w	r3, r3, #4
 8003b24:	2b04      	cmp	r3, #4
 8003b26:	d11b      	bne.n	8003b60 <HAL_I2C_Mem_Write+0x180>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d017      	beq.n	8003b60 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b34:	781a      	ldrb	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	1c5a      	adds	r2, r3, #1
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1aa      	bne.n	8003abe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f000 fd43 	bl	80045f8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00d      	beq.n	8003b94 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b7c:	2b04      	cmp	r3, #4
 8003b7e:	d107      	bne.n	8003b90 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b8e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e016      	b.n	8003bc2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ba2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	e000      	b.n	8003bc2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003bc0:	2302      	movs	r3, #2
  }
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3718      	adds	r7, #24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	00100002 	.word	0x00100002
 8003bd0:	ffff0000 	.word	0xffff0000

08003bd4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b08c      	sub	sp, #48	@ 0x30
 8003bd8:	af02      	add	r7, sp, #8
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	4608      	mov	r0, r1
 8003bde:	4611      	mov	r1, r2
 8003be0:	461a      	mov	r2, r3
 8003be2:	4603      	mov	r3, r0
 8003be4:	817b      	strh	r3, [r7, #10]
 8003be6:	460b      	mov	r3, r1
 8003be8:	813b      	strh	r3, [r7, #8]
 8003bea:	4613      	mov	r3, r2
 8003bec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003bee:	f7ff fabd 	bl	800316c <HAL_GetTick>
 8003bf2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b20      	cmp	r3, #32
 8003bfe:	f040 8214 	bne.w	800402a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c04:	9300      	str	r3, [sp, #0]
 8003c06:	2319      	movs	r3, #25
 8003c08:	2201      	movs	r2, #1
 8003c0a:	497b      	ldr	r1, [pc, #492]	@ (8003df8 <HAL_I2C_Mem_Read+0x224>)
 8003c0c:	68f8      	ldr	r0, [r7, #12]
 8003c0e:	f000 fb91 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d001      	beq.n	8003c1c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003c18:	2302      	movs	r3, #2
 8003c1a:	e207      	b.n	800402c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d101      	bne.n	8003c2a <HAL_I2C_Mem_Read+0x56>
 8003c26:	2302      	movs	r3, #2
 8003c28:	e200      	b.n	800402c <HAL_I2C_Mem_Read+0x458>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d007      	beq.n	8003c50 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f042 0201 	orr.w	r2, r2, #1
 8003c4e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c5e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2222      	movs	r2, #34	@ 0x22
 8003c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2240      	movs	r2, #64	@ 0x40
 8003c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2200      	movs	r2, #0
 8003c74:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003c80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	4a5b      	ldr	r2, [pc, #364]	@ (8003dfc <HAL_I2C_Mem_Read+0x228>)
 8003c90:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c92:	88f8      	ldrh	r0, [r7, #6]
 8003c94:	893a      	ldrh	r2, [r7, #8]
 8003c96:	8979      	ldrh	r1, [r7, #10]
 8003c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9a:	9301      	str	r3, [sp, #4]
 8003c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	68f8      	ldr	r0, [r7, #12]
 8003ca4:	f000 fa5e 	bl	8004164 <I2C_RequestMemoryRead>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e1bc      	b.n	800402c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d113      	bne.n	8003ce2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cba:	2300      	movs	r3, #0
 8003cbc:	623b      	str	r3, [r7, #32]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	623b      	str	r3, [r7, #32]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	623b      	str	r3, [r7, #32]
 8003cce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	e190      	b.n	8004004 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d11b      	bne.n	8003d22 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cf8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	61fb      	str	r3, [r7, #28]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	61fb      	str	r3, [r7, #28]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	61fb      	str	r3, [r7, #28]
 8003d0e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d1e:	601a      	str	r2, [r3, #0]
 8003d20:	e170      	b.n	8004004 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d11b      	bne.n	8003d62 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d38:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	61bb      	str	r3, [r7, #24]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	695b      	ldr	r3, [r3, #20]
 8003d54:	61bb      	str	r3, [r7, #24]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	61bb      	str	r3, [r7, #24]
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	e150      	b.n	8004004 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d62:	2300      	movs	r3, #0
 8003d64:	617b      	str	r3, [r7, #20]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	695b      	ldr	r3, [r3, #20]
 8003d6c:	617b      	str	r3, [r7, #20]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	699b      	ldr	r3, [r3, #24]
 8003d74:	617b      	str	r3, [r7, #20]
 8003d76:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003d78:	e144      	b.n	8004004 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d7e:	2b03      	cmp	r3, #3
 8003d80:	f200 80f1 	bhi.w	8003f66 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d123      	bne.n	8003dd4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d8e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003d90:	68f8      	ldr	r0, [r7, #12]
 8003d92:	f000 fc79 	bl	8004688 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e145      	b.n	800402c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	691a      	ldr	r2, [r3, #16]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003daa:	b2d2      	uxtb	r2, r2
 8003dac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db2:	1c5a      	adds	r2, r3, #1
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003dd2:	e117      	b.n	8004004 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d14e      	bne.n	8003e7a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003de2:	2200      	movs	r2, #0
 8003de4:	4906      	ldr	r1, [pc, #24]	@ (8003e00 <HAL_I2C_Mem_Read+0x22c>)
 8003de6:	68f8      	ldr	r0, [r7, #12]
 8003de8:	f000 faa4 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d008      	beq.n	8003e04 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e11a      	b.n	800402c <HAL_I2C_Mem_Read+0x458>
 8003df6:	bf00      	nop
 8003df8:	00100002 	.word	0x00100002
 8003dfc:	ffff0000 	.word	0xffff0000
 8003e00:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	691a      	ldr	r2, [r3, #16]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1e:	b2d2      	uxtb	r2, r2
 8003e20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e26:	1c5a      	adds	r2, r3, #1
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e30:	3b01      	subs	r3, #1
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	b29a      	uxth	r2, r3
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	691a      	ldr	r2, [r3, #16]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e50:	b2d2      	uxtb	r2, r2
 8003e52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e58:	1c5a      	adds	r2, r3, #1
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e62:	3b01      	subs	r3, #1
 8003e64:	b29a      	uxth	r2, r3
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	3b01      	subs	r3, #1
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e78:	e0c4      	b.n	8004004 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e7c:	9300      	str	r3, [sp, #0]
 8003e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e80:	2200      	movs	r2, #0
 8003e82:	496c      	ldr	r1, [pc, #432]	@ (8004034 <HAL_I2C_Mem_Read+0x460>)
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 fa55 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e0cb      	b.n	800402c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ea2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	691a      	ldr	r2, [r3, #16]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eae:	b2d2      	uxtb	r2, r2
 8003eb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb6:	1c5a      	adds	r2, r3, #1
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003edc:	2200      	movs	r2, #0
 8003ede:	4955      	ldr	r1, [pc, #340]	@ (8004034 <HAL_I2C_Mem_Read+0x460>)
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f000 fa27 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d001      	beq.n	8003ef0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e09d      	b.n	800402c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003efe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	691a      	ldr	r2, [r3, #16]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0a:	b2d2      	uxtb	r2, r2
 8003f0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f12:	1c5a      	adds	r2, r3, #1
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f1c:	3b01      	subs	r3, #1
 8003f1e:	b29a      	uxth	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	691a      	ldr	r2, [r3, #16]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3c:	b2d2      	uxtb	r2, r2
 8003f3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f44:	1c5a      	adds	r2, r3, #1
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	b29a      	uxth	r2, r3
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f64:	e04e      	b.n	8004004 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f68:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 fb8c 	bl	8004688 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d001      	beq.n	8003f7a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e058      	b.n	800402c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	691a      	ldr	r2, [r3, #16]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f84:	b2d2      	uxtb	r2, r2
 8003f86:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8c:	1c5a      	adds	r2, r3, #1
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f96:	3b01      	subs	r3, #1
 8003f98:	b29a      	uxth	r2, r3
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	f003 0304 	and.w	r3, r3, #4
 8003fb6:	2b04      	cmp	r3, #4
 8003fb8:	d124      	bne.n	8004004 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fbe:	2b03      	cmp	r3, #3
 8003fc0:	d107      	bne.n	8003fd2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fd0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	691a      	ldr	r2, [r3, #16]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fdc:	b2d2      	uxtb	r2, r2
 8003fde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe4:	1c5a      	adds	r2, r3, #1
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	b29a      	uxth	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	3b01      	subs	r3, #1
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004008:	2b00      	cmp	r3, #0
 800400a:	f47f aeb6 	bne.w	8003d7a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2220      	movs	r2, #32
 8004012:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004026:	2300      	movs	r3, #0
 8004028:	e000      	b.n	800402c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800402a:	2302      	movs	r3, #2
  }
}
 800402c:	4618      	mov	r0, r3
 800402e:	3728      	adds	r7, #40	@ 0x28
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	00010004 	.word	0x00010004

08004038 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b088      	sub	sp, #32
 800403c:	af02      	add	r7, sp, #8
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	4608      	mov	r0, r1
 8004042:	4611      	mov	r1, r2
 8004044:	461a      	mov	r2, r3
 8004046:	4603      	mov	r3, r0
 8004048:	817b      	strh	r3, [r7, #10]
 800404a:	460b      	mov	r3, r1
 800404c:	813b      	strh	r3, [r7, #8]
 800404e:	4613      	mov	r3, r2
 8004050:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004060:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004064:	9300      	str	r3, [sp, #0]
 8004066:	6a3b      	ldr	r3, [r7, #32]
 8004068:	2200      	movs	r2, #0
 800406a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 f960 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00d      	beq.n	8004096 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004084:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004088:	d103      	bne.n	8004092 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004090:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e05f      	b.n	8004156 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004096:	897b      	ldrh	r3, [r7, #10]
 8004098:	b2db      	uxtb	r3, r3
 800409a:	461a      	mov	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80040a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a8:	6a3a      	ldr	r2, [r7, #32]
 80040aa:	492d      	ldr	r1, [pc, #180]	@ (8004160 <I2C_RequestMemoryWrite+0x128>)
 80040ac:	68f8      	ldr	r0, [r7, #12]
 80040ae:	f000 f9bb 	bl	8004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d001      	beq.n	80040bc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e04c      	b.n	8004156 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040bc:	2300      	movs	r3, #0
 80040be:	617b      	str	r3, [r7, #20]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	617b      	str	r3, [r7, #20]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	617b      	str	r3, [r7, #20]
 80040d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040d4:	6a39      	ldr	r1, [r7, #32]
 80040d6:	68f8      	ldr	r0, [r7, #12]
 80040d8:	f000 fa46 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00d      	beq.n	80040fe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e6:	2b04      	cmp	r3, #4
 80040e8:	d107      	bne.n	80040fa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e02b      	b.n	8004156 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040fe:	88fb      	ldrh	r3, [r7, #6]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d105      	bne.n	8004110 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004104:	893b      	ldrh	r3, [r7, #8]
 8004106:	b2da      	uxtb	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	611a      	str	r2, [r3, #16]
 800410e:	e021      	b.n	8004154 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004110:	893b      	ldrh	r3, [r7, #8]
 8004112:	0a1b      	lsrs	r3, r3, #8
 8004114:	b29b      	uxth	r3, r3
 8004116:	b2da      	uxtb	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800411e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004120:	6a39      	ldr	r1, [r7, #32]
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 fa20 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00d      	beq.n	800414a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004132:	2b04      	cmp	r3, #4
 8004134:	d107      	bne.n	8004146 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004144:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e005      	b.n	8004156 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800414a:	893b      	ldrh	r3, [r7, #8]
 800414c:	b2da      	uxtb	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	00010002 	.word	0x00010002

08004164 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b088      	sub	sp, #32
 8004168:	af02      	add	r7, sp, #8
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	4608      	mov	r0, r1
 800416e:	4611      	mov	r1, r2
 8004170:	461a      	mov	r2, r3
 8004172:	4603      	mov	r3, r0
 8004174:	817b      	strh	r3, [r7, #10]
 8004176:	460b      	mov	r3, r1
 8004178:	813b      	strh	r3, [r7, #8]
 800417a:	4613      	mov	r3, r2
 800417c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800418c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800419c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800419e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a0:	9300      	str	r3, [sp, #0]
 80041a2:	6a3b      	ldr	r3, [r7, #32]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	f000 f8c2 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00d      	beq.n	80041d2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041c4:	d103      	bne.n	80041ce <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e0aa      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041d2:	897b      	ldrh	r3, [r7, #10]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	461a      	mov	r2, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80041e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e4:	6a3a      	ldr	r2, [r7, #32]
 80041e6:	4952      	ldr	r1, [pc, #328]	@ (8004330 <I2C_RequestMemoryRead+0x1cc>)
 80041e8:	68f8      	ldr	r0, [r7, #12]
 80041ea:	f000 f91d 	bl	8004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e097      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	617b      	str	r3, [r7, #20]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	617b      	str	r3, [r7, #20]
 800420c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800420e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004210:	6a39      	ldr	r1, [r7, #32]
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 f9a8 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00d      	beq.n	800423a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004222:	2b04      	cmp	r3, #4
 8004224:	d107      	bne.n	8004236 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004234:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e076      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800423a:	88fb      	ldrh	r3, [r7, #6]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d105      	bne.n	800424c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004240:	893b      	ldrh	r3, [r7, #8]
 8004242:	b2da      	uxtb	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	611a      	str	r2, [r3, #16]
 800424a:	e021      	b.n	8004290 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800424c:	893b      	ldrh	r3, [r7, #8]
 800424e:	0a1b      	lsrs	r3, r3, #8
 8004250:	b29b      	uxth	r3, r3
 8004252:	b2da      	uxtb	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800425a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800425c:	6a39      	ldr	r1, [r7, #32]
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	f000 f982 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00d      	beq.n	8004286 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426e:	2b04      	cmp	r3, #4
 8004270:	d107      	bne.n	8004282 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004280:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e050      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004286:	893b      	ldrh	r3, [r7, #8]
 8004288:	b2da      	uxtb	r2, r3
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004292:	6a39      	ldr	r1, [r7, #32]
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 f967 	bl	8004568 <I2C_WaitOnTXEFlagUntilTimeout>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00d      	beq.n	80042bc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a4:	2b04      	cmp	r3, #4
 80042a6:	d107      	bne.n	80042b8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042b6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e035      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042ca:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	6a3b      	ldr	r3, [r7, #32]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f82b 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00d      	beq.n	8004300 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042f2:	d103      	bne.n	80042fc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80042fc:	2303      	movs	r3, #3
 80042fe:	e013      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004300:	897b      	ldrh	r3, [r7, #10]
 8004302:	b2db      	uxtb	r3, r3
 8004304:	f043 0301 	orr.w	r3, r3, #1
 8004308:	b2da      	uxtb	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004312:	6a3a      	ldr	r2, [r7, #32]
 8004314:	4906      	ldr	r1, [pc, #24]	@ (8004330 <I2C_RequestMemoryRead+0x1cc>)
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f000 f886 	bl	8004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e000      	b.n	8004328 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3718      	adds	r7, #24
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}
 8004330:	00010002 	.word	0x00010002

08004334 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	603b      	str	r3, [r7, #0]
 8004340:	4613      	mov	r3, r2
 8004342:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004344:	e048      	b.n	80043d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800434c:	d044      	beq.n	80043d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800434e:	f7fe ff0d 	bl	800316c <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	429a      	cmp	r2, r3
 800435c:	d302      	bcc.n	8004364 <I2C_WaitOnFlagUntilTimeout+0x30>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d139      	bne.n	80043d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	0c1b      	lsrs	r3, r3, #16
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b01      	cmp	r3, #1
 800436c:	d10d      	bne.n	800438a <I2C_WaitOnFlagUntilTimeout+0x56>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	43da      	mvns	r2, r3
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	4013      	ands	r3, r2
 800437a:	b29b      	uxth	r3, r3
 800437c:	2b00      	cmp	r3, #0
 800437e:	bf0c      	ite	eq
 8004380:	2301      	moveq	r3, #1
 8004382:	2300      	movne	r3, #0
 8004384:	b2db      	uxtb	r3, r3
 8004386:	461a      	mov	r2, r3
 8004388:	e00c      	b.n	80043a4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	43da      	mvns	r2, r3
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	4013      	ands	r3, r2
 8004396:	b29b      	uxth	r3, r3
 8004398:	2b00      	cmp	r3, #0
 800439a:	bf0c      	ite	eq
 800439c:	2301      	moveq	r3, #1
 800439e:	2300      	movne	r3, #0
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	461a      	mov	r2, r3
 80043a4:	79fb      	ldrb	r3, [r7, #7]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d116      	bne.n	80043d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2220      	movs	r2, #32
 80043b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c4:	f043 0220 	orr.w	r2, r3, #32
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e023      	b.n	8004420 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	0c1b      	lsrs	r3, r3, #16
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d10d      	bne.n	80043fe <I2C_WaitOnFlagUntilTimeout+0xca>
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	695b      	ldr	r3, [r3, #20]
 80043e8:	43da      	mvns	r2, r3
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	4013      	ands	r3, r2
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	bf0c      	ite	eq
 80043f4:	2301      	moveq	r3, #1
 80043f6:	2300      	movne	r3, #0
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	461a      	mov	r2, r3
 80043fc:	e00c      	b.n	8004418 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	43da      	mvns	r2, r3
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	4013      	ands	r3, r2
 800440a:	b29b      	uxth	r3, r3
 800440c:	2b00      	cmp	r3, #0
 800440e:	bf0c      	ite	eq
 8004410:	2301      	moveq	r3, #1
 8004412:	2300      	movne	r3, #0
 8004414:	b2db      	uxtb	r3, r3
 8004416:	461a      	mov	r2, r3
 8004418:	79fb      	ldrb	r3, [r7, #7]
 800441a:	429a      	cmp	r2, r3
 800441c:	d093      	beq.n	8004346 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
 8004434:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004436:	e071      	b.n	800451c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004446:	d123      	bne.n	8004490 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004456:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004460:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2220      	movs	r2, #32
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447c:	f043 0204 	orr.w	r2, r3, #4
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e067      	b.n	8004560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004496:	d041      	beq.n	800451c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004498:	f7fe fe68 	bl	800316c <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d302      	bcc.n	80044ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d136      	bne.n	800451c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	0c1b      	lsrs	r3, r3, #16
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d10c      	bne.n	80044d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	43da      	mvns	r2, r3
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	4013      	ands	r3, r2
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	bf14      	ite	ne
 80044ca:	2301      	movne	r3, #1
 80044cc:	2300      	moveq	r3, #0
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	e00b      	b.n	80044ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	43da      	mvns	r2, r3
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	4013      	ands	r3, r2
 80044de:	b29b      	uxth	r3, r3
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	bf14      	ite	ne
 80044e4:	2301      	movne	r3, #1
 80044e6:	2300      	moveq	r3, #0
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d016      	beq.n	800451c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2200      	movs	r2, #0
 80044f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2220      	movs	r2, #32
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004508:	f043 0220 	orr.w	r2, r3, #32
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e021      	b.n	8004560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	0c1b      	lsrs	r3, r3, #16
 8004520:	b2db      	uxtb	r3, r3
 8004522:	2b01      	cmp	r3, #1
 8004524:	d10c      	bne.n	8004540 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	43da      	mvns	r2, r3
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	4013      	ands	r3, r2
 8004532:	b29b      	uxth	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	bf14      	ite	ne
 8004538:	2301      	movne	r3, #1
 800453a:	2300      	moveq	r3, #0
 800453c:	b2db      	uxtb	r3, r3
 800453e:	e00b      	b.n	8004558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	43da      	mvns	r2, r3
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	4013      	ands	r3, r2
 800454c:	b29b      	uxth	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	bf14      	ite	ne
 8004552:	2301      	movne	r3, #1
 8004554:	2300      	moveq	r3, #0
 8004556:	b2db      	uxtb	r3, r3
 8004558:	2b00      	cmp	r3, #0
 800455a:	f47f af6d 	bne.w	8004438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800455e:	2300      	movs	r3, #0
}
 8004560:	4618      	mov	r0, r3
 8004562:	3710      	adds	r7, #16
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}

08004568 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004574:	e034      	b.n	80045e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004576:	68f8      	ldr	r0, [r7, #12]
 8004578:	f000 f8e3 	bl	8004742 <I2C_IsAcknowledgeFailed>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d001      	beq.n	8004586 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e034      	b.n	80045f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800458c:	d028      	beq.n	80045e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800458e:	f7fe fded 	bl	800316c <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	429a      	cmp	r2, r3
 800459c:	d302      	bcc.n	80045a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d11d      	bne.n	80045e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ae:	2b80      	cmp	r3, #128	@ 0x80
 80045b0:	d016      	beq.n	80045e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2220      	movs	r2, #32
 80045bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045cc:	f043 0220 	orr.w	r2, r3, #32
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e007      	b.n	80045f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ea:	2b80      	cmp	r3, #128	@ 0x80
 80045ec:	d1c3      	bne.n	8004576 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004604:	e034      	b.n	8004670 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004606:	68f8      	ldr	r0, [r7, #12]
 8004608:	f000 f89b 	bl	8004742 <I2C_IsAcknowledgeFailed>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d001      	beq.n	8004616 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e034      	b.n	8004680 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800461c:	d028      	beq.n	8004670 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800461e:	f7fe fda5 	bl	800316c <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	429a      	cmp	r2, r3
 800462c:	d302      	bcc.n	8004634 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d11d      	bne.n	8004670 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	f003 0304 	and.w	r3, r3, #4
 800463e:	2b04      	cmp	r3, #4
 8004640:	d016      	beq.n	8004670 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2220      	movs	r2, #32
 800464c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465c:	f043 0220 	orr.w	r2, r3, #32
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e007      	b.n	8004680 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	f003 0304 	and.w	r3, r3, #4
 800467a:	2b04      	cmp	r3, #4
 800467c:	d1c3      	bne.n	8004606 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004694:	e049      	b.n	800472a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	695b      	ldr	r3, [r3, #20]
 800469c:	f003 0310 	and.w	r3, r3, #16
 80046a0:	2b10      	cmp	r3, #16
 80046a2:	d119      	bne.n	80046d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f06f 0210 	mvn.w	r2, #16
 80046ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2220      	movs	r2, #32
 80046b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e030      	b.n	800473a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d8:	f7fe fd48 	bl	800316c <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	68ba      	ldr	r2, [r7, #8]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d302      	bcc.n	80046ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d11d      	bne.n	800472a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	695b      	ldr	r3, [r3, #20]
 80046f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046f8:	2b40      	cmp	r3, #64	@ 0x40
 80046fa:	d016      	beq.n	800472a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2220      	movs	r2, #32
 8004706:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004716:	f043 0220 	orr.w	r2, r3, #32
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e007      	b.n	800473a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	695b      	ldr	r3, [r3, #20]
 8004730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004734:	2b40      	cmp	r3, #64	@ 0x40
 8004736:	d1ae      	bne.n	8004696 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004742:	b480      	push	{r7}
 8004744:	b083      	sub	sp, #12
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	695b      	ldr	r3, [r3, #20]
 8004750:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004754:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004758:	d11b      	bne.n	8004792 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004762:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2220      	movs	r2, #32
 800476e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477e:	f043 0204 	orr.w	r2, r3, #4
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e000      	b.n	8004794 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b086      	sub	sp, #24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e267      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d075      	beq.n	80048aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80047be:	4b88      	ldr	r3, [pc, #544]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f003 030c 	and.w	r3, r3, #12
 80047c6:	2b04      	cmp	r3, #4
 80047c8:	d00c      	beq.n	80047e4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047ca:	4b85      	ldr	r3, [pc, #532]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80047d2:	2b08      	cmp	r3, #8
 80047d4:	d112      	bne.n	80047fc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047d6:	4b82      	ldr	r3, [pc, #520]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047e2:	d10b      	bne.n	80047fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047e4:	4b7e      	ldr	r3, [pc, #504]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d05b      	beq.n	80048a8 <HAL_RCC_OscConfig+0x108>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d157      	bne.n	80048a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e242      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004804:	d106      	bne.n	8004814 <HAL_RCC_OscConfig+0x74>
 8004806:	4b76      	ldr	r3, [pc, #472]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a75      	ldr	r2, [pc, #468]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 800480c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004810:	6013      	str	r3, [r2, #0]
 8004812:	e01d      	b.n	8004850 <HAL_RCC_OscConfig+0xb0>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800481c:	d10c      	bne.n	8004838 <HAL_RCC_OscConfig+0x98>
 800481e:	4b70      	ldr	r3, [pc, #448]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a6f      	ldr	r2, [pc, #444]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 8004824:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004828:	6013      	str	r3, [r2, #0]
 800482a:	4b6d      	ldr	r3, [pc, #436]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a6c      	ldr	r2, [pc, #432]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 8004830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004834:	6013      	str	r3, [r2, #0]
 8004836:	e00b      	b.n	8004850 <HAL_RCC_OscConfig+0xb0>
 8004838:	4b69      	ldr	r3, [pc, #420]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a68      	ldr	r2, [pc, #416]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 800483e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004842:	6013      	str	r3, [r2, #0]
 8004844:	4b66      	ldr	r3, [pc, #408]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a65      	ldr	r2, [pc, #404]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 800484a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800484e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d013      	beq.n	8004880 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004858:	f7fe fc88 	bl	800316c <HAL_GetTick>
 800485c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800485e:	e008      	b.n	8004872 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004860:	f7fe fc84 	bl	800316c <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	2b64      	cmp	r3, #100	@ 0x64
 800486c:	d901      	bls.n	8004872 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e207      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004872:	4b5b      	ldr	r3, [pc, #364]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800487a:	2b00      	cmp	r3, #0
 800487c:	d0f0      	beq.n	8004860 <HAL_RCC_OscConfig+0xc0>
 800487e:	e014      	b.n	80048aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004880:	f7fe fc74 	bl	800316c <HAL_GetTick>
 8004884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004886:	e008      	b.n	800489a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004888:	f7fe fc70 	bl	800316c <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	2b64      	cmp	r3, #100	@ 0x64
 8004894:	d901      	bls.n	800489a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e1f3      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800489a:	4b51      	ldr	r3, [pc, #324]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d1f0      	bne.n	8004888 <HAL_RCC_OscConfig+0xe8>
 80048a6:	e000      	b.n	80048aa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0302 	and.w	r3, r3, #2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d063      	beq.n	800497e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80048b6:	4b4a      	ldr	r3, [pc, #296]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	f003 030c 	and.w	r3, r3, #12
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d00b      	beq.n	80048da <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048c2:	4b47      	ldr	r3, [pc, #284]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80048ca:	2b08      	cmp	r3, #8
 80048cc:	d11c      	bne.n	8004908 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048ce:	4b44      	ldr	r3, [pc, #272]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d116      	bne.n	8004908 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048da:	4b41      	ldr	r3, [pc, #260]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0302 	and.w	r3, r3, #2
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d005      	beq.n	80048f2 <HAL_RCC_OscConfig+0x152>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d001      	beq.n	80048f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e1c7      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048f2:	4b3b      	ldr	r3, [pc, #236]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	00db      	lsls	r3, r3, #3
 8004900:	4937      	ldr	r1, [pc, #220]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 8004902:	4313      	orrs	r3, r2
 8004904:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004906:	e03a      	b.n	800497e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d020      	beq.n	8004952 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004910:	4b34      	ldr	r3, [pc, #208]	@ (80049e4 <HAL_RCC_OscConfig+0x244>)
 8004912:	2201      	movs	r2, #1
 8004914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004916:	f7fe fc29 	bl	800316c <HAL_GetTick>
 800491a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800491c:	e008      	b.n	8004930 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800491e:	f7fe fc25 	bl	800316c <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b02      	cmp	r3, #2
 800492a:	d901      	bls.n	8004930 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e1a8      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004930:	4b2b      	ldr	r3, [pc, #172]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0302 	and.w	r3, r3, #2
 8004938:	2b00      	cmp	r3, #0
 800493a:	d0f0      	beq.n	800491e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800493c:	4b28      	ldr	r3, [pc, #160]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	00db      	lsls	r3, r3, #3
 800494a:	4925      	ldr	r1, [pc, #148]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 800494c:	4313      	orrs	r3, r2
 800494e:	600b      	str	r3, [r1, #0]
 8004950:	e015      	b.n	800497e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004952:	4b24      	ldr	r3, [pc, #144]	@ (80049e4 <HAL_RCC_OscConfig+0x244>)
 8004954:	2200      	movs	r2, #0
 8004956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004958:	f7fe fc08 	bl	800316c <HAL_GetTick>
 800495c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800495e:	e008      	b.n	8004972 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004960:	f7fe fc04 	bl	800316c <HAL_GetTick>
 8004964:	4602      	mov	r2, r0
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	2b02      	cmp	r3, #2
 800496c:	d901      	bls.n	8004972 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e187      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004972:	4b1b      	ldr	r3, [pc, #108]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d1f0      	bne.n	8004960 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0308 	and.w	r3, r3, #8
 8004986:	2b00      	cmp	r3, #0
 8004988:	d036      	beq.n	80049f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	695b      	ldr	r3, [r3, #20]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d016      	beq.n	80049c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004992:	4b15      	ldr	r3, [pc, #84]	@ (80049e8 <HAL_RCC_OscConfig+0x248>)
 8004994:	2201      	movs	r2, #1
 8004996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004998:	f7fe fbe8 	bl	800316c <HAL_GetTick>
 800499c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800499e:	e008      	b.n	80049b2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049a0:	f7fe fbe4 	bl	800316c <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d901      	bls.n	80049b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e167      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049b2:	4b0b      	ldr	r3, [pc, #44]	@ (80049e0 <HAL_RCC_OscConfig+0x240>)
 80049b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049b6:	f003 0302 	and.w	r3, r3, #2
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d0f0      	beq.n	80049a0 <HAL_RCC_OscConfig+0x200>
 80049be:	e01b      	b.n	80049f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049c0:	4b09      	ldr	r3, [pc, #36]	@ (80049e8 <HAL_RCC_OscConfig+0x248>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049c6:	f7fe fbd1 	bl	800316c <HAL_GetTick>
 80049ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049cc:	e00e      	b.n	80049ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049ce:	f7fe fbcd 	bl	800316c <HAL_GetTick>
 80049d2:	4602      	mov	r2, r0
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d907      	bls.n	80049ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	e150      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
 80049e0:	40023800 	.word	0x40023800
 80049e4:	42470000 	.word	0x42470000
 80049e8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049ec:	4b88      	ldr	r3, [pc, #544]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 80049ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049f0:	f003 0302 	and.w	r3, r3, #2
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1ea      	bne.n	80049ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0304 	and.w	r3, r3, #4
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f000 8097 	beq.w	8004b34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a06:	2300      	movs	r3, #0
 8004a08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a0a:	4b81      	ldr	r3, [pc, #516]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10f      	bne.n	8004a36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a16:	2300      	movs	r3, #0
 8004a18:	60bb      	str	r3, [r7, #8]
 8004a1a:	4b7d      	ldr	r3, [pc, #500]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1e:	4a7c      	ldr	r2, [pc, #496]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a26:	4b7a      	ldr	r3, [pc, #488]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a2e:	60bb      	str	r3, [r7, #8]
 8004a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a32:	2301      	movs	r3, #1
 8004a34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a36:	4b77      	ldr	r3, [pc, #476]	@ (8004c14 <HAL_RCC_OscConfig+0x474>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d118      	bne.n	8004a74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a42:	4b74      	ldr	r3, [pc, #464]	@ (8004c14 <HAL_RCC_OscConfig+0x474>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a73      	ldr	r2, [pc, #460]	@ (8004c14 <HAL_RCC_OscConfig+0x474>)
 8004a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a4e:	f7fe fb8d 	bl	800316c <HAL_GetTick>
 8004a52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a54:	e008      	b.n	8004a68 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a56:	f7fe fb89 	bl	800316c <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	d901      	bls.n	8004a68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e10c      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a68:	4b6a      	ldr	r3, [pc, #424]	@ (8004c14 <HAL_RCC_OscConfig+0x474>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d0f0      	beq.n	8004a56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d106      	bne.n	8004a8a <HAL_RCC_OscConfig+0x2ea>
 8004a7c:	4b64      	ldr	r3, [pc, #400]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a80:	4a63      	ldr	r2, [pc, #396]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004a82:	f043 0301 	orr.w	r3, r3, #1
 8004a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a88:	e01c      	b.n	8004ac4 <HAL_RCC_OscConfig+0x324>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	2b05      	cmp	r3, #5
 8004a90:	d10c      	bne.n	8004aac <HAL_RCC_OscConfig+0x30c>
 8004a92:	4b5f      	ldr	r3, [pc, #380]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a96:	4a5e      	ldr	r2, [pc, #376]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004a98:	f043 0304 	orr.w	r3, r3, #4
 8004a9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a9e:	4b5c      	ldr	r3, [pc, #368]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aa2:	4a5b      	ldr	r2, [pc, #364]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004aa4:	f043 0301 	orr.w	r3, r3, #1
 8004aa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004aaa:	e00b      	b.n	8004ac4 <HAL_RCC_OscConfig+0x324>
 8004aac:	4b58      	ldr	r3, [pc, #352]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004aae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ab0:	4a57      	ldr	r2, [pc, #348]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004ab2:	f023 0301 	bic.w	r3, r3, #1
 8004ab6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ab8:	4b55      	ldr	r3, [pc, #340]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004aba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004abc:	4a54      	ldr	r2, [pc, #336]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004abe:	f023 0304 	bic.w	r3, r3, #4
 8004ac2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d015      	beq.n	8004af8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004acc:	f7fe fb4e 	bl	800316c <HAL_GetTick>
 8004ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ad2:	e00a      	b.n	8004aea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ad4:	f7fe fb4a 	bl	800316c <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d901      	bls.n	8004aea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e0cb      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aea:	4b49      	ldr	r3, [pc, #292]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d0ee      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x334>
 8004af6:	e014      	b.n	8004b22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004af8:	f7fe fb38 	bl	800316c <HAL_GetTick>
 8004afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004afe:	e00a      	b.n	8004b16 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b00:	f7fe fb34 	bl	800316c <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e0b5      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b16:	4b3e      	ldr	r3, [pc, #248]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1ee      	bne.n	8004b00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b22:	7dfb      	ldrb	r3, [r7, #23]
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d105      	bne.n	8004b34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b28:	4b39      	ldr	r3, [pc, #228]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2c:	4a38      	ldr	r2, [pc, #224]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004b2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b32:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 80a1 	beq.w	8004c80 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b3e:	4b34      	ldr	r3, [pc, #208]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f003 030c 	and.w	r3, r3, #12
 8004b46:	2b08      	cmp	r3, #8
 8004b48:	d05c      	beq.n	8004c04 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d141      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b52:	4b31      	ldr	r3, [pc, #196]	@ (8004c18 <HAL_RCC_OscConfig+0x478>)
 8004b54:	2200      	movs	r2, #0
 8004b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b58:	f7fe fb08 	bl	800316c <HAL_GetTick>
 8004b5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b5e:	e008      	b.n	8004b72 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b60:	f7fe fb04 	bl	800316c <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e087      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b72:	4b27      	ldr	r3, [pc, #156]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1f0      	bne.n	8004b60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	69da      	ldr	r2, [r3, #28]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a1b      	ldr	r3, [r3, #32]
 8004b86:	431a      	orrs	r2, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b8c:	019b      	lsls	r3, r3, #6
 8004b8e:	431a      	orrs	r2, r3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b94:	085b      	lsrs	r3, r3, #1
 8004b96:	3b01      	subs	r3, #1
 8004b98:	041b      	lsls	r3, r3, #16
 8004b9a:	431a      	orrs	r2, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba0:	061b      	lsls	r3, r3, #24
 8004ba2:	491b      	ldr	r1, [pc, #108]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8004c18 <HAL_RCC_OscConfig+0x478>)
 8004baa:	2201      	movs	r2, #1
 8004bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bae:	f7fe fadd 	bl	800316c <HAL_GetTick>
 8004bb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bb4:	e008      	b.n	8004bc8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bb6:	f7fe fad9 	bl	800316c <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d901      	bls.n	8004bc8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004bc4:	2303      	movs	r3, #3
 8004bc6:	e05c      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bc8:	4b11      	ldr	r3, [pc, #68]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d0f0      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x416>
 8004bd4:	e054      	b.n	8004c80 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bd6:	4b10      	ldr	r3, [pc, #64]	@ (8004c18 <HAL_RCC_OscConfig+0x478>)
 8004bd8:	2200      	movs	r2, #0
 8004bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bdc:	f7fe fac6 	bl	800316c <HAL_GetTick>
 8004be0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004be2:	e008      	b.n	8004bf6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004be4:	f7fe fac2 	bl	800316c <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e045      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bf6:	4b06      	ldr	r3, [pc, #24]	@ (8004c10 <HAL_RCC_OscConfig+0x470>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d1f0      	bne.n	8004be4 <HAL_RCC_OscConfig+0x444>
 8004c02:	e03d      	b.n	8004c80 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	699b      	ldr	r3, [r3, #24]
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d107      	bne.n	8004c1c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e038      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
 8004c10:	40023800 	.word	0x40023800
 8004c14:	40007000 	.word	0x40007000
 8004c18:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8004c8c <HAL_RCC_OscConfig+0x4ec>)
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	699b      	ldr	r3, [r3, #24]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d028      	beq.n	8004c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d121      	bne.n	8004c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d11a      	bne.n	8004c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c46:	68fa      	ldr	r2, [r7, #12]
 8004c48:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c52:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d111      	bne.n	8004c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c62:	085b      	lsrs	r3, r3, #1
 8004c64:	3b01      	subs	r3, #1
 8004c66:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d107      	bne.n	8004c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c76:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d001      	beq.n	8004c80 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e000      	b.n	8004c82 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3718      	adds	r7, #24
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	40023800 	.word	0x40023800

08004c90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d101      	bne.n	8004ca4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e0cc      	b.n	8004e3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ca4:	4b68      	ldr	r3, [pc, #416]	@ (8004e48 <HAL_RCC_ClockConfig+0x1b8>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0307 	and.w	r3, r3, #7
 8004cac:	683a      	ldr	r2, [r7, #0]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d90c      	bls.n	8004ccc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cb2:	4b65      	ldr	r3, [pc, #404]	@ (8004e48 <HAL_RCC_ClockConfig+0x1b8>)
 8004cb4:	683a      	ldr	r2, [r7, #0]
 8004cb6:	b2d2      	uxtb	r2, r2
 8004cb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cba:	4b63      	ldr	r3, [pc, #396]	@ (8004e48 <HAL_RCC_ClockConfig+0x1b8>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0307 	and.w	r3, r3, #7
 8004cc2:	683a      	ldr	r2, [r7, #0]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d001      	beq.n	8004ccc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e0b8      	b.n	8004e3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0302 	and.w	r3, r3, #2
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d020      	beq.n	8004d1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 0304 	and.w	r3, r3, #4
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d005      	beq.n	8004cf0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ce4:	4b59      	ldr	r3, [pc, #356]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	4a58      	ldr	r2, [pc, #352]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004cea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004cee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0308 	and.w	r3, r3, #8
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d005      	beq.n	8004d08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cfc:	4b53      	ldr	r3, [pc, #332]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	4a52      	ldr	r2, [pc, #328]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004d02:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004d06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d08:	4b50      	ldr	r3, [pc, #320]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	494d      	ldr	r1, [pc, #308]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004d16:	4313      	orrs	r3, r2
 8004d18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0301 	and.w	r3, r3, #1
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d044      	beq.n	8004db0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d107      	bne.n	8004d3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d2e:	4b47      	ldr	r3, [pc, #284]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d119      	bne.n	8004d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e07f      	b.n	8004e3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d003      	beq.n	8004d4e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d4a:	2b03      	cmp	r3, #3
 8004d4c:	d107      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d4e:	4b3f      	ldr	r3, [pc, #252]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d109      	bne.n	8004d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e06f      	b.n	8004e3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d5e:	4b3b      	ldr	r3, [pc, #236]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0302 	and.w	r3, r3, #2
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d101      	bne.n	8004d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e067      	b.n	8004e3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d6e:	4b37      	ldr	r3, [pc, #220]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	f023 0203 	bic.w	r2, r3, #3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	4934      	ldr	r1, [pc, #208]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d80:	f7fe f9f4 	bl	800316c <HAL_GetTick>
 8004d84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d86:	e00a      	b.n	8004d9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d88:	f7fe f9f0 	bl	800316c <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e04f      	b.n	8004e3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d9e:	4b2b      	ldr	r3, [pc, #172]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 020c 	and.w	r2, r3, #12
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d1eb      	bne.n	8004d88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004db0:	4b25      	ldr	r3, [pc, #148]	@ (8004e48 <HAL_RCC_ClockConfig+0x1b8>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0307 	and.w	r3, r3, #7
 8004db8:	683a      	ldr	r2, [r7, #0]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d20c      	bcs.n	8004dd8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dbe:	4b22      	ldr	r3, [pc, #136]	@ (8004e48 <HAL_RCC_ClockConfig+0x1b8>)
 8004dc0:	683a      	ldr	r2, [r7, #0]
 8004dc2:	b2d2      	uxtb	r2, r2
 8004dc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dc6:	4b20      	ldr	r3, [pc, #128]	@ (8004e48 <HAL_RCC_ClockConfig+0x1b8>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0307 	and.w	r3, r3, #7
 8004dce:	683a      	ldr	r2, [r7, #0]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d001      	beq.n	8004dd8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e032      	b.n	8004e3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0304 	and.w	r3, r3, #4
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d008      	beq.n	8004df6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004de4:	4b19      	ldr	r3, [pc, #100]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	4916      	ldr	r1, [pc, #88]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0308 	and.w	r3, r3, #8
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d009      	beq.n	8004e16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e02:	4b12      	ldr	r3, [pc, #72]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	00db      	lsls	r3, r3, #3
 8004e10:	490e      	ldr	r1, [pc, #56]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e16:	f000 f821 	bl	8004e5c <HAL_RCC_GetSysClockFreq>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004e4c <HAL_RCC_ClockConfig+0x1bc>)
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	091b      	lsrs	r3, r3, #4
 8004e22:	f003 030f 	and.w	r3, r3, #15
 8004e26:	490a      	ldr	r1, [pc, #40]	@ (8004e50 <HAL_RCC_ClockConfig+0x1c0>)
 8004e28:	5ccb      	ldrb	r3, [r1, r3]
 8004e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8004e2e:	4a09      	ldr	r2, [pc, #36]	@ (8004e54 <HAL_RCC_ClockConfig+0x1c4>)
 8004e30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004e32:	4b09      	ldr	r3, [pc, #36]	@ (8004e58 <HAL_RCC_ClockConfig+0x1c8>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4618      	mov	r0, r3
 8004e38:	f7fe f954 	bl	80030e4 <HAL_InitTick>

  return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3710      	adds	r7, #16
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	40023c00 	.word	0x40023c00
 8004e4c:	40023800 	.word	0x40023800
 8004e50:	0800c300 	.word	0x0800c300
 8004e54:	20000068 	.word	0x20000068
 8004e58:	2000006c 	.word	0x2000006c

08004e5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e60:	b090      	sub	sp, #64	@ 0x40
 8004e62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004e64:	2300      	movs	r3, #0
 8004e66:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004e70:	2300      	movs	r3, #0
 8004e72:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e74:	4b59      	ldr	r3, [pc, #356]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x180>)
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	f003 030c 	and.w	r3, r3, #12
 8004e7c:	2b08      	cmp	r3, #8
 8004e7e:	d00d      	beq.n	8004e9c <HAL_RCC_GetSysClockFreq+0x40>
 8004e80:	2b08      	cmp	r3, #8
 8004e82:	f200 80a1 	bhi.w	8004fc8 <HAL_RCC_GetSysClockFreq+0x16c>
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d002      	beq.n	8004e90 <HAL_RCC_GetSysClockFreq+0x34>
 8004e8a:	2b04      	cmp	r3, #4
 8004e8c:	d003      	beq.n	8004e96 <HAL_RCC_GetSysClockFreq+0x3a>
 8004e8e:	e09b      	b.n	8004fc8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e90:	4b53      	ldr	r3, [pc, #332]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004e92:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004e94:	e09b      	b.n	8004fce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e96:	4b53      	ldr	r3, [pc, #332]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004e98:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004e9a:	e098      	b.n	8004fce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e9c:	4b4f      	ldr	r3, [pc, #316]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x180>)
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ea4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ea6:	4b4d      	ldr	r3, [pc, #308]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x180>)
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d028      	beq.n	8004f04 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004eb2:	4b4a      	ldr	r3, [pc, #296]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x180>)
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	099b      	lsrs	r3, r3, #6
 8004eb8:	2200      	movs	r2, #0
 8004eba:	623b      	str	r3, [r7, #32]
 8004ebc:	627a      	str	r2, [r7, #36]	@ 0x24
 8004ebe:	6a3b      	ldr	r3, [r7, #32]
 8004ec0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	4b47      	ldr	r3, [pc, #284]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004ec8:	fb03 f201 	mul.w	r2, r3, r1
 8004ecc:	2300      	movs	r3, #0
 8004ece:	fb00 f303 	mul.w	r3, r0, r3
 8004ed2:	4413      	add	r3, r2
 8004ed4:	4a43      	ldr	r2, [pc, #268]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004ed6:	fba0 1202 	umull	r1, r2, r0, r2
 8004eda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004edc:	460a      	mov	r2, r1
 8004ede:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004ee0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ee2:	4413      	add	r3, r2
 8004ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ee8:	2200      	movs	r2, #0
 8004eea:	61bb      	str	r3, [r7, #24]
 8004eec:	61fa      	str	r2, [r7, #28]
 8004eee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ef2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004ef6:	f7fb fec7 	bl	8000c88 <__aeabi_uldivmod>
 8004efa:	4602      	mov	r2, r0
 8004efc:	460b      	mov	r3, r1
 8004efe:	4613      	mov	r3, r2
 8004f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f02:	e053      	b.n	8004fac <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f04:	4b35      	ldr	r3, [pc, #212]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x180>)
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	099b      	lsrs	r3, r3, #6
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	613b      	str	r3, [r7, #16]
 8004f0e:	617a      	str	r2, [r7, #20]
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004f16:	f04f 0b00 	mov.w	fp, #0
 8004f1a:	4652      	mov	r2, sl
 8004f1c:	465b      	mov	r3, fp
 8004f1e:	f04f 0000 	mov.w	r0, #0
 8004f22:	f04f 0100 	mov.w	r1, #0
 8004f26:	0159      	lsls	r1, r3, #5
 8004f28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f2c:	0150      	lsls	r0, r2, #5
 8004f2e:	4602      	mov	r2, r0
 8004f30:	460b      	mov	r3, r1
 8004f32:	ebb2 080a 	subs.w	r8, r2, sl
 8004f36:	eb63 090b 	sbc.w	r9, r3, fp
 8004f3a:	f04f 0200 	mov.w	r2, #0
 8004f3e:	f04f 0300 	mov.w	r3, #0
 8004f42:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004f46:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004f4a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004f4e:	ebb2 0408 	subs.w	r4, r2, r8
 8004f52:	eb63 0509 	sbc.w	r5, r3, r9
 8004f56:	f04f 0200 	mov.w	r2, #0
 8004f5a:	f04f 0300 	mov.w	r3, #0
 8004f5e:	00eb      	lsls	r3, r5, #3
 8004f60:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f64:	00e2      	lsls	r2, r4, #3
 8004f66:	4614      	mov	r4, r2
 8004f68:	461d      	mov	r5, r3
 8004f6a:	eb14 030a 	adds.w	r3, r4, sl
 8004f6e:	603b      	str	r3, [r7, #0]
 8004f70:	eb45 030b 	adc.w	r3, r5, fp
 8004f74:	607b      	str	r3, [r7, #4]
 8004f76:	f04f 0200 	mov.w	r2, #0
 8004f7a:	f04f 0300 	mov.w	r3, #0
 8004f7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f82:	4629      	mov	r1, r5
 8004f84:	028b      	lsls	r3, r1, #10
 8004f86:	4621      	mov	r1, r4
 8004f88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f8c:	4621      	mov	r1, r4
 8004f8e:	028a      	lsls	r2, r1, #10
 8004f90:	4610      	mov	r0, r2
 8004f92:	4619      	mov	r1, r3
 8004f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f96:	2200      	movs	r2, #0
 8004f98:	60bb      	str	r3, [r7, #8]
 8004f9a:	60fa      	str	r2, [r7, #12]
 8004f9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fa0:	f7fb fe72 	bl	8000c88 <__aeabi_uldivmod>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	4613      	mov	r3, r2
 8004faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004fac:	4b0b      	ldr	r3, [pc, #44]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x180>)
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	0c1b      	lsrs	r3, r3, #16
 8004fb2:	f003 0303 	and.w	r3, r3, #3
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004fbc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004fc6:	e002      	b.n	8004fce <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fc8:	4b05      	ldr	r3, [pc, #20]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004fca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004fcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3740      	adds	r7, #64	@ 0x40
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fda:	bf00      	nop
 8004fdc:	40023800 	.word	0x40023800
 8004fe0:	00f42400 	.word	0x00f42400
 8004fe4:	017d7840 	.word	0x017d7840

08004fe8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fec:	4b03      	ldr	r3, [pc, #12]	@ (8004ffc <HAL_RCC_GetHCLKFreq+0x14>)
 8004fee:	681b      	ldr	r3, [r3, #0]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	20000068 	.word	0x20000068

08005000 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005004:	f7ff fff0 	bl	8004fe8 <HAL_RCC_GetHCLKFreq>
 8005008:	4602      	mov	r2, r0
 800500a:	4b05      	ldr	r3, [pc, #20]	@ (8005020 <HAL_RCC_GetPCLK1Freq+0x20>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	0a9b      	lsrs	r3, r3, #10
 8005010:	f003 0307 	and.w	r3, r3, #7
 8005014:	4903      	ldr	r1, [pc, #12]	@ (8005024 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005016:	5ccb      	ldrb	r3, [r1, r3]
 8005018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800501c:	4618      	mov	r0, r3
 800501e:	bd80      	pop	{r7, pc}
 8005020:	40023800 	.word	0x40023800
 8005024:	0800c310 	.word	0x0800c310

08005028 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800502c:	f7ff ffdc 	bl	8004fe8 <HAL_RCC_GetHCLKFreq>
 8005030:	4602      	mov	r2, r0
 8005032:	4b05      	ldr	r3, [pc, #20]	@ (8005048 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	0b5b      	lsrs	r3, r3, #13
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	4903      	ldr	r1, [pc, #12]	@ (800504c <HAL_RCC_GetPCLK2Freq+0x24>)
 800503e:	5ccb      	ldrb	r3, [r1, r3]
 8005040:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005044:	4618      	mov	r0, r3
 8005046:	bd80      	pop	{r7, pc}
 8005048:	40023800 	.word	0x40023800
 800504c:	0800c310 	.word	0x0800c310

08005050 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d101      	bne.n	8005062 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e041      	b.n	80050e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005068:	b2db      	uxtb	r3, r3
 800506a:	2b00      	cmp	r3, #0
 800506c:	d106      	bne.n	800507c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7fd fe66 	bl	8002d48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2202      	movs	r2, #2
 8005080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	3304      	adds	r3, #4
 800508c:	4619      	mov	r1, r3
 800508e:	4610      	mov	r0, r2
 8005090:	f000 fa7e 	bl	8005590 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3708      	adds	r7, #8
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
	...

080050f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b085      	sub	sp, #20
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2b01      	cmp	r3, #1
 8005102:	d001      	beq.n	8005108 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e04e      	b.n	80051a6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2202      	movs	r2, #2
 800510c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68da      	ldr	r2, [r3, #12]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f042 0201 	orr.w	r2, r2, #1
 800511e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a23      	ldr	r2, [pc, #140]	@ (80051b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d022      	beq.n	8005170 <HAL_TIM_Base_Start_IT+0x80>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005132:	d01d      	beq.n	8005170 <HAL_TIM_Base_Start_IT+0x80>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a1f      	ldr	r2, [pc, #124]	@ (80051b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d018      	beq.n	8005170 <HAL_TIM_Base_Start_IT+0x80>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a1e      	ldr	r2, [pc, #120]	@ (80051bc <HAL_TIM_Base_Start_IT+0xcc>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d013      	beq.n	8005170 <HAL_TIM_Base_Start_IT+0x80>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a1c      	ldr	r2, [pc, #112]	@ (80051c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d00e      	beq.n	8005170 <HAL_TIM_Base_Start_IT+0x80>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a1b      	ldr	r2, [pc, #108]	@ (80051c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d009      	beq.n	8005170 <HAL_TIM_Base_Start_IT+0x80>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a19      	ldr	r2, [pc, #100]	@ (80051c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d004      	beq.n	8005170 <HAL_TIM_Base_Start_IT+0x80>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a18      	ldr	r2, [pc, #96]	@ (80051cc <HAL_TIM_Base_Start_IT+0xdc>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d111      	bne.n	8005194 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f003 0307 	and.w	r3, r3, #7
 800517a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2b06      	cmp	r3, #6
 8005180:	d010      	beq.n	80051a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f042 0201 	orr.w	r2, r2, #1
 8005190:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005192:	e007      	b.n	80051a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f042 0201 	orr.w	r2, r2, #1
 80051a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3714      	adds	r7, #20
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	40010000 	.word	0x40010000
 80051b8:	40000400 	.word	0x40000400
 80051bc:	40000800 	.word	0x40000800
 80051c0:	40000c00 	.word	0x40000c00
 80051c4:	40010400 	.word	0x40010400
 80051c8:	40014000 	.word	0x40014000
 80051cc:	40001800 	.word	0x40001800

080051d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b084      	sub	sp, #16
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	f003 0302 	and.w	r3, r3, #2
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d020      	beq.n	8005234 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d01b      	beq.n	8005234 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f06f 0202 	mvn.w	r2, #2
 8005204:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2201      	movs	r2, #1
 800520a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	699b      	ldr	r3, [r3, #24]
 8005212:	f003 0303 	and.w	r3, r3, #3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d003      	beq.n	8005222 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 f999 	bl	8005552 <HAL_TIM_IC_CaptureCallback>
 8005220:	e005      	b.n	800522e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 f98b 	bl	800553e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f000 f99c 	bl	8005566 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	f003 0304 	and.w	r3, r3, #4
 800523a:	2b00      	cmp	r3, #0
 800523c:	d020      	beq.n	8005280 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f003 0304 	and.w	r3, r3, #4
 8005244:	2b00      	cmp	r3, #0
 8005246:	d01b      	beq.n	8005280 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f06f 0204 	mvn.w	r2, #4
 8005250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2202      	movs	r2, #2
 8005256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	699b      	ldr	r3, [r3, #24]
 800525e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005262:	2b00      	cmp	r3, #0
 8005264:	d003      	beq.n	800526e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f973 	bl	8005552 <HAL_TIM_IC_CaptureCallback>
 800526c:	e005      	b.n	800527a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 f965 	bl	800553e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f000 f976 	bl	8005566 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	f003 0308 	and.w	r3, r3, #8
 8005286:	2b00      	cmp	r3, #0
 8005288:	d020      	beq.n	80052cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f003 0308 	and.w	r3, r3, #8
 8005290:	2b00      	cmp	r3, #0
 8005292:	d01b      	beq.n	80052cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f06f 0208 	mvn.w	r2, #8
 800529c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2204      	movs	r2, #4
 80052a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	69db      	ldr	r3, [r3, #28]
 80052aa:	f003 0303 	and.w	r3, r3, #3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d003      	beq.n	80052ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 f94d 	bl	8005552 <HAL_TIM_IC_CaptureCallback>
 80052b8:	e005      	b.n	80052c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 f93f 	bl	800553e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f000 f950 	bl	8005566 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	f003 0310 	and.w	r3, r3, #16
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d020      	beq.n	8005318 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f003 0310 	and.w	r3, r3, #16
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d01b      	beq.n	8005318 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f06f 0210 	mvn.w	r2, #16
 80052e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2208      	movs	r2, #8
 80052ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d003      	beq.n	8005306 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 f927 	bl	8005552 <HAL_TIM_IC_CaptureCallback>
 8005304:	e005      	b.n	8005312 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 f919 	bl	800553e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f000 f92a 	bl	8005566 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00c      	beq.n	800533c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f003 0301 	and.w	r3, r3, #1
 8005328:	2b00      	cmp	r3, #0
 800532a:	d007      	beq.n	800533c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f06f 0201 	mvn.w	r2, #1
 8005334:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f7fd fc4e 	bl	8002bd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005342:	2b00      	cmp	r3, #0
 8005344:	d00c      	beq.n	8005360 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800534c:	2b00      	cmp	r3, #0
 800534e:	d007      	beq.n	8005360 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005358:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 fae4 	bl	8005928 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00c      	beq.n	8005384 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005370:	2b00      	cmp	r3, #0
 8005372:	d007      	beq.n	8005384 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800537c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f8fb 	bl	800557a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	f003 0320 	and.w	r3, r3, #32
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00c      	beq.n	80053a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f003 0320 	and.w	r3, r3, #32
 8005394:	2b00      	cmp	r3, #0
 8005396:	d007      	beq.n	80053a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f06f 0220 	mvn.w	r2, #32
 80053a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 fab6 	bl	8005914 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053a8:	bf00      	nop
 80053aa:	3710      	adds	r7, #16
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}

080053b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053ba:	2300      	movs	r3, #0
 80053bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d101      	bne.n	80053cc <HAL_TIM_ConfigClockSource+0x1c>
 80053c8:	2302      	movs	r3, #2
 80053ca:	e0b4      	b.n	8005536 <HAL_TIM_ConfigClockSource+0x186>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2202      	movs	r2, #2
 80053d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80053ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68ba      	ldr	r2, [r7, #8]
 80053fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005404:	d03e      	beq.n	8005484 <HAL_TIM_ConfigClockSource+0xd4>
 8005406:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800540a:	f200 8087 	bhi.w	800551c <HAL_TIM_ConfigClockSource+0x16c>
 800540e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005412:	f000 8086 	beq.w	8005522 <HAL_TIM_ConfigClockSource+0x172>
 8005416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800541a:	d87f      	bhi.n	800551c <HAL_TIM_ConfigClockSource+0x16c>
 800541c:	2b70      	cmp	r3, #112	@ 0x70
 800541e:	d01a      	beq.n	8005456 <HAL_TIM_ConfigClockSource+0xa6>
 8005420:	2b70      	cmp	r3, #112	@ 0x70
 8005422:	d87b      	bhi.n	800551c <HAL_TIM_ConfigClockSource+0x16c>
 8005424:	2b60      	cmp	r3, #96	@ 0x60
 8005426:	d050      	beq.n	80054ca <HAL_TIM_ConfigClockSource+0x11a>
 8005428:	2b60      	cmp	r3, #96	@ 0x60
 800542a:	d877      	bhi.n	800551c <HAL_TIM_ConfigClockSource+0x16c>
 800542c:	2b50      	cmp	r3, #80	@ 0x50
 800542e:	d03c      	beq.n	80054aa <HAL_TIM_ConfigClockSource+0xfa>
 8005430:	2b50      	cmp	r3, #80	@ 0x50
 8005432:	d873      	bhi.n	800551c <HAL_TIM_ConfigClockSource+0x16c>
 8005434:	2b40      	cmp	r3, #64	@ 0x40
 8005436:	d058      	beq.n	80054ea <HAL_TIM_ConfigClockSource+0x13a>
 8005438:	2b40      	cmp	r3, #64	@ 0x40
 800543a:	d86f      	bhi.n	800551c <HAL_TIM_ConfigClockSource+0x16c>
 800543c:	2b30      	cmp	r3, #48	@ 0x30
 800543e:	d064      	beq.n	800550a <HAL_TIM_ConfigClockSource+0x15a>
 8005440:	2b30      	cmp	r3, #48	@ 0x30
 8005442:	d86b      	bhi.n	800551c <HAL_TIM_ConfigClockSource+0x16c>
 8005444:	2b20      	cmp	r3, #32
 8005446:	d060      	beq.n	800550a <HAL_TIM_ConfigClockSource+0x15a>
 8005448:	2b20      	cmp	r3, #32
 800544a:	d867      	bhi.n	800551c <HAL_TIM_ConfigClockSource+0x16c>
 800544c:	2b00      	cmp	r3, #0
 800544e:	d05c      	beq.n	800550a <HAL_TIM_ConfigClockSource+0x15a>
 8005450:	2b10      	cmp	r3, #16
 8005452:	d05a      	beq.n	800550a <HAL_TIM_ConfigClockSource+0x15a>
 8005454:	e062      	b.n	800551c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005466:	f000 f9b9 	bl	80057dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005478:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68ba      	ldr	r2, [r7, #8]
 8005480:	609a      	str	r2, [r3, #8]
      break;
 8005482:	e04f      	b.n	8005524 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005494:	f000 f9a2 	bl	80057dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	689a      	ldr	r2, [r3, #8]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054a6:	609a      	str	r2, [r3, #8]
      break;
 80054a8:	e03c      	b.n	8005524 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054b6:	461a      	mov	r2, r3
 80054b8:	f000 f916 	bl	80056e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2150      	movs	r1, #80	@ 0x50
 80054c2:	4618      	mov	r0, r3
 80054c4:	f000 f96f 	bl	80057a6 <TIM_ITRx_SetConfig>
      break;
 80054c8:	e02c      	b.n	8005524 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054d6:	461a      	mov	r2, r3
 80054d8:	f000 f935 	bl	8005746 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2160      	movs	r1, #96	@ 0x60
 80054e2:	4618      	mov	r0, r3
 80054e4:	f000 f95f 	bl	80057a6 <TIM_ITRx_SetConfig>
      break;
 80054e8:	e01c      	b.n	8005524 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054f6:	461a      	mov	r2, r3
 80054f8:	f000 f8f6 	bl	80056e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2140      	movs	r1, #64	@ 0x40
 8005502:	4618      	mov	r0, r3
 8005504:	f000 f94f 	bl	80057a6 <TIM_ITRx_SetConfig>
      break;
 8005508:	e00c      	b.n	8005524 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4619      	mov	r1, r3
 8005514:	4610      	mov	r0, r2
 8005516:	f000 f946 	bl	80057a6 <TIM_ITRx_SetConfig>
      break;
 800551a:	e003      	b.n	8005524 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	73fb      	strb	r3, [r7, #15]
      break;
 8005520:	e000      	b.n	8005524 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005522:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005534:	7bfb      	ldrb	r3, [r7, #15]
}
 8005536:	4618      	mov	r0, r3
 8005538:	3710      	adds	r7, #16
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}

0800553e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800553e:	b480      	push	{r7}
 8005540:	b083      	sub	sp, #12
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005546:	bf00      	nop
 8005548:	370c      	adds	r7, #12
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr

08005552 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005552:	b480      	push	{r7}
 8005554:	b083      	sub	sp, #12
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800555a:	bf00      	nop
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr

08005566 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005566:	b480      	push	{r7}
 8005568:	b083      	sub	sp, #12
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800556e:	bf00      	nop
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr

0800557a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800557a:	b480      	push	{r7}
 800557c:	b083      	sub	sp, #12
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005582:	bf00      	nop
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
	...

08005590 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a46      	ldr	r2, [pc, #280]	@ (80056bc <TIM_Base_SetConfig+0x12c>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d013      	beq.n	80055d0 <TIM_Base_SetConfig+0x40>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055ae:	d00f      	beq.n	80055d0 <TIM_Base_SetConfig+0x40>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a43      	ldr	r2, [pc, #268]	@ (80056c0 <TIM_Base_SetConfig+0x130>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d00b      	beq.n	80055d0 <TIM_Base_SetConfig+0x40>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a42      	ldr	r2, [pc, #264]	@ (80056c4 <TIM_Base_SetConfig+0x134>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d007      	beq.n	80055d0 <TIM_Base_SetConfig+0x40>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a41      	ldr	r2, [pc, #260]	@ (80056c8 <TIM_Base_SetConfig+0x138>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d003      	beq.n	80055d0 <TIM_Base_SetConfig+0x40>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a40      	ldr	r2, [pc, #256]	@ (80056cc <TIM_Base_SetConfig+0x13c>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d108      	bne.n	80055e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	4313      	orrs	r3, r2
 80055e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a35      	ldr	r2, [pc, #212]	@ (80056bc <TIM_Base_SetConfig+0x12c>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d02b      	beq.n	8005642 <TIM_Base_SetConfig+0xb2>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055f0:	d027      	beq.n	8005642 <TIM_Base_SetConfig+0xb2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a32      	ldr	r2, [pc, #200]	@ (80056c0 <TIM_Base_SetConfig+0x130>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d023      	beq.n	8005642 <TIM_Base_SetConfig+0xb2>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a31      	ldr	r2, [pc, #196]	@ (80056c4 <TIM_Base_SetConfig+0x134>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d01f      	beq.n	8005642 <TIM_Base_SetConfig+0xb2>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a30      	ldr	r2, [pc, #192]	@ (80056c8 <TIM_Base_SetConfig+0x138>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d01b      	beq.n	8005642 <TIM_Base_SetConfig+0xb2>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a2f      	ldr	r2, [pc, #188]	@ (80056cc <TIM_Base_SetConfig+0x13c>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d017      	beq.n	8005642 <TIM_Base_SetConfig+0xb2>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a2e      	ldr	r2, [pc, #184]	@ (80056d0 <TIM_Base_SetConfig+0x140>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d013      	beq.n	8005642 <TIM_Base_SetConfig+0xb2>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a2d      	ldr	r2, [pc, #180]	@ (80056d4 <TIM_Base_SetConfig+0x144>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d00f      	beq.n	8005642 <TIM_Base_SetConfig+0xb2>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4a2c      	ldr	r2, [pc, #176]	@ (80056d8 <TIM_Base_SetConfig+0x148>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d00b      	beq.n	8005642 <TIM_Base_SetConfig+0xb2>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a2b      	ldr	r2, [pc, #172]	@ (80056dc <TIM_Base_SetConfig+0x14c>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d007      	beq.n	8005642 <TIM_Base_SetConfig+0xb2>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a2a      	ldr	r2, [pc, #168]	@ (80056e0 <TIM_Base_SetConfig+0x150>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d003      	beq.n	8005642 <TIM_Base_SetConfig+0xb2>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a29      	ldr	r2, [pc, #164]	@ (80056e4 <TIM_Base_SetConfig+0x154>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d108      	bne.n	8005654 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005648:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	4313      	orrs	r3, r2
 8005652:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	4313      	orrs	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	689a      	ldr	r2, [r3, #8]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a10      	ldr	r2, [pc, #64]	@ (80056bc <TIM_Base_SetConfig+0x12c>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d003      	beq.n	8005688 <TIM_Base_SetConfig+0xf8>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a12      	ldr	r2, [pc, #72]	@ (80056cc <TIM_Base_SetConfig+0x13c>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d103      	bne.n	8005690 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	691a      	ldr	r2, [r3, #16]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	f003 0301 	and.w	r3, r3, #1
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d105      	bne.n	80056ae <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	f023 0201 	bic.w	r2, r3, #1
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	611a      	str	r2, [r3, #16]
  }
}
 80056ae:	bf00      	nop
 80056b0:	3714      	adds	r7, #20
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr
 80056ba:	bf00      	nop
 80056bc:	40010000 	.word	0x40010000
 80056c0:	40000400 	.word	0x40000400
 80056c4:	40000800 	.word	0x40000800
 80056c8:	40000c00 	.word	0x40000c00
 80056cc:	40010400 	.word	0x40010400
 80056d0:	40014000 	.word	0x40014000
 80056d4:	40014400 	.word	0x40014400
 80056d8:	40014800 	.word	0x40014800
 80056dc:	40001800 	.word	0x40001800
 80056e0:	40001c00 	.word	0x40001c00
 80056e4:	40002000 	.word	0x40002000

080056e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b087      	sub	sp, #28
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6a1b      	ldr	r3, [r3, #32]
 80056f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6a1b      	ldr	r3, [r3, #32]
 80056fe:	f023 0201 	bic.w	r2, r3, #1
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	699b      	ldr	r3, [r3, #24]
 800570a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005712:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	011b      	lsls	r3, r3, #4
 8005718:	693a      	ldr	r2, [r7, #16]
 800571a:	4313      	orrs	r3, r2
 800571c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	f023 030a 	bic.w	r3, r3, #10
 8005724:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	4313      	orrs	r3, r2
 800572c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	693a      	ldr	r2, [r7, #16]
 8005732:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	697a      	ldr	r2, [r7, #20]
 8005738:	621a      	str	r2, [r3, #32]
}
 800573a:	bf00      	nop
 800573c:	371c      	adds	r7, #28
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr

08005746 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005746:	b480      	push	{r7}
 8005748:	b087      	sub	sp, #28
 800574a:	af00      	add	r7, sp, #0
 800574c:	60f8      	str	r0, [r7, #12]
 800574e:	60b9      	str	r1, [r7, #8]
 8005750:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6a1b      	ldr	r3, [r3, #32]
 8005756:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6a1b      	ldr	r3, [r3, #32]
 800575c:	f023 0210 	bic.w	r2, r3, #16
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	699b      	ldr	r3, [r3, #24]
 8005768:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005770:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	031b      	lsls	r3, r3, #12
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	4313      	orrs	r3, r2
 800577a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005782:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	011b      	lsls	r3, r3, #4
 8005788:	697a      	ldr	r2, [r7, #20]
 800578a:	4313      	orrs	r3, r2
 800578c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	697a      	ldr	r2, [r7, #20]
 8005798:	621a      	str	r2, [r3, #32]
}
 800579a:	bf00      	nop
 800579c:	371c      	adds	r7, #28
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr

080057a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057a6:	b480      	push	{r7}
 80057a8:	b085      	sub	sp, #20
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
 80057ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057be:	683a      	ldr	r2, [r7, #0]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	f043 0307 	orr.w	r3, r3, #7
 80057c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	609a      	str	r2, [r3, #8]
}
 80057d0:	bf00      	nop
 80057d2:	3714      	adds	r7, #20
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057dc:	b480      	push	{r7}
 80057de:	b087      	sub	sp, #28
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	607a      	str	r2, [r7, #4]
 80057e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	021a      	lsls	r2, r3, #8
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	431a      	orrs	r2, r3
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	4313      	orrs	r3, r2
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	4313      	orrs	r3, r2
 8005808:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	609a      	str	r2, [r3, #8]
}
 8005810:	bf00      	nop
 8005812:	371c      	adds	r7, #28
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800581c:	b480      	push	{r7}
 800581e:	b085      	sub	sp, #20
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005830:	2302      	movs	r3, #2
 8005832:	e05a      	b.n	80058ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2202      	movs	r2, #2
 8005840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800585a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	4313      	orrs	r3, r2
 8005864:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a21      	ldr	r2, [pc, #132]	@ (80058f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d022      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005880:	d01d      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a1d      	ldr	r2, [pc, #116]	@ (80058fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d018      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a1b      	ldr	r2, [pc, #108]	@ (8005900 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d013      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a1a      	ldr	r2, [pc, #104]	@ (8005904 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d00e      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a18      	ldr	r2, [pc, #96]	@ (8005908 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d009      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a17      	ldr	r2, [pc, #92]	@ (800590c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d004      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a15      	ldr	r2, [pc, #84]	@ (8005910 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d10c      	bne.n	80058d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68ba      	ldr	r2, [r7, #8]
 80058d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3714      	adds	r7, #20
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	40010000 	.word	0x40010000
 80058fc:	40000400 	.word	0x40000400
 8005900:	40000800 	.word	0x40000800
 8005904:	40000c00 	.word	0x40000c00
 8005908:	40010400 	.word	0x40010400
 800590c:	40014000 	.word	0x40014000
 8005910:	40001800 	.word	0x40001800

08005914 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800591c:	bf00      	nop
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr

08005928 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005928:	b480      	push	{r7}
 800592a:	b083      	sub	sp, #12
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b082      	sub	sp, #8
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d101      	bne.n	800594e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e042      	b.n	80059d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005954:	b2db      	uxtb	r3, r3
 8005956:	2b00      	cmp	r3, #0
 8005958:	d106      	bne.n	8005968 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f7fd fa18 	bl	8002d98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2224      	movs	r2, #36	@ 0x24
 800596c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68da      	ldr	r2, [r3, #12]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800597e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f000 f82b 	bl	80059dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	691a      	ldr	r2, [r3, #16]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005994:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	695a      	ldr	r2, [r3, #20]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80059a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68da      	ldr	r2, [r3, #12]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80059b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2220      	movs	r2, #32
 80059c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2220      	movs	r2, #32
 80059c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80059d2:	2300      	movs	r3, #0
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3708      	adds	r7, #8
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}

080059dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059e0:	b0c0      	sub	sp, #256	@ 0x100
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80059f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f8:	68d9      	ldr	r1, [r3, #12]
 80059fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	ea40 0301 	orr.w	r3, r0, r1
 8005a04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a0a:	689a      	ldr	r2, [r3, #8]
 8005a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	431a      	orrs	r2, r3
 8005a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	431a      	orrs	r2, r3
 8005a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a20:	69db      	ldr	r3, [r3, #28]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005a34:	f021 010c 	bic.w	r1, r1, #12
 8005a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a42:	430b      	orrs	r3, r1
 8005a44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a56:	6999      	ldr	r1, [r3, #24]
 8005a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	ea40 0301 	orr.w	r3, r0, r1
 8005a62:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	4b8f      	ldr	r3, [pc, #572]	@ (8005ca8 <UART_SetConfig+0x2cc>)
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d005      	beq.n	8005a7c <UART_SetConfig+0xa0>
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	4b8d      	ldr	r3, [pc, #564]	@ (8005cac <UART_SetConfig+0x2d0>)
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d104      	bne.n	8005a86 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a7c:	f7ff fad4 	bl	8005028 <HAL_RCC_GetPCLK2Freq>
 8005a80:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005a84:	e003      	b.n	8005a8e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a86:	f7ff fabb 	bl	8005000 <HAL_RCC_GetPCLK1Freq>
 8005a8a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a92:	69db      	ldr	r3, [r3, #28]
 8005a94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a98:	f040 810c 	bne.w	8005cb4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005aa6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005aaa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005aae:	4622      	mov	r2, r4
 8005ab0:	462b      	mov	r3, r5
 8005ab2:	1891      	adds	r1, r2, r2
 8005ab4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005ab6:	415b      	adcs	r3, r3
 8005ab8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005aba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005abe:	4621      	mov	r1, r4
 8005ac0:	eb12 0801 	adds.w	r8, r2, r1
 8005ac4:	4629      	mov	r1, r5
 8005ac6:	eb43 0901 	adc.w	r9, r3, r1
 8005aca:	f04f 0200 	mov.w	r2, #0
 8005ace:	f04f 0300 	mov.w	r3, #0
 8005ad2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ad6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ada:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ade:	4690      	mov	r8, r2
 8005ae0:	4699      	mov	r9, r3
 8005ae2:	4623      	mov	r3, r4
 8005ae4:	eb18 0303 	adds.w	r3, r8, r3
 8005ae8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005aec:	462b      	mov	r3, r5
 8005aee:	eb49 0303 	adc.w	r3, r9, r3
 8005af2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005af6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b02:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b0a:	460b      	mov	r3, r1
 8005b0c:	18db      	adds	r3, r3, r3
 8005b0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b10:	4613      	mov	r3, r2
 8005b12:	eb42 0303 	adc.w	r3, r2, r3
 8005b16:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b20:	f7fb f8b2 	bl	8000c88 <__aeabi_uldivmod>
 8005b24:	4602      	mov	r2, r0
 8005b26:	460b      	mov	r3, r1
 8005b28:	4b61      	ldr	r3, [pc, #388]	@ (8005cb0 <UART_SetConfig+0x2d4>)
 8005b2a:	fba3 2302 	umull	r2, r3, r3, r2
 8005b2e:	095b      	lsrs	r3, r3, #5
 8005b30:	011c      	lsls	r4, r3, #4
 8005b32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b36:	2200      	movs	r2, #0
 8005b38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b3c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005b40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005b44:	4642      	mov	r2, r8
 8005b46:	464b      	mov	r3, r9
 8005b48:	1891      	adds	r1, r2, r2
 8005b4a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005b4c:	415b      	adcs	r3, r3
 8005b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005b54:	4641      	mov	r1, r8
 8005b56:	eb12 0a01 	adds.w	sl, r2, r1
 8005b5a:	4649      	mov	r1, r9
 8005b5c:	eb43 0b01 	adc.w	fp, r3, r1
 8005b60:	f04f 0200 	mov.w	r2, #0
 8005b64:	f04f 0300 	mov.w	r3, #0
 8005b68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b74:	4692      	mov	sl, r2
 8005b76:	469b      	mov	fp, r3
 8005b78:	4643      	mov	r3, r8
 8005b7a:	eb1a 0303 	adds.w	r3, sl, r3
 8005b7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b82:	464b      	mov	r3, r9
 8005b84:	eb4b 0303 	adc.w	r3, fp, r3
 8005b88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b98:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005b9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	18db      	adds	r3, r3, r3
 8005ba4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	eb42 0303 	adc.w	r3, r2, r3
 8005bac:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005bb2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005bb6:	f7fb f867 	bl	8000c88 <__aeabi_uldivmod>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	4611      	mov	r1, r2
 8005bc0:	4b3b      	ldr	r3, [pc, #236]	@ (8005cb0 <UART_SetConfig+0x2d4>)
 8005bc2:	fba3 2301 	umull	r2, r3, r3, r1
 8005bc6:	095b      	lsrs	r3, r3, #5
 8005bc8:	2264      	movs	r2, #100	@ 0x64
 8005bca:	fb02 f303 	mul.w	r3, r2, r3
 8005bce:	1acb      	subs	r3, r1, r3
 8005bd0:	00db      	lsls	r3, r3, #3
 8005bd2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005bd6:	4b36      	ldr	r3, [pc, #216]	@ (8005cb0 <UART_SetConfig+0x2d4>)
 8005bd8:	fba3 2302 	umull	r2, r3, r3, r2
 8005bdc:	095b      	lsrs	r3, r3, #5
 8005bde:	005b      	lsls	r3, r3, #1
 8005be0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005be4:	441c      	add	r4, r3
 8005be6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bea:	2200      	movs	r2, #0
 8005bec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005bf0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005bf4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005bf8:	4642      	mov	r2, r8
 8005bfa:	464b      	mov	r3, r9
 8005bfc:	1891      	adds	r1, r2, r2
 8005bfe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c00:	415b      	adcs	r3, r3
 8005c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c08:	4641      	mov	r1, r8
 8005c0a:	1851      	adds	r1, r2, r1
 8005c0c:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c0e:	4649      	mov	r1, r9
 8005c10:	414b      	adcs	r3, r1
 8005c12:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c14:	f04f 0200 	mov.w	r2, #0
 8005c18:	f04f 0300 	mov.w	r3, #0
 8005c1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c20:	4659      	mov	r1, fp
 8005c22:	00cb      	lsls	r3, r1, #3
 8005c24:	4651      	mov	r1, sl
 8005c26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c2a:	4651      	mov	r1, sl
 8005c2c:	00ca      	lsls	r2, r1, #3
 8005c2e:	4610      	mov	r0, r2
 8005c30:	4619      	mov	r1, r3
 8005c32:	4603      	mov	r3, r0
 8005c34:	4642      	mov	r2, r8
 8005c36:	189b      	adds	r3, r3, r2
 8005c38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c3c:	464b      	mov	r3, r9
 8005c3e:	460a      	mov	r2, r1
 8005c40:	eb42 0303 	adc.w	r3, r2, r3
 8005c44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c54:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005c58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005c5c:	460b      	mov	r3, r1
 8005c5e:	18db      	adds	r3, r3, r3
 8005c60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c62:	4613      	mov	r3, r2
 8005c64:	eb42 0303 	adc.w	r3, r2, r3
 8005c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005c72:	f7fb f809 	bl	8000c88 <__aeabi_uldivmod>
 8005c76:	4602      	mov	r2, r0
 8005c78:	460b      	mov	r3, r1
 8005c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005cb0 <UART_SetConfig+0x2d4>)
 8005c7c:	fba3 1302 	umull	r1, r3, r3, r2
 8005c80:	095b      	lsrs	r3, r3, #5
 8005c82:	2164      	movs	r1, #100	@ 0x64
 8005c84:	fb01 f303 	mul.w	r3, r1, r3
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	00db      	lsls	r3, r3, #3
 8005c8c:	3332      	adds	r3, #50	@ 0x32
 8005c8e:	4a08      	ldr	r2, [pc, #32]	@ (8005cb0 <UART_SetConfig+0x2d4>)
 8005c90:	fba2 2303 	umull	r2, r3, r2, r3
 8005c94:	095b      	lsrs	r3, r3, #5
 8005c96:	f003 0207 	and.w	r2, r3, #7
 8005c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4422      	add	r2, r4
 8005ca2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ca4:	e106      	b.n	8005eb4 <UART_SetConfig+0x4d8>
 8005ca6:	bf00      	nop
 8005ca8:	40011000 	.word	0x40011000
 8005cac:	40011400 	.word	0x40011400
 8005cb0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005cbe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005cc2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005cc6:	4642      	mov	r2, r8
 8005cc8:	464b      	mov	r3, r9
 8005cca:	1891      	adds	r1, r2, r2
 8005ccc:	6239      	str	r1, [r7, #32]
 8005cce:	415b      	adcs	r3, r3
 8005cd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005cd6:	4641      	mov	r1, r8
 8005cd8:	1854      	adds	r4, r2, r1
 8005cda:	4649      	mov	r1, r9
 8005cdc:	eb43 0501 	adc.w	r5, r3, r1
 8005ce0:	f04f 0200 	mov.w	r2, #0
 8005ce4:	f04f 0300 	mov.w	r3, #0
 8005ce8:	00eb      	lsls	r3, r5, #3
 8005cea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005cee:	00e2      	lsls	r2, r4, #3
 8005cf0:	4614      	mov	r4, r2
 8005cf2:	461d      	mov	r5, r3
 8005cf4:	4643      	mov	r3, r8
 8005cf6:	18e3      	adds	r3, r4, r3
 8005cf8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005cfc:	464b      	mov	r3, r9
 8005cfe:	eb45 0303 	adc.w	r3, r5, r3
 8005d02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d12:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d16:	f04f 0200 	mov.w	r2, #0
 8005d1a:	f04f 0300 	mov.w	r3, #0
 8005d1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d22:	4629      	mov	r1, r5
 8005d24:	008b      	lsls	r3, r1, #2
 8005d26:	4621      	mov	r1, r4
 8005d28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d2c:	4621      	mov	r1, r4
 8005d2e:	008a      	lsls	r2, r1, #2
 8005d30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005d34:	f7fa ffa8 	bl	8000c88 <__aeabi_uldivmod>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	460b      	mov	r3, r1
 8005d3c:	4b60      	ldr	r3, [pc, #384]	@ (8005ec0 <UART_SetConfig+0x4e4>)
 8005d3e:	fba3 2302 	umull	r2, r3, r3, r2
 8005d42:	095b      	lsrs	r3, r3, #5
 8005d44:	011c      	lsls	r4, r3, #4
 8005d46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d50:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005d54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005d58:	4642      	mov	r2, r8
 8005d5a:	464b      	mov	r3, r9
 8005d5c:	1891      	adds	r1, r2, r2
 8005d5e:	61b9      	str	r1, [r7, #24]
 8005d60:	415b      	adcs	r3, r3
 8005d62:	61fb      	str	r3, [r7, #28]
 8005d64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d68:	4641      	mov	r1, r8
 8005d6a:	1851      	adds	r1, r2, r1
 8005d6c:	6139      	str	r1, [r7, #16]
 8005d6e:	4649      	mov	r1, r9
 8005d70:	414b      	adcs	r3, r1
 8005d72:	617b      	str	r3, [r7, #20]
 8005d74:	f04f 0200 	mov.w	r2, #0
 8005d78:	f04f 0300 	mov.w	r3, #0
 8005d7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d80:	4659      	mov	r1, fp
 8005d82:	00cb      	lsls	r3, r1, #3
 8005d84:	4651      	mov	r1, sl
 8005d86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d8a:	4651      	mov	r1, sl
 8005d8c:	00ca      	lsls	r2, r1, #3
 8005d8e:	4610      	mov	r0, r2
 8005d90:	4619      	mov	r1, r3
 8005d92:	4603      	mov	r3, r0
 8005d94:	4642      	mov	r2, r8
 8005d96:	189b      	adds	r3, r3, r2
 8005d98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005d9c:	464b      	mov	r3, r9
 8005d9e:	460a      	mov	r2, r1
 8005da0:	eb42 0303 	adc.w	r3, r2, r3
 8005da4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005db2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005db4:	f04f 0200 	mov.w	r2, #0
 8005db8:	f04f 0300 	mov.w	r3, #0
 8005dbc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005dc0:	4649      	mov	r1, r9
 8005dc2:	008b      	lsls	r3, r1, #2
 8005dc4:	4641      	mov	r1, r8
 8005dc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005dca:	4641      	mov	r1, r8
 8005dcc:	008a      	lsls	r2, r1, #2
 8005dce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005dd2:	f7fa ff59 	bl	8000c88 <__aeabi_uldivmod>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	4611      	mov	r1, r2
 8005ddc:	4b38      	ldr	r3, [pc, #224]	@ (8005ec0 <UART_SetConfig+0x4e4>)
 8005dde:	fba3 2301 	umull	r2, r3, r3, r1
 8005de2:	095b      	lsrs	r3, r3, #5
 8005de4:	2264      	movs	r2, #100	@ 0x64
 8005de6:	fb02 f303 	mul.w	r3, r2, r3
 8005dea:	1acb      	subs	r3, r1, r3
 8005dec:	011b      	lsls	r3, r3, #4
 8005dee:	3332      	adds	r3, #50	@ 0x32
 8005df0:	4a33      	ldr	r2, [pc, #204]	@ (8005ec0 <UART_SetConfig+0x4e4>)
 8005df2:	fba2 2303 	umull	r2, r3, r2, r3
 8005df6:	095b      	lsrs	r3, r3, #5
 8005df8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005dfc:	441c      	add	r4, r3
 8005dfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e02:	2200      	movs	r2, #0
 8005e04:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e06:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e08:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005e0c:	4642      	mov	r2, r8
 8005e0e:	464b      	mov	r3, r9
 8005e10:	1891      	adds	r1, r2, r2
 8005e12:	60b9      	str	r1, [r7, #8]
 8005e14:	415b      	adcs	r3, r3
 8005e16:	60fb      	str	r3, [r7, #12]
 8005e18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e1c:	4641      	mov	r1, r8
 8005e1e:	1851      	adds	r1, r2, r1
 8005e20:	6039      	str	r1, [r7, #0]
 8005e22:	4649      	mov	r1, r9
 8005e24:	414b      	adcs	r3, r1
 8005e26:	607b      	str	r3, [r7, #4]
 8005e28:	f04f 0200 	mov.w	r2, #0
 8005e2c:	f04f 0300 	mov.w	r3, #0
 8005e30:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e34:	4659      	mov	r1, fp
 8005e36:	00cb      	lsls	r3, r1, #3
 8005e38:	4651      	mov	r1, sl
 8005e3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e3e:	4651      	mov	r1, sl
 8005e40:	00ca      	lsls	r2, r1, #3
 8005e42:	4610      	mov	r0, r2
 8005e44:	4619      	mov	r1, r3
 8005e46:	4603      	mov	r3, r0
 8005e48:	4642      	mov	r2, r8
 8005e4a:	189b      	adds	r3, r3, r2
 8005e4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e4e:	464b      	mov	r3, r9
 8005e50:	460a      	mov	r2, r1
 8005e52:	eb42 0303 	adc.w	r3, r2, r3
 8005e56:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e62:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e64:	f04f 0200 	mov.w	r2, #0
 8005e68:	f04f 0300 	mov.w	r3, #0
 8005e6c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005e70:	4649      	mov	r1, r9
 8005e72:	008b      	lsls	r3, r1, #2
 8005e74:	4641      	mov	r1, r8
 8005e76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e7a:	4641      	mov	r1, r8
 8005e7c:	008a      	lsls	r2, r1, #2
 8005e7e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005e82:	f7fa ff01 	bl	8000c88 <__aeabi_uldivmod>
 8005e86:	4602      	mov	r2, r0
 8005e88:	460b      	mov	r3, r1
 8005e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ec0 <UART_SetConfig+0x4e4>)
 8005e8c:	fba3 1302 	umull	r1, r3, r3, r2
 8005e90:	095b      	lsrs	r3, r3, #5
 8005e92:	2164      	movs	r1, #100	@ 0x64
 8005e94:	fb01 f303 	mul.w	r3, r1, r3
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	011b      	lsls	r3, r3, #4
 8005e9c:	3332      	adds	r3, #50	@ 0x32
 8005e9e:	4a08      	ldr	r2, [pc, #32]	@ (8005ec0 <UART_SetConfig+0x4e4>)
 8005ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea4:	095b      	lsrs	r3, r3, #5
 8005ea6:	f003 020f 	and.w	r2, r3, #15
 8005eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4422      	add	r2, r4
 8005eb2:	609a      	str	r2, [r3, #8]
}
 8005eb4:	bf00      	nop
 8005eb6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ec0:	51eb851f 	.word	0x51eb851f

08005ec4 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8005ec4:	b480      	push	{r7}
 8005ec6:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8005ec8:	bf00      	nop
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
	...

08005ed4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b086      	sub	sp, #24
 8005ed8:	af04      	add	r7, sp, #16
 8005eda:	4603      	mov	r3, r0
 8005edc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8005ede:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee2:	9302      	str	r3, [sp, #8]
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	9301      	str	r3, [sp, #4]
 8005ee8:	1dfb      	adds	r3, r7, #7
 8005eea:	9300      	str	r3, [sp, #0]
 8005eec:	2301      	movs	r3, #1
 8005eee:	2200      	movs	r2, #0
 8005ef0:	2178      	movs	r1, #120	@ 0x78
 8005ef2:	4803      	ldr	r0, [pc, #12]	@ (8005f00 <ssd1306_WriteCommand+0x2c>)
 8005ef4:	f7fd fd74 	bl	80039e0 <HAL_I2C_Mem_Write>
}
 8005ef8:	bf00      	nop
 8005efa:	3708      	adds	r7, #8
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	200002f4 	.word	0x200002f4

08005f04 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b086      	sub	sp, #24
 8005f08:	af04      	add	r7, sp, #16
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	f04f 32ff 	mov.w	r2, #4294967295
 8005f16:	9202      	str	r2, [sp, #8]
 8005f18:	9301      	str	r3, [sp, #4]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	9300      	str	r3, [sp, #0]
 8005f1e:	2301      	movs	r3, #1
 8005f20:	2240      	movs	r2, #64	@ 0x40
 8005f22:	2178      	movs	r1, #120	@ 0x78
 8005f24:	4803      	ldr	r0, [pc, #12]	@ (8005f34 <ssd1306_WriteData+0x30>)
 8005f26:	f7fd fd5b 	bl	80039e0 <HAL_I2C_Mem_Write>
}
 8005f2a:	bf00      	nop
 8005f2c:	3708      	adds	r7, #8
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	200002f4 	.word	0x200002f4

08005f38 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8005f3c:	f7ff ffc2 	bl	8005ec4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8005f40:	2064      	movs	r0, #100	@ 0x64
 8005f42:	f7fd f91f 	bl	8003184 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8005f46:	2000      	movs	r0, #0
 8005f48:	f000 fb22 	bl	8006590 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8005f4c:	2020      	movs	r0, #32
 8005f4e:	f7ff ffc1 	bl	8005ed4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8005f52:	2000      	movs	r0, #0
 8005f54:	f7ff ffbe 	bl	8005ed4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8005f58:	20b0      	movs	r0, #176	@ 0xb0
 8005f5a:	f7ff ffbb 	bl	8005ed4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8005f5e:	20c8      	movs	r0, #200	@ 0xc8
 8005f60:	f7ff ffb8 	bl	8005ed4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8005f64:	2000      	movs	r0, #0
 8005f66:	f7ff ffb5 	bl	8005ed4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8005f6a:	2010      	movs	r0, #16
 8005f6c:	f7ff ffb2 	bl	8005ed4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8005f70:	2040      	movs	r0, #64	@ 0x40
 8005f72:	f7ff ffaf 	bl	8005ed4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8005f76:	20ff      	movs	r0, #255	@ 0xff
 8005f78:	f000 faf6 	bl	8006568 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8005f7c:	20a1      	movs	r0, #161	@ 0xa1
 8005f7e:	f7ff ffa9 	bl	8005ed4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8005f82:	20a6      	movs	r0, #166	@ 0xa6
 8005f84:	f7ff ffa6 	bl	8005ed4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8005f88:	20a8      	movs	r0, #168	@ 0xa8
 8005f8a:	f7ff ffa3 	bl	8005ed4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8005f8e:	203f      	movs	r0, #63	@ 0x3f
 8005f90:	f7ff ffa0 	bl	8005ed4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8005f94:	20a4      	movs	r0, #164	@ 0xa4
 8005f96:	f7ff ff9d 	bl	8005ed4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8005f9a:	20d3      	movs	r0, #211	@ 0xd3
 8005f9c:	f7ff ff9a 	bl	8005ed4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8005fa0:	2000      	movs	r0, #0
 8005fa2:	f7ff ff97 	bl	8005ed4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8005fa6:	20d5      	movs	r0, #213	@ 0xd5
 8005fa8:	f7ff ff94 	bl	8005ed4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8005fac:	20f0      	movs	r0, #240	@ 0xf0
 8005fae:	f7ff ff91 	bl	8005ed4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8005fb2:	20d9      	movs	r0, #217	@ 0xd9
 8005fb4:	f7ff ff8e 	bl	8005ed4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8005fb8:	2022      	movs	r0, #34	@ 0x22
 8005fba:	f7ff ff8b 	bl	8005ed4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8005fbe:	20da      	movs	r0, #218	@ 0xda
 8005fc0:	f7ff ff88 	bl	8005ed4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8005fc4:	2012      	movs	r0, #18
 8005fc6:	f7ff ff85 	bl	8005ed4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8005fca:	20db      	movs	r0, #219	@ 0xdb
 8005fcc:	f7ff ff82 	bl	8005ed4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8005fd0:	2020      	movs	r0, #32
 8005fd2:	f7ff ff7f 	bl	8005ed4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8005fd6:	208d      	movs	r0, #141	@ 0x8d
 8005fd8:	f7ff ff7c 	bl	8005ed4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8005fdc:	2014      	movs	r0, #20
 8005fde:	f7ff ff79 	bl	8005ed4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8005fe2:	2001      	movs	r0, #1
 8005fe4:	f000 fad4 	bl	8006590 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8005fe8:	2000      	movs	r0, #0
 8005fea:	f000 f80f 	bl	800600c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8005fee:	f000 f825 	bl	800603c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8005ff2:	4b05      	ldr	r3, [pc, #20]	@ (8006008 <ssd1306_Init+0xd0>)
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8005ff8:	4b03      	ldr	r3, [pc, #12]	@ (8006008 <ssd1306_Init+0xd0>)
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8005ffe:	4b02      	ldr	r3, [pc, #8]	@ (8006008 <ssd1306_Init+0xd0>)
 8006000:	2201      	movs	r2, #1
 8006002:	711a      	strb	r2, [r3, #4]
}
 8006004:	bf00      	nop
 8006006:	bd80      	pop	{r7, pc}
 8006008:	200007e0 	.word	0x200007e0

0800600c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	4603      	mov	r3, r0
 8006014:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8006016:	79fb      	ldrb	r3, [r7, #7]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d101      	bne.n	8006020 <ssd1306_Fill+0x14>
 800601c:	2300      	movs	r3, #0
 800601e:	e000      	b.n	8006022 <ssd1306_Fill+0x16>
 8006020:	23ff      	movs	r3, #255	@ 0xff
 8006022:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006026:	4619      	mov	r1, r3
 8006028:	4803      	ldr	r0, [pc, #12]	@ (8006038 <ssd1306_Fill+0x2c>)
 800602a:	f001 faae 	bl	800758a <memset>
}
 800602e:	bf00      	nop
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	200003e0 	.word	0x200003e0

0800603c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800603c:	b580      	push	{r7, lr}
 800603e:	b082      	sub	sp, #8
 8006040:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8006042:	2300      	movs	r3, #0
 8006044:	71fb      	strb	r3, [r7, #7]
 8006046:	e016      	b.n	8006076 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8006048:	79fb      	ldrb	r3, [r7, #7]
 800604a:	3b50      	subs	r3, #80	@ 0x50
 800604c:	b2db      	uxtb	r3, r3
 800604e:	4618      	mov	r0, r3
 8006050:	f7ff ff40 	bl	8005ed4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8006054:	2000      	movs	r0, #0
 8006056:	f7ff ff3d 	bl	8005ed4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800605a:	2010      	movs	r0, #16
 800605c:	f7ff ff3a 	bl	8005ed4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8006060:	79fb      	ldrb	r3, [r7, #7]
 8006062:	01db      	lsls	r3, r3, #7
 8006064:	4a08      	ldr	r2, [pc, #32]	@ (8006088 <ssd1306_UpdateScreen+0x4c>)
 8006066:	4413      	add	r3, r2
 8006068:	2180      	movs	r1, #128	@ 0x80
 800606a:	4618      	mov	r0, r3
 800606c:	f7ff ff4a 	bl	8005f04 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8006070:	79fb      	ldrb	r3, [r7, #7]
 8006072:	3301      	adds	r3, #1
 8006074:	71fb      	strb	r3, [r7, #7]
 8006076:	79fb      	ldrb	r3, [r7, #7]
 8006078:	2b07      	cmp	r3, #7
 800607a:	d9e5      	bls.n	8006048 <ssd1306_UpdateScreen+0xc>
    }
}
 800607c:	bf00      	nop
 800607e:	bf00      	nop
 8006080:	3708      	adds	r7, #8
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	200003e0 	.word	0x200003e0

0800608c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	4603      	mov	r3, r0
 8006094:	71fb      	strb	r3, [r7, #7]
 8006096:	460b      	mov	r3, r1
 8006098:	71bb      	strb	r3, [r7, #6]
 800609a:	4613      	mov	r3, r2
 800609c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800609e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	db3d      	blt.n	8006122 <ssd1306_DrawPixel+0x96>
 80060a6:	79bb      	ldrb	r3, [r7, #6]
 80060a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80060aa:	d83a      	bhi.n	8006122 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80060ac:	797b      	ldrb	r3, [r7, #5]
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d11a      	bne.n	80060e8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80060b2:	79fa      	ldrb	r2, [r7, #7]
 80060b4:	79bb      	ldrb	r3, [r7, #6]
 80060b6:	08db      	lsrs	r3, r3, #3
 80060b8:	b2d8      	uxtb	r0, r3
 80060ba:	4603      	mov	r3, r0
 80060bc:	01db      	lsls	r3, r3, #7
 80060be:	4413      	add	r3, r2
 80060c0:	4a1b      	ldr	r2, [pc, #108]	@ (8006130 <ssd1306_DrawPixel+0xa4>)
 80060c2:	5cd3      	ldrb	r3, [r2, r3]
 80060c4:	b25a      	sxtb	r2, r3
 80060c6:	79bb      	ldrb	r3, [r7, #6]
 80060c8:	f003 0307 	and.w	r3, r3, #7
 80060cc:	2101      	movs	r1, #1
 80060ce:	fa01 f303 	lsl.w	r3, r1, r3
 80060d2:	b25b      	sxtb	r3, r3
 80060d4:	4313      	orrs	r3, r2
 80060d6:	b259      	sxtb	r1, r3
 80060d8:	79fa      	ldrb	r2, [r7, #7]
 80060da:	4603      	mov	r3, r0
 80060dc:	01db      	lsls	r3, r3, #7
 80060de:	4413      	add	r3, r2
 80060e0:	b2c9      	uxtb	r1, r1
 80060e2:	4a13      	ldr	r2, [pc, #76]	@ (8006130 <ssd1306_DrawPixel+0xa4>)
 80060e4:	54d1      	strb	r1, [r2, r3]
 80060e6:	e01d      	b.n	8006124 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80060e8:	79fa      	ldrb	r2, [r7, #7]
 80060ea:	79bb      	ldrb	r3, [r7, #6]
 80060ec:	08db      	lsrs	r3, r3, #3
 80060ee:	b2d8      	uxtb	r0, r3
 80060f0:	4603      	mov	r3, r0
 80060f2:	01db      	lsls	r3, r3, #7
 80060f4:	4413      	add	r3, r2
 80060f6:	4a0e      	ldr	r2, [pc, #56]	@ (8006130 <ssd1306_DrawPixel+0xa4>)
 80060f8:	5cd3      	ldrb	r3, [r2, r3]
 80060fa:	b25a      	sxtb	r2, r3
 80060fc:	79bb      	ldrb	r3, [r7, #6]
 80060fe:	f003 0307 	and.w	r3, r3, #7
 8006102:	2101      	movs	r1, #1
 8006104:	fa01 f303 	lsl.w	r3, r1, r3
 8006108:	b25b      	sxtb	r3, r3
 800610a:	43db      	mvns	r3, r3
 800610c:	b25b      	sxtb	r3, r3
 800610e:	4013      	ands	r3, r2
 8006110:	b259      	sxtb	r1, r3
 8006112:	79fa      	ldrb	r2, [r7, #7]
 8006114:	4603      	mov	r3, r0
 8006116:	01db      	lsls	r3, r3, #7
 8006118:	4413      	add	r3, r2
 800611a:	b2c9      	uxtb	r1, r1
 800611c:	4a04      	ldr	r2, [pc, #16]	@ (8006130 <ssd1306_DrawPixel+0xa4>)
 800611e:	54d1      	strb	r1, [r2, r3]
 8006120:	e000      	b.n	8006124 <ssd1306_DrawPixel+0x98>
        return;
 8006122:	bf00      	nop
    }
}
 8006124:	370c      	adds	r7, #12
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr
 800612e:	bf00      	nop
 8006130:	200003e0 	.word	0x200003e0

08006134 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8006134:	b590      	push	{r4, r7, lr}
 8006136:	b089      	sub	sp, #36	@ 0x24
 8006138:	af00      	add	r7, sp, #0
 800613a:	4604      	mov	r4, r0
 800613c:	4638      	mov	r0, r7
 800613e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8006142:	4623      	mov	r3, r4
 8006144:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8006146:	7bfb      	ldrb	r3, [r7, #15]
 8006148:	2b1f      	cmp	r3, #31
 800614a:	d902      	bls.n	8006152 <ssd1306_WriteChar+0x1e>
 800614c:	7bfb      	ldrb	r3, [r7, #15]
 800614e:	2b7e      	cmp	r3, #126	@ 0x7e
 8006150:	d901      	bls.n	8006156 <ssd1306_WriteChar+0x22>
        return 0;
 8006152:	2300      	movs	r3, #0
 8006154:	e077      	b.n	8006246 <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8006156:	4b3e      	ldr	r3, [pc, #248]	@ (8006250 <ssd1306_WriteChar+0x11c>)
 8006158:	881b      	ldrh	r3, [r3, #0]
 800615a:	461a      	mov	r2, r3
 800615c:	783b      	ldrb	r3, [r7, #0]
 800615e:	4413      	add	r3, r2
 8006160:	2b80      	cmp	r3, #128	@ 0x80
 8006162:	dc06      	bgt.n	8006172 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8006164:	4b3a      	ldr	r3, [pc, #232]	@ (8006250 <ssd1306_WriteChar+0x11c>)
 8006166:	885b      	ldrh	r3, [r3, #2]
 8006168:	461a      	mov	r2, r3
 800616a:	787b      	ldrb	r3, [r7, #1]
 800616c:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 800616e:	2b40      	cmp	r3, #64	@ 0x40
 8006170:	dd01      	ble.n	8006176 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8006172:	2300      	movs	r3, #0
 8006174:	e067      	b.n	8006246 <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8006176:	2300      	movs	r3, #0
 8006178:	61fb      	str	r3, [r7, #28]
 800617a:	e04e      	b.n	800621a <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	7bfb      	ldrb	r3, [r7, #15]
 8006180:	3b20      	subs	r3, #32
 8006182:	7879      	ldrb	r1, [r7, #1]
 8006184:	fb01 f303 	mul.w	r3, r1, r3
 8006188:	4619      	mov	r1, r3
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	440b      	add	r3, r1
 800618e:	005b      	lsls	r3, r3, #1
 8006190:	4413      	add	r3, r2
 8006192:	881b      	ldrh	r3, [r3, #0]
 8006194:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8006196:	2300      	movs	r3, #0
 8006198:	61bb      	str	r3, [r7, #24]
 800619a:	e036      	b.n	800620a <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 800619c:	697a      	ldr	r2, [r7, #20]
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	fa02 f303 	lsl.w	r3, r2, r3
 80061a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d013      	beq.n	80061d4 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80061ac:	4b28      	ldr	r3, [pc, #160]	@ (8006250 <ssd1306_WriteChar+0x11c>)
 80061ae:	881b      	ldrh	r3, [r3, #0]
 80061b0:	b2da      	uxtb	r2, r3
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	4413      	add	r3, r2
 80061b8:	b2d8      	uxtb	r0, r3
 80061ba:	4b25      	ldr	r3, [pc, #148]	@ (8006250 <ssd1306_WriteChar+0x11c>)
 80061bc:	885b      	ldrh	r3, [r3, #2]
 80061be:	b2da      	uxtb	r2, r3
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	4413      	add	r3, r2
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80061cc:	4619      	mov	r1, r3
 80061ce:	f7ff ff5d 	bl	800608c <ssd1306_DrawPixel>
 80061d2:	e017      	b.n	8006204 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80061d4:	4b1e      	ldr	r3, [pc, #120]	@ (8006250 <ssd1306_WriteChar+0x11c>)
 80061d6:	881b      	ldrh	r3, [r3, #0]
 80061d8:	b2da      	uxtb	r2, r3
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	4413      	add	r3, r2
 80061e0:	b2d8      	uxtb	r0, r3
 80061e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006250 <ssd1306_WriteChar+0x11c>)
 80061e4:	885b      	ldrh	r3, [r3, #2]
 80061e6:	b2da      	uxtb	r2, r3
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	4413      	add	r3, r2
 80061ee:	b2d9      	uxtb	r1, r3
 80061f0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	bf0c      	ite	eq
 80061f8:	2301      	moveq	r3, #1
 80061fa:	2300      	movne	r3, #0
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	461a      	mov	r2, r3
 8006200:	f7ff ff44 	bl	800608c <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	3301      	adds	r3, #1
 8006208:	61bb      	str	r3, [r7, #24]
 800620a:	783b      	ldrb	r3, [r7, #0]
 800620c:	461a      	mov	r2, r3
 800620e:	69bb      	ldr	r3, [r7, #24]
 8006210:	4293      	cmp	r3, r2
 8006212:	d3c3      	bcc.n	800619c <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	3301      	adds	r3, #1
 8006218:	61fb      	str	r3, [r7, #28]
 800621a:	787b      	ldrb	r3, [r7, #1]
 800621c:	461a      	mov	r2, r3
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	4293      	cmp	r3, r2
 8006222:	d3ab      	bcc.n	800617c <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8006224:	4b0a      	ldr	r3, [pc, #40]	@ (8006250 <ssd1306_WriteChar+0x11c>)
 8006226:	881b      	ldrh	r3, [r3, #0]
 8006228:	68ba      	ldr	r2, [r7, #8]
 800622a:	2a00      	cmp	r2, #0
 800622c:	d005      	beq.n	800623a <ssd1306_WriteChar+0x106>
 800622e:	68b9      	ldr	r1, [r7, #8]
 8006230:	7bfa      	ldrb	r2, [r7, #15]
 8006232:	3a20      	subs	r2, #32
 8006234:	440a      	add	r2, r1
 8006236:	7812      	ldrb	r2, [r2, #0]
 8006238:	e000      	b.n	800623c <ssd1306_WriteChar+0x108>
 800623a:	783a      	ldrb	r2, [r7, #0]
 800623c:	4413      	add	r3, r2
 800623e:	b29a      	uxth	r2, r3
 8006240:	4b03      	ldr	r3, [pc, #12]	@ (8006250 <ssd1306_WriteChar+0x11c>)
 8006242:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8006244:	7bfb      	ldrb	r3, [r7, #15]
}
 8006246:	4618      	mov	r0, r3
 8006248:	3724      	adds	r7, #36	@ 0x24
 800624a:	46bd      	mov	sp, r7
 800624c:	bd90      	pop	{r4, r7, pc}
 800624e:	bf00      	nop
 8006250:	200007e0 	.word	0x200007e0

08006254 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8006254:	b580      	push	{r7, lr}
 8006256:	b086      	sub	sp, #24
 8006258:	af02      	add	r7, sp, #8
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	4638      	mov	r0, r7
 800625e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8006262:	e013      	b.n	800628c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	7818      	ldrb	r0, [r3, #0]
 8006268:	7e3b      	ldrb	r3, [r7, #24]
 800626a:	9300      	str	r3, [sp, #0]
 800626c:	463b      	mov	r3, r7
 800626e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006270:	f7ff ff60 	bl	8006134 <ssd1306_WriteChar>
 8006274:	4603      	mov	r3, r0
 8006276:	461a      	mov	r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	429a      	cmp	r2, r3
 800627e:	d002      	beq.n	8006286 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	781b      	ldrb	r3, [r3, #0]
 8006284:	e008      	b.n	8006298 <ssd1306_WriteString+0x44>
        }
        str++;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	3301      	adds	r3, #1
 800628a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d1e7      	bne.n	8006264 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	781b      	ldrb	r3, [r3, #0]
}
 8006298:	4618      	mov	r0, r3
 800629a:	3710      	adds	r7, #16
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	4603      	mov	r3, r0
 80062a8:	460a      	mov	r2, r1
 80062aa:	71fb      	strb	r3, [r7, #7]
 80062ac:	4613      	mov	r3, r2
 80062ae:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80062b0:	79fb      	ldrb	r3, [r7, #7]
 80062b2:	b29a      	uxth	r2, r3
 80062b4:	4b05      	ldr	r3, [pc, #20]	@ (80062cc <ssd1306_SetCursor+0x2c>)
 80062b6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80062b8:	79bb      	ldrb	r3, [r7, #6]
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	4b03      	ldr	r3, [pc, #12]	@ (80062cc <ssd1306_SetCursor+0x2c>)
 80062be:	805a      	strh	r2, [r3, #2]
}
 80062c0:	bf00      	nop
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr
 80062cc:	200007e0 	.word	0x200007e0

080062d0 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80062d0:	b590      	push	{r4, r7, lr}
 80062d2:	b089      	sub	sp, #36	@ 0x24
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	4604      	mov	r4, r0
 80062d8:	4608      	mov	r0, r1
 80062da:	4611      	mov	r1, r2
 80062dc:	461a      	mov	r2, r3
 80062de:	4623      	mov	r3, r4
 80062e0:	71fb      	strb	r3, [r7, #7]
 80062e2:	4603      	mov	r3, r0
 80062e4:	71bb      	strb	r3, [r7, #6]
 80062e6:	460b      	mov	r3, r1
 80062e8:	717b      	strb	r3, [r7, #5]
 80062ea:	4613      	mov	r3, r2
 80062ec:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 80062ee:	797a      	ldrb	r2, [r7, #5]
 80062f0:	79fb      	ldrb	r3, [r7, #7]
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	bfb8      	it	lt
 80062f8:	425b      	neglt	r3, r3
 80062fa:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 80062fc:	793a      	ldrb	r2, [r7, #4]
 80062fe:	79bb      	ldrb	r3, [r7, #6]
 8006300:	1ad3      	subs	r3, r2, r3
 8006302:	2b00      	cmp	r3, #0
 8006304:	bfb8      	it	lt
 8006306:	425b      	neglt	r3, r3
 8006308:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 800630a:	79fa      	ldrb	r2, [r7, #7]
 800630c:	797b      	ldrb	r3, [r7, #5]
 800630e:	429a      	cmp	r2, r3
 8006310:	d201      	bcs.n	8006316 <ssd1306_Line+0x46>
 8006312:	2301      	movs	r3, #1
 8006314:	e001      	b.n	800631a <ssd1306_Line+0x4a>
 8006316:	f04f 33ff 	mov.w	r3, #4294967295
 800631a:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 800631c:	79ba      	ldrb	r2, [r7, #6]
 800631e:	793b      	ldrb	r3, [r7, #4]
 8006320:	429a      	cmp	r2, r3
 8006322:	d201      	bcs.n	8006328 <ssd1306_Line+0x58>
 8006324:	2301      	movs	r3, #1
 8006326:	e001      	b.n	800632c <ssd1306_Line+0x5c>
 8006328:	f04f 33ff 	mov.w	r3, #4294967295
 800632c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 800632e:	69ba      	ldr	r2, [r7, #24]
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	1ad3      	subs	r3, r2, r3
 8006334:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8006336:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800633a:	7939      	ldrb	r1, [r7, #4]
 800633c:	797b      	ldrb	r3, [r7, #5]
 800633e:	4618      	mov	r0, r3
 8006340:	f7ff fea4 	bl	800608c <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8006344:	e024      	b.n	8006390 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8006346:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800634a:	79b9      	ldrb	r1, [r7, #6]
 800634c:	79fb      	ldrb	r3, [r7, #7]
 800634e:	4618      	mov	r0, r3
 8006350:	f7ff fe9c 	bl	800608c <ssd1306_DrawPixel>
        error2 = error * 2;
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	005b      	lsls	r3, r3, #1
 8006358:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	425b      	negs	r3, r3
 800635e:	68ba      	ldr	r2, [r7, #8]
 8006360:	429a      	cmp	r2, r3
 8006362:	dd08      	ble.n	8006376 <ssd1306_Line+0xa6>
            error -= deltaY;
 8006364:	69fa      	ldr	r2, [r7, #28]
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	b2da      	uxtb	r2, r3
 8006370:	79fb      	ldrb	r3, [r7, #7]
 8006372:	4413      	add	r3, r2
 8006374:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8006376:	68ba      	ldr	r2, [r7, #8]
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	429a      	cmp	r2, r3
 800637c:	da08      	bge.n	8006390 <ssd1306_Line+0xc0>
            error += deltaX;
 800637e:	69fa      	ldr	r2, [r7, #28]
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	4413      	add	r3, r2
 8006384:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	b2da      	uxtb	r2, r3
 800638a:	79bb      	ldrb	r3, [r7, #6]
 800638c:	4413      	add	r3, r2
 800638e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8006390:	79fa      	ldrb	r2, [r7, #7]
 8006392:	797b      	ldrb	r3, [r7, #5]
 8006394:	429a      	cmp	r2, r3
 8006396:	d1d6      	bne.n	8006346 <ssd1306_Line+0x76>
 8006398:	79ba      	ldrb	r2, [r7, #6]
 800639a:	793b      	ldrb	r3, [r7, #4]
 800639c:	429a      	cmp	r2, r3
 800639e:	d1d2      	bne.n	8006346 <ssd1306_Line+0x76>
        }
    }
    return;
 80063a0:	bf00      	nop
}
 80063a2:	3724      	adds	r7, #36	@ 0x24
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd90      	pop	{r4, r7, pc}

080063a8 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80063a8:	b590      	push	{r4, r7, lr}
 80063aa:	b085      	sub	sp, #20
 80063ac:	af02      	add	r7, sp, #8
 80063ae:	4604      	mov	r4, r0
 80063b0:	4608      	mov	r0, r1
 80063b2:	4611      	mov	r1, r2
 80063b4:	461a      	mov	r2, r3
 80063b6:	4623      	mov	r3, r4
 80063b8:	71fb      	strb	r3, [r7, #7]
 80063ba:	4603      	mov	r3, r0
 80063bc:	71bb      	strb	r3, [r7, #6]
 80063be:	460b      	mov	r3, r1
 80063c0:	717b      	strb	r3, [r7, #5]
 80063c2:	4613      	mov	r3, r2
 80063c4:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 80063c6:	79bc      	ldrb	r4, [r7, #6]
 80063c8:	797a      	ldrb	r2, [r7, #5]
 80063ca:	79b9      	ldrb	r1, [r7, #6]
 80063cc:	79f8      	ldrb	r0, [r7, #7]
 80063ce:	7e3b      	ldrb	r3, [r7, #24]
 80063d0:	9300      	str	r3, [sp, #0]
 80063d2:	4623      	mov	r3, r4
 80063d4:	f7ff ff7c 	bl	80062d0 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 80063d8:	793c      	ldrb	r4, [r7, #4]
 80063da:	797a      	ldrb	r2, [r7, #5]
 80063dc:	79b9      	ldrb	r1, [r7, #6]
 80063de:	7978      	ldrb	r0, [r7, #5]
 80063e0:	7e3b      	ldrb	r3, [r7, #24]
 80063e2:	9300      	str	r3, [sp, #0]
 80063e4:	4623      	mov	r3, r4
 80063e6:	f7ff ff73 	bl	80062d0 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 80063ea:	793c      	ldrb	r4, [r7, #4]
 80063ec:	79fa      	ldrb	r2, [r7, #7]
 80063ee:	7939      	ldrb	r1, [r7, #4]
 80063f0:	7978      	ldrb	r0, [r7, #5]
 80063f2:	7e3b      	ldrb	r3, [r7, #24]
 80063f4:	9300      	str	r3, [sp, #0]
 80063f6:	4623      	mov	r3, r4
 80063f8:	f7ff ff6a 	bl	80062d0 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 80063fc:	79bc      	ldrb	r4, [r7, #6]
 80063fe:	79fa      	ldrb	r2, [r7, #7]
 8006400:	7939      	ldrb	r1, [r7, #4]
 8006402:	79f8      	ldrb	r0, [r7, #7]
 8006404:	7e3b      	ldrb	r3, [r7, #24]
 8006406:	9300      	str	r3, [sp, #0]
 8006408:	4623      	mov	r3, r4
 800640a:	f7ff ff61 	bl	80062d0 <ssd1306_Line>

    return;
 800640e:	bf00      	nop
}
 8006410:	370c      	adds	r7, #12
 8006412:	46bd      	mov	sp, r7
 8006414:	bd90      	pop	{r4, r7, pc}

08006416 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8006416:	b590      	push	{r4, r7, lr}
 8006418:	b085      	sub	sp, #20
 800641a:	af00      	add	r7, sp, #0
 800641c:	4604      	mov	r4, r0
 800641e:	4608      	mov	r0, r1
 8006420:	4611      	mov	r1, r2
 8006422:	461a      	mov	r2, r3
 8006424:	4623      	mov	r3, r4
 8006426:	71fb      	strb	r3, [r7, #7]
 8006428:	4603      	mov	r3, r0
 800642a:	71bb      	strb	r3, [r7, #6]
 800642c:	460b      	mov	r3, r1
 800642e:	717b      	strb	r3, [r7, #5]
 8006430:	4613      	mov	r3, r2
 8006432:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8006434:	79fa      	ldrb	r2, [r7, #7]
 8006436:	797b      	ldrb	r3, [r7, #5]
 8006438:	4293      	cmp	r3, r2
 800643a:	bf28      	it	cs
 800643c:	4613      	movcs	r3, r2
 800643e:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8006440:	797a      	ldrb	r2, [r7, #5]
 8006442:	79fb      	ldrb	r3, [r7, #7]
 8006444:	4293      	cmp	r3, r2
 8006446:	bf38      	it	cc
 8006448:	4613      	movcc	r3, r2
 800644a:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 800644c:	79ba      	ldrb	r2, [r7, #6]
 800644e:	793b      	ldrb	r3, [r7, #4]
 8006450:	4293      	cmp	r3, r2
 8006452:	bf28      	it	cs
 8006454:	4613      	movcs	r3, r2
 8006456:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8006458:	793a      	ldrb	r2, [r7, #4]
 800645a:	79bb      	ldrb	r3, [r7, #6]
 800645c:	4293      	cmp	r3, r2
 800645e:	bf38      	it	cc
 8006460:	4613      	movcc	r3, r2
 8006462:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8006464:	7afb      	ldrb	r3, [r7, #11]
 8006466:	73fb      	strb	r3, [r7, #15]
 8006468:	e017      	b.n	800649a <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 800646a:	7b7b      	ldrb	r3, [r7, #13]
 800646c:	73bb      	strb	r3, [r7, #14]
 800646e:	e009      	b.n	8006484 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8006470:	f897 2020 	ldrb.w	r2, [r7, #32]
 8006474:	7bf9      	ldrb	r1, [r7, #15]
 8006476:	7bbb      	ldrb	r3, [r7, #14]
 8006478:	4618      	mov	r0, r3
 800647a:	f7ff fe07 	bl	800608c <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 800647e:	7bbb      	ldrb	r3, [r7, #14]
 8006480:	3301      	adds	r3, #1
 8006482:	73bb      	strb	r3, [r7, #14]
 8006484:	7bba      	ldrb	r2, [r7, #14]
 8006486:	7b3b      	ldrb	r3, [r7, #12]
 8006488:	429a      	cmp	r2, r3
 800648a:	d803      	bhi.n	8006494 <ssd1306_FillRectangle+0x7e>
 800648c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006490:	2b00      	cmp	r3, #0
 8006492:	daed      	bge.n	8006470 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8006494:	7bfb      	ldrb	r3, [r7, #15]
 8006496:	3301      	adds	r3, #1
 8006498:	73fb      	strb	r3, [r7, #15]
 800649a:	7bfa      	ldrb	r2, [r7, #15]
 800649c:	7abb      	ldrb	r3, [r7, #10]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d803      	bhi.n	80064aa <ssd1306_FillRectangle+0x94>
 80064a2:	7bfb      	ldrb	r3, [r7, #15]
 80064a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80064a6:	d9e0      	bls.n	800646a <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 80064a8:	bf00      	nop
 80064aa:	bf00      	nop
}
 80064ac:	3714      	adds	r7, #20
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd90      	pop	{r4, r7, pc}

080064b2 <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 80064b2:	b580      	push	{r7, lr}
 80064b4:	b084      	sub	sp, #16
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	603a      	str	r2, [r7, #0]
 80064ba:	461a      	mov	r2, r3
 80064bc:	4603      	mov	r3, r0
 80064be:	71fb      	strb	r3, [r7, #7]
 80064c0:	460b      	mov	r3, r1
 80064c2:	71bb      	strb	r3, [r7, #6]
 80064c4:	4613      	mov	r3, r2
 80064c6:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80064c8:	797b      	ldrb	r3, [r7, #5]
 80064ca:	3307      	adds	r3, #7
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	da00      	bge.n	80064d2 <ssd1306_DrawBitmap+0x20>
 80064d0:	3307      	adds	r3, #7
 80064d2:	10db      	asrs	r3, r3, #3
 80064d4:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 80064d6:	2300      	movs	r3, #0
 80064d8:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80064da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	db3e      	blt.n	8006560 <ssd1306_DrawBitmap+0xae>
 80064e2:	79bb      	ldrb	r3, [r7, #6]
 80064e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80064e6:	d83b      	bhi.n	8006560 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80064e8:	2300      	movs	r3, #0
 80064ea:	73bb      	strb	r3, [r7, #14]
 80064ec:	e033      	b.n	8006556 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 80064ee:	2300      	movs	r3, #0
 80064f0:	737b      	strb	r3, [r7, #13]
 80064f2:	e026      	b.n	8006542 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 80064f4:	7b7b      	ldrb	r3, [r7, #13]
 80064f6:	f003 0307 	and.w	r3, r3, #7
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d003      	beq.n	8006506 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 80064fe:	7bfb      	ldrb	r3, [r7, #15]
 8006500:	005b      	lsls	r3, r3, #1
 8006502:	73fb      	strb	r3, [r7, #15]
 8006504:	e00d      	b.n	8006522 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8006506:	7bbb      	ldrb	r3, [r7, #14]
 8006508:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800650c:	fb02 f303 	mul.w	r3, r2, r3
 8006510:	7b7a      	ldrb	r2, [r7, #13]
 8006512:	08d2      	lsrs	r2, r2, #3
 8006514:	b2d2      	uxtb	r2, r2
 8006516:	4413      	add	r3, r2
 8006518:	461a      	mov	r2, r3
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	4413      	add	r3, r2
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8006522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006526:	2b00      	cmp	r3, #0
 8006528:	da08      	bge.n	800653c <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 800652a:	79fa      	ldrb	r2, [r7, #7]
 800652c:	7b7b      	ldrb	r3, [r7, #13]
 800652e:	4413      	add	r3, r2
 8006530:	b2db      	uxtb	r3, r3
 8006532:	7f3a      	ldrb	r2, [r7, #28]
 8006534:	79b9      	ldrb	r1, [r7, #6]
 8006536:	4618      	mov	r0, r3
 8006538:	f7ff fda8 	bl	800608c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 800653c:	7b7b      	ldrb	r3, [r7, #13]
 800653e:	3301      	adds	r3, #1
 8006540:	737b      	strb	r3, [r7, #13]
 8006542:	7b7a      	ldrb	r2, [r7, #13]
 8006544:	797b      	ldrb	r3, [r7, #5]
 8006546:	429a      	cmp	r2, r3
 8006548:	d3d4      	bcc.n	80064f4 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 800654a:	7bbb      	ldrb	r3, [r7, #14]
 800654c:	3301      	adds	r3, #1
 800654e:	73bb      	strb	r3, [r7, #14]
 8006550:	79bb      	ldrb	r3, [r7, #6]
 8006552:	3301      	adds	r3, #1
 8006554:	71bb      	strb	r3, [r7, #6]
 8006556:	7bba      	ldrb	r2, [r7, #14]
 8006558:	7e3b      	ldrb	r3, [r7, #24]
 800655a:	429a      	cmp	r2, r3
 800655c:	d3c7      	bcc.n	80064ee <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 800655e:	e000      	b.n	8006562 <ssd1306_DrawBitmap+0xb0>
        return;
 8006560:	bf00      	nop
}
 8006562:	3710      	adds	r7, #16
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	4603      	mov	r3, r0
 8006570:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8006572:	2381      	movs	r3, #129	@ 0x81
 8006574:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8006576:	7bfb      	ldrb	r3, [r7, #15]
 8006578:	4618      	mov	r0, r3
 800657a:	f7ff fcab 	bl	8005ed4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800657e:	79fb      	ldrb	r3, [r7, #7]
 8006580:	4618      	mov	r0, r3
 8006582:	f7ff fca7 	bl	8005ed4 <ssd1306_WriteCommand>
}
 8006586:	bf00      	nop
 8006588:	3710      	adds	r7, #16
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
	...

08006590 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	4603      	mov	r3, r0
 8006598:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800659a:	79fb      	ldrb	r3, [r7, #7]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d005      	beq.n	80065ac <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80065a0:	23af      	movs	r3, #175	@ 0xaf
 80065a2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80065a4:	4b08      	ldr	r3, [pc, #32]	@ (80065c8 <ssd1306_SetDisplayOn+0x38>)
 80065a6:	2201      	movs	r2, #1
 80065a8:	715a      	strb	r2, [r3, #5]
 80065aa:	e004      	b.n	80065b6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80065ac:	23ae      	movs	r3, #174	@ 0xae
 80065ae:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80065b0:	4b05      	ldr	r3, [pc, #20]	@ (80065c8 <ssd1306_SetDisplayOn+0x38>)
 80065b2:	2200      	movs	r2, #0
 80065b4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80065b6:	7bfb      	ldrb	r3, [r7, #15]
 80065b8:	4618      	mov	r0, r3
 80065ba:	f7ff fc8b 	bl	8005ed4 <ssd1306_WriteCommand>
}
 80065be:	bf00      	nop
 80065c0:	3710      	adds	r7, #16
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}
 80065c6:	bf00      	nop
 80065c8:	200007e0 	.word	0x200007e0

080065cc <__cvt>:
 80065cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065d0:	ec57 6b10 	vmov	r6, r7, d0
 80065d4:	2f00      	cmp	r7, #0
 80065d6:	460c      	mov	r4, r1
 80065d8:	4619      	mov	r1, r3
 80065da:	463b      	mov	r3, r7
 80065dc:	bfbb      	ittet	lt
 80065de:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80065e2:	461f      	movlt	r7, r3
 80065e4:	2300      	movge	r3, #0
 80065e6:	232d      	movlt	r3, #45	@ 0x2d
 80065e8:	700b      	strb	r3, [r1, #0]
 80065ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065ec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80065f0:	4691      	mov	r9, r2
 80065f2:	f023 0820 	bic.w	r8, r3, #32
 80065f6:	bfbc      	itt	lt
 80065f8:	4632      	movlt	r2, r6
 80065fa:	4616      	movlt	r6, r2
 80065fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006600:	d005      	beq.n	800660e <__cvt+0x42>
 8006602:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006606:	d100      	bne.n	800660a <__cvt+0x3e>
 8006608:	3401      	adds	r4, #1
 800660a:	2102      	movs	r1, #2
 800660c:	e000      	b.n	8006610 <__cvt+0x44>
 800660e:	2103      	movs	r1, #3
 8006610:	ab03      	add	r3, sp, #12
 8006612:	9301      	str	r3, [sp, #4]
 8006614:	ab02      	add	r3, sp, #8
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	ec47 6b10 	vmov	d0, r6, r7
 800661c:	4653      	mov	r3, sl
 800661e:	4622      	mov	r2, r4
 8006620:	f001 f8d2 	bl	80077c8 <_dtoa_r>
 8006624:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006628:	4605      	mov	r5, r0
 800662a:	d119      	bne.n	8006660 <__cvt+0x94>
 800662c:	f019 0f01 	tst.w	r9, #1
 8006630:	d00e      	beq.n	8006650 <__cvt+0x84>
 8006632:	eb00 0904 	add.w	r9, r0, r4
 8006636:	2200      	movs	r2, #0
 8006638:	2300      	movs	r3, #0
 800663a:	4630      	mov	r0, r6
 800663c:	4639      	mov	r1, r7
 800663e:	f7fa fa43 	bl	8000ac8 <__aeabi_dcmpeq>
 8006642:	b108      	cbz	r0, 8006648 <__cvt+0x7c>
 8006644:	f8cd 900c 	str.w	r9, [sp, #12]
 8006648:	2230      	movs	r2, #48	@ 0x30
 800664a:	9b03      	ldr	r3, [sp, #12]
 800664c:	454b      	cmp	r3, r9
 800664e:	d31e      	bcc.n	800668e <__cvt+0xc2>
 8006650:	9b03      	ldr	r3, [sp, #12]
 8006652:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006654:	1b5b      	subs	r3, r3, r5
 8006656:	4628      	mov	r0, r5
 8006658:	6013      	str	r3, [r2, #0]
 800665a:	b004      	add	sp, #16
 800665c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006660:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006664:	eb00 0904 	add.w	r9, r0, r4
 8006668:	d1e5      	bne.n	8006636 <__cvt+0x6a>
 800666a:	7803      	ldrb	r3, [r0, #0]
 800666c:	2b30      	cmp	r3, #48	@ 0x30
 800666e:	d10a      	bne.n	8006686 <__cvt+0xba>
 8006670:	2200      	movs	r2, #0
 8006672:	2300      	movs	r3, #0
 8006674:	4630      	mov	r0, r6
 8006676:	4639      	mov	r1, r7
 8006678:	f7fa fa26 	bl	8000ac8 <__aeabi_dcmpeq>
 800667c:	b918      	cbnz	r0, 8006686 <__cvt+0xba>
 800667e:	f1c4 0401 	rsb	r4, r4, #1
 8006682:	f8ca 4000 	str.w	r4, [sl]
 8006686:	f8da 3000 	ldr.w	r3, [sl]
 800668a:	4499      	add	r9, r3
 800668c:	e7d3      	b.n	8006636 <__cvt+0x6a>
 800668e:	1c59      	adds	r1, r3, #1
 8006690:	9103      	str	r1, [sp, #12]
 8006692:	701a      	strb	r2, [r3, #0]
 8006694:	e7d9      	b.n	800664a <__cvt+0x7e>

08006696 <__exponent>:
 8006696:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006698:	2900      	cmp	r1, #0
 800669a:	bfba      	itte	lt
 800669c:	4249      	neglt	r1, r1
 800669e:	232d      	movlt	r3, #45	@ 0x2d
 80066a0:	232b      	movge	r3, #43	@ 0x2b
 80066a2:	2909      	cmp	r1, #9
 80066a4:	7002      	strb	r2, [r0, #0]
 80066a6:	7043      	strb	r3, [r0, #1]
 80066a8:	dd29      	ble.n	80066fe <__exponent+0x68>
 80066aa:	f10d 0307 	add.w	r3, sp, #7
 80066ae:	461d      	mov	r5, r3
 80066b0:	270a      	movs	r7, #10
 80066b2:	461a      	mov	r2, r3
 80066b4:	fbb1 f6f7 	udiv	r6, r1, r7
 80066b8:	fb07 1416 	mls	r4, r7, r6, r1
 80066bc:	3430      	adds	r4, #48	@ 0x30
 80066be:	f802 4c01 	strb.w	r4, [r2, #-1]
 80066c2:	460c      	mov	r4, r1
 80066c4:	2c63      	cmp	r4, #99	@ 0x63
 80066c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80066ca:	4631      	mov	r1, r6
 80066cc:	dcf1      	bgt.n	80066b2 <__exponent+0x1c>
 80066ce:	3130      	adds	r1, #48	@ 0x30
 80066d0:	1e94      	subs	r4, r2, #2
 80066d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80066d6:	1c41      	adds	r1, r0, #1
 80066d8:	4623      	mov	r3, r4
 80066da:	42ab      	cmp	r3, r5
 80066dc:	d30a      	bcc.n	80066f4 <__exponent+0x5e>
 80066de:	f10d 0309 	add.w	r3, sp, #9
 80066e2:	1a9b      	subs	r3, r3, r2
 80066e4:	42ac      	cmp	r4, r5
 80066e6:	bf88      	it	hi
 80066e8:	2300      	movhi	r3, #0
 80066ea:	3302      	adds	r3, #2
 80066ec:	4403      	add	r3, r0
 80066ee:	1a18      	subs	r0, r3, r0
 80066f0:	b003      	add	sp, #12
 80066f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80066f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80066fc:	e7ed      	b.n	80066da <__exponent+0x44>
 80066fe:	2330      	movs	r3, #48	@ 0x30
 8006700:	3130      	adds	r1, #48	@ 0x30
 8006702:	7083      	strb	r3, [r0, #2]
 8006704:	70c1      	strb	r1, [r0, #3]
 8006706:	1d03      	adds	r3, r0, #4
 8006708:	e7f1      	b.n	80066ee <__exponent+0x58>
	...

0800670c <_printf_float>:
 800670c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006710:	b08d      	sub	sp, #52	@ 0x34
 8006712:	460c      	mov	r4, r1
 8006714:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006718:	4616      	mov	r6, r2
 800671a:	461f      	mov	r7, r3
 800671c:	4605      	mov	r5, r0
 800671e:	f000 ff3d 	bl	800759c <_localeconv_r>
 8006722:	6803      	ldr	r3, [r0, #0]
 8006724:	9304      	str	r3, [sp, #16]
 8006726:	4618      	mov	r0, r3
 8006728:	f7f9 fda2 	bl	8000270 <strlen>
 800672c:	2300      	movs	r3, #0
 800672e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006730:	f8d8 3000 	ldr.w	r3, [r8]
 8006734:	9005      	str	r0, [sp, #20]
 8006736:	3307      	adds	r3, #7
 8006738:	f023 0307 	bic.w	r3, r3, #7
 800673c:	f103 0208 	add.w	r2, r3, #8
 8006740:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006744:	f8d4 b000 	ldr.w	fp, [r4]
 8006748:	f8c8 2000 	str.w	r2, [r8]
 800674c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006750:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006754:	9307      	str	r3, [sp, #28]
 8006756:	f8cd 8018 	str.w	r8, [sp, #24]
 800675a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800675e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006762:	4b9c      	ldr	r3, [pc, #624]	@ (80069d4 <_printf_float+0x2c8>)
 8006764:	f04f 32ff 	mov.w	r2, #4294967295
 8006768:	f7fa f9e0 	bl	8000b2c <__aeabi_dcmpun>
 800676c:	bb70      	cbnz	r0, 80067cc <_printf_float+0xc0>
 800676e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006772:	4b98      	ldr	r3, [pc, #608]	@ (80069d4 <_printf_float+0x2c8>)
 8006774:	f04f 32ff 	mov.w	r2, #4294967295
 8006778:	f7fa f9ba 	bl	8000af0 <__aeabi_dcmple>
 800677c:	bb30      	cbnz	r0, 80067cc <_printf_float+0xc0>
 800677e:	2200      	movs	r2, #0
 8006780:	2300      	movs	r3, #0
 8006782:	4640      	mov	r0, r8
 8006784:	4649      	mov	r1, r9
 8006786:	f7fa f9a9 	bl	8000adc <__aeabi_dcmplt>
 800678a:	b110      	cbz	r0, 8006792 <_printf_float+0x86>
 800678c:	232d      	movs	r3, #45	@ 0x2d
 800678e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006792:	4a91      	ldr	r2, [pc, #580]	@ (80069d8 <_printf_float+0x2cc>)
 8006794:	4b91      	ldr	r3, [pc, #580]	@ (80069dc <_printf_float+0x2d0>)
 8006796:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800679a:	bf94      	ite	ls
 800679c:	4690      	movls	r8, r2
 800679e:	4698      	movhi	r8, r3
 80067a0:	2303      	movs	r3, #3
 80067a2:	6123      	str	r3, [r4, #16]
 80067a4:	f02b 0304 	bic.w	r3, fp, #4
 80067a8:	6023      	str	r3, [r4, #0]
 80067aa:	f04f 0900 	mov.w	r9, #0
 80067ae:	9700      	str	r7, [sp, #0]
 80067b0:	4633      	mov	r3, r6
 80067b2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80067b4:	4621      	mov	r1, r4
 80067b6:	4628      	mov	r0, r5
 80067b8:	f000 f9d2 	bl	8006b60 <_printf_common>
 80067bc:	3001      	adds	r0, #1
 80067be:	f040 808d 	bne.w	80068dc <_printf_float+0x1d0>
 80067c2:	f04f 30ff 	mov.w	r0, #4294967295
 80067c6:	b00d      	add	sp, #52	@ 0x34
 80067c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067cc:	4642      	mov	r2, r8
 80067ce:	464b      	mov	r3, r9
 80067d0:	4640      	mov	r0, r8
 80067d2:	4649      	mov	r1, r9
 80067d4:	f7fa f9aa 	bl	8000b2c <__aeabi_dcmpun>
 80067d8:	b140      	cbz	r0, 80067ec <_printf_float+0xe0>
 80067da:	464b      	mov	r3, r9
 80067dc:	2b00      	cmp	r3, #0
 80067de:	bfbc      	itt	lt
 80067e0:	232d      	movlt	r3, #45	@ 0x2d
 80067e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80067e6:	4a7e      	ldr	r2, [pc, #504]	@ (80069e0 <_printf_float+0x2d4>)
 80067e8:	4b7e      	ldr	r3, [pc, #504]	@ (80069e4 <_printf_float+0x2d8>)
 80067ea:	e7d4      	b.n	8006796 <_printf_float+0x8a>
 80067ec:	6863      	ldr	r3, [r4, #4]
 80067ee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80067f2:	9206      	str	r2, [sp, #24]
 80067f4:	1c5a      	adds	r2, r3, #1
 80067f6:	d13b      	bne.n	8006870 <_printf_float+0x164>
 80067f8:	2306      	movs	r3, #6
 80067fa:	6063      	str	r3, [r4, #4]
 80067fc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006800:	2300      	movs	r3, #0
 8006802:	6022      	str	r2, [r4, #0]
 8006804:	9303      	str	r3, [sp, #12]
 8006806:	ab0a      	add	r3, sp, #40	@ 0x28
 8006808:	e9cd a301 	strd	sl, r3, [sp, #4]
 800680c:	ab09      	add	r3, sp, #36	@ 0x24
 800680e:	9300      	str	r3, [sp, #0]
 8006810:	6861      	ldr	r1, [r4, #4]
 8006812:	ec49 8b10 	vmov	d0, r8, r9
 8006816:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800681a:	4628      	mov	r0, r5
 800681c:	f7ff fed6 	bl	80065cc <__cvt>
 8006820:	9b06      	ldr	r3, [sp, #24]
 8006822:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006824:	2b47      	cmp	r3, #71	@ 0x47
 8006826:	4680      	mov	r8, r0
 8006828:	d129      	bne.n	800687e <_printf_float+0x172>
 800682a:	1cc8      	adds	r0, r1, #3
 800682c:	db02      	blt.n	8006834 <_printf_float+0x128>
 800682e:	6863      	ldr	r3, [r4, #4]
 8006830:	4299      	cmp	r1, r3
 8006832:	dd41      	ble.n	80068b8 <_printf_float+0x1ac>
 8006834:	f1aa 0a02 	sub.w	sl, sl, #2
 8006838:	fa5f fa8a 	uxtb.w	sl, sl
 800683c:	3901      	subs	r1, #1
 800683e:	4652      	mov	r2, sl
 8006840:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006844:	9109      	str	r1, [sp, #36]	@ 0x24
 8006846:	f7ff ff26 	bl	8006696 <__exponent>
 800684a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800684c:	1813      	adds	r3, r2, r0
 800684e:	2a01      	cmp	r2, #1
 8006850:	4681      	mov	r9, r0
 8006852:	6123      	str	r3, [r4, #16]
 8006854:	dc02      	bgt.n	800685c <_printf_float+0x150>
 8006856:	6822      	ldr	r2, [r4, #0]
 8006858:	07d2      	lsls	r2, r2, #31
 800685a:	d501      	bpl.n	8006860 <_printf_float+0x154>
 800685c:	3301      	adds	r3, #1
 800685e:	6123      	str	r3, [r4, #16]
 8006860:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006864:	2b00      	cmp	r3, #0
 8006866:	d0a2      	beq.n	80067ae <_printf_float+0xa2>
 8006868:	232d      	movs	r3, #45	@ 0x2d
 800686a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800686e:	e79e      	b.n	80067ae <_printf_float+0xa2>
 8006870:	9a06      	ldr	r2, [sp, #24]
 8006872:	2a47      	cmp	r2, #71	@ 0x47
 8006874:	d1c2      	bne.n	80067fc <_printf_float+0xf0>
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1c0      	bne.n	80067fc <_printf_float+0xf0>
 800687a:	2301      	movs	r3, #1
 800687c:	e7bd      	b.n	80067fa <_printf_float+0xee>
 800687e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006882:	d9db      	bls.n	800683c <_printf_float+0x130>
 8006884:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006888:	d118      	bne.n	80068bc <_printf_float+0x1b0>
 800688a:	2900      	cmp	r1, #0
 800688c:	6863      	ldr	r3, [r4, #4]
 800688e:	dd0b      	ble.n	80068a8 <_printf_float+0x19c>
 8006890:	6121      	str	r1, [r4, #16]
 8006892:	b913      	cbnz	r3, 800689a <_printf_float+0x18e>
 8006894:	6822      	ldr	r2, [r4, #0]
 8006896:	07d0      	lsls	r0, r2, #31
 8006898:	d502      	bpl.n	80068a0 <_printf_float+0x194>
 800689a:	3301      	adds	r3, #1
 800689c:	440b      	add	r3, r1
 800689e:	6123      	str	r3, [r4, #16]
 80068a0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80068a2:	f04f 0900 	mov.w	r9, #0
 80068a6:	e7db      	b.n	8006860 <_printf_float+0x154>
 80068a8:	b913      	cbnz	r3, 80068b0 <_printf_float+0x1a4>
 80068aa:	6822      	ldr	r2, [r4, #0]
 80068ac:	07d2      	lsls	r2, r2, #31
 80068ae:	d501      	bpl.n	80068b4 <_printf_float+0x1a8>
 80068b0:	3302      	adds	r3, #2
 80068b2:	e7f4      	b.n	800689e <_printf_float+0x192>
 80068b4:	2301      	movs	r3, #1
 80068b6:	e7f2      	b.n	800689e <_printf_float+0x192>
 80068b8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80068bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068be:	4299      	cmp	r1, r3
 80068c0:	db05      	blt.n	80068ce <_printf_float+0x1c2>
 80068c2:	6823      	ldr	r3, [r4, #0]
 80068c4:	6121      	str	r1, [r4, #16]
 80068c6:	07d8      	lsls	r0, r3, #31
 80068c8:	d5ea      	bpl.n	80068a0 <_printf_float+0x194>
 80068ca:	1c4b      	adds	r3, r1, #1
 80068cc:	e7e7      	b.n	800689e <_printf_float+0x192>
 80068ce:	2900      	cmp	r1, #0
 80068d0:	bfd4      	ite	le
 80068d2:	f1c1 0202 	rsble	r2, r1, #2
 80068d6:	2201      	movgt	r2, #1
 80068d8:	4413      	add	r3, r2
 80068da:	e7e0      	b.n	800689e <_printf_float+0x192>
 80068dc:	6823      	ldr	r3, [r4, #0]
 80068de:	055a      	lsls	r2, r3, #21
 80068e0:	d407      	bmi.n	80068f2 <_printf_float+0x1e6>
 80068e2:	6923      	ldr	r3, [r4, #16]
 80068e4:	4642      	mov	r2, r8
 80068e6:	4631      	mov	r1, r6
 80068e8:	4628      	mov	r0, r5
 80068ea:	47b8      	blx	r7
 80068ec:	3001      	adds	r0, #1
 80068ee:	d12b      	bne.n	8006948 <_printf_float+0x23c>
 80068f0:	e767      	b.n	80067c2 <_printf_float+0xb6>
 80068f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80068f6:	f240 80dd 	bls.w	8006ab4 <_printf_float+0x3a8>
 80068fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80068fe:	2200      	movs	r2, #0
 8006900:	2300      	movs	r3, #0
 8006902:	f7fa f8e1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006906:	2800      	cmp	r0, #0
 8006908:	d033      	beq.n	8006972 <_printf_float+0x266>
 800690a:	4a37      	ldr	r2, [pc, #220]	@ (80069e8 <_printf_float+0x2dc>)
 800690c:	2301      	movs	r3, #1
 800690e:	4631      	mov	r1, r6
 8006910:	4628      	mov	r0, r5
 8006912:	47b8      	blx	r7
 8006914:	3001      	adds	r0, #1
 8006916:	f43f af54 	beq.w	80067c2 <_printf_float+0xb6>
 800691a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800691e:	4543      	cmp	r3, r8
 8006920:	db02      	blt.n	8006928 <_printf_float+0x21c>
 8006922:	6823      	ldr	r3, [r4, #0]
 8006924:	07d8      	lsls	r0, r3, #31
 8006926:	d50f      	bpl.n	8006948 <_printf_float+0x23c>
 8006928:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800692c:	4631      	mov	r1, r6
 800692e:	4628      	mov	r0, r5
 8006930:	47b8      	blx	r7
 8006932:	3001      	adds	r0, #1
 8006934:	f43f af45 	beq.w	80067c2 <_printf_float+0xb6>
 8006938:	f04f 0900 	mov.w	r9, #0
 800693c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006940:	f104 0a1a 	add.w	sl, r4, #26
 8006944:	45c8      	cmp	r8, r9
 8006946:	dc09      	bgt.n	800695c <_printf_float+0x250>
 8006948:	6823      	ldr	r3, [r4, #0]
 800694a:	079b      	lsls	r3, r3, #30
 800694c:	f100 8103 	bmi.w	8006b56 <_printf_float+0x44a>
 8006950:	68e0      	ldr	r0, [r4, #12]
 8006952:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006954:	4298      	cmp	r0, r3
 8006956:	bfb8      	it	lt
 8006958:	4618      	movlt	r0, r3
 800695a:	e734      	b.n	80067c6 <_printf_float+0xba>
 800695c:	2301      	movs	r3, #1
 800695e:	4652      	mov	r2, sl
 8006960:	4631      	mov	r1, r6
 8006962:	4628      	mov	r0, r5
 8006964:	47b8      	blx	r7
 8006966:	3001      	adds	r0, #1
 8006968:	f43f af2b 	beq.w	80067c2 <_printf_float+0xb6>
 800696c:	f109 0901 	add.w	r9, r9, #1
 8006970:	e7e8      	b.n	8006944 <_printf_float+0x238>
 8006972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006974:	2b00      	cmp	r3, #0
 8006976:	dc39      	bgt.n	80069ec <_printf_float+0x2e0>
 8006978:	4a1b      	ldr	r2, [pc, #108]	@ (80069e8 <_printf_float+0x2dc>)
 800697a:	2301      	movs	r3, #1
 800697c:	4631      	mov	r1, r6
 800697e:	4628      	mov	r0, r5
 8006980:	47b8      	blx	r7
 8006982:	3001      	adds	r0, #1
 8006984:	f43f af1d 	beq.w	80067c2 <_printf_float+0xb6>
 8006988:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800698c:	ea59 0303 	orrs.w	r3, r9, r3
 8006990:	d102      	bne.n	8006998 <_printf_float+0x28c>
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	07d9      	lsls	r1, r3, #31
 8006996:	d5d7      	bpl.n	8006948 <_printf_float+0x23c>
 8006998:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800699c:	4631      	mov	r1, r6
 800699e:	4628      	mov	r0, r5
 80069a0:	47b8      	blx	r7
 80069a2:	3001      	adds	r0, #1
 80069a4:	f43f af0d 	beq.w	80067c2 <_printf_float+0xb6>
 80069a8:	f04f 0a00 	mov.w	sl, #0
 80069ac:	f104 0b1a 	add.w	fp, r4, #26
 80069b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069b2:	425b      	negs	r3, r3
 80069b4:	4553      	cmp	r3, sl
 80069b6:	dc01      	bgt.n	80069bc <_printf_float+0x2b0>
 80069b8:	464b      	mov	r3, r9
 80069ba:	e793      	b.n	80068e4 <_printf_float+0x1d8>
 80069bc:	2301      	movs	r3, #1
 80069be:	465a      	mov	r2, fp
 80069c0:	4631      	mov	r1, r6
 80069c2:	4628      	mov	r0, r5
 80069c4:	47b8      	blx	r7
 80069c6:	3001      	adds	r0, #1
 80069c8:	f43f aefb 	beq.w	80067c2 <_printf_float+0xb6>
 80069cc:	f10a 0a01 	add.w	sl, sl, #1
 80069d0:	e7ee      	b.n	80069b0 <_printf_float+0x2a4>
 80069d2:	bf00      	nop
 80069d4:	7fefffff 	.word	0x7fefffff
 80069d8:	0800d08c 	.word	0x0800d08c
 80069dc:	0800d090 	.word	0x0800d090
 80069e0:	0800d094 	.word	0x0800d094
 80069e4:	0800d098 	.word	0x0800d098
 80069e8:	0800d09c 	.word	0x0800d09c
 80069ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80069ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80069f2:	4553      	cmp	r3, sl
 80069f4:	bfa8      	it	ge
 80069f6:	4653      	movge	r3, sl
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	4699      	mov	r9, r3
 80069fc:	dc36      	bgt.n	8006a6c <_printf_float+0x360>
 80069fe:	f04f 0b00 	mov.w	fp, #0
 8006a02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a06:	f104 021a 	add.w	r2, r4, #26
 8006a0a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a0c:	9306      	str	r3, [sp, #24]
 8006a0e:	eba3 0309 	sub.w	r3, r3, r9
 8006a12:	455b      	cmp	r3, fp
 8006a14:	dc31      	bgt.n	8006a7a <_printf_float+0x36e>
 8006a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a18:	459a      	cmp	sl, r3
 8006a1a:	dc3a      	bgt.n	8006a92 <_printf_float+0x386>
 8006a1c:	6823      	ldr	r3, [r4, #0]
 8006a1e:	07da      	lsls	r2, r3, #31
 8006a20:	d437      	bmi.n	8006a92 <_printf_float+0x386>
 8006a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a24:	ebaa 0903 	sub.w	r9, sl, r3
 8006a28:	9b06      	ldr	r3, [sp, #24]
 8006a2a:	ebaa 0303 	sub.w	r3, sl, r3
 8006a2e:	4599      	cmp	r9, r3
 8006a30:	bfa8      	it	ge
 8006a32:	4699      	movge	r9, r3
 8006a34:	f1b9 0f00 	cmp.w	r9, #0
 8006a38:	dc33      	bgt.n	8006aa2 <_printf_float+0x396>
 8006a3a:	f04f 0800 	mov.w	r8, #0
 8006a3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a42:	f104 0b1a 	add.w	fp, r4, #26
 8006a46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a48:	ebaa 0303 	sub.w	r3, sl, r3
 8006a4c:	eba3 0309 	sub.w	r3, r3, r9
 8006a50:	4543      	cmp	r3, r8
 8006a52:	f77f af79 	ble.w	8006948 <_printf_float+0x23c>
 8006a56:	2301      	movs	r3, #1
 8006a58:	465a      	mov	r2, fp
 8006a5a:	4631      	mov	r1, r6
 8006a5c:	4628      	mov	r0, r5
 8006a5e:	47b8      	blx	r7
 8006a60:	3001      	adds	r0, #1
 8006a62:	f43f aeae 	beq.w	80067c2 <_printf_float+0xb6>
 8006a66:	f108 0801 	add.w	r8, r8, #1
 8006a6a:	e7ec      	b.n	8006a46 <_printf_float+0x33a>
 8006a6c:	4642      	mov	r2, r8
 8006a6e:	4631      	mov	r1, r6
 8006a70:	4628      	mov	r0, r5
 8006a72:	47b8      	blx	r7
 8006a74:	3001      	adds	r0, #1
 8006a76:	d1c2      	bne.n	80069fe <_printf_float+0x2f2>
 8006a78:	e6a3      	b.n	80067c2 <_printf_float+0xb6>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	4631      	mov	r1, r6
 8006a7e:	4628      	mov	r0, r5
 8006a80:	9206      	str	r2, [sp, #24]
 8006a82:	47b8      	blx	r7
 8006a84:	3001      	adds	r0, #1
 8006a86:	f43f ae9c 	beq.w	80067c2 <_printf_float+0xb6>
 8006a8a:	9a06      	ldr	r2, [sp, #24]
 8006a8c:	f10b 0b01 	add.w	fp, fp, #1
 8006a90:	e7bb      	b.n	8006a0a <_printf_float+0x2fe>
 8006a92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a96:	4631      	mov	r1, r6
 8006a98:	4628      	mov	r0, r5
 8006a9a:	47b8      	blx	r7
 8006a9c:	3001      	adds	r0, #1
 8006a9e:	d1c0      	bne.n	8006a22 <_printf_float+0x316>
 8006aa0:	e68f      	b.n	80067c2 <_printf_float+0xb6>
 8006aa2:	9a06      	ldr	r2, [sp, #24]
 8006aa4:	464b      	mov	r3, r9
 8006aa6:	4442      	add	r2, r8
 8006aa8:	4631      	mov	r1, r6
 8006aaa:	4628      	mov	r0, r5
 8006aac:	47b8      	blx	r7
 8006aae:	3001      	adds	r0, #1
 8006ab0:	d1c3      	bne.n	8006a3a <_printf_float+0x32e>
 8006ab2:	e686      	b.n	80067c2 <_printf_float+0xb6>
 8006ab4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ab8:	f1ba 0f01 	cmp.w	sl, #1
 8006abc:	dc01      	bgt.n	8006ac2 <_printf_float+0x3b6>
 8006abe:	07db      	lsls	r3, r3, #31
 8006ac0:	d536      	bpl.n	8006b30 <_printf_float+0x424>
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	4642      	mov	r2, r8
 8006ac6:	4631      	mov	r1, r6
 8006ac8:	4628      	mov	r0, r5
 8006aca:	47b8      	blx	r7
 8006acc:	3001      	adds	r0, #1
 8006ace:	f43f ae78 	beq.w	80067c2 <_printf_float+0xb6>
 8006ad2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ad6:	4631      	mov	r1, r6
 8006ad8:	4628      	mov	r0, r5
 8006ada:	47b8      	blx	r7
 8006adc:	3001      	adds	r0, #1
 8006ade:	f43f ae70 	beq.w	80067c2 <_printf_float+0xb6>
 8006ae2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	2300      	movs	r3, #0
 8006aea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006aee:	f7f9 ffeb 	bl	8000ac8 <__aeabi_dcmpeq>
 8006af2:	b9c0      	cbnz	r0, 8006b26 <_printf_float+0x41a>
 8006af4:	4653      	mov	r3, sl
 8006af6:	f108 0201 	add.w	r2, r8, #1
 8006afa:	4631      	mov	r1, r6
 8006afc:	4628      	mov	r0, r5
 8006afe:	47b8      	blx	r7
 8006b00:	3001      	adds	r0, #1
 8006b02:	d10c      	bne.n	8006b1e <_printf_float+0x412>
 8006b04:	e65d      	b.n	80067c2 <_printf_float+0xb6>
 8006b06:	2301      	movs	r3, #1
 8006b08:	465a      	mov	r2, fp
 8006b0a:	4631      	mov	r1, r6
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	47b8      	blx	r7
 8006b10:	3001      	adds	r0, #1
 8006b12:	f43f ae56 	beq.w	80067c2 <_printf_float+0xb6>
 8006b16:	f108 0801 	add.w	r8, r8, #1
 8006b1a:	45d0      	cmp	r8, sl
 8006b1c:	dbf3      	blt.n	8006b06 <_printf_float+0x3fa>
 8006b1e:	464b      	mov	r3, r9
 8006b20:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b24:	e6df      	b.n	80068e6 <_printf_float+0x1da>
 8006b26:	f04f 0800 	mov.w	r8, #0
 8006b2a:	f104 0b1a 	add.w	fp, r4, #26
 8006b2e:	e7f4      	b.n	8006b1a <_printf_float+0x40e>
 8006b30:	2301      	movs	r3, #1
 8006b32:	4642      	mov	r2, r8
 8006b34:	e7e1      	b.n	8006afa <_printf_float+0x3ee>
 8006b36:	2301      	movs	r3, #1
 8006b38:	464a      	mov	r2, r9
 8006b3a:	4631      	mov	r1, r6
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	47b8      	blx	r7
 8006b40:	3001      	adds	r0, #1
 8006b42:	f43f ae3e 	beq.w	80067c2 <_printf_float+0xb6>
 8006b46:	f108 0801 	add.w	r8, r8, #1
 8006b4a:	68e3      	ldr	r3, [r4, #12]
 8006b4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b4e:	1a5b      	subs	r3, r3, r1
 8006b50:	4543      	cmp	r3, r8
 8006b52:	dcf0      	bgt.n	8006b36 <_printf_float+0x42a>
 8006b54:	e6fc      	b.n	8006950 <_printf_float+0x244>
 8006b56:	f04f 0800 	mov.w	r8, #0
 8006b5a:	f104 0919 	add.w	r9, r4, #25
 8006b5e:	e7f4      	b.n	8006b4a <_printf_float+0x43e>

08006b60 <_printf_common>:
 8006b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b64:	4616      	mov	r6, r2
 8006b66:	4698      	mov	r8, r3
 8006b68:	688a      	ldr	r2, [r1, #8]
 8006b6a:	690b      	ldr	r3, [r1, #16]
 8006b6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b70:	4293      	cmp	r3, r2
 8006b72:	bfb8      	it	lt
 8006b74:	4613      	movlt	r3, r2
 8006b76:	6033      	str	r3, [r6, #0]
 8006b78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b7c:	4607      	mov	r7, r0
 8006b7e:	460c      	mov	r4, r1
 8006b80:	b10a      	cbz	r2, 8006b86 <_printf_common+0x26>
 8006b82:	3301      	adds	r3, #1
 8006b84:	6033      	str	r3, [r6, #0]
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	0699      	lsls	r1, r3, #26
 8006b8a:	bf42      	ittt	mi
 8006b8c:	6833      	ldrmi	r3, [r6, #0]
 8006b8e:	3302      	addmi	r3, #2
 8006b90:	6033      	strmi	r3, [r6, #0]
 8006b92:	6825      	ldr	r5, [r4, #0]
 8006b94:	f015 0506 	ands.w	r5, r5, #6
 8006b98:	d106      	bne.n	8006ba8 <_printf_common+0x48>
 8006b9a:	f104 0a19 	add.w	sl, r4, #25
 8006b9e:	68e3      	ldr	r3, [r4, #12]
 8006ba0:	6832      	ldr	r2, [r6, #0]
 8006ba2:	1a9b      	subs	r3, r3, r2
 8006ba4:	42ab      	cmp	r3, r5
 8006ba6:	dc26      	bgt.n	8006bf6 <_printf_common+0x96>
 8006ba8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006bac:	6822      	ldr	r2, [r4, #0]
 8006bae:	3b00      	subs	r3, #0
 8006bb0:	bf18      	it	ne
 8006bb2:	2301      	movne	r3, #1
 8006bb4:	0692      	lsls	r2, r2, #26
 8006bb6:	d42b      	bmi.n	8006c10 <_printf_common+0xb0>
 8006bb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006bbc:	4641      	mov	r1, r8
 8006bbe:	4638      	mov	r0, r7
 8006bc0:	47c8      	blx	r9
 8006bc2:	3001      	adds	r0, #1
 8006bc4:	d01e      	beq.n	8006c04 <_printf_common+0xa4>
 8006bc6:	6823      	ldr	r3, [r4, #0]
 8006bc8:	6922      	ldr	r2, [r4, #16]
 8006bca:	f003 0306 	and.w	r3, r3, #6
 8006bce:	2b04      	cmp	r3, #4
 8006bd0:	bf02      	ittt	eq
 8006bd2:	68e5      	ldreq	r5, [r4, #12]
 8006bd4:	6833      	ldreq	r3, [r6, #0]
 8006bd6:	1aed      	subeq	r5, r5, r3
 8006bd8:	68a3      	ldr	r3, [r4, #8]
 8006bda:	bf0c      	ite	eq
 8006bdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006be0:	2500      	movne	r5, #0
 8006be2:	4293      	cmp	r3, r2
 8006be4:	bfc4      	itt	gt
 8006be6:	1a9b      	subgt	r3, r3, r2
 8006be8:	18ed      	addgt	r5, r5, r3
 8006bea:	2600      	movs	r6, #0
 8006bec:	341a      	adds	r4, #26
 8006bee:	42b5      	cmp	r5, r6
 8006bf0:	d11a      	bne.n	8006c28 <_printf_common+0xc8>
 8006bf2:	2000      	movs	r0, #0
 8006bf4:	e008      	b.n	8006c08 <_printf_common+0xa8>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	4652      	mov	r2, sl
 8006bfa:	4641      	mov	r1, r8
 8006bfc:	4638      	mov	r0, r7
 8006bfe:	47c8      	blx	r9
 8006c00:	3001      	adds	r0, #1
 8006c02:	d103      	bne.n	8006c0c <_printf_common+0xac>
 8006c04:	f04f 30ff 	mov.w	r0, #4294967295
 8006c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c0c:	3501      	adds	r5, #1
 8006c0e:	e7c6      	b.n	8006b9e <_printf_common+0x3e>
 8006c10:	18e1      	adds	r1, r4, r3
 8006c12:	1c5a      	adds	r2, r3, #1
 8006c14:	2030      	movs	r0, #48	@ 0x30
 8006c16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c1a:	4422      	add	r2, r4
 8006c1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c24:	3302      	adds	r3, #2
 8006c26:	e7c7      	b.n	8006bb8 <_printf_common+0x58>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	4622      	mov	r2, r4
 8006c2c:	4641      	mov	r1, r8
 8006c2e:	4638      	mov	r0, r7
 8006c30:	47c8      	blx	r9
 8006c32:	3001      	adds	r0, #1
 8006c34:	d0e6      	beq.n	8006c04 <_printf_common+0xa4>
 8006c36:	3601      	adds	r6, #1
 8006c38:	e7d9      	b.n	8006bee <_printf_common+0x8e>
	...

08006c3c <_printf_i>:
 8006c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c40:	7e0f      	ldrb	r7, [r1, #24]
 8006c42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c44:	2f78      	cmp	r7, #120	@ 0x78
 8006c46:	4691      	mov	r9, r2
 8006c48:	4680      	mov	r8, r0
 8006c4a:	460c      	mov	r4, r1
 8006c4c:	469a      	mov	sl, r3
 8006c4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c52:	d807      	bhi.n	8006c64 <_printf_i+0x28>
 8006c54:	2f62      	cmp	r7, #98	@ 0x62
 8006c56:	d80a      	bhi.n	8006c6e <_printf_i+0x32>
 8006c58:	2f00      	cmp	r7, #0
 8006c5a:	f000 80d2 	beq.w	8006e02 <_printf_i+0x1c6>
 8006c5e:	2f58      	cmp	r7, #88	@ 0x58
 8006c60:	f000 80b9 	beq.w	8006dd6 <_printf_i+0x19a>
 8006c64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c6c:	e03a      	b.n	8006ce4 <_printf_i+0xa8>
 8006c6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c72:	2b15      	cmp	r3, #21
 8006c74:	d8f6      	bhi.n	8006c64 <_printf_i+0x28>
 8006c76:	a101      	add	r1, pc, #4	@ (adr r1, 8006c7c <_printf_i+0x40>)
 8006c78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c7c:	08006cd5 	.word	0x08006cd5
 8006c80:	08006ce9 	.word	0x08006ce9
 8006c84:	08006c65 	.word	0x08006c65
 8006c88:	08006c65 	.word	0x08006c65
 8006c8c:	08006c65 	.word	0x08006c65
 8006c90:	08006c65 	.word	0x08006c65
 8006c94:	08006ce9 	.word	0x08006ce9
 8006c98:	08006c65 	.word	0x08006c65
 8006c9c:	08006c65 	.word	0x08006c65
 8006ca0:	08006c65 	.word	0x08006c65
 8006ca4:	08006c65 	.word	0x08006c65
 8006ca8:	08006de9 	.word	0x08006de9
 8006cac:	08006d13 	.word	0x08006d13
 8006cb0:	08006da3 	.word	0x08006da3
 8006cb4:	08006c65 	.word	0x08006c65
 8006cb8:	08006c65 	.word	0x08006c65
 8006cbc:	08006e0b 	.word	0x08006e0b
 8006cc0:	08006c65 	.word	0x08006c65
 8006cc4:	08006d13 	.word	0x08006d13
 8006cc8:	08006c65 	.word	0x08006c65
 8006ccc:	08006c65 	.word	0x08006c65
 8006cd0:	08006dab 	.word	0x08006dab
 8006cd4:	6833      	ldr	r3, [r6, #0]
 8006cd6:	1d1a      	adds	r2, r3, #4
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	6032      	str	r2, [r6, #0]
 8006cdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ce0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e09d      	b.n	8006e24 <_printf_i+0x1e8>
 8006ce8:	6833      	ldr	r3, [r6, #0]
 8006cea:	6820      	ldr	r0, [r4, #0]
 8006cec:	1d19      	adds	r1, r3, #4
 8006cee:	6031      	str	r1, [r6, #0]
 8006cf0:	0606      	lsls	r6, r0, #24
 8006cf2:	d501      	bpl.n	8006cf8 <_printf_i+0xbc>
 8006cf4:	681d      	ldr	r5, [r3, #0]
 8006cf6:	e003      	b.n	8006d00 <_printf_i+0xc4>
 8006cf8:	0645      	lsls	r5, r0, #25
 8006cfa:	d5fb      	bpl.n	8006cf4 <_printf_i+0xb8>
 8006cfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d00:	2d00      	cmp	r5, #0
 8006d02:	da03      	bge.n	8006d0c <_printf_i+0xd0>
 8006d04:	232d      	movs	r3, #45	@ 0x2d
 8006d06:	426d      	negs	r5, r5
 8006d08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d0c:	4859      	ldr	r0, [pc, #356]	@ (8006e74 <_printf_i+0x238>)
 8006d0e:	230a      	movs	r3, #10
 8006d10:	e011      	b.n	8006d36 <_printf_i+0xfa>
 8006d12:	6821      	ldr	r1, [r4, #0]
 8006d14:	6833      	ldr	r3, [r6, #0]
 8006d16:	0608      	lsls	r0, r1, #24
 8006d18:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d1c:	d402      	bmi.n	8006d24 <_printf_i+0xe8>
 8006d1e:	0649      	lsls	r1, r1, #25
 8006d20:	bf48      	it	mi
 8006d22:	b2ad      	uxthmi	r5, r5
 8006d24:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d26:	4853      	ldr	r0, [pc, #332]	@ (8006e74 <_printf_i+0x238>)
 8006d28:	6033      	str	r3, [r6, #0]
 8006d2a:	bf14      	ite	ne
 8006d2c:	230a      	movne	r3, #10
 8006d2e:	2308      	moveq	r3, #8
 8006d30:	2100      	movs	r1, #0
 8006d32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d36:	6866      	ldr	r6, [r4, #4]
 8006d38:	60a6      	str	r6, [r4, #8]
 8006d3a:	2e00      	cmp	r6, #0
 8006d3c:	bfa2      	ittt	ge
 8006d3e:	6821      	ldrge	r1, [r4, #0]
 8006d40:	f021 0104 	bicge.w	r1, r1, #4
 8006d44:	6021      	strge	r1, [r4, #0]
 8006d46:	b90d      	cbnz	r5, 8006d4c <_printf_i+0x110>
 8006d48:	2e00      	cmp	r6, #0
 8006d4a:	d04b      	beq.n	8006de4 <_printf_i+0x1a8>
 8006d4c:	4616      	mov	r6, r2
 8006d4e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d52:	fb03 5711 	mls	r7, r3, r1, r5
 8006d56:	5dc7      	ldrb	r7, [r0, r7]
 8006d58:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d5c:	462f      	mov	r7, r5
 8006d5e:	42bb      	cmp	r3, r7
 8006d60:	460d      	mov	r5, r1
 8006d62:	d9f4      	bls.n	8006d4e <_printf_i+0x112>
 8006d64:	2b08      	cmp	r3, #8
 8006d66:	d10b      	bne.n	8006d80 <_printf_i+0x144>
 8006d68:	6823      	ldr	r3, [r4, #0]
 8006d6a:	07df      	lsls	r7, r3, #31
 8006d6c:	d508      	bpl.n	8006d80 <_printf_i+0x144>
 8006d6e:	6923      	ldr	r3, [r4, #16]
 8006d70:	6861      	ldr	r1, [r4, #4]
 8006d72:	4299      	cmp	r1, r3
 8006d74:	bfde      	ittt	le
 8006d76:	2330      	movle	r3, #48	@ 0x30
 8006d78:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d7c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d80:	1b92      	subs	r2, r2, r6
 8006d82:	6122      	str	r2, [r4, #16]
 8006d84:	f8cd a000 	str.w	sl, [sp]
 8006d88:	464b      	mov	r3, r9
 8006d8a:	aa03      	add	r2, sp, #12
 8006d8c:	4621      	mov	r1, r4
 8006d8e:	4640      	mov	r0, r8
 8006d90:	f7ff fee6 	bl	8006b60 <_printf_common>
 8006d94:	3001      	adds	r0, #1
 8006d96:	d14a      	bne.n	8006e2e <_printf_i+0x1f2>
 8006d98:	f04f 30ff 	mov.w	r0, #4294967295
 8006d9c:	b004      	add	sp, #16
 8006d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006da2:	6823      	ldr	r3, [r4, #0]
 8006da4:	f043 0320 	orr.w	r3, r3, #32
 8006da8:	6023      	str	r3, [r4, #0]
 8006daa:	4833      	ldr	r0, [pc, #204]	@ (8006e78 <_printf_i+0x23c>)
 8006dac:	2778      	movs	r7, #120	@ 0x78
 8006dae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006db2:	6823      	ldr	r3, [r4, #0]
 8006db4:	6831      	ldr	r1, [r6, #0]
 8006db6:	061f      	lsls	r7, r3, #24
 8006db8:	f851 5b04 	ldr.w	r5, [r1], #4
 8006dbc:	d402      	bmi.n	8006dc4 <_printf_i+0x188>
 8006dbe:	065f      	lsls	r7, r3, #25
 8006dc0:	bf48      	it	mi
 8006dc2:	b2ad      	uxthmi	r5, r5
 8006dc4:	6031      	str	r1, [r6, #0]
 8006dc6:	07d9      	lsls	r1, r3, #31
 8006dc8:	bf44      	itt	mi
 8006dca:	f043 0320 	orrmi.w	r3, r3, #32
 8006dce:	6023      	strmi	r3, [r4, #0]
 8006dd0:	b11d      	cbz	r5, 8006dda <_printf_i+0x19e>
 8006dd2:	2310      	movs	r3, #16
 8006dd4:	e7ac      	b.n	8006d30 <_printf_i+0xf4>
 8006dd6:	4827      	ldr	r0, [pc, #156]	@ (8006e74 <_printf_i+0x238>)
 8006dd8:	e7e9      	b.n	8006dae <_printf_i+0x172>
 8006dda:	6823      	ldr	r3, [r4, #0]
 8006ddc:	f023 0320 	bic.w	r3, r3, #32
 8006de0:	6023      	str	r3, [r4, #0]
 8006de2:	e7f6      	b.n	8006dd2 <_printf_i+0x196>
 8006de4:	4616      	mov	r6, r2
 8006de6:	e7bd      	b.n	8006d64 <_printf_i+0x128>
 8006de8:	6833      	ldr	r3, [r6, #0]
 8006dea:	6825      	ldr	r5, [r4, #0]
 8006dec:	6961      	ldr	r1, [r4, #20]
 8006dee:	1d18      	adds	r0, r3, #4
 8006df0:	6030      	str	r0, [r6, #0]
 8006df2:	062e      	lsls	r6, r5, #24
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	d501      	bpl.n	8006dfc <_printf_i+0x1c0>
 8006df8:	6019      	str	r1, [r3, #0]
 8006dfa:	e002      	b.n	8006e02 <_printf_i+0x1c6>
 8006dfc:	0668      	lsls	r0, r5, #25
 8006dfe:	d5fb      	bpl.n	8006df8 <_printf_i+0x1bc>
 8006e00:	8019      	strh	r1, [r3, #0]
 8006e02:	2300      	movs	r3, #0
 8006e04:	6123      	str	r3, [r4, #16]
 8006e06:	4616      	mov	r6, r2
 8006e08:	e7bc      	b.n	8006d84 <_printf_i+0x148>
 8006e0a:	6833      	ldr	r3, [r6, #0]
 8006e0c:	1d1a      	adds	r2, r3, #4
 8006e0e:	6032      	str	r2, [r6, #0]
 8006e10:	681e      	ldr	r6, [r3, #0]
 8006e12:	6862      	ldr	r2, [r4, #4]
 8006e14:	2100      	movs	r1, #0
 8006e16:	4630      	mov	r0, r6
 8006e18:	f7f9 f9da 	bl	80001d0 <memchr>
 8006e1c:	b108      	cbz	r0, 8006e22 <_printf_i+0x1e6>
 8006e1e:	1b80      	subs	r0, r0, r6
 8006e20:	6060      	str	r0, [r4, #4]
 8006e22:	6863      	ldr	r3, [r4, #4]
 8006e24:	6123      	str	r3, [r4, #16]
 8006e26:	2300      	movs	r3, #0
 8006e28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e2c:	e7aa      	b.n	8006d84 <_printf_i+0x148>
 8006e2e:	6923      	ldr	r3, [r4, #16]
 8006e30:	4632      	mov	r2, r6
 8006e32:	4649      	mov	r1, r9
 8006e34:	4640      	mov	r0, r8
 8006e36:	47d0      	blx	sl
 8006e38:	3001      	adds	r0, #1
 8006e3a:	d0ad      	beq.n	8006d98 <_printf_i+0x15c>
 8006e3c:	6823      	ldr	r3, [r4, #0]
 8006e3e:	079b      	lsls	r3, r3, #30
 8006e40:	d413      	bmi.n	8006e6a <_printf_i+0x22e>
 8006e42:	68e0      	ldr	r0, [r4, #12]
 8006e44:	9b03      	ldr	r3, [sp, #12]
 8006e46:	4298      	cmp	r0, r3
 8006e48:	bfb8      	it	lt
 8006e4a:	4618      	movlt	r0, r3
 8006e4c:	e7a6      	b.n	8006d9c <_printf_i+0x160>
 8006e4e:	2301      	movs	r3, #1
 8006e50:	4632      	mov	r2, r6
 8006e52:	4649      	mov	r1, r9
 8006e54:	4640      	mov	r0, r8
 8006e56:	47d0      	blx	sl
 8006e58:	3001      	adds	r0, #1
 8006e5a:	d09d      	beq.n	8006d98 <_printf_i+0x15c>
 8006e5c:	3501      	adds	r5, #1
 8006e5e:	68e3      	ldr	r3, [r4, #12]
 8006e60:	9903      	ldr	r1, [sp, #12]
 8006e62:	1a5b      	subs	r3, r3, r1
 8006e64:	42ab      	cmp	r3, r5
 8006e66:	dcf2      	bgt.n	8006e4e <_printf_i+0x212>
 8006e68:	e7eb      	b.n	8006e42 <_printf_i+0x206>
 8006e6a:	2500      	movs	r5, #0
 8006e6c:	f104 0619 	add.w	r6, r4, #25
 8006e70:	e7f5      	b.n	8006e5e <_printf_i+0x222>
 8006e72:	bf00      	nop
 8006e74:	0800d09e 	.word	0x0800d09e
 8006e78:	0800d0af 	.word	0x0800d0af

08006e7c <_scanf_float>:
 8006e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e80:	b087      	sub	sp, #28
 8006e82:	4617      	mov	r7, r2
 8006e84:	9303      	str	r3, [sp, #12]
 8006e86:	688b      	ldr	r3, [r1, #8]
 8006e88:	1e5a      	subs	r2, r3, #1
 8006e8a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006e8e:	bf81      	itttt	hi
 8006e90:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006e94:	eb03 0b05 	addhi.w	fp, r3, r5
 8006e98:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006e9c:	608b      	strhi	r3, [r1, #8]
 8006e9e:	680b      	ldr	r3, [r1, #0]
 8006ea0:	460a      	mov	r2, r1
 8006ea2:	f04f 0500 	mov.w	r5, #0
 8006ea6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006eaa:	f842 3b1c 	str.w	r3, [r2], #28
 8006eae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006eb2:	4680      	mov	r8, r0
 8006eb4:	460c      	mov	r4, r1
 8006eb6:	bf98      	it	ls
 8006eb8:	f04f 0b00 	movls.w	fp, #0
 8006ebc:	9201      	str	r2, [sp, #4]
 8006ebe:	4616      	mov	r6, r2
 8006ec0:	46aa      	mov	sl, r5
 8006ec2:	46a9      	mov	r9, r5
 8006ec4:	9502      	str	r5, [sp, #8]
 8006ec6:	68a2      	ldr	r2, [r4, #8]
 8006ec8:	b152      	cbz	r2, 8006ee0 <_scanf_float+0x64>
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	2b4e      	cmp	r3, #78	@ 0x4e
 8006ed0:	d864      	bhi.n	8006f9c <_scanf_float+0x120>
 8006ed2:	2b40      	cmp	r3, #64	@ 0x40
 8006ed4:	d83c      	bhi.n	8006f50 <_scanf_float+0xd4>
 8006ed6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006eda:	b2c8      	uxtb	r0, r1
 8006edc:	280e      	cmp	r0, #14
 8006ede:	d93a      	bls.n	8006f56 <_scanf_float+0xda>
 8006ee0:	f1b9 0f00 	cmp.w	r9, #0
 8006ee4:	d003      	beq.n	8006eee <_scanf_float+0x72>
 8006ee6:	6823      	ldr	r3, [r4, #0]
 8006ee8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006eec:	6023      	str	r3, [r4, #0]
 8006eee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ef2:	f1ba 0f01 	cmp.w	sl, #1
 8006ef6:	f200 8117 	bhi.w	8007128 <_scanf_float+0x2ac>
 8006efa:	9b01      	ldr	r3, [sp, #4]
 8006efc:	429e      	cmp	r6, r3
 8006efe:	f200 8108 	bhi.w	8007112 <_scanf_float+0x296>
 8006f02:	2001      	movs	r0, #1
 8006f04:	b007      	add	sp, #28
 8006f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f0a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006f0e:	2a0d      	cmp	r2, #13
 8006f10:	d8e6      	bhi.n	8006ee0 <_scanf_float+0x64>
 8006f12:	a101      	add	r1, pc, #4	@ (adr r1, 8006f18 <_scanf_float+0x9c>)
 8006f14:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006f18:	0800705f 	.word	0x0800705f
 8006f1c:	08006ee1 	.word	0x08006ee1
 8006f20:	08006ee1 	.word	0x08006ee1
 8006f24:	08006ee1 	.word	0x08006ee1
 8006f28:	080070bf 	.word	0x080070bf
 8006f2c:	08007097 	.word	0x08007097
 8006f30:	08006ee1 	.word	0x08006ee1
 8006f34:	08006ee1 	.word	0x08006ee1
 8006f38:	0800706d 	.word	0x0800706d
 8006f3c:	08006ee1 	.word	0x08006ee1
 8006f40:	08006ee1 	.word	0x08006ee1
 8006f44:	08006ee1 	.word	0x08006ee1
 8006f48:	08006ee1 	.word	0x08006ee1
 8006f4c:	08007025 	.word	0x08007025
 8006f50:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006f54:	e7db      	b.n	8006f0e <_scanf_float+0x92>
 8006f56:	290e      	cmp	r1, #14
 8006f58:	d8c2      	bhi.n	8006ee0 <_scanf_float+0x64>
 8006f5a:	a001      	add	r0, pc, #4	@ (adr r0, 8006f60 <_scanf_float+0xe4>)
 8006f5c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006f60:	08007015 	.word	0x08007015
 8006f64:	08006ee1 	.word	0x08006ee1
 8006f68:	08007015 	.word	0x08007015
 8006f6c:	080070ab 	.word	0x080070ab
 8006f70:	08006ee1 	.word	0x08006ee1
 8006f74:	08006fbd 	.word	0x08006fbd
 8006f78:	08006ffb 	.word	0x08006ffb
 8006f7c:	08006ffb 	.word	0x08006ffb
 8006f80:	08006ffb 	.word	0x08006ffb
 8006f84:	08006ffb 	.word	0x08006ffb
 8006f88:	08006ffb 	.word	0x08006ffb
 8006f8c:	08006ffb 	.word	0x08006ffb
 8006f90:	08006ffb 	.word	0x08006ffb
 8006f94:	08006ffb 	.word	0x08006ffb
 8006f98:	08006ffb 	.word	0x08006ffb
 8006f9c:	2b6e      	cmp	r3, #110	@ 0x6e
 8006f9e:	d809      	bhi.n	8006fb4 <_scanf_float+0x138>
 8006fa0:	2b60      	cmp	r3, #96	@ 0x60
 8006fa2:	d8b2      	bhi.n	8006f0a <_scanf_float+0x8e>
 8006fa4:	2b54      	cmp	r3, #84	@ 0x54
 8006fa6:	d07b      	beq.n	80070a0 <_scanf_float+0x224>
 8006fa8:	2b59      	cmp	r3, #89	@ 0x59
 8006faa:	d199      	bne.n	8006ee0 <_scanf_float+0x64>
 8006fac:	2d07      	cmp	r5, #7
 8006fae:	d197      	bne.n	8006ee0 <_scanf_float+0x64>
 8006fb0:	2508      	movs	r5, #8
 8006fb2:	e02c      	b.n	800700e <_scanf_float+0x192>
 8006fb4:	2b74      	cmp	r3, #116	@ 0x74
 8006fb6:	d073      	beq.n	80070a0 <_scanf_float+0x224>
 8006fb8:	2b79      	cmp	r3, #121	@ 0x79
 8006fba:	e7f6      	b.n	8006faa <_scanf_float+0x12e>
 8006fbc:	6821      	ldr	r1, [r4, #0]
 8006fbe:	05c8      	lsls	r0, r1, #23
 8006fc0:	d51b      	bpl.n	8006ffa <_scanf_float+0x17e>
 8006fc2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006fc6:	6021      	str	r1, [r4, #0]
 8006fc8:	f109 0901 	add.w	r9, r9, #1
 8006fcc:	f1bb 0f00 	cmp.w	fp, #0
 8006fd0:	d003      	beq.n	8006fda <_scanf_float+0x15e>
 8006fd2:	3201      	adds	r2, #1
 8006fd4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006fd8:	60a2      	str	r2, [r4, #8]
 8006fda:	68a3      	ldr	r3, [r4, #8]
 8006fdc:	3b01      	subs	r3, #1
 8006fde:	60a3      	str	r3, [r4, #8]
 8006fe0:	6923      	ldr	r3, [r4, #16]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	6123      	str	r3, [r4, #16]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	3b01      	subs	r3, #1
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	607b      	str	r3, [r7, #4]
 8006fee:	f340 8087 	ble.w	8007100 <_scanf_float+0x284>
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	3301      	adds	r3, #1
 8006ff6:	603b      	str	r3, [r7, #0]
 8006ff8:	e765      	b.n	8006ec6 <_scanf_float+0x4a>
 8006ffa:	eb1a 0105 	adds.w	r1, sl, r5
 8006ffe:	f47f af6f 	bne.w	8006ee0 <_scanf_float+0x64>
 8007002:	6822      	ldr	r2, [r4, #0]
 8007004:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007008:	6022      	str	r2, [r4, #0]
 800700a:	460d      	mov	r5, r1
 800700c:	468a      	mov	sl, r1
 800700e:	f806 3b01 	strb.w	r3, [r6], #1
 8007012:	e7e2      	b.n	8006fda <_scanf_float+0x15e>
 8007014:	6822      	ldr	r2, [r4, #0]
 8007016:	0610      	lsls	r0, r2, #24
 8007018:	f57f af62 	bpl.w	8006ee0 <_scanf_float+0x64>
 800701c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007020:	6022      	str	r2, [r4, #0]
 8007022:	e7f4      	b.n	800700e <_scanf_float+0x192>
 8007024:	f1ba 0f00 	cmp.w	sl, #0
 8007028:	d10e      	bne.n	8007048 <_scanf_float+0x1cc>
 800702a:	f1b9 0f00 	cmp.w	r9, #0
 800702e:	d10e      	bne.n	800704e <_scanf_float+0x1d2>
 8007030:	6822      	ldr	r2, [r4, #0]
 8007032:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007036:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800703a:	d108      	bne.n	800704e <_scanf_float+0x1d2>
 800703c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007040:	6022      	str	r2, [r4, #0]
 8007042:	f04f 0a01 	mov.w	sl, #1
 8007046:	e7e2      	b.n	800700e <_scanf_float+0x192>
 8007048:	f1ba 0f02 	cmp.w	sl, #2
 800704c:	d055      	beq.n	80070fa <_scanf_float+0x27e>
 800704e:	2d01      	cmp	r5, #1
 8007050:	d002      	beq.n	8007058 <_scanf_float+0x1dc>
 8007052:	2d04      	cmp	r5, #4
 8007054:	f47f af44 	bne.w	8006ee0 <_scanf_float+0x64>
 8007058:	3501      	adds	r5, #1
 800705a:	b2ed      	uxtb	r5, r5
 800705c:	e7d7      	b.n	800700e <_scanf_float+0x192>
 800705e:	f1ba 0f01 	cmp.w	sl, #1
 8007062:	f47f af3d 	bne.w	8006ee0 <_scanf_float+0x64>
 8007066:	f04f 0a02 	mov.w	sl, #2
 800706a:	e7d0      	b.n	800700e <_scanf_float+0x192>
 800706c:	b97d      	cbnz	r5, 800708e <_scanf_float+0x212>
 800706e:	f1b9 0f00 	cmp.w	r9, #0
 8007072:	f47f af38 	bne.w	8006ee6 <_scanf_float+0x6a>
 8007076:	6822      	ldr	r2, [r4, #0]
 8007078:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800707c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007080:	f040 8108 	bne.w	8007294 <_scanf_float+0x418>
 8007084:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007088:	6022      	str	r2, [r4, #0]
 800708a:	2501      	movs	r5, #1
 800708c:	e7bf      	b.n	800700e <_scanf_float+0x192>
 800708e:	2d03      	cmp	r5, #3
 8007090:	d0e2      	beq.n	8007058 <_scanf_float+0x1dc>
 8007092:	2d05      	cmp	r5, #5
 8007094:	e7de      	b.n	8007054 <_scanf_float+0x1d8>
 8007096:	2d02      	cmp	r5, #2
 8007098:	f47f af22 	bne.w	8006ee0 <_scanf_float+0x64>
 800709c:	2503      	movs	r5, #3
 800709e:	e7b6      	b.n	800700e <_scanf_float+0x192>
 80070a0:	2d06      	cmp	r5, #6
 80070a2:	f47f af1d 	bne.w	8006ee0 <_scanf_float+0x64>
 80070a6:	2507      	movs	r5, #7
 80070a8:	e7b1      	b.n	800700e <_scanf_float+0x192>
 80070aa:	6822      	ldr	r2, [r4, #0]
 80070ac:	0591      	lsls	r1, r2, #22
 80070ae:	f57f af17 	bpl.w	8006ee0 <_scanf_float+0x64>
 80070b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80070b6:	6022      	str	r2, [r4, #0]
 80070b8:	f8cd 9008 	str.w	r9, [sp, #8]
 80070bc:	e7a7      	b.n	800700e <_scanf_float+0x192>
 80070be:	6822      	ldr	r2, [r4, #0]
 80070c0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80070c4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80070c8:	d006      	beq.n	80070d8 <_scanf_float+0x25c>
 80070ca:	0550      	lsls	r0, r2, #21
 80070cc:	f57f af08 	bpl.w	8006ee0 <_scanf_float+0x64>
 80070d0:	f1b9 0f00 	cmp.w	r9, #0
 80070d4:	f000 80de 	beq.w	8007294 <_scanf_float+0x418>
 80070d8:	0591      	lsls	r1, r2, #22
 80070da:	bf58      	it	pl
 80070dc:	9902      	ldrpl	r1, [sp, #8]
 80070de:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80070e2:	bf58      	it	pl
 80070e4:	eba9 0101 	subpl.w	r1, r9, r1
 80070e8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80070ec:	bf58      	it	pl
 80070ee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80070f2:	6022      	str	r2, [r4, #0]
 80070f4:	f04f 0900 	mov.w	r9, #0
 80070f8:	e789      	b.n	800700e <_scanf_float+0x192>
 80070fa:	f04f 0a03 	mov.w	sl, #3
 80070fe:	e786      	b.n	800700e <_scanf_float+0x192>
 8007100:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007104:	4639      	mov	r1, r7
 8007106:	4640      	mov	r0, r8
 8007108:	4798      	blx	r3
 800710a:	2800      	cmp	r0, #0
 800710c:	f43f aedb 	beq.w	8006ec6 <_scanf_float+0x4a>
 8007110:	e6e6      	b.n	8006ee0 <_scanf_float+0x64>
 8007112:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007116:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800711a:	463a      	mov	r2, r7
 800711c:	4640      	mov	r0, r8
 800711e:	4798      	blx	r3
 8007120:	6923      	ldr	r3, [r4, #16]
 8007122:	3b01      	subs	r3, #1
 8007124:	6123      	str	r3, [r4, #16]
 8007126:	e6e8      	b.n	8006efa <_scanf_float+0x7e>
 8007128:	1e6b      	subs	r3, r5, #1
 800712a:	2b06      	cmp	r3, #6
 800712c:	d824      	bhi.n	8007178 <_scanf_float+0x2fc>
 800712e:	2d02      	cmp	r5, #2
 8007130:	d836      	bhi.n	80071a0 <_scanf_float+0x324>
 8007132:	9b01      	ldr	r3, [sp, #4]
 8007134:	429e      	cmp	r6, r3
 8007136:	f67f aee4 	bls.w	8006f02 <_scanf_float+0x86>
 800713a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800713e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007142:	463a      	mov	r2, r7
 8007144:	4640      	mov	r0, r8
 8007146:	4798      	blx	r3
 8007148:	6923      	ldr	r3, [r4, #16]
 800714a:	3b01      	subs	r3, #1
 800714c:	6123      	str	r3, [r4, #16]
 800714e:	e7f0      	b.n	8007132 <_scanf_float+0x2b6>
 8007150:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007154:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007158:	463a      	mov	r2, r7
 800715a:	4640      	mov	r0, r8
 800715c:	4798      	blx	r3
 800715e:	6923      	ldr	r3, [r4, #16]
 8007160:	3b01      	subs	r3, #1
 8007162:	6123      	str	r3, [r4, #16]
 8007164:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007168:	fa5f fa8a 	uxtb.w	sl, sl
 800716c:	f1ba 0f02 	cmp.w	sl, #2
 8007170:	d1ee      	bne.n	8007150 <_scanf_float+0x2d4>
 8007172:	3d03      	subs	r5, #3
 8007174:	b2ed      	uxtb	r5, r5
 8007176:	1b76      	subs	r6, r6, r5
 8007178:	6823      	ldr	r3, [r4, #0]
 800717a:	05da      	lsls	r2, r3, #23
 800717c:	d530      	bpl.n	80071e0 <_scanf_float+0x364>
 800717e:	055b      	lsls	r3, r3, #21
 8007180:	d511      	bpl.n	80071a6 <_scanf_float+0x32a>
 8007182:	9b01      	ldr	r3, [sp, #4]
 8007184:	429e      	cmp	r6, r3
 8007186:	f67f aebc 	bls.w	8006f02 <_scanf_float+0x86>
 800718a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800718e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007192:	463a      	mov	r2, r7
 8007194:	4640      	mov	r0, r8
 8007196:	4798      	blx	r3
 8007198:	6923      	ldr	r3, [r4, #16]
 800719a:	3b01      	subs	r3, #1
 800719c:	6123      	str	r3, [r4, #16]
 800719e:	e7f0      	b.n	8007182 <_scanf_float+0x306>
 80071a0:	46aa      	mov	sl, r5
 80071a2:	46b3      	mov	fp, r6
 80071a4:	e7de      	b.n	8007164 <_scanf_float+0x2e8>
 80071a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80071aa:	6923      	ldr	r3, [r4, #16]
 80071ac:	2965      	cmp	r1, #101	@ 0x65
 80071ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80071b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80071b6:	6123      	str	r3, [r4, #16]
 80071b8:	d00c      	beq.n	80071d4 <_scanf_float+0x358>
 80071ba:	2945      	cmp	r1, #69	@ 0x45
 80071bc:	d00a      	beq.n	80071d4 <_scanf_float+0x358>
 80071be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80071c2:	463a      	mov	r2, r7
 80071c4:	4640      	mov	r0, r8
 80071c6:	4798      	blx	r3
 80071c8:	6923      	ldr	r3, [r4, #16]
 80071ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80071ce:	3b01      	subs	r3, #1
 80071d0:	1eb5      	subs	r5, r6, #2
 80071d2:	6123      	str	r3, [r4, #16]
 80071d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80071d8:	463a      	mov	r2, r7
 80071da:	4640      	mov	r0, r8
 80071dc:	4798      	blx	r3
 80071de:	462e      	mov	r6, r5
 80071e0:	6822      	ldr	r2, [r4, #0]
 80071e2:	f012 0210 	ands.w	r2, r2, #16
 80071e6:	d001      	beq.n	80071ec <_scanf_float+0x370>
 80071e8:	2000      	movs	r0, #0
 80071ea:	e68b      	b.n	8006f04 <_scanf_float+0x88>
 80071ec:	7032      	strb	r2, [r6, #0]
 80071ee:	6823      	ldr	r3, [r4, #0]
 80071f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80071f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071f8:	d11c      	bne.n	8007234 <_scanf_float+0x3b8>
 80071fa:	9b02      	ldr	r3, [sp, #8]
 80071fc:	454b      	cmp	r3, r9
 80071fe:	eba3 0209 	sub.w	r2, r3, r9
 8007202:	d123      	bne.n	800724c <_scanf_float+0x3d0>
 8007204:	9901      	ldr	r1, [sp, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	4640      	mov	r0, r8
 800720a:	f002 fc55 	bl	8009ab8 <_strtod_r>
 800720e:	9b03      	ldr	r3, [sp, #12]
 8007210:	6821      	ldr	r1, [r4, #0]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f011 0f02 	tst.w	r1, #2
 8007218:	ec57 6b10 	vmov	r6, r7, d0
 800721c:	f103 0204 	add.w	r2, r3, #4
 8007220:	d01f      	beq.n	8007262 <_scanf_float+0x3e6>
 8007222:	9903      	ldr	r1, [sp, #12]
 8007224:	600a      	str	r2, [r1, #0]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	e9c3 6700 	strd	r6, r7, [r3]
 800722c:	68e3      	ldr	r3, [r4, #12]
 800722e:	3301      	adds	r3, #1
 8007230:	60e3      	str	r3, [r4, #12]
 8007232:	e7d9      	b.n	80071e8 <_scanf_float+0x36c>
 8007234:	9b04      	ldr	r3, [sp, #16]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d0e4      	beq.n	8007204 <_scanf_float+0x388>
 800723a:	9905      	ldr	r1, [sp, #20]
 800723c:	230a      	movs	r3, #10
 800723e:	3101      	adds	r1, #1
 8007240:	4640      	mov	r0, r8
 8007242:	f002 fcb9 	bl	8009bb8 <_strtol_r>
 8007246:	9b04      	ldr	r3, [sp, #16]
 8007248:	9e05      	ldr	r6, [sp, #20]
 800724a:	1ac2      	subs	r2, r0, r3
 800724c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007250:	429e      	cmp	r6, r3
 8007252:	bf28      	it	cs
 8007254:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007258:	4910      	ldr	r1, [pc, #64]	@ (800729c <_scanf_float+0x420>)
 800725a:	4630      	mov	r0, r6
 800725c:	f000 f918 	bl	8007490 <siprintf>
 8007260:	e7d0      	b.n	8007204 <_scanf_float+0x388>
 8007262:	f011 0f04 	tst.w	r1, #4
 8007266:	9903      	ldr	r1, [sp, #12]
 8007268:	600a      	str	r2, [r1, #0]
 800726a:	d1dc      	bne.n	8007226 <_scanf_float+0x3aa>
 800726c:	681d      	ldr	r5, [r3, #0]
 800726e:	4632      	mov	r2, r6
 8007270:	463b      	mov	r3, r7
 8007272:	4630      	mov	r0, r6
 8007274:	4639      	mov	r1, r7
 8007276:	f7f9 fc59 	bl	8000b2c <__aeabi_dcmpun>
 800727a:	b128      	cbz	r0, 8007288 <_scanf_float+0x40c>
 800727c:	4808      	ldr	r0, [pc, #32]	@ (80072a0 <_scanf_float+0x424>)
 800727e:	f000 fa13 	bl	80076a8 <nanf>
 8007282:	ed85 0a00 	vstr	s0, [r5]
 8007286:	e7d1      	b.n	800722c <_scanf_float+0x3b0>
 8007288:	4630      	mov	r0, r6
 800728a:	4639      	mov	r1, r7
 800728c:	f7f9 fcac 	bl	8000be8 <__aeabi_d2f>
 8007290:	6028      	str	r0, [r5, #0]
 8007292:	e7cb      	b.n	800722c <_scanf_float+0x3b0>
 8007294:	f04f 0900 	mov.w	r9, #0
 8007298:	e629      	b.n	8006eee <_scanf_float+0x72>
 800729a:	bf00      	nop
 800729c:	0800d0c0 	.word	0x0800d0c0
 80072a0:	0800d455 	.word	0x0800d455

080072a4 <std>:
 80072a4:	2300      	movs	r3, #0
 80072a6:	b510      	push	{r4, lr}
 80072a8:	4604      	mov	r4, r0
 80072aa:	e9c0 3300 	strd	r3, r3, [r0]
 80072ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072b2:	6083      	str	r3, [r0, #8]
 80072b4:	8181      	strh	r1, [r0, #12]
 80072b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80072b8:	81c2      	strh	r2, [r0, #14]
 80072ba:	6183      	str	r3, [r0, #24]
 80072bc:	4619      	mov	r1, r3
 80072be:	2208      	movs	r2, #8
 80072c0:	305c      	adds	r0, #92	@ 0x5c
 80072c2:	f000 f962 	bl	800758a <memset>
 80072c6:	4b0d      	ldr	r3, [pc, #52]	@ (80072fc <std+0x58>)
 80072c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80072ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007300 <std+0x5c>)
 80072cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80072ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007304 <std+0x60>)
 80072d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80072d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007308 <std+0x64>)
 80072d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80072d6:	4b0d      	ldr	r3, [pc, #52]	@ (800730c <std+0x68>)
 80072d8:	6224      	str	r4, [r4, #32]
 80072da:	429c      	cmp	r4, r3
 80072dc:	d006      	beq.n	80072ec <std+0x48>
 80072de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80072e2:	4294      	cmp	r4, r2
 80072e4:	d002      	beq.n	80072ec <std+0x48>
 80072e6:	33d0      	adds	r3, #208	@ 0xd0
 80072e8:	429c      	cmp	r4, r3
 80072ea:	d105      	bne.n	80072f8 <std+0x54>
 80072ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80072f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072f4:	f000 b9c6 	b.w	8007684 <__retarget_lock_init_recursive>
 80072f8:	bd10      	pop	{r4, pc}
 80072fa:	bf00      	nop
 80072fc:	080074d1 	.word	0x080074d1
 8007300:	080074f3 	.word	0x080074f3
 8007304:	0800752b 	.word	0x0800752b
 8007308:	0800754f 	.word	0x0800754f
 800730c:	200007e8 	.word	0x200007e8

08007310 <stdio_exit_handler>:
 8007310:	4a02      	ldr	r2, [pc, #8]	@ (800731c <stdio_exit_handler+0xc>)
 8007312:	4903      	ldr	r1, [pc, #12]	@ (8007320 <stdio_exit_handler+0x10>)
 8007314:	4803      	ldr	r0, [pc, #12]	@ (8007324 <stdio_exit_handler+0x14>)
 8007316:	f000 b869 	b.w	80073ec <_fwalk_sglue>
 800731a:	bf00      	nop
 800731c:	20000074 	.word	0x20000074
 8007320:	08009f75 	.word	0x08009f75
 8007324:	20000084 	.word	0x20000084

08007328 <cleanup_stdio>:
 8007328:	6841      	ldr	r1, [r0, #4]
 800732a:	4b0c      	ldr	r3, [pc, #48]	@ (800735c <cleanup_stdio+0x34>)
 800732c:	4299      	cmp	r1, r3
 800732e:	b510      	push	{r4, lr}
 8007330:	4604      	mov	r4, r0
 8007332:	d001      	beq.n	8007338 <cleanup_stdio+0x10>
 8007334:	f002 fe1e 	bl	8009f74 <_fflush_r>
 8007338:	68a1      	ldr	r1, [r4, #8]
 800733a:	4b09      	ldr	r3, [pc, #36]	@ (8007360 <cleanup_stdio+0x38>)
 800733c:	4299      	cmp	r1, r3
 800733e:	d002      	beq.n	8007346 <cleanup_stdio+0x1e>
 8007340:	4620      	mov	r0, r4
 8007342:	f002 fe17 	bl	8009f74 <_fflush_r>
 8007346:	68e1      	ldr	r1, [r4, #12]
 8007348:	4b06      	ldr	r3, [pc, #24]	@ (8007364 <cleanup_stdio+0x3c>)
 800734a:	4299      	cmp	r1, r3
 800734c:	d004      	beq.n	8007358 <cleanup_stdio+0x30>
 800734e:	4620      	mov	r0, r4
 8007350:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007354:	f002 be0e 	b.w	8009f74 <_fflush_r>
 8007358:	bd10      	pop	{r4, pc}
 800735a:	bf00      	nop
 800735c:	200007e8 	.word	0x200007e8
 8007360:	20000850 	.word	0x20000850
 8007364:	200008b8 	.word	0x200008b8

08007368 <global_stdio_init.part.0>:
 8007368:	b510      	push	{r4, lr}
 800736a:	4b0b      	ldr	r3, [pc, #44]	@ (8007398 <global_stdio_init.part.0+0x30>)
 800736c:	4c0b      	ldr	r4, [pc, #44]	@ (800739c <global_stdio_init.part.0+0x34>)
 800736e:	4a0c      	ldr	r2, [pc, #48]	@ (80073a0 <global_stdio_init.part.0+0x38>)
 8007370:	601a      	str	r2, [r3, #0]
 8007372:	4620      	mov	r0, r4
 8007374:	2200      	movs	r2, #0
 8007376:	2104      	movs	r1, #4
 8007378:	f7ff ff94 	bl	80072a4 <std>
 800737c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007380:	2201      	movs	r2, #1
 8007382:	2109      	movs	r1, #9
 8007384:	f7ff ff8e 	bl	80072a4 <std>
 8007388:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800738c:	2202      	movs	r2, #2
 800738e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007392:	2112      	movs	r1, #18
 8007394:	f7ff bf86 	b.w	80072a4 <std>
 8007398:	20000920 	.word	0x20000920
 800739c:	200007e8 	.word	0x200007e8
 80073a0:	08007311 	.word	0x08007311

080073a4 <__sfp_lock_acquire>:
 80073a4:	4801      	ldr	r0, [pc, #4]	@ (80073ac <__sfp_lock_acquire+0x8>)
 80073a6:	f000 b96e 	b.w	8007686 <__retarget_lock_acquire_recursive>
 80073aa:	bf00      	nop
 80073ac:	20000929 	.word	0x20000929

080073b0 <__sfp_lock_release>:
 80073b0:	4801      	ldr	r0, [pc, #4]	@ (80073b8 <__sfp_lock_release+0x8>)
 80073b2:	f000 b969 	b.w	8007688 <__retarget_lock_release_recursive>
 80073b6:	bf00      	nop
 80073b8:	20000929 	.word	0x20000929

080073bc <__sinit>:
 80073bc:	b510      	push	{r4, lr}
 80073be:	4604      	mov	r4, r0
 80073c0:	f7ff fff0 	bl	80073a4 <__sfp_lock_acquire>
 80073c4:	6a23      	ldr	r3, [r4, #32]
 80073c6:	b11b      	cbz	r3, 80073d0 <__sinit+0x14>
 80073c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073cc:	f7ff bff0 	b.w	80073b0 <__sfp_lock_release>
 80073d0:	4b04      	ldr	r3, [pc, #16]	@ (80073e4 <__sinit+0x28>)
 80073d2:	6223      	str	r3, [r4, #32]
 80073d4:	4b04      	ldr	r3, [pc, #16]	@ (80073e8 <__sinit+0x2c>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d1f5      	bne.n	80073c8 <__sinit+0xc>
 80073dc:	f7ff ffc4 	bl	8007368 <global_stdio_init.part.0>
 80073e0:	e7f2      	b.n	80073c8 <__sinit+0xc>
 80073e2:	bf00      	nop
 80073e4:	08007329 	.word	0x08007329
 80073e8:	20000920 	.word	0x20000920

080073ec <_fwalk_sglue>:
 80073ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073f0:	4607      	mov	r7, r0
 80073f2:	4688      	mov	r8, r1
 80073f4:	4614      	mov	r4, r2
 80073f6:	2600      	movs	r6, #0
 80073f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80073fc:	f1b9 0901 	subs.w	r9, r9, #1
 8007400:	d505      	bpl.n	800740e <_fwalk_sglue+0x22>
 8007402:	6824      	ldr	r4, [r4, #0]
 8007404:	2c00      	cmp	r4, #0
 8007406:	d1f7      	bne.n	80073f8 <_fwalk_sglue+0xc>
 8007408:	4630      	mov	r0, r6
 800740a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800740e:	89ab      	ldrh	r3, [r5, #12]
 8007410:	2b01      	cmp	r3, #1
 8007412:	d907      	bls.n	8007424 <_fwalk_sglue+0x38>
 8007414:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007418:	3301      	adds	r3, #1
 800741a:	d003      	beq.n	8007424 <_fwalk_sglue+0x38>
 800741c:	4629      	mov	r1, r5
 800741e:	4638      	mov	r0, r7
 8007420:	47c0      	blx	r8
 8007422:	4306      	orrs	r6, r0
 8007424:	3568      	adds	r5, #104	@ 0x68
 8007426:	e7e9      	b.n	80073fc <_fwalk_sglue+0x10>

08007428 <sniprintf>:
 8007428:	b40c      	push	{r2, r3}
 800742a:	b530      	push	{r4, r5, lr}
 800742c:	4b17      	ldr	r3, [pc, #92]	@ (800748c <sniprintf+0x64>)
 800742e:	1e0c      	subs	r4, r1, #0
 8007430:	681d      	ldr	r5, [r3, #0]
 8007432:	b09d      	sub	sp, #116	@ 0x74
 8007434:	da08      	bge.n	8007448 <sniprintf+0x20>
 8007436:	238b      	movs	r3, #139	@ 0x8b
 8007438:	602b      	str	r3, [r5, #0]
 800743a:	f04f 30ff 	mov.w	r0, #4294967295
 800743e:	b01d      	add	sp, #116	@ 0x74
 8007440:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007444:	b002      	add	sp, #8
 8007446:	4770      	bx	lr
 8007448:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800744c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007450:	bf14      	ite	ne
 8007452:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007456:	4623      	moveq	r3, r4
 8007458:	9304      	str	r3, [sp, #16]
 800745a:	9307      	str	r3, [sp, #28]
 800745c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007460:	9002      	str	r0, [sp, #8]
 8007462:	9006      	str	r0, [sp, #24]
 8007464:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007468:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800746a:	ab21      	add	r3, sp, #132	@ 0x84
 800746c:	a902      	add	r1, sp, #8
 800746e:	4628      	mov	r0, r5
 8007470:	9301      	str	r3, [sp, #4]
 8007472:	f002 fbff 	bl	8009c74 <_svfiprintf_r>
 8007476:	1c43      	adds	r3, r0, #1
 8007478:	bfbc      	itt	lt
 800747a:	238b      	movlt	r3, #139	@ 0x8b
 800747c:	602b      	strlt	r3, [r5, #0]
 800747e:	2c00      	cmp	r4, #0
 8007480:	d0dd      	beq.n	800743e <sniprintf+0x16>
 8007482:	9b02      	ldr	r3, [sp, #8]
 8007484:	2200      	movs	r2, #0
 8007486:	701a      	strb	r2, [r3, #0]
 8007488:	e7d9      	b.n	800743e <sniprintf+0x16>
 800748a:	bf00      	nop
 800748c:	20000080 	.word	0x20000080

08007490 <siprintf>:
 8007490:	b40e      	push	{r1, r2, r3}
 8007492:	b500      	push	{lr}
 8007494:	b09c      	sub	sp, #112	@ 0x70
 8007496:	ab1d      	add	r3, sp, #116	@ 0x74
 8007498:	9002      	str	r0, [sp, #8]
 800749a:	9006      	str	r0, [sp, #24]
 800749c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80074a0:	4809      	ldr	r0, [pc, #36]	@ (80074c8 <siprintf+0x38>)
 80074a2:	9107      	str	r1, [sp, #28]
 80074a4:	9104      	str	r1, [sp, #16]
 80074a6:	4909      	ldr	r1, [pc, #36]	@ (80074cc <siprintf+0x3c>)
 80074a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80074ac:	9105      	str	r1, [sp, #20]
 80074ae:	6800      	ldr	r0, [r0, #0]
 80074b0:	9301      	str	r3, [sp, #4]
 80074b2:	a902      	add	r1, sp, #8
 80074b4:	f002 fbde 	bl	8009c74 <_svfiprintf_r>
 80074b8:	9b02      	ldr	r3, [sp, #8]
 80074ba:	2200      	movs	r2, #0
 80074bc:	701a      	strb	r2, [r3, #0]
 80074be:	b01c      	add	sp, #112	@ 0x70
 80074c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80074c4:	b003      	add	sp, #12
 80074c6:	4770      	bx	lr
 80074c8:	20000080 	.word	0x20000080
 80074cc:	ffff0208 	.word	0xffff0208

080074d0 <__sread>:
 80074d0:	b510      	push	{r4, lr}
 80074d2:	460c      	mov	r4, r1
 80074d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074d8:	f000 f886 	bl	80075e8 <_read_r>
 80074dc:	2800      	cmp	r0, #0
 80074de:	bfab      	itete	ge
 80074e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80074e2:	89a3      	ldrhlt	r3, [r4, #12]
 80074e4:	181b      	addge	r3, r3, r0
 80074e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80074ea:	bfac      	ite	ge
 80074ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80074ee:	81a3      	strhlt	r3, [r4, #12]
 80074f0:	bd10      	pop	{r4, pc}

080074f2 <__swrite>:
 80074f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074f6:	461f      	mov	r7, r3
 80074f8:	898b      	ldrh	r3, [r1, #12]
 80074fa:	05db      	lsls	r3, r3, #23
 80074fc:	4605      	mov	r5, r0
 80074fe:	460c      	mov	r4, r1
 8007500:	4616      	mov	r6, r2
 8007502:	d505      	bpl.n	8007510 <__swrite+0x1e>
 8007504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007508:	2302      	movs	r3, #2
 800750a:	2200      	movs	r2, #0
 800750c:	f000 f85a 	bl	80075c4 <_lseek_r>
 8007510:	89a3      	ldrh	r3, [r4, #12]
 8007512:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007516:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800751a:	81a3      	strh	r3, [r4, #12]
 800751c:	4632      	mov	r2, r6
 800751e:	463b      	mov	r3, r7
 8007520:	4628      	mov	r0, r5
 8007522:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007526:	f000 b871 	b.w	800760c <_write_r>

0800752a <__sseek>:
 800752a:	b510      	push	{r4, lr}
 800752c:	460c      	mov	r4, r1
 800752e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007532:	f000 f847 	bl	80075c4 <_lseek_r>
 8007536:	1c43      	adds	r3, r0, #1
 8007538:	89a3      	ldrh	r3, [r4, #12]
 800753a:	bf15      	itete	ne
 800753c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800753e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007542:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007546:	81a3      	strheq	r3, [r4, #12]
 8007548:	bf18      	it	ne
 800754a:	81a3      	strhne	r3, [r4, #12]
 800754c:	bd10      	pop	{r4, pc}

0800754e <__sclose>:
 800754e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007552:	f000 b827 	b.w	80075a4 <_close_r>

08007556 <memmove>:
 8007556:	4288      	cmp	r0, r1
 8007558:	b510      	push	{r4, lr}
 800755a:	eb01 0402 	add.w	r4, r1, r2
 800755e:	d902      	bls.n	8007566 <memmove+0x10>
 8007560:	4284      	cmp	r4, r0
 8007562:	4623      	mov	r3, r4
 8007564:	d807      	bhi.n	8007576 <memmove+0x20>
 8007566:	1e43      	subs	r3, r0, #1
 8007568:	42a1      	cmp	r1, r4
 800756a:	d008      	beq.n	800757e <memmove+0x28>
 800756c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007570:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007574:	e7f8      	b.n	8007568 <memmove+0x12>
 8007576:	4402      	add	r2, r0
 8007578:	4601      	mov	r1, r0
 800757a:	428a      	cmp	r2, r1
 800757c:	d100      	bne.n	8007580 <memmove+0x2a>
 800757e:	bd10      	pop	{r4, pc}
 8007580:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007584:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007588:	e7f7      	b.n	800757a <memmove+0x24>

0800758a <memset>:
 800758a:	4402      	add	r2, r0
 800758c:	4603      	mov	r3, r0
 800758e:	4293      	cmp	r3, r2
 8007590:	d100      	bne.n	8007594 <memset+0xa>
 8007592:	4770      	bx	lr
 8007594:	f803 1b01 	strb.w	r1, [r3], #1
 8007598:	e7f9      	b.n	800758e <memset+0x4>
	...

0800759c <_localeconv_r>:
 800759c:	4800      	ldr	r0, [pc, #0]	@ (80075a0 <_localeconv_r+0x4>)
 800759e:	4770      	bx	lr
 80075a0:	200001c0 	.word	0x200001c0

080075a4 <_close_r>:
 80075a4:	b538      	push	{r3, r4, r5, lr}
 80075a6:	4d06      	ldr	r5, [pc, #24]	@ (80075c0 <_close_r+0x1c>)
 80075a8:	2300      	movs	r3, #0
 80075aa:	4604      	mov	r4, r0
 80075ac:	4608      	mov	r0, r1
 80075ae:	602b      	str	r3, [r5, #0]
 80075b0:	f7fb fcd0 	bl	8002f54 <_close>
 80075b4:	1c43      	adds	r3, r0, #1
 80075b6:	d102      	bne.n	80075be <_close_r+0x1a>
 80075b8:	682b      	ldr	r3, [r5, #0]
 80075ba:	b103      	cbz	r3, 80075be <_close_r+0x1a>
 80075bc:	6023      	str	r3, [r4, #0]
 80075be:	bd38      	pop	{r3, r4, r5, pc}
 80075c0:	20000924 	.word	0x20000924

080075c4 <_lseek_r>:
 80075c4:	b538      	push	{r3, r4, r5, lr}
 80075c6:	4d07      	ldr	r5, [pc, #28]	@ (80075e4 <_lseek_r+0x20>)
 80075c8:	4604      	mov	r4, r0
 80075ca:	4608      	mov	r0, r1
 80075cc:	4611      	mov	r1, r2
 80075ce:	2200      	movs	r2, #0
 80075d0:	602a      	str	r2, [r5, #0]
 80075d2:	461a      	mov	r2, r3
 80075d4:	f7fb fce5 	bl	8002fa2 <_lseek>
 80075d8:	1c43      	adds	r3, r0, #1
 80075da:	d102      	bne.n	80075e2 <_lseek_r+0x1e>
 80075dc:	682b      	ldr	r3, [r5, #0]
 80075de:	b103      	cbz	r3, 80075e2 <_lseek_r+0x1e>
 80075e0:	6023      	str	r3, [r4, #0]
 80075e2:	bd38      	pop	{r3, r4, r5, pc}
 80075e4:	20000924 	.word	0x20000924

080075e8 <_read_r>:
 80075e8:	b538      	push	{r3, r4, r5, lr}
 80075ea:	4d07      	ldr	r5, [pc, #28]	@ (8007608 <_read_r+0x20>)
 80075ec:	4604      	mov	r4, r0
 80075ee:	4608      	mov	r0, r1
 80075f0:	4611      	mov	r1, r2
 80075f2:	2200      	movs	r2, #0
 80075f4:	602a      	str	r2, [r5, #0]
 80075f6:	461a      	mov	r2, r3
 80075f8:	f7fb fc73 	bl	8002ee2 <_read>
 80075fc:	1c43      	adds	r3, r0, #1
 80075fe:	d102      	bne.n	8007606 <_read_r+0x1e>
 8007600:	682b      	ldr	r3, [r5, #0]
 8007602:	b103      	cbz	r3, 8007606 <_read_r+0x1e>
 8007604:	6023      	str	r3, [r4, #0]
 8007606:	bd38      	pop	{r3, r4, r5, pc}
 8007608:	20000924 	.word	0x20000924

0800760c <_write_r>:
 800760c:	b538      	push	{r3, r4, r5, lr}
 800760e:	4d07      	ldr	r5, [pc, #28]	@ (800762c <_write_r+0x20>)
 8007610:	4604      	mov	r4, r0
 8007612:	4608      	mov	r0, r1
 8007614:	4611      	mov	r1, r2
 8007616:	2200      	movs	r2, #0
 8007618:	602a      	str	r2, [r5, #0]
 800761a:	461a      	mov	r2, r3
 800761c:	f7fb fc7e 	bl	8002f1c <_write>
 8007620:	1c43      	adds	r3, r0, #1
 8007622:	d102      	bne.n	800762a <_write_r+0x1e>
 8007624:	682b      	ldr	r3, [r5, #0]
 8007626:	b103      	cbz	r3, 800762a <_write_r+0x1e>
 8007628:	6023      	str	r3, [r4, #0]
 800762a:	bd38      	pop	{r3, r4, r5, pc}
 800762c:	20000924 	.word	0x20000924

08007630 <__errno>:
 8007630:	4b01      	ldr	r3, [pc, #4]	@ (8007638 <__errno+0x8>)
 8007632:	6818      	ldr	r0, [r3, #0]
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	20000080 	.word	0x20000080

0800763c <__libc_init_array>:
 800763c:	b570      	push	{r4, r5, r6, lr}
 800763e:	4d0d      	ldr	r5, [pc, #52]	@ (8007674 <__libc_init_array+0x38>)
 8007640:	4c0d      	ldr	r4, [pc, #52]	@ (8007678 <__libc_init_array+0x3c>)
 8007642:	1b64      	subs	r4, r4, r5
 8007644:	10a4      	asrs	r4, r4, #2
 8007646:	2600      	movs	r6, #0
 8007648:	42a6      	cmp	r6, r4
 800764a:	d109      	bne.n	8007660 <__libc_init_array+0x24>
 800764c:	4d0b      	ldr	r5, [pc, #44]	@ (800767c <__libc_init_array+0x40>)
 800764e:	4c0c      	ldr	r4, [pc, #48]	@ (8007680 <__libc_init_array+0x44>)
 8007650:	f004 fcc2 	bl	800bfd8 <_init>
 8007654:	1b64      	subs	r4, r4, r5
 8007656:	10a4      	asrs	r4, r4, #2
 8007658:	2600      	movs	r6, #0
 800765a:	42a6      	cmp	r6, r4
 800765c:	d105      	bne.n	800766a <__libc_init_array+0x2e>
 800765e:	bd70      	pop	{r4, r5, r6, pc}
 8007660:	f855 3b04 	ldr.w	r3, [r5], #4
 8007664:	4798      	blx	r3
 8007666:	3601      	adds	r6, #1
 8007668:	e7ee      	b.n	8007648 <__libc_init_array+0xc>
 800766a:	f855 3b04 	ldr.w	r3, [r5], #4
 800766e:	4798      	blx	r3
 8007670:	3601      	adds	r6, #1
 8007672:	e7f2      	b.n	800765a <__libc_init_array+0x1e>
 8007674:	0800d530 	.word	0x0800d530
 8007678:	0800d530 	.word	0x0800d530
 800767c:	0800d530 	.word	0x0800d530
 8007680:	0800d534 	.word	0x0800d534

08007684 <__retarget_lock_init_recursive>:
 8007684:	4770      	bx	lr

08007686 <__retarget_lock_acquire_recursive>:
 8007686:	4770      	bx	lr

08007688 <__retarget_lock_release_recursive>:
 8007688:	4770      	bx	lr

0800768a <memcpy>:
 800768a:	440a      	add	r2, r1
 800768c:	4291      	cmp	r1, r2
 800768e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007692:	d100      	bne.n	8007696 <memcpy+0xc>
 8007694:	4770      	bx	lr
 8007696:	b510      	push	{r4, lr}
 8007698:	f811 4b01 	ldrb.w	r4, [r1], #1
 800769c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076a0:	4291      	cmp	r1, r2
 80076a2:	d1f9      	bne.n	8007698 <memcpy+0xe>
 80076a4:	bd10      	pop	{r4, pc}
	...

080076a8 <nanf>:
 80076a8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80076b0 <nanf+0x8>
 80076ac:	4770      	bx	lr
 80076ae:	bf00      	nop
 80076b0:	7fc00000 	.word	0x7fc00000

080076b4 <quorem>:
 80076b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b8:	6903      	ldr	r3, [r0, #16]
 80076ba:	690c      	ldr	r4, [r1, #16]
 80076bc:	42a3      	cmp	r3, r4
 80076be:	4607      	mov	r7, r0
 80076c0:	db7e      	blt.n	80077c0 <quorem+0x10c>
 80076c2:	3c01      	subs	r4, #1
 80076c4:	f101 0814 	add.w	r8, r1, #20
 80076c8:	00a3      	lsls	r3, r4, #2
 80076ca:	f100 0514 	add.w	r5, r0, #20
 80076ce:	9300      	str	r3, [sp, #0]
 80076d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076d4:	9301      	str	r3, [sp, #4]
 80076d6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80076da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076de:	3301      	adds	r3, #1
 80076e0:	429a      	cmp	r2, r3
 80076e2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80076e6:	fbb2 f6f3 	udiv	r6, r2, r3
 80076ea:	d32e      	bcc.n	800774a <quorem+0x96>
 80076ec:	f04f 0a00 	mov.w	sl, #0
 80076f0:	46c4      	mov	ip, r8
 80076f2:	46ae      	mov	lr, r5
 80076f4:	46d3      	mov	fp, sl
 80076f6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80076fa:	b298      	uxth	r0, r3
 80076fc:	fb06 a000 	mla	r0, r6, r0, sl
 8007700:	0c02      	lsrs	r2, r0, #16
 8007702:	0c1b      	lsrs	r3, r3, #16
 8007704:	fb06 2303 	mla	r3, r6, r3, r2
 8007708:	f8de 2000 	ldr.w	r2, [lr]
 800770c:	b280      	uxth	r0, r0
 800770e:	b292      	uxth	r2, r2
 8007710:	1a12      	subs	r2, r2, r0
 8007712:	445a      	add	r2, fp
 8007714:	f8de 0000 	ldr.w	r0, [lr]
 8007718:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800771c:	b29b      	uxth	r3, r3
 800771e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007722:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007726:	b292      	uxth	r2, r2
 8007728:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800772c:	45e1      	cmp	r9, ip
 800772e:	f84e 2b04 	str.w	r2, [lr], #4
 8007732:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007736:	d2de      	bcs.n	80076f6 <quorem+0x42>
 8007738:	9b00      	ldr	r3, [sp, #0]
 800773a:	58eb      	ldr	r3, [r5, r3]
 800773c:	b92b      	cbnz	r3, 800774a <quorem+0x96>
 800773e:	9b01      	ldr	r3, [sp, #4]
 8007740:	3b04      	subs	r3, #4
 8007742:	429d      	cmp	r5, r3
 8007744:	461a      	mov	r2, r3
 8007746:	d32f      	bcc.n	80077a8 <quorem+0xf4>
 8007748:	613c      	str	r4, [r7, #16]
 800774a:	4638      	mov	r0, r7
 800774c:	f001 f9c4 	bl	8008ad8 <__mcmp>
 8007750:	2800      	cmp	r0, #0
 8007752:	db25      	blt.n	80077a0 <quorem+0xec>
 8007754:	4629      	mov	r1, r5
 8007756:	2000      	movs	r0, #0
 8007758:	f858 2b04 	ldr.w	r2, [r8], #4
 800775c:	f8d1 c000 	ldr.w	ip, [r1]
 8007760:	fa1f fe82 	uxth.w	lr, r2
 8007764:	fa1f f38c 	uxth.w	r3, ip
 8007768:	eba3 030e 	sub.w	r3, r3, lr
 800776c:	4403      	add	r3, r0
 800776e:	0c12      	lsrs	r2, r2, #16
 8007770:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007774:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007778:	b29b      	uxth	r3, r3
 800777a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800777e:	45c1      	cmp	r9, r8
 8007780:	f841 3b04 	str.w	r3, [r1], #4
 8007784:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007788:	d2e6      	bcs.n	8007758 <quorem+0xa4>
 800778a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800778e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007792:	b922      	cbnz	r2, 800779e <quorem+0xea>
 8007794:	3b04      	subs	r3, #4
 8007796:	429d      	cmp	r5, r3
 8007798:	461a      	mov	r2, r3
 800779a:	d30b      	bcc.n	80077b4 <quorem+0x100>
 800779c:	613c      	str	r4, [r7, #16]
 800779e:	3601      	adds	r6, #1
 80077a0:	4630      	mov	r0, r6
 80077a2:	b003      	add	sp, #12
 80077a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a8:	6812      	ldr	r2, [r2, #0]
 80077aa:	3b04      	subs	r3, #4
 80077ac:	2a00      	cmp	r2, #0
 80077ae:	d1cb      	bne.n	8007748 <quorem+0x94>
 80077b0:	3c01      	subs	r4, #1
 80077b2:	e7c6      	b.n	8007742 <quorem+0x8e>
 80077b4:	6812      	ldr	r2, [r2, #0]
 80077b6:	3b04      	subs	r3, #4
 80077b8:	2a00      	cmp	r2, #0
 80077ba:	d1ef      	bne.n	800779c <quorem+0xe8>
 80077bc:	3c01      	subs	r4, #1
 80077be:	e7ea      	b.n	8007796 <quorem+0xe2>
 80077c0:	2000      	movs	r0, #0
 80077c2:	e7ee      	b.n	80077a2 <quorem+0xee>
 80077c4:	0000      	movs	r0, r0
	...

080077c8 <_dtoa_r>:
 80077c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077cc:	69c7      	ldr	r7, [r0, #28]
 80077ce:	b099      	sub	sp, #100	@ 0x64
 80077d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80077d4:	ec55 4b10 	vmov	r4, r5, d0
 80077d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80077da:	9109      	str	r1, [sp, #36]	@ 0x24
 80077dc:	4683      	mov	fp, r0
 80077de:	920e      	str	r2, [sp, #56]	@ 0x38
 80077e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80077e2:	b97f      	cbnz	r7, 8007804 <_dtoa_r+0x3c>
 80077e4:	2010      	movs	r0, #16
 80077e6:	f000 fdfd 	bl	80083e4 <malloc>
 80077ea:	4602      	mov	r2, r0
 80077ec:	f8cb 001c 	str.w	r0, [fp, #28]
 80077f0:	b920      	cbnz	r0, 80077fc <_dtoa_r+0x34>
 80077f2:	4ba7      	ldr	r3, [pc, #668]	@ (8007a90 <_dtoa_r+0x2c8>)
 80077f4:	21ef      	movs	r1, #239	@ 0xef
 80077f6:	48a7      	ldr	r0, [pc, #668]	@ (8007a94 <_dtoa_r+0x2cc>)
 80077f8:	f002 fc0e 	bl	800a018 <__assert_func>
 80077fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007800:	6007      	str	r7, [r0, #0]
 8007802:	60c7      	str	r7, [r0, #12]
 8007804:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007808:	6819      	ldr	r1, [r3, #0]
 800780a:	b159      	cbz	r1, 8007824 <_dtoa_r+0x5c>
 800780c:	685a      	ldr	r2, [r3, #4]
 800780e:	604a      	str	r2, [r1, #4]
 8007810:	2301      	movs	r3, #1
 8007812:	4093      	lsls	r3, r2
 8007814:	608b      	str	r3, [r1, #8]
 8007816:	4658      	mov	r0, fp
 8007818:	f000 feda 	bl	80085d0 <_Bfree>
 800781c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007820:	2200      	movs	r2, #0
 8007822:	601a      	str	r2, [r3, #0]
 8007824:	1e2b      	subs	r3, r5, #0
 8007826:	bfb9      	ittee	lt
 8007828:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800782c:	9303      	strlt	r3, [sp, #12]
 800782e:	2300      	movge	r3, #0
 8007830:	6033      	strge	r3, [r6, #0]
 8007832:	9f03      	ldr	r7, [sp, #12]
 8007834:	4b98      	ldr	r3, [pc, #608]	@ (8007a98 <_dtoa_r+0x2d0>)
 8007836:	bfbc      	itt	lt
 8007838:	2201      	movlt	r2, #1
 800783a:	6032      	strlt	r2, [r6, #0]
 800783c:	43bb      	bics	r3, r7
 800783e:	d112      	bne.n	8007866 <_dtoa_r+0x9e>
 8007840:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007842:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007846:	6013      	str	r3, [r2, #0]
 8007848:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800784c:	4323      	orrs	r3, r4
 800784e:	f000 854d 	beq.w	80082ec <_dtoa_r+0xb24>
 8007852:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007854:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007aac <_dtoa_r+0x2e4>
 8007858:	2b00      	cmp	r3, #0
 800785a:	f000 854f 	beq.w	80082fc <_dtoa_r+0xb34>
 800785e:	f10a 0303 	add.w	r3, sl, #3
 8007862:	f000 bd49 	b.w	80082f8 <_dtoa_r+0xb30>
 8007866:	ed9d 7b02 	vldr	d7, [sp, #8]
 800786a:	2200      	movs	r2, #0
 800786c:	ec51 0b17 	vmov	r0, r1, d7
 8007870:	2300      	movs	r3, #0
 8007872:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007876:	f7f9 f927 	bl	8000ac8 <__aeabi_dcmpeq>
 800787a:	4680      	mov	r8, r0
 800787c:	b158      	cbz	r0, 8007896 <_dtoa_r+0xce>
 800787e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007880:	2301      	movs	r3, #1
 8007882:	6013      	str	r3, [r2, #0]
 8007884:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007886:	b113      	cbz	r3, 800788e <_dtoa_r+0xc6>
 8007888:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800788a:	4b84      	ldr	r3, [pc, #528]	@ (8007a9c <_dtoa_r+0x2d4>)
 800788c:	6013      	str	r3, [r2, #0]
 800788e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007ab0 <_dtoa_r+0x2e8>
 8007892:	f000 bd33 	b.w	80082fc <_dtoa_r+0xb34>
 8007896:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800789a:	aa16      	add	r2, sp, #88	@ 0x58
 800789c:	a917      	add	r1, sp, #92	@ 0x5c
 800789e:	4658      	mov	r0, fp
 80078a0:	f001 fa3a 	bl	8008d18 <__d2b>
 80078a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80078a8:	4681      	mov	r9, r0
 80078aa:	2e00      	cmp	r6, #0
 80078ac:	d077      	beq.n	800799e <_dtoa_r+0x1d6>
 80078ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80078b0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80078b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80078b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80078c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80078c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80078c8:	4619      	mov	r1, r3
 80078ca:	2200      	movs	r2, #0
 80078cc:	4b74      	ldr	r3, [pc, #464]	@ (8007aa0 <_dtoa_r+0x2d8>)
 80078ce:	f7f8 fcdb 	bl	8000288 <__aeabi_dsub>
 80078d2:	a369      	add	r3, pc, #420	@ (adr r3, 8007a78 <_dtoa_r+0x2b0>)
 80078d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d8:	f7f8 fe8e 	bl	80005f8 <__aeabi_dmul>
 80078dc:	a368      	add	r3, pc, #416	@ (adr r3, 8007a80 <_dtoa_r+0x2b8>)
 80078de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e2:	f7f8 fcd3 	bl	800028c <__adddf3>
 80078e6:	4604      	mov	r4, r0
 80078e8:	4630      	mov	r0, r6
 80078ea:	460d      	mov	r5, r1
 80078ec:	f7f8 fe1a 	bl	8000524 <__aeabi_i2d>
 80078f0:	a365      	add	r3, pc, #404	@ (adr r3, 8007a88 <_dtoa_r+0x2c0>)
 80078f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f6:	f7f8 fe7f 	bl	80005f8 <__aeabi_dmul>
 80078fa:	4602      	mov	r2, r0
 80078fc:	460b      	mov	r3, r1
 80078fe:	4620      	mov	r0, r4
 8007900:	4629      	mov	r1, r5
 8007902:	f7f8 fcc3 	bl	800028c <__adddf3>
 8007906:	4604      	mov	r4, r0
 8007908:	460d      	mov	r5, r1
 800790a:	f7f9 f925 	bl	8000b58 <__aeabi_d2iz>
 800790e:	2200      	movs	r2, #0
 8007910:	4607      	mov	r7, r0
 8007912:	2300      	movs	r3, #0
 8007914:	4620      	mov	r0, r4
 8007916:	4629      	mov	r1, r5
 8007918:	f7f9 f8e0 	bl	8000adc <__aeabi_dcmplt>
 800791c:	b140      	cbz	r0, 8007930 <_dtoa_r+0x168>
 800791e:	4638      	mov	r0, r7
 8007920:	f7f8 fe00 	bl	8000524 <__aeabi_i2d>
 8007924:	4622      	mov	r2, r4
 8007926:	462b      	mov	r3, r5
 8007928:	f7f9 f8ce 	bl	8000ac8 <__aeabi_dcmpeq>
 800792c:	b900      	cbnz	r0, 8007930 <_dtoa_r+0x168>
 800792e:	3f01      	subs	r7, #1
 8007930:	2f16      	cmp	r7, #22
 8007932:	d851      	bhi.n	80079d8 <_dtoa_r+0x210>
 8007934:	4b5b      	ldr	r3, [pc, #364]	@ (8007aa4 <_dtoa_r+0x2dc>)
 8007936:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800793a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800793e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007942:	f7f9 f8cb 	bl	8000adc <__aeabi_dcmplt>
 8007946:	2800      	cmp	r0, #0
 8007948:	d048      	beq.n	80079dc <_dtoa_r+0x214>
 800794a:	3f01      	subs	r7, #1
 800794c:	2300      	movs	r3, #0
 800794e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007950:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007952:	1b9b      	subs	r3, r3, r6
 8007954:	1e5a      	subs	r2, r3, #1
 8007956:	bf44      	itt	mi
 8007958:	f1c3 0801 	rsbmi	r8, r3, #1
 800795c:	2300      	movmi	r3, #0
 800795e:	9208      	str	r2, [sp, #32]
 8007960:	bf54      	ite	pl
 8007962:	f04f 0800 	movpl.w	r8, #0
 8007966:	9308      	strmi	r3, [sp, #32]
 8007968:	2f00      	cmp	r7, #0
 800796a:	db39      	blt.n	80079e0 <_dtoa_r+0x218>
 800796c:	9b08      	ldr	r3, [sp, #32]
 800796e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007970:	443b      	add	r3, r7
 8007972:	9308      	str	r3, [sp, #32]
 8007974:	2300      	movs	r3, #0
 8007976:	930a      	str	r3, [sp, #40]	@ 0x28
 8007978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800797a:	2b09      	cmp	r3, #9
 800797c:	d864      	bhi.n	8007a48 <_dtoa_r+0x280>
 800797e:	2b05      	cmp	r3, #5
 8007980:	bfc4      	itt	gt
 8007982:	3b04      	subgt	r3, #4
 8007984:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007988:	f1a3 0302 	sub.w	r3, r3, #2
 800798c:	bfcc      	ite	gt
 800798e:	2400      	movgt	r4, #0
 8007990:	2401      	movle	r4, #1
 8007992:	2b03      	cmp	r3, #3
 8007994:	d863      	bhi.n	8007a5e <_dtoa_r+0x296>
 8007996:	e8df f003 	tbb	[pc, r3]
 800799a:	372a      	.short	0x372a
 800799c:	5535      	.short	0x5535
 800799e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80079a2:	441e      	add	r6, r3
 80079a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80079a8:	2b20      	cmp	r3, #32
 80079aa:	bfc1      	itttt	gt
 80079ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80079b0:	409f      	lslgt	r7, r3
 80079b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80079b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80079ba:	bfd6      	itet	le
 80079bc:	f1c3 0320 	rsble	r3, r3, #32
 80079c0:	ea47 0003 	orrgt.w	r0, r7, r3
 80079c4:	fa04 f003 	lslle.w	r0, r4, r3
 80079c8:	f7f8 fd9c 	bl	8000504 <__aeabi_ui2d>
 80079cc:	2201      	movs	r2, #1
 80079ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80079d2:	3e01      	subs	r6, #1
 80079d4:	9214      	str	r2, [sp, #80]	@ 0x50
 80079d6:	e777      	b.n	80078c8 <_dtoa_r+0x100>
 80079d8:	2301      	movs	r3, #1
 80079da:	e7b8      	b.n	800794e <_dtoa_r+0x186>
 80079dc:	9012      	str	r0, [sp, #72]	@ 0x48
 80079de:	e7b7      	b.n	8007950 <_dtoa_r+0x188>
 80079e0:	427b      	negs	r3, r7
 80079e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80079e4:	2300      	movs	r3, #0
 80079e6:	eba8 0807 	sub.w	r8, r8, r7
 80079ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80079ec:	e7c4      	b.n	8007978 <_dtoa_r+0x1b0>
 80079ee:	2300      	movs	r3, #0
 80079f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	dc35      	bgt.n	8007a64 <_dtoa_r+0x29c>
 80079f8:	2301      	movs	r3, #1
 80079fa:	9300      	str	r3, [sp, #0]
 80079fc:	9307      	str	r3, [sp, #28]
 80079fe:	461a      	mov	r2, r3
 8007a00:	920e      	str	r2, [sp, #56]	@ 0x38
 8007a02:	e00b      	b.n	8007a1c <_dtoa_r+0x254>
 8007a04:	2301      	movs	r3, #1
 8007a06:	e7f3      	b.n	80079f0 <_dtoa_r+0x228>
 8007a08:	2300      	movs	r3, #0
 8007a0a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a0e:	18fb      	adds	r3, r7, r3
 8007a10:	9300      	str	r3, [sp, #0]
 8007a12:	3301      	adds	r3, #1
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	9307      	str	r3, [sp, #28]
 8007a18:	bfb8      	it	lt
 8007a1a:	2301      	movlt	r3, #1
 8007a1c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007a20:	2100      	movs	r1, #0
 8007a22:	2204      	movs	r2, #4
 8007a24:	f102 0514 	add.w	r5, r2, #20
 8007a28:	429d      	cmp	r5, r3
 8007a2a:	d91f      	bls.n	8007a6c <_dtoa_r+0x2a4>
 8007a2c:	6041      	str	r1, [r0, #4]
 8007a2e:	4658      	mov	r0, fp
 8007a30:	f000 fd8e 	bl	8008550 <_Balloc>
 8007a34:	4682      	mov	sl, r0
 8007a36:	2800      	cmp	r0, #0
 8007a38:	d13c      	bne.n	8007ab4 <_dtoa_r+0x2ec>
 8007a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8007aa8 <_dtoa_r+0x2e0>)
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007a42:	e6d8      	b.n	80077f6 <_dtoa_r+0x2e>
 8007a44:	2301      	movs	r3, #1
 8007a46:	e7e0      	b.n	8007a0a <_dtoa_r+0x242>
 8007a48:	2401      	movs	r4, #1
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a4e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007a50:	f04f 33ff 	mov.w	r3, #4294967295
 8007a54:	9300      	str	r3, [sp, #0]
 8007a56:	9307      	str	r3, [sp, #28]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	2312      	movs	r3, #18
 8007a5c:	e7d0      	b.n	8007a00 <_dtoa_r+0x238>
 8007a5e:	2301      	movs	r3, #1
 8007a60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a62:	e7f5      	b.n	8007a50 <_dtoa_r+0x288>
 8007a64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a66:	9300      	str	r3, [sp, #0]
 8007a68:	9307      	str	r3, [sp, #28]
 8007a6a:	e7d7      	b.n	8007a1c <_dtoa_r+0x254>
 8007a6c:	3101      	adds	r1, #1
 8007a6e:	0052      	lsls	r2, r2, #1
 8007a70:	e7d8      	b.n	8007a24 <_dtoa_r+0x25c>
 8007a72:	bf00      	nop
 8007a74:	f3af 8000 	nop.w
 8007a78:	636f4361 	.word	0x636f4361
 8007a7c:	3fd287a7 	.word	0x3fd287a7
 8007a80:	8b60c8b3 	.word	0x8b60c8b3
 8007a84:	3fc68a28 	.word	0x3fc68a28
 8007a88:	509f79fb 	.word	0x509f79fb
 8007a8c:	3fd34413 	.word	0x3fd34413
 8007a90:	0800d0d2 	.word	0x0800d0d2
 8007a94:	0800d0e9 	.word	0x0800d0e9
 8007a98:	7ff00000 	.word	0x7ff00000
 8007a9c:	0800d09d 	.word	0x0800d09d
 8007aa0:	3ff80000 	.word	0x3ff80000
 8007aa4:	0800d1e0 	.word	0x0800d1e0
 8007aa8:	0800d141 	.word	0x0800d141
 8007aac:	0800d0ce 	.word	0x0800d0ce
 8007ab0:	0800d09c 	.word	0x0800d09c
 8007ab4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007ab8:	6018      	str	r0, [r3, #0]
 8007aba:	9b07      	ldr	r3, [sp, #28]
 8007abc:	2b0e      	cmp	r3, #14
 8007abe:	f200 80a4 	bhi.w	8007c0a <_dtoa_r+0x442>
 8007ac2:	2c00      	cmp	r4, #0
 8007ac4:	f000 80a1 	beq.w	8007c0a <_dtoa_r+0x442>
 8007ac8:	2f00      	cmp	r7, #0
 8007aca:	dd33      	ble.n	8007b34 <_dtoa_r+0x36c>
 8007acc:	4bad      	ldr	r3, [pc, #692]	@ (8007d84 <_dtoa_r+0x5bc>)
 8007ace:	f007 020f 	and.w	r2, r7, #15
 8007ad2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ad6:	ed93 7b00 	vldr	d7, [r3]
 8007ada:	05f8      	lsls	r0, r7, #23
 8007adc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007ae0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007ae4:	d516      	bpl.n	8007b14 <_dtoa_r+0x34c>
 8007ae6:	4ba8      	ldr	r3, [pc, #672]	@ (8007d88 <_dtoa_r+0x5c0>)
 8007ae8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007aec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007af0:	f7f8 feac 	bl	800084c <__aeabi_ddiv>
 8007af4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007af8:	f004 040f 	and.w	r4, r4, #15
 8007afc:	2603      	movs	r6, #3
 8007afe:	4da2      	ldr	r5, [pc, #648]	@ (8007d88 <_dtoa_r+0x5c0>)
 8007b00:	b954      	cbnz	r4, 8007b18 <_dtoa_r+0x350>
 8007b02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b0a:	f7f8 fe9f 	bl	800084c <__aeabi_ddiv>
 8007b0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b12:	e028      	b.n	8007b66 <_dtoa_r+0x39e>
 8007b14:	2602      	movs	r6, #2
 8007b16:	e7f2      	b.n	8007afe <_dtoa_r+0x336>
 8007b18:	07e1      	lsls	r1, r4, #31
 8007b1a:	d508      	bpl.n	8007b2e <_dtoa_r+0x366>
 8007b1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b24:	f7f8 fd68 	bl	80005f8 <__aeabi_dmul>
 8007b28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b2c:	3601      	adds	r6, #1
 8007b2e:	1064      	asrs	r4, r4, #1
 8007b30:	3508      	adds	r5, #8
 8007b32:	e7e5      	b.n	8007b00 <_dtoa_r+0x338>
 8007b34:	f000 80d2 	beq.w	8007cdc <_dtoa_r+0x514>
 8007b38:	427c      	negs	r4, r7
 8007b3a:	4b92      	ldr	r3, [pc, #584]	@ (8007d84 <_dtoa_r+0x5bc>)
 8007b3c:	4d92      	ldr	r5, [pc, #584]	@ (8007d88 <_dtoa_r+0x5c0>)
 8007b3e:	f004 020f 	and.w	r2, r4, #15
 8007b42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b4e:	f7f8 fd53 	bl	80005f8 <__aeabi_dmul>
 8007b52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b56:	1124      	asrs	r4, r4, #4
 8007b58:	2300      	movs	r3, #0
 8007b5a:	2602      	movs	r6, #2
 8007b5c:	2c00      	cmp	r4, #0
 8007b5e:	f040 80b2 	bne.w	8007cc6 <_dtoa_r+0x4fe>
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d1d3      	bne.n	8007b0e <_dtoa_r+0x346>
 8007b66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007b68:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f000 80b7 	beq.w	8007ce0 <_dtoa_r+0x518>
 8007b72:	4b86      	ldr	r3, [pc, #536]	@ (8007d8c <_dtoa_r+0x5c4>)
 8007b74:	2200      	movs	r2, #0
 8007b76:	4620      	mov	r0, r4
 8007b78:	4629      	mov	r1, r5
 8007b7a:	f7f8 ffaf 	bl	8000adc <__aeabi_dcmplt>
 8007b7e:	2800      	cmp	r0, #0
 8007b80:	f000 80ae 	beq.w	8007ce0 <_dtoa_r+0x518>
 8007b84:	9b07      	ldr	r3, [sp, #28]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	f000 80aa 	beq.w	8007ce0 <_dtoa_r+0x518>
 8007b8c:	9b00      	ldr	r3, [sp, #0]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	dd37      	ble.n	8007c02 <_dtoa_r+0x43a>
 8007b92:	1e7b      	subs	r3, r7, #1
 8007b94:	9304      	str	r3, [sp, #16]
 8007b96:	4620      	mov	r0, r4
 8007b98:	4b7d      	ldr	r3, [pc, #500]	@ (8007d90 <_dtoa_r+0x5c8>)
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	4629      	mov	r1, r5
 8007b9e:	f7f8 fd2b 	bl	80005f8 <__aeabi_dmul>
 8007ba2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ba6:	9c00      	ldr	r4, [sp, #0]
 8007ba8:	3601      	adds	r6, #1
 8007baa:	4630      	mov	r0, r6
 8007bac:	f7f8 fcba 	bl	8000524 <__aeabi_i2d>
 8007bb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bb4:	f7f8 fd20 	bl	80005f8 <__aeabi_dmul>
 8007bb8:	4b76      	ldr	r3, [pc, #472]	@ (8007d94 <_dtoa_r+0x5cc>)
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f7f8 fb66 	bl	800028c <__adddf3>
 8007bc0:	4605      	mov	r5, r0
 8007bc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007bc6:	2c00      	cmp	r4, #0
 8007bc8:	f040 808d 	bne.w	8007ce6 <_dtoa_r+0x51e>
 8007bcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bd0:	4b71      	ldr	r3, [pc, #452]	@ (8007d98 <_dtoa_r+0x5d0>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f7f8 fb58 	bl	8000288 <__aeabi_dsub>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	460b      	mov	r3, r1
 8007bdc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007be0:	462a      	mov	r2, r5
 8007be2:	4633      	mov	r3, r6
 8007be4:	f7f8 ff98 	bl	8000b18 <__aeabi_dcmpgt>
 8007be8:	2800      	cmp	r0, #0
 8007bea:	f040 828b 	bne.w	8008104 <_dtoa_r+0x93c>
 8007bee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bf2:	462a      	mov	r2, r5
 8007bf4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007bf8:	f7f8 ff70 	bl	8000adc <__aeabi_dcmplt>
 8007bfc:	2800      	cmp	r0, #0
 8007bfe:	f040 8128 	bne.w	8007e52 <_dtoa_r+0x68a>
 8007c02:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007c06:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007c0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	f2c0 815a 	blt.w	8007ec6 <_dtoa_r+0x6fe>
 8007c12:	2f0e      	cmp	r7, #14
 8007c14:	f300 8157 	bgt.w	8007ec6 <_dtoa_r+0x6fe>
 8007c18:	4b5a      	ldr	r3, [pc, #360]	@ (8007d84 <_dtoa_r+0x5bc>)
 8007c1a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c1e:	ed93 7b00 	vldr	d7, [r3]
 8007c22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	ed8d 7b00 	vstr	d7, [sp]
 8007c2a:	da03      	bge.n	8007c34 <_dtoa_r+0x46c>
 8007c2c:	9b07      	ldr	r3, [sp, #28]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	f340 8101 	ble.w	8007e36 <_dtoa_r+0x66e>
 8007c34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007c38:	4656      	mov	r6, sl
 8007c3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c3e:	4620      	mov	r0, r4
 8007c40:	4629      	mov	r1, r5
 8007c42:	f7f8 fe03 	bl	800084c <__aeabi_ddiv>
 8007c46:	f7f8 ff87 	bl	8000b58 <__aeabi_d2iz>
 8007c4a:	4680      	mov	r8, r0
 8007c4c:	f7f8 fc6a 	bl	8000524 <__aeabi_i2d>
 8007c50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c54:	f7f8 fcd0 	bl	80005f8 <__aeabi_dmul>
 8007c58:	4602      	mov	r2, r0
 8007c5a:	460b      	mov	r3, r1
 8007c5c:	4620      	mov	r0, r4
 8007c5e:	4629      	mov	r1, r5
 8007c60:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007c64:	f7f8 fb10 	bl	8000288 <__aeabi_dsub>
 8007c68:	f806 4b01 	strb.w	r4, [r6], #1
 8007c6c:	9d07      	ldr	r5, [sp, #28]
 8007c6e:	eba6 040a 	sub.w	r4, r6, sl
 8007c72:	42a5      	cmp	r5, r4
 8007c74:	4602      	mov	r2, r0
 8007c76:	460b      	mov	r3, r1
 8007c78:	f040 8117 	bne.w	8007eaa <_dtoa_r+0x6e2>
 8007c7c:	f7f8 fb06 	bl	800028c <__adddf3>
 8007c80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c84:	4604      	mov	r4, r0
 8007c86:	460d      	mov	r5, r1
 8007c88:	f7f8 ff46 	bl	8000b18 <__aeabi_dcmpgt>
 8007c8c:	2800      	cmp	r0, #0
 8007c8e:	f040 80f9 	bne.w	8007e84 <_dtoa_r+0x6bc>
 8007c92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c96:	4620      	mov	r0, r4
 8007c98:	4629      	mov	r1, r5
 8007c9a:	f7f8 ff15 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c9e:	b118      	cbz	r0, 8007ca8 <_dtoa_r+0x4e0>
 8007ca0:	f018 0f01 	tst.w	r8, #1
 8007ca4:	f040 80ee 	bne.w	8007e84 <_dtoa_r+0x6bc>
 8007ca8:	4649      	mov	r1, r9
 8007caa:	4658      	mov	r0, fp
 8007cac:	f000 fc90 	bl	80085d0 <_Bfree>
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	7033      	strb	r3, [r6, #0]
 8007cb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007cb6:	3701      	adds	r7, #1
 8007cb8:	601f      	str	r7, [r3, #0]
 8007cba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	f000 831d 	beq.w	80082fc <_dtoa_r+0xb34>
 8007cc2:	601e      	str	r6, [r3, #0]
 8007cc4:	e31a      	b.n	80082fc <_dtoa_r+0xb34>
 8007cc6:	07e2      	lsls	r2, r4, #31
 8007cc8:	d505      	bpl.n	8007cd6 <_dtoa_r+0x50e>
 8007cca:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007cce:	f7f8 fc93 	bl	80005f8 <__aeabi_dmul>
 8007cd2:	3601      	adds	r6, #1
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	1064      	asrs	r4, r4, #1
 8007cd8:	3508      	adds	r5, #8
 8007cda:	e73f      	b.n	8007b5c <_dtoa_r+0x394>
 8007cdc:	2602      	movs	r6, #2
 8007cde:	e742      	b.n	8007b66 <_dtoa_r+0x39e>
 8007ce0:	9c07      	ldr	r4, [sp, #28]
 8007ce2:	9704      	str	r7, [sp, #16]
 8007ce4:	e761      	b.n	8007baa <_dtoa_r+0x3e2>
 8007ce6:	4b27      	ldr	r3, [pc, #156]	@ (8007d84 <_dtoa_r+0x5bc>)
 8007ce8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007cea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007cee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007cf2:	4454      	add	r4, sl
 8007cf4:	2900      	cmp	r1, #0
 8007cf6:	d053      	beq.n	8007da0 <_dtoa_r+0x5d8>
 8007cf8:	4928      	ldr	r1, [pc, #160]	@ (8007d9c <_dtoa_r+0x5d4>)
 8007cfa:	2000      	movs	r0, #0
 8007cfc:	f7f8 fda6 	bl	800084c <__aeabi_ddiv>
 8007d00:	4633      	mov	r3, r6
 8007d02:	462a      	mov	r2, r5
 8007d04:	f7f8 fac0 	bl	8000288 <__aeabi_dsub>
 8007d08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007d0c:	4656      	mov	r6, sl
 8007d0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d12:	f7f8 ff21 	bl	8000b58 <__aeabi_d2iz>
 8007d16:	4605      	mov	r5, r0
 8007d18:	f7f8 fc04 	bl	8000524 <__aeabi_i2d>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	460b      	mov	r3, r1
 8007d20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d24:	f7f8 fab0 	bl	8000288 <__aeabi_dsub>
 8007d28:	3530      	adds	r5, #48	@ 0x30
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d32:	f806 5b01 	strb.w	r5, [r6], #1
 8007d36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d3a:	f7f8 fecf 	bl	8000adc <__aeabi_dcmplt>
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	d171      	bne.n	8007e26 <_dtoa_r+0x65e>
 8007d42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d46:	4911      	ldr	r1, [pc, #68]	@ (8007d8c <_dtoa_r+0x5c4>)
 8007d48:	2000      	movs	r0, #0
 8007d4a:	f7f8 fa9d 	bl	8000288 <__aeabi_dsub>
 8007d4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d52:	f7f8 fec3 	bl	8000adc <__aeabi_dcmplt>
 8007d56:	2800      	cmp	r0, #0
 8007d58:	f040 8095 	bne.w	8007e86 <_dtoa_r+0x6be>
 8007d5c:	42a6      	cmp	r6, r4
 8007d5e:	f43f af50 	beq.w	8007c02 <_dtoa_r+0x43a>
 8007d62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007d66:	4b0a      	ldr	r3, [pc, #40]	@ (8007d90 <_dtoa_r+0x5c8>)
 8007d68:	2200      	movs	r2, #0
 8007d6a:	f7f8 fc45 	bl	80005f8 <__aeabi_dmul>
 8007d6e:	4b08      	ldr	r3, [pc, #32]	@ (8007d90 <_dtoa_r+0x5c8>)
 8007d70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007d74:	2200      	movs	r2, #0
 8007d76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d7a:	f7f8 fc3d 	bl	80005f8 <__aeabi_dmul>
 8007d7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d82:	e7c4      	b.n	8007d0e <_dtoa_r+0x546>
 8007d84:	0800d1e0 	.word	0x0800d1e0
 8007d88:	0800d1b8 	.word	0x0800d1b8
 8007d8c:	3ff00000 	.word	0x3ff00000
 8007d90:	40240000 	.word	0x40240000
 8007d94:	401c0000 	.word	0x401c0000
 8007d98:	40140000 	.word	0x40140000
 8007d9c:	3fe00000 	.word	0x3fe00000
 8007da0:	4631      	mov	r1, r6
 8007da2:	4628      	mov	r0, r5
 8007da4:	f7f8 fc28 	bl	80005f8 <__aeabi_dmul>
 8007da8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007dac:	9415      	str	r4, [sp, #84]	@ 0x54
 8007dae:	4656      	mov	r6, sl
 8007db0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007db4:	f7f8 fed0 	bl	8000b58 <__aeabi_d2iz>
 8007db8:	4605      	mov	r5, r0
 8007dba:	f7f8 fbb3 	bl	8000524 <__aeabi_i2d>
 8007dbe:	4602      	mov	r2, r0
 8007dc0:	460b      	mov	r3, r1
 8007dc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007dc6:	f7f8 fa5f 	bl	8000288 <__aeabi_dsub>
 8007dca:	3530      	adds	r5, #48	@ 0x30
 8007dcc:	f806 5b01 	strb.w	r5, [r6], #1
 8007dd0:	4602      	mov	r2, r0
 8007dd2:	460b      	mov	r3, r1
 8007dd4:	42a6      	cmp	r6, r4
 8007dd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007dda:	f04f 0200 	mov.w	r2, #0
 8007dde:	d124      	bne.n	8007e2a <_dtoa_r+0x662>
 8007de0:	4bac      	ldr	r3, [pc, #688]	@ (8008094 <_dtoa_r+0x8cc>)
 8007de2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007de6:	f7f8 fa51 	bl	800028c <__adddf3>
 8007dea:	4602      	mov	r2, r0
 8007dec:	460b      	mov	r3, r1
 8007dee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007df2:	f7f8 fe91 	bl	8000b18 <__aeabi_dcmpgt>
 8007df6:	2800      	cmp	r0, #0
 8007df8:	d145      	bne.n	8007e86 <_dtoa_r+0x6be>
 8007dfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007dfe:	49a5      	ldr	r1, [pc, #660]	@ (8008094 <_dtoa_r+0x8cc>)
 8007e00:	2000      	movs	r0, #0
 8007e02:	f7f8 fa41 	bl	8000288 <__aeabi_dsub>
 8007e06:	4602      	mov	r2, r0
 8007e08:	460b      	mov	r3, r1
 8007e0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e0e:	f7f8 fe65 	bl	8000adc <__aeabi_dcmplt>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	f43f aef5 	beq.w	8007c02 <_dtoa_r+0x43a>
 8007e18:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007e1a:	1e73      	subs	r3, r6, #1
 8007e1c:	9315      	str	r3, [sp, #84]	@ 0x54
 8007e1e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007e22:	2b30      	cmp	r3, #48	@ 0x30
 8007e24:	d0f8      	beq.n	8007e18 <_dtoa_r+0x650>
 8007e26:	9f04      	ldr	r7, [sp, #16]
 8007e28:	e73e      	b.n	8007ca8 <_dtoa_r+0x4e0>
 8007e2a:	4b9b      	ldr	r3, [pc, #620]	@ (8008098 <_dtoa_r+0x8d0>)
 8007e2c:	f7f8 fbe4 	bl	80005f8 <__aeabi_dmul>
 8007e30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e34:	e7bc      	b.n	8007db0 <_dtoa_r+0x5e8>
 8007e36:	d10c      	bne.n	8007e52 <_dtoa_r+0x68a>
 8007e38:	4b98      	ldr	r3, [pc, #608]	@ (800809c <_dtoa_r+0x8d4>)
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e40:	f7f8 fbda 	bl	80005f8 <__aeabi_dmul>
 8007e44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e48:	f7f8 fe5c 	bl	8000b04 <__aeabi_dcmpge>
 8007e4c:	2800      	cmp	r0, #0
 8007e4e:	f000 8157 	beq.w	8008100 <_dtoa_r+0x938>
 8007e52:	2400      	movs	r4, #0
 8007e54:	4625      	mov	r5, r4
 8007e56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e58:	43db      	mvns	r3, r3
 8007e5a:	9304      	str	r3, [sp, #16]
 8007e5c:	4656      	mov	r6, sl
 8007e5e:	2700      	movs	r7, #0
 8007e60:	4621      	mov	r1, r4
 8007e62:	4658      	mov	r0, fp
 8007e64:	f000 fbb4 	bl	80085d0 <_Bfree>
 8007e68:	2d00      	cmp	r5, #0
 8007e6a:	d0dc      	beq.n	8007e26 <_dtoa_r+0x65e>
 8007e6c:	b12f      	cbz	r7, 8007e7a <_dtoa_r+0x6b2>
 8007e6e:	42af      	cmp	r7, r5
 8007e70:	d003      	beq.n	8007e7a <_dtoa_r+0x6b2>
 8007e72:	4639      	mov	r1, r7
 8007e74:	4658      	mov	r0, fp
 8007e76:	f000 fbab 	bl	80085d0 <_Bfree>
 8007e7a:	4629      	mov	r1, r5
 8007e7c:	4658      	mov	r0, fp
 8007e7e:	f000 fba7 	bl	80085d0 <_Bfree>
 8007e82:	e7d0      	b.n	8007e26 <_dtoa_r+0x65e>
 8007e84:	9704      	str	r7, [sp, #16]
 8007e86:	4633      	mov	r3, r6
 8007e88:	461e      	mov	r6, r3
 8007e8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e8e:	2a39      	cmp	r2, #57	@ 0x39
 8007e90:	d107      	bne.n	8007ea2 <_dtoa_r+0x6da>
 8007e92:	459a      	cmp	sl, r3
 8007e94:	d1f8      	bne.n	8007e88 <_dtoa_r+0x6c0>
 8007e96:	9a04      	ldr	r2, [sp, #16]
 8007e98:	3201      	adds	r2, #1
 8007e9a:	9204      	str	r2, [sp, #16]
 8007e9c:	2230      	movs	r2, #48	@ 0x30
 8007e9e:	f88a 2000 	strb.w	r2, [sl]
 8007ea2:	781a      	ldrb	r2, [r3, #0]
 8007ea4:	3201      	adds	r2, #1
 8007ea6:	701a      	strb	r2, [r3, #0]
 8007ea8:	e7bd      	b.n	8007e26 <_dtoa_r+0x65e>
 8007eaa:	4b7b      	ldr	r3, [pc, #492]	@ (8008098 <_dtoa_r+0x8d0>)
 8007eac:	2200      	movs	r2, #0
 8007eae:	f7f8 fba3 	bl	80005f8 <__aeabi_dmul>
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	460d      	mov	r5, r1
 8007eba:	f7f8 fe05 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ebe:	2800      	cmp	r0, #0
 8007ec0:	f43f aebb 	beq.w	8007c3a <_dtoa_r+0x472>
 8007ec4:	e6f0      	b.n	8007ca8 <_dtoa_r+0x4e0>
 8007ec6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ec8:	2a00      	cmp	r2, #0
 8007eca:	f000 80db 	beq.w	8008084 <_dtoa_r+0x8bc>
 8007ece:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ed0:	2a01      	cmp	r2, #1
 8007ed2:	f300 80bf 	bgt.w	8008054 <_dtoa_r+0x88c>
 8007ed6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007ed8:	2a00      	cmp	r2, #0
 8007eda:	f000 80b7 	beq.w	800804c <_dtoa_r+0x884>
 8007ede:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007ee2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007ee4:	4646      	mov	r6, r8
 8007ee6:	9a08      	ldr	r2, [sp, #32]
 8007ee8:	2101      	movs	r1, #1
 8007eea:	441a      	add	r2, r3
 8007eec:	4658      	mov	r0, fp
 8007eee:	4498      	add	r8, r3
 8007ef0:	9208      	str	r2, [sp, #32]
 8007ef2:	f000 fc6b 	bl	80087cc <__i2b>
 8007ef6:	4605      	mov	r5, r0
 8007ef8:	b15e      	cbz	r6, 8007f12 <_dtoa_r+0x74a>
 8007efa:	9b08      	ldr	r3, [sp, #32]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	dd08      	ble.n	8007f12 <_dtoa_r+0x74a>
 8007f00:	42b3      	cmp	r3, r6
 8007f02:	9a08      	ldr	r2, [sp, #32]
 8007f04:	bfa8      	it	ge
 8007f06:	4633      	movge	r3, r6
 8007f08:	eba8 0803 	sub.w	r8, r8, r3
 8007f0c:	1af6      	subs	r6, r6, r3
 8007f0e:	1ad3      	subs	r3, r2, r3
 8007f10:	9308      	str	r3, [sp, #32]
 8007f12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f14:	b1f3      	cbz	r3, 8007f54 <_dtoa_r+0x78c>
 8007f16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	f000 80b7 	beq.w	800808c <_dtoa_r+0x8c4>
 8007f1e:	b18c      	cbz	r4, 8007f44 <_dtoa_r+0x77c>
 8007f20:	4629      	mov	r1, r5
 8007f22:	4622      	mov	r2, r4
 8007f24:	4658      	mov	r0, fp
 8007f26:	f000 fd11 	bl	800894c <__pow5mult>
 8007f2a:	464a      	mov	r2, r9
 8007f2c:	4601      	mov	r1, r0
 8007f2e:	4605      	mov	r5, r0
 8007f30:	4658      	mov	r0, fp
 8007f32:	f000 fc61 	bl	80087f8 <__multiply>
 8007f36:	4649      	mov	r1, r9
 8007f38:	9004      	str	r0, [sp, #16]
 8007f3a:	4658      	mov	r0, fp
 8007f3c:	f000 fb48 	bl	80085d0 <_Bfree>
 8007f40:	9b04      	ldr	r3, [sp, #16]
 8007f42:	4699      	mov	r9, r3
 8007f44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f46:	1b1a      	subs	r2, r3, r4
 8007f48:	d004      	beq.n	8007f54 <_dtoa_r+0x78c>
 8007f4a:	4649      	mov	r1, r9
 8007f4c:	4658      	mov	r0, fp
 8007f4e:	f000 fcfd 	bl	800894c <__pow5mult>
 8007f52:	4681      	mov	r9, r0
 8007f54:	2101      	movs	r1, #1
 8007f56:	4658      	mov	r0, fp
 8007f58:	f000 fc38 	bl	80087cc <__i2b>
 8007f5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f5e:	4604      	mov	r4, r0
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	f000 81cf 	beq.w	8008304 <_dtoa_r+0xb3c>
 8007f66:	461a      	mov	r2, r3
 8007f68:	4601      	mov	r1, r0
 8007f6a:	4658      	mov	r0, fp
 8007f6c:	f000 fcee 	bl	800894c <__pow5mult>
 8007f70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	4604      	mov	r4, r0
 8007f76:	f300 8095 	bgt.w	80080a4 <_dtoa_r+0x8dc>
 8007f7a:	9b02      	ldr	r3, [sp, #8]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	f040 8087 	bne.w	8008090 <_dtoa_r+0x8c8>
 8007f82:	9b03      	ldr	r3, [sp, #12]
 8007f84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	f040 8089 	bne.w	80080a0 <_dtoa_r+0x8d8>
 8007f8e:	9b03      	ldr	r3, [sp, #12]
 8007f90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007f94:	0d1b      	lsrs	r3, r3, #20
 8007f96:	051b      	lsls	r3, r3, #20
 8007f98:	b12b      	cbz	r3, 8007fa6 <_dtoa_r+0x7de>
 8007f9a:	9b08      	ldr	r3, [sp, #32]
 8007f9c:	3301      	adds	r3, #1
 8007f9e:	9308      	str	r3, [sp, #32]
 8007fa0:	f108 0801 	add.w	r8, r8, #1
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fa8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f000 81b0 	beq.w	8008310 <_dtoa_r+0xb48>
 8007fb0:	6923      	ldr	r3, [r4, #16]
 8007fb2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007fb6:	6918      	ldr	r0, [r3, #16]
 8007fb8:	f000 fbbc 	bl	8008734 <__hi0bits>
 8007fbc:	f1c0 0020 	rsb	r0, r0, #32
 8007fc0:	9b08      	ldr	r3, [sp, #32]
 8007fc2:	4418      	add	r0, r3
 8007fc4:	f010 001f 	ands.w	r0, r0, #31
 8007fc8:	d077      	beq.n	80080ba <_dtoa_r+0x8f2>
 8007fca:	f1c0 0320 	rsb	r3, r0, #32
 8007fce:	2b04      	cmp	r3, #4
 8007fd0:	dd6b      	ble.n	80080aa <_dtoa_r+0x8e2>
 8007fd2:	9b08      	ldr	r3, [sp, #32]
 8007fd4:	f1c0 001c 	rsb	r0, r0, #28
 8007fd8:	4403      	add	r3, r0
 8007fda:	4480      	add	r8, r0
 8007fdc:	4406      	add	r6, r0
 8007fde:	9308      	str	r3, [sp, #32]
 8007fe0:	f1b8 0f00 	cmp.w	r8, #0
 8007fe4:	dd05      	ble.n	8007ff2 <_dtoa_r+0x82a>
 8007fe6:	4649      	mov	r1, r9
 8007fe8:	4642      	mov	r2, r8
 8007fea:	4658      	mov	r0, fp
 8007fec:	f000 fd08 	bl	8008a00 <__lshift>
 8007ff0:	4681      	mov	r9, r0
 8007ff2:	9b08      	ldr	r3, [sp, #32]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	dd05      	ble.n	8008004 <_dtoa_r+0x83c>
 8007ff8:	4621      	mov	r1, r4
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	4658      	mov	r0, fp
 8007ffe:	f000 fcff 	bl	8008a00 <__lshift>
 8008002:	4604      	mov	r4, r0
 8008004:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008006:	2b00      	cmp	r3, #0
 8008008:	d059      	beq.n	80080be <_dtoa_r+0x8f6>
 800800a:	4621      	mov	r1, r4
 800800c:	4648      	mov	r0, r9
 800800e:	f000 fd63 	bl	8008ad8 <__mcmp>
 8008012:	2800      	cmp	r0, #0
 8008014:	da53      	bge.n	80080be <_dtoa_r+0x8f6>
 8008016:	1e7b      	subs	r3, r7, #1
 8008018:	9304      	str	r3, [sp, #16]
 800801a:	4649      	mov	r1, r9
 800801c:	2300      	movs	r3, #0
 800801e:	220a      	movs	r2, #10
 8008020:	4658      	mov	r0, fp
 8008022:	f000 faf7 	bl	8008614 <__multadd>
 8008026:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008028:	4681      	mov	r9, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	f000 8172 	beq.w	8008314 <_dtoa_r+0xb4c>
 8008030:	2300      	movs	r3, #0
 8008032:	4629      	mov	r1, r5
 8008034:	220a      	movs	r2, #10
 8008036:	4658      	mov	r0, fp
 8008038:	f000 faec 	bl	8008614 <__multadd>
 800803c:	9b00      	ldr	r3, [sp, #0]
 800803e:	2b00      	cmp	r3, #0
 8008040:	4605      	mov	r5, r0
 8008042:	dc67      	bgt.n	8008114 <_dtoa_r+0x94c>
 8008044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008046:	2b02      	cmp	r3, #2
 8008048:	dc41      	bgt.n	80080ce <_dtoa_r+0x906>
 800804a:	e063      	b.n	8008114 <_dtoa_r+0x94c>
 800804c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800804e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008052:	e746      	b.n	8007ee2 <_dtoa_r+0x71a>
 8008054:	9b07      	ldr	r3, [sp, #28]
 8008056:	1e5c      	subs	r4, r3, #1
 8008058:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800805a:	42a3      	cmp	r3, r4
 800805c:	bfbf      	itttt	lt
 800805e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008060:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008062:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008064:	1ae3      	sublt	r3, r4, r3
 8008066:	bfb4      	ite	lt
 8008068:	18d2      	addlt	r2, r2, r3
 800806a:	1b1c      	subge	r4, r3, r4
 800806c:	9b07      	ldr	r3, [sp, #28]
 800806e:	bfbc      	itt	lt
 8008070:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008072:	2400      	movlt	r4, #0
 8008074:	2b00      	cmp	r3, #0
 8008076:	bfb5      	itete	lt
 8008078:	eba8 0603 	sublt.w	r6, r8, r3
 800807c:	9b07      	ldrge	r3, [sp, #28]
 800807e:	2300      	movlt	r3, #0
 8008080:	4646      	movge	r6, r8
 8008082:	e730      	b.n	8007ee6 <_dtoa_r+0x71e>
 8008084:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008086:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008088:	4646      	mov	r6, r8
 800808a:	e735      	b.n	8007ef8 <_dtoa_r+0x730>
 800808c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800808e:	e75c      	b.n	8007f4a <_dtoa_r+0x782>
 8008090:	2300      	movs	r3, #0
 8008092:	e788      	b.n	8007fa6 <_dtoa_r+0x7de>
 8008094:	3fe00000 	.word	0x3fe00000
 8008098:	40240000 	.word	0x40240000
 800809c:	40140000 	.word	0x40140000
 80080a0:	9b02      	ldr	r3, [sp, #8]
 80080a2:	e780      	b.n	8007fa6 <_dtoa_r+0x7de>
 80080a4:	2300      	movs	r3, #0
 80080a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80080a8:	e782      	b.n	8007fb0 <_dtoa_r+0x7e8>
 80080aa:	d099      	beq.n	8007fe0 <_dtoa_r+0x818>
 80080ac:	9a08      	ldr	r2, [sp, #32]
 80080ae:	331c      	adds	r3, #28
 80080b0:	441a      	add	r2, r3
 80080b2:	4498      	add	r8, r3
 80080b4:	441e      	add	r6, r3
 80080b6:	9208      	str	r2, [sp, #32]
 80080b8:	e792      	b.n	8007fe0 <_dtoa_r+0x818>
 80080ba:	4603      	mov	r3, r0
 80080bc:	e7f6      	b.n	80080ac <_dtoa_r+0x8e4>
 80080be:	9b07      	ldr	r3, [sp, #28]
 80080c0:	9704      	str	r7, [sp, #16]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	dc20      	bgt.n	8008108 <_dtoa_r+0x940>
 80080c6:	9300      	str	r3, [sp, #0]
 80080c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080ca:	2b02      	cmp	r3, #2
 80080cc:	dd1e      	ble.n	800810c <_dtoa_r+0x944>
 80080ce:	9b00      	ldr	r3, [sp, #0]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	f47f aec0 	bne.w	8007e56 <_dtoa_r+0x68e>
 80080d6:	4621      	mov	r1, r4
 80080d8:	2205      	movs	r2, #5
 80080da:	4658      	mov	r0, fp
 80080dc:	f000 fa9a 	bl	8008614 <__multadd>
 80080e0:	4601      	mov	r1, r0
 80080e2:	4604      	mov	r4, r0
 80080e4:	4648      	mov	r0, r9
 80080e6:	f000 fcf7 	bl	8008ad8 <__mcmp>
 80080ea:	2800      	cmp	r0, #0
 80080ec:	f77f aeb3 	ble.w	8007e56 <_dtoa_r+0x68e>
 80080f0:	4656      	mov	r6, sl
 80080f2:	2331      	movs	r3, #49	@ 0x31
 80080f4:	f806 3b01 	strb.w	r3, [r6], #1
 80080f8:	9b04      	ldr	r3, [sp, #16]
 80080fa:	3301      	adds	r3, #1
 80080fc:	9304      	str	r3, [sp, #16]
 80080fe:	e6ae      	b.n	8007e5e <_dtoa_r+0x696>
 8008100:	9c07      	ldr	r4, [sp, #28]
 8008102:	9704      	str	r7, [sp, #16]
 8008104:	4625      	mov	r5, r4
 8008106:	e7f3      	b.n	80080f0 <_dtoa_r+0x928>
 8008108:	9b07      	ldr	r3, [sp, #28]
 800810a:	9300      	str	r3, [sp, #0]
 800810c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800810e:	2b00      	cmp	r3, #0
 8008110:	f000 8104 	beq.w	800831c <_dtoa_r+0xb54>
 8008114:	2e00      	cmp	r6, #0
 8008116:	dd05      	ble.n	8008124 <_dtoa_r+0x95c>
 8008118:	4629      	mov	r1, r5
 800811a:	4632      	mov	r2, r6
 800811c:	4658      	mov	r0, fp
 800811e:	f000 fc6f 	bl	8008a00 <__lshift>
 8008122:	4605      	mov	r5, r0
 8008124:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008126:	2b00      	cmp	r3, #0
 8008128:	d05a      	beq.n	80081e0 <_dtoa_r+0xa18>
 800812a:	6869      	ldr	r1, [r5, #4]
 800812c:	4658      	mov	r0, fp
 800812e:	f000 fa0f 	bl	8008550 <_Balloc>
 8008132:	4606      	mov	r6, r0
 8008134:	b928      	cbnz	r0, 8008142 <_dtoa_r+0x97a>
 8008136:	4b84      	ldr	r3, [pc, #528]	@ (8008348 <_dtoa_r+0xb80>)
 8008138:	4602      	mov	r2, r0
 800813a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800813e:	f7ff bb5a 	b.w	80077f6 <_dtoa_r+0x2e>
 8008142:	692a      	ldr	r2, [r5, #16]
 8008144:	3202      	adds	r2, #2
 8008146:	0092      	lsls	r2, r2, #2
 8008148:	f105 010c 	add.w	r1, r5, #12
 800814c:	300c      	adds	r0, #12
 800814e:	f7ff fa9c 	bl	800768a <memcpy>
 8008152:	2201      	movs	r2, #1
 8008154:	4631      	mov	r1, r6
 8008156:	4658      	mov	r0, fp
 8008158:	f000 fc52 	bl	8008a00 <__lshift>
 800815c:	f10a 0301 	add.w	r3, sl, #1
 8008160:	9307      	str	r3, [sp, #28]
 8008162:	9b00      	ldr	r3, [sp, #0]
 8008164:	4453      	add	r3, sl
 8008166:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008168:	9b02      	ldr	r3, [sp, #8]
 800816a:	f003 0301 	and.w	r3, r3, #1
 800816e:	462f      	mov	r7, r5
 8008170:	930a      	str	r3, [sp, #40]	@ 0x28
 8008172:	4605      	mov	r5, r0
 8008174:	9b07      	ldr	r3, [sp, #28]
 8008176:	4621      	mov	r1, r4
 8008178:	3b01      	subs	r3, #1
 800817a:	4648      	mov	r0, r9
 800817c:	9300      	str	r3, [sp, #0]
 800817e:	f7ff fa99 	bl	80076b4 <quorem>
 8008182:	4639      	mov	r1, r7
 8008184:	9002      	str	r0, [sp, #8]
 8008186:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800818a:	4648      	mov	r0, r9
 800818c:	f000 fca4 	bl	8008ad8 <__mcmp>
 8008190:	462a      	mov	r2, r5
 8008192:	9008      	str	r0, [sp, #32]
 8008194:	4621      	mov	r1, r4
 8008196:	4658      	mov	r0, fp
 8008198:	f000 fcba 	bl	8008b10 <__mdiff>
 800819c:	68c2      	ldr	r2, [r0, #12]
 800819e:	4606      	mov	r6, r0
 80081a0:	bb02      	cbnz	r2, 80081e4 <_dtoa_r+0xa1c>
 80081a2:	4601      	mov	r1, r0
 80081a4:	4648      	mov	r0, r9
 80081a6:	f000 fc97 	bl	8008ad8 <__mcmp>
 80081aa:	4602      	mov	r2, r0
 80081ac:	4631      	mov	r1, r6
 80081ae:	4658      	mov	r0, fp
 80081b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80081b2:	f000 fa0d 	bl	80085d0 <_Bfree>
 80081b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80081ba:	9e07      	ldr	r6, [sp, #28]
 80081bc:	ea43 0102 	orr.w	r1, r3, r2
 80081c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081c2:	4319      	orrs	r1, r3
 80081c4:	d110      	bne.n	80081e8 <_dtoa_r+0xa20>
 80081c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80081ca:	d029      	beq.n	8008220 <_dtoa_r+0xa58>
 80081cc:	9b08      	ldr	r3, [sp, #32]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	dd02      	ble.n	80081d8 <_dtoa_r+0xa10>
 80081d2:	9b02      	ldr	r3, [sp, #8]
 80081d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80081d8:	9b00      	ldr	r3, [sp, #0]
 80081da:	f883 8000 	strb.w	r8, [r3]
 80081de:	e63f      	b.n	8007e60 <_dtoa_r+0x698>
 80081e0:	4628      	mov	r0, r5
 80081e2:	e7bb      	b.n	800815c <_dtoa_r+0x994>
 80081e4:	2201      	movs	r2, #1
 80081e6:	e7e1      	b.n	80081ac <_dtoa_r+0x9e4>
 80081e8:	9b08      	ldr	r3, [sp, #32]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	db04      	blt.n	80081f8 <_dtoa_r+0xa30>
 80081ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80081f0:	430b      	orrs	r3, r1
 80081f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80081f4:	430b      	orrs	r3, r1
 80081f6:	d120      	bne.n	800823a <_dtoa_r+0xa72>
 80081f8:	2a00      	cmp	r2, #0
 80081fa:	dded      	ble.n	80081d8 <_dtoa_r+0xa10>
 80081fc:	4649      	mov	r1, r9
 80081fe:	2201      	movs	r2, #1
 8008200:	4658      	mov	r0, fp
 8008202:	f000 fbfd 	bl	8008a00 <__lshift>
 8008206:	4621      	mov	r1, r4
 8008208:	4681      	mov	r9, r0
 800820a:	f000 fc65 	bl	8008ad8 <__mcmp>
 800820e:	2800      	cmp	r0, #0
 8008210:	dc03      	bgt.n	800821a <_dtoa_r+0xa52>
 8008212:	d1e1      	bne.n	80081d8 <_dtoa_r+0xa10>
 8008214:	f018 0f01 	tst.w	r8, #1
 8008218:	d0de      	beq.n	80081d8 <_dtoa_r+0xa10>
 800821a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800821e:	d1d8      	bne.n	80081d2 <_dtoa_r+0xa0a>
 8008220:	9a00      	ldr	r2, [sp, #0]
 8008222:	2339      	movs	r3, #57	@ 0x39
 8008224:	7013      	strb	r3, [r2, #0]
 8008226:	4633      	mov	r3, r6
 8008228:	461e      	mov	r6, r3
 800822a:	3b01      	subs	r3, #1
 800822c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008230:	2a39      	cmp	r2, #57	@ 0x39
 8008232:	d052      	beq.n	80082da <_dtoa_r+0xb12>
 8008234:	3201      	adds	r2, #1
 8008236:	701a      	strb	r2, [r3, #0]
 8008238:	e612      	b.n	8007e60 <_dtoa_r+0x698>
 800823a:	2a00      	cmp	r2, #0
 800823c:	dd07      	ble.n	800824e <_dtoa_r+0xa86>
 800823e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008242:	d0ed      	beq.n	8008220 <_dtoa_r+0xa58>
 8008244:	9a00      	ldr	r2, [sp, #0]
 8008246:	f108 0301 	add.w	r3, r8, #1
 800824a:	7013      	strb	r3, [r2, #0]
 800824c:	e608      	b.n	8007e60 <_dtoa_r+0x698>
 800824e:	9b07      	ldr	r3, [sp, #28]
 8008250:	9a07      	ldr	r2, [sp, #28]
 8008252:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008256:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008258:	4293      	cmp	r3, r2
 800825a:	d028      	beq.n	80082ae <_dtoa_r+0xae6>
 800825c:	4649      	mov	r1, r9
 800825e:	2300      	movs	r3, #0
 8008260:	220a      	movs	r2, #10
 8008262:	4658      	mov	r0, fp
 8008264:	f000 f9d6 	bl	8008614 <__multadd>
 8008268:	42af      	cmp	r7, r5
 800826a:	4681      	mov	r9, r0
 800826c:	f04f 0300 	mov.w	r3, #0
 8008270:	f04f 020a 	mov.w	r2, #10
 8008274:	4639      	mov	r1, r7
 8008276:	4658      	mov	r0, fp
 8008278:	d107      	bne.n	800828a <_dtoa_r+0xac2>
 800827a:	f000 f9cb 	bl	8008614 <__multadd>
 800827e:	4607      	mov	r7, r0
 8008280:	4605      	mov	r5, r0
 8008282:	9b07      	ldr	r3, [sp, #28]
 8008284:	3301      	adds	r3, #1
 8008286:	9307      	str	r3, [sp, #28]
 8008288:	e774      	b.n	8008174 <_dtoa_r+0x9ac>
 800828a:	f000 f9c3 	bl	8008614 <__multadd>
 800828e:	4629      	mov	r1, r5
 8008290:	4607      	mov	r7, r0
 8008292:	2300      	movs	r3, #0
 8008294:	220a      	movs	r2, #10
 8008296:	4658      	mov	r0, fp
 8008298:	f000 f9bc 	bl	8008614 <__multadd>
 800829c:	4605      	mov	r5, r0
 800829e:	e7f0      	b.n	8008282 <_dtoa_r+0xaba>
 80082a0:	9b00      	ldr	r3, [sp, #0]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	bfcc      	ite	gt
 80082a6:	461e      	movgt	r6, r3
 80082a8:	2601      	movle	r6, #1
 80082aa:	4456      	add	r6, sl
 80082ac:	2700      	movs	r7, #0
 80082ae:	4649      	mov	r1, r9
 80082b0:	2201      	movs	r2, #1
 80082b2:	4658      	mov	r0, fp
 80082b4:	f000 fba4 	bl	8008a00 <__lshift>
 80082b8:	4621      	mov	r1, r4
 80082ba:	4681      	mov	r9, r0
 80082bc:	f000 fc0c 	bl	8008ad8 <__mcmp>
 80082c0:	2800      	cmp	r0, #0
 80082c2:	dcb0      	bgt.n	8008226 <_dtoa_r+0xa5e>
 80082c4:	d102      	bne.n	80082cc <_dtoa_r+0xb04>
 80082c6:	f018 0f01 	tst.w	r8, #1
 80082ca:	d1ac      	bne.n	8008226 <_dtoa_r+0xa5e>
 80082cc:	4633      	mov	r3, r6
 80082ce:	461e      	mov	r6, r3
 80082d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082d4:	2a30      	cmp	r2, #48	@ 0x30
 80082d6:	d0fa      	beq.n	80082ce <_dtoa_r+0xb06>
 80082d8:	e5c2      	b.n	8007e60 <_dtoa_r+0x698>
 80082da:	459a      	cmp	sl, r3
 80082dc:	d1a4      	bne.n	8008228 <_dtoa_r+0xa60>
 80082de:	9b04      	ldr	r3, [sp, #16]
 80082e0:	3301      	adds	r3, #1
 80082e2:	9304      	str	r3, [sp, #16]
 80082e4:	2331      	movs	r3, #49	@ 0x31
 80082e6:	f88a 3000 	strb.w	r3, [sl]
 80082ea:	e5b9      	b.n	8007e60 <_dtoa_r+0x698>
 80082ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80082ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800834c <_dtoa_r+0xb84>
 80082f2:	b11b      	cbz	r3, 80082fc <_dtoa_r+0xb34>
 80082f4:	f10a 0308 	add.w	r3, sl, #8
 80082f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80082fa:	6013      	str	r3, [r2, #0]
 80082fc:	4650      	mov	r0, sl
 80082fe:	b019      	add	sp, #100	@ 0x64
 8008300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008306:	2b01      	cmp	r3, #1
 8008308:	f77f ae37 	ble.w	8007f7a <_dtoa_r+0x7b2>
 800830c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800830e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008310:	2001      	movs	r0, #1
 8008312:	e655      	b.n	8007fc0 <_dtoa_r+0x7f8>
 8008314:	9b00      	ldr	r3, [sp, #0]
 8008316:	2b00      	cmp	r3, #0
 8008318:	f77f aed6 	ble.w	80080c8 <_dtoa_r+0x900>
 800831c:	4656      	mov	r6, sl
 800831e:	4621      	mov	r1, r4
 8008320:	4648      	mov	r0, r9
 8008322:	f7ff f9c7 	bl	80076b4 <quorem>
 8008326:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800832a:	f806 8b01 	strb.w	r8, [r6], #1
 800832e:	9b00      	ldr	r3, [sp, #0]
 8008330:	eba6 020a 	sub.w	r2, r6, sl
 8008334:	4293      	cmp	r3, r2
 8008336:	ddb3      	ble.n	80082a0 <_dtoa_r+0xad8>
 8008338:	4649      	mov	r1, r9
 800833a:	2300      	movs	r3, #0
 800833c:	220a      	movs	r2, #10
 800833e:	4658      	mov	r0, fp
 8008340:	f000 f968 	bl	8008614 <__multadd>
 8008344:	4681      	mov	r9, r0
 8008346:	e7ea      	b.n	800831e <_dtoa_r+0xb56>
 8008348:	0800d141 	.word	0x0800d141
 800834c:	0800d0c5 	.word	0x0800d0c5

08008350 <_free_r>:
 8008350:	b538      	push	{r3, r4, r5, lr}
 8008352:	4605      	mov	r5, r0
 8008354:	2900      	cmp	r1, #0
 8008356:	d041      	beq.n	80083dc <_free_r+0x8c>
 8008358:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800835c:	1f0c      	subs	r4, r1, #4
 800835e:	2b00      	cmp	r3, #0
 8008360:	bfb8      	it	lt
 8008362:	18e4      	addlt	r4, r4, r3
 8008364:	f000 f8e8 	bl	8008538 <__malloc_lock>
 8008368:	4a1d      	ldr	r2, [pc, #116]	@ (80083e0 <_free_r+0x90>)
 800836a:	6813      	ldr	r3, [r2, #0]
 800836c:	b933      	cbnz	r3, 800837c <_free_r+0x2c>
 800836e:	6063      	str	r3, [r4, #4]
 8008370:	6014      	str	r4, [r2, #0]
 8008372:	4628      	mov	r0, r5
 8008374:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008378:	f000 b8e4 	b.w	8008544 <__malloc_unlock>
 800837c:	42a3      	cmp	r3, r4
 800837e:	d908      	bls.n	8008392 <_free_r+0x42>
 8008380:	6820      	ldr	r0, [r4, #0]
 8008382:	1821      	adds	r1, r4, r0
 8008384:	428b      	cmp	r3, r1
 8008386:	bf01      	itttt	eq
 8008388:	6819      	ldreq	r1, [r3, #0]
 800838a:	685b      	ldreq	r3, [r3, #4]
 800838c:	1809      	addeq	r1, r1, r0
 800838e:	6021      	streq	r1, [r4, #0]
 8008390:	e7ed      	b.n	800836e <_free_r+0x1e>
 8008392:	461a      	mov	r2, r3
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	b10b      	cbz	r3, 800839c <_free_r+0x4c>
 8008398:	42a3      	cmp	r3, r4
 800839a:	d9fa      	bls.n	8008392 <_free_r+0x42>
 800839c:	6811      	ldr	r1, [r2, #0]
 800839e:	1850      	adds	r0, r2, r1
 80083a0:	42a0      	cmp	r0, r4
 80083a2:	d10b      	bne.n	80083bc <_free_r+0x6c>
 80083a4:	6820      	ldr	r0, [r4, #0]
 80083a6:	4401      	add	r1, r0
 80083a8:	1850      	adds	r0, r2, r1
 80083aa:	4283      	cmp	r3, r0
 80083ac:	6011      	str	r1, [r2, #0]
 80083ae:	d1e0      	bne.n	8008372 <_free_r+0x22>
 80083b0:	6818      	ldr	r0, [r3, #0]
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	6053      	str	r3, [r2, #4]
 80083b6:	4408      	add	r0, r1
 80083b8:	6010      	str	r0, [r2, #0]
 80083ba:	e7da      	b.n	8008372 <_free_r+0x22>
 80083bc:	d902      	bls.n	80083c4 <_free_r+0x74>
 80083be:	230c      	movs	r3, #12
 80083c0:	602b      	str	r3, [r5, #0]
 80083c2:	e7d6      	b.n	8008372 <_free_r+0x22>
 80083c4:	6820      	ldr	r0, [r4, #0]
 80083c6:	1821      	adds	r1, r4, r0
 80083c8:	428b      	cmp	r3, r1
 80083ca:	bf04      	itt	eq
 80083cc:	6819      	ldreq	r1, [r3, #0]
 80083ce:	685b      	ldreq	r3, [r3, #4]
 80083d0:	6063      	str	r3, [r4, #4]
 80083d2:	bf04      	itt	eq
 80083d4:	1809      	addeq	r1, r1, r0
 80083d6:	6021      	streq	r1, [r4, #0]
 80083d8:	6054      	str	r4, [r2, #4]
 80083da:	e7ca      	b.n	8008372 <_free_r+0x22>
 80083dc:	bd38      	pop	{r3, r4, r5, pc}
 80083de:	bf00      	nop
 80083e0:	20000930 	.word	0x20000930

080083e4 <malloc>:
 80083e4:	4b02      	ldr	r3, [pc, #8]	@ (80083f0 <malloc+0xc>)
 80083e6:	4601      	mov	r1, r0
 80083e8:	6818      	ldr	r0, [r3, #0]
 80083ea:	f000 b825 	b.w	8008438 <_malloc_r>
 80083ee:	bf00      	nop
 80083f0:	20000080 	.word	0x20000080

080083f4 <sbrk_aligned>:
 80083f4:	b570      	push	{r4, r5, r6, lr}
 80083f6:	4e0f      	ldr	r6, [pc, #60]	@ (8008434 <sbrk_aligned+0x40>)
 80083f8:	460c      	mov	r4, r1
 80083fa:	6831      	ldr	r1, [r6, #0]
 80083fc:	4605      	mov	r5, r0
 80083fe:	b911      	cbnz	r1, 8008406 <sbrk_aligned+0x12>
 8008400:	f001 fdf2 	bl	8009fe8 <_sbrk_r>
 8008404:	6030      	str	r0, [r6, #0]
 8008406:	4621      	mov	r1, r4
 8008408:	4628      	mov	r0, r5
 800840a:	f001 fded 	bl	8009fe8 <_sbrk_r>
 800840e:	1c43      	adds	r3, r0, #1
 8008410:	d103      	bne.n	800841a <sbrk_aligned+0x26>
 8008412:	f04f 34ff 	mov.w	r4, #4294967295
 8008416:	4620      	mov	r0, r4
 8008418:	bd70      	pop	{r4, r5, r6, pc}
 800841a:	1cc4      	adds	r4, r0, #3
 800841c:	f024 0403 	bic.w	r4, r4, #3
 8008420:	42a0      	cmp	r0, r4
 8008422:	d0f8      	beq.n	8008416 <sbrk_aligned+0x22>
 8008424:	1a21      	subs	r1, r4, r0
 8008426:	4628      	mov	r0, r5
 8008428:	f001 fdde 	bl	8009fe8 <_sbrk_r>
 800842c:	3001      	adds	r0, #1
 800842e:	d1f2      	bne.n	8008416 <sbrk_aligned+0x22>
 8008430:	e7ef      	b.n	8008412 <sbrk_aligned+0x1e>
 8008432:	bf00      	nop
 8008434:	2000092c 	.word	0x2000092c

08008438 <_malloc_r>:
 8008438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800843c:	1ccd      	adds	r5, r1, #3
 800843e:	f025 0503 	bic.w	r5, r5, #3
 8008442:	3508      	adds	r5, #8
 8008444:	2d0c      	cmp	r5, #12
 8008446:	bf38      	it	cc
 8008448:	250c      	movcc	r5, #12
 800844a:	2d00      	cmp	r5, #0
 800844c:	4606      	mov	r6, r0
 800844e:	db01      	blt.n	8008454 <_malloc_r+0x1c>
 8008450:	42a9      	cmp	r1, r5
 8008452:	d904      	bls.n	800845e <_malloc_r+0x26>
 8008454:	230c      	movs	r3, #12
 8008456:	6033      	str	r3, [r6, #0]
 8008458:	2000      	movs	r0, #0
 800845a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800845e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008534 <_malloc_r+0xfc>
 8008462:	f000 f869 	bl	8008538 <__malloc_lock>
 8008466:	f8d8 3000 	ldr.w	r3, [r8]
 800846a:	461c      	mov	r4, r3
 800846c:	bb44      	cbnz	r4, 80084c0 <_malloc_r+0x88>
 800846e:	4629      	mov	r1, r5
 8008470:	4630      	mov	r0, r6
 8008472:	f7ff ffbf 	bl	80083f4 <sbrk_aligned>
 8008476:	1c43      	adds	r3, r0, #1
 8008478:	4604      	mov	r4, r0
 800847a:	d158      	bne.n	800852e <_malloc_r+0xf6>
 800847c:	f8d8 4000 	ldr.w	r4, [r8]
 8008480:	4627      	mov	r7, r4
 8008482:	2f00      	cmp	r7, #0
 8008484:	d143      	bne.n	800850e <_malloc_r+0xd6>
 8008486:	2c00      	cmp	r4, #0
 8008488:	d04b      	beq.n	8008522 <_malloc_r+0xea>
 800848a:	6823      	ldr	r3, [r4, #0]
 800848c:	4639      	mov	r1, r7
 800848e:	4630      	mov	r0, r6
 8008490:	eb04 0903 	add.w	r9, r4, r3
 8008494:	f001 fda8 	bl	8009fe8 <_sbrk_r>
 8008498:	4581      	cmp	r9, r0
 800849a:	d142      	bne.n	8008522 <_malloc_r+0xea>
 800849c:	6821      	ldr	r1, [r4, #0]
 800849e:	1a6d      	subs	r5, r5, r1
 80084a0:	4629      	mov	r1, r5
 80084a2:	4630      	mov	r0, r6
 80084a4:	f7ff ffa6 	bl	80083f4 <sbrk_aligned>
 80084a8:	3001      	adds	r0, #1
 80084aa:	d03a      	beq.n	8008522 <_malloc_r+0xea>
 80084ac:	6823      	ldr	r3, [r4, #0]
 80084ae:	442b      	add	r3, r5
 80084b0:	6023      	str	r3, [r4, #0]
 80084b2:	f8d8 3000 	ldr.w	r3, [r8]
 80084b6:	685a      	ldr	r2, [r3, #4]
 80084b8:	bb62      	cbnz	r2, 8008514 <_malloc_r+0xdc>
 80084ba:	f8c8 7000 	str.w	r7, [r8]
 80084be:	e00f      	b.n	80084e0 <_malloc_r+0xa8>
 80084c0:	6822      	ldr	r2, [r4, #0]
 80084c2:	1b52      	subs	r2, r2, r5
 80084c4:	d420      	bmi.n	8008508 <_malloc_r+0xd0>
 80084c6:	2a0b      	cmp	r2, #11
 80084c8:	d917      	bls.n	80084fa <_malloc_r+0xc2>
 80084ca:	1961      	adds	r1, r4, r5
 80084cc:	42a3      	cmp	r3, r4
 80084ce:	6025      	str	r5, [r4, #0]
 80084d0:	bf18      	it	ne
 80084d2:	6059      	strne	r1, [r3, #4]
 80084d4:	6863      	ldr	r3, [r4, #4]
 80084d6:	bf08      	it	eq
 80084d8:	f8c8 1000 	streq.w	r1, [r8]
 80084dc:	5162      	str	r2, [r4, r5]
 80084de:	604b      	str	r3, [r1, #4]
 80084e0:	4630      	mov	r0, r6
 80084e2:	f000 f82f 	bl	8008544 <__malloc_unlock>
 80084e6:	f104 000b 	add.w	r0, r4, #11
 80084ea:	1d23      	adds	r3, r4, #4
 80084ec:	f020 0007 	bic.w	r0, r0, #7
 80084f0:	1ac2      	subs	r2, r0, r3
 80084f2:	bf1c      	itt	ne
 80084f4:	1a1b      	subne	r3, r3, r0
 80084f6:	50a3      	strne	r3, [r4, r2]
 80084f8:	e7af      	b.n	800845a <_malloc_r+0x22>
 80084fa:	6862      	ldr	r2, [r4, #4]
 80084fc:	42a3      	cmp	r3, r4
 80084fe:	bf0c      	ite	eq
 8008500:	f8c8 2000 	streq.w	r2, [r8]
 8008504:	605a      	strne	r2, [r3, #4]
 8008506:	e7eb      	b.n	80084e0 <_malloc_r+0xa8>
 8008508:	4623      	mov	r3, r4
 800850a:	6864      	ldr	r4, [r4, #4]
 800850c:	e7ae      	b.n	800846c <_malloc_r+0x34>
 800850e:	463c      	mov	r4, r7
 8008510:	687f      	ldr	r7, [r7, #4]
 8008512:	e7b6      	b.n	8008482 <_malloc_r+0x4a>
 8008514:	461a      	mov	r2, r3
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	42a3      	cmp	r3, r4
 800851a:	d1fb      	bne.n	8008514 <_malloc_r+0xdc>
 800851c:	2300      	movs	r3, #0
 800851e:	6053      	str	r3, [r2, #4]
 8008520:	e7de      	b.n	80084e0 <_malloc_r+0xa8>
 8008522:	230c      	movs	r3, #12
 8008524:	6033      	str	r3, [r6, #0]
 8008526:	4630      	mov	r0, r6
 8008528:	f000 f80c 	bl	8008544 <__malloc_unlock>
 800852c:	e794      	b.n	8008458 <_malloc_r+0x20>
 800852e:	6005      	str	r5, [r0, #0]
 8008530:	e7d6      	b.n	80084e0 <_malloc_r+0xa8>
 8008532:	bf00      	nop
 8008534:	20000930 	.word	0x20000930

08008538 <__malloc_lock>:
 8008538:	4801      	ldr	r0, [pc, #4]	@ (8008540 <__malloc_lock+0x8>)
 800853a:	f7ff b8a4 	b.w	8007686 <__retarget_lock_acquire_recursive>
 800853e:	bf00      	nop
 8008540:	20000928 	.word	0x20000928

08008544 <__malloc_unlock>:
 8008544:	4801      	ldr	r0, [pc, #4]	@ (800854c <__malloc_unlock+0x8>)
 8008546:	f7ff b89f 	b.w	8007688 <__retarget_lock_release_recursive>
 800854a:	bf00      	nop
 800854c:	20000928 	.word	0x20000928

08008550 <_Balloc>:
 8008550:	b570      	push	{r4, r5, r6, lr}
 8008552:	69c6      	ldr	r6, [r0, #28]
 8008554:	4604      	mov	r4, r0
 8008556:	460d      	mov	r5, r1
 8008558:	b976      	cbnz	r6, 8008578 <_Balloc+0x28>
 800855a:	2010      	movs	r0, #16
 800855c:	f7ff ff42 	bl	80083e4 <malloc>
 8008560:	4602      	mov	r2, r0
 8008562:	61e0      	str	r0, [r4, #28]
 8008564:	b920      	cbnz	r0, 8008570 <_Balloc+0x20>
 8008566:	4b18      	ldr	r3, [pc, #96]	@ (80085c8 <_Balloc+0x78>)
 8008568:	4818      	ldr	r0, [pc, #96]	@ (80085cc <_Balloc+0x7c>)
 800856a:	216b      	movs	r1, #107	@ 0x6b
 800856c:	f001 fd54 	bl	800a018 <__assert_func>
 8008570:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008574:	6006      	str	r6, [r0, #0]
 8008576:	60c6      	str	r6, [r0, #12]
 8008578:	69e6      	ldr	r6, [r4, #28]
 800857a:	68f3      	ldr	r3, [r6, #12]
 800857c:	b183      	cbz	r3, 80085a0 <_Balloc+0x50>
 800857e:	69e3      	ldr	r3, [r4, #28]
 8008580:	68db      	ldr	r3, [r3, #12]
 8008582:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008586:	b9b8      	cbnz	r0, 80085b8 <_Balloc+0x68>
 8008588:	2101      	movs	r1, #1
 800858a:	fa01 f605 	lsl.w	r6, r1, r5
 800858e:	1d72      	adds	r2, r6, #5
 8008590:	0092      	lsls	r2, r2, #2
 8008592:	4620      	mov	r0, r4
 8008594:	f001 fd5e 	bl	800a054 <_calloc_r>
 8008598:	b160      	cbz	r0, 80085b4 <_Balloc+0x64>
 800859a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800859e:	e00e      	b.n	80085be <_Balloc+0x6e>
 80085a0:	2221      	movs	r2, #33	@ 0x21
 80085a2:	2104      	movs	r1, #4
 80085a4:	4620      	mov	r0, r4
 80085a6:	f001 fd55 	bl	800a054 <_calloc_r>
 80085aa:	69e3      	ldr	r3, [r4, #28]
 80085ac:	60f0      	str	r0, [r6, #12]
 80085ae:	68db      	ldr	r3, [r3, #12]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d1e4      	bne.n	800857e <_Balloc+0x2e>
 80085b4:	2000      	movs	r0, #0
 80085b6:	bd70      	pop	{r4, r5, r6, pc}
 80085b8:	6802      	ldr	r2, [r0, #0]
 80085ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80085be:	2300      	movs	r3, #0
 80085c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80085c4:	e7f7      	b.n	80085b6 <_Balloc+0x66>
 80085c6:	bf00      	nop
 80085c8:	0800d0d2 	.word	0x0800d0d2
 80085cc:	0800d152 	.word	0x0800d152

080085d0 <_Bfree>:
 80085d0:	b570      	push	{r4, r5, r6, lr}
 80085d2:	69c6      	ldr	r6, [r0, #28]
 80085d4:	4605      	mov	r5, r0
 80085d6:	460c      	mov	r4, r1
 80085d8:	b976      	cbnz	r6, 80085f8 <_Bfree+0x28>
 80085da:	2010      	movs	r0, #16
 80085dc:	f7ff ff02 	bl	80083e4 <malloc>
 80085e0:	4602      	mov	r2, r0
 80085e2:	61e8      	str	r0, [r5, #28]
 80085e4:	b920      	cbnz	r0, 80085f0 <_Bfree+0x20>
 80085e6:	4b09      	ldr	r3, [pc, #36]	@ (800860c <_Bfree+0x3c>)
 80085e8:	4809      	ldr	r0, [pc, #36]	@ (8008610 <_Bfree+0x40>)
 80085ea:	218f      	movs	r1, #143	@ 0x8f
 80085ec:	f001 fd14 	bl	800a018 <__assert_func>
 80085f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80085f4:	6006      	str	r6, [r0, #0]
 80085f6:	60c6      	str	r6, [r0, #12]
 80085f8:	b13c      	cbz	r4, 800860a <_Bfree+0x3a>
 80085fa:	69eb      	ldr	r3, [r5, #28]
 80085fc:	6862      	ldr	r2, [r4, #4]
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008604:	6021      	str	r1, [r4, #0]
 8008606:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800860a:	bd70      	pop	{r4, r5, r6, pc}
 800860c:	0800d0d2 	.word	0x0800d0d2
 8008610:	0800d152 	.word	0x0800d152

08008614 <__multadd>:
 8008614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008618:	690d      	ldr	r5, [r1, #16]
 800861a:	4607      	mov	r7, r0
 800861c:	460c      	mov	r4, r1
 800861e:	461e      	mov	r6, r3
 8008620:	f101 0c14 	add.w	ip, r1, #20
 8008624:	2000      	movs	r0, #0
 8008626:	f8dc 3000 	ldr.w	r3, [ip]
 800862a:	b299      	uxth	r1, r3
 800862c:	fb02 6101 	mla	r1, r2, r1, r6
 8008630:	0c1e      	lsrs	r6, r3, #16
 8008632:	0c0b      	lsrs	r3, r1, #16
 8008634:	fb02 3306 	mla	r3, r2, r6, r3
 8008638:	b289      	uxth	r1, r1
 800863a:	3001      	adds	r0, #1
 800863c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008640:	4285      	cmp	r5, r0
 8008642:	f84c 1b04 	str.w	r1, [ip], #4
 8008646:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800864a:	dcec      	bgt.n	8008626 <__multadd+0x12>
 800864c:	b30e      	cbz	r6, 8008692 <__multadd+0x7e>
 800864e:	68a3      	ldr	r3, [r4, #8]
 8008650:	42ab      	cmp	r3, r5
 8008652:	dc19      	bgt.n	8008688 <__multadd+0x74>
 8008654:	6861      	ldr	r1, [r4, #4]
 8008656:	4638      	mov	r0, r7
 8008658:	3101      	adds	r1, #1
 800865a:	f7ff ff79 	bl	8008550 <_Balloc>
 800865e:	4680      	mov	r8, r0
 8008660:	b928      	cbnz	r0, 800866e <__multadd+0x5a>
 8008662:	4602      	mov	r2, r0
 8008664:	4b0c      	ldr	r3, [pc, #48]	@ (8008698 <__multadd+0x84>)
 8008666:	480d      	ldr	r0, [pc, #52]	@ (800869c <__multadd+0x88>)
 8008668:	21ba      	movs	r1, #186	@ 0xba
 800866a:	f001 fcd5 	bl	800a018 <__assert_func>
 800866e:	6922      	ldr	r2, [r4, #16]
 8008670:	3202      	adds	r2, #2
 8008672:	f104 010c 	add.w	r1, r4, #12
 8008676:	0092      	lsls	r2, r2, #2
 8008678:	300c      	adds	r0, #12
 800867a:	f7ff f806 	bl	800768a <memcpy>
 800867e:	4621      	mov	r1, r4
 8008680:	4638      	mov	r0, r7
 8008682:	f7ff ffa5 	bl	80085d0 <_Bfree>
 8008686:	4644      	mov	r4, r8
 8008688:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800868c:	3501      	adds	r5, #1
 800868e:	615e      	str	r6, [r3, #20]
 8008690:	6125      	str	r5, [r4, #16]
 8008692:	4620      	mov	r0, r4
 8008694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008698:	0800d141 	.word	0x0800d141
 800869c:	0800d152 	.word	0x0800d152

080086a0 <__s2b>:
 80086a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086a4:	460c      	mov	r4, r1
 80086a6:	4615      	mov	r5, r2
 80086a8:	461f      	mov	r7, r3
 80086aa:	2209      	movs	r2, #9
 80086ac:	3308      	adds	r3, #8
 80086ae:	4606      	mov	r6, r0
 80086b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80086b4:	2100      	movs	r1, #0
 80086b6:	2201      	movs	r2, #1
 80086b8:	429a      	cmp	r2, r3
 80086ba:	db09      	blt.n	80086d0 <__s2b+0x30>
 80086bc:	4630      	mov	r0, r6
 80086be:	f7ff ff47 	bl	8008550 <_Balloc>
 80086c2:	b940      	cbnz	r0, 80086d6 <__s2b+0x36>
 80086c4:	4602      	mov	r2, r0
 80086c6:	4b19      	ldr	r3, [pc, #100]	@ (800872c <__s2b+0x8c>)
 80086c8:	4819      	ldr	r0, [pc, #100]	@ (8008730 <__s2b+0x90>)
 80086ca:	21d3      	movs	r1, #211	@ 0xd3
 80086cc:	f001 fca4 	bl	800a018 <__assert_func>
 80086d0:	0052      	lsls	r2, r2, #1
 80086d2:	3101      	adds	r1, #1
 80086d4:	e7f0      	b.n	80086b8 <__s2b+0x18>
 80086d6:	9b08      	ldr	r3, [sp, #32]
 80086d8:	6143      	str	r3, [r0, #20]
 80086da:	2d09      	cmp	r5, #9
 80086dc:	f04f 0301 	mov.w	r3, #1
 80086e0:	6103      	str	r3, [r0, #16]
 80086e2:	dd16      	ble.n	8008712 <__s2b+0x72>
 80086e4:	f104 0909 	add.w	r9, r4, #9
 80086e8:	46c8      	mov	r8, r9
 80086ea:	442c      	add	r4, r5
 80086ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 80086f0:	4601      	mov	r1, r0
 80086f2:	3b30      	subs	r3, #48	@ 0x30
 80086f4:	220a      	movs	r2, #10
 80086f6:	4630      	mov	r0, r6
 80086f8:	f7ff ff8c 	bl	8008614 <__multadd>
 80086fc:	45a0      	cmp	r8, r4
 80086fe:	d1f5      	bne.n	80086ec <__s2b+0x4c>
 8008700:	f1a5 0408 	sub.w	r4, r5, #8
 8008704:	444c      	add	r4, r9
 8008706:	1b2d      	subs	r5, r5, r4
 8008708:	1963      	adds	r3, r4, r5
 800870a:	42bb      	cmp	r3, r7
 800870c:	db04      	blt.n	8008718 <__s2b+0x78>
 800870e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008712:	340a      	adds	r4, #10
 8008714:	2509      	movs	r5, #9
 8008716:	e7f6      	b.n	8008706 <__s2b+0x66>
 8008718:	f814 3b01 	ldrb.w	r3, [r4], #1
 800871c:	4601      	mov	r1, r0
 800871e:	3b30      	subs	r3, #48	@ 0x30
 8008720:	220a      	movs	r2, #10
 8008722:	4630      	mov	r0, r6
 8008724:	f7ff ff76 	bl	8008614 <__multadd>
 8008728:	e7ee      	b.n	8008708 <__s2b+0x68>
 800872a:	bf00      	nop
 800872c:	0800d141 	.word	0x0800d141
 8008730:	0800d152 	.word	0x0800d152

08008734 <__hi0bits>:
 8008734:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008738:	4603      	mov	r3, r0
 800873a:	bf36      	itet	cc
 800873c:	0403      	lslcc	r3, r0, #16
 800873e:	2000      	movcs	r0, #0
 8008740:	2010      	movcc	r0, #16
 8008742:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008746:	bf3c      	itt	cc
 8008748:	021b      	lslcc	r3, r3, #8
 800874a:	3008      	addcc	r0, #8
 800874c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008750:	bf3c      	itt	cc
 8008752:	011b      	lslcc	r3, r3, #4
 8008754:	3004      	addcc	r0, #4
 8008756:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800875a:	bf3c      	itt	cc
 800875c:	009b      	lslcc	r3, r3, #2
 800875e:	3002      	addcc	r0, #2
 8008760:	2b00      	cmp	r3, #0
 8008762:	db05      	blt.n	8008770 <__hi0bits+0x3c>
 8008764:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008768:	f100 0001 	add.w	r0, r0, #1
 800876c:	bf08      	it	eq
 800876e:	2020      	moveq	r0, #32
 8008770:	4770      	bx	lr

08008772 <__lo0bits>:
 8008772:	6803      	ldr	r3, [r0, #0]
 8008774:	4602      	mov	r2, r0
 8008776:	f013 0007 	ands.w	r0, r3, #7
 800877a:	d00b      	beq.n	8008794 <__lo0bits+0x22>
 800877c:	07d9      	lsls	r1, r3, #31
 800877e:	d421      	bmi.n	80087c4 <__lo0bits+0x52>
 8008780:	0798      	lsls	r0, r3, #30
 8008782:	bf49      	itett	mi
 8008784:	085b      	lsrmi	r3, r3, #1
 8008786:	089b      	lsrpl	r3, r3, #2
 8008788:	2001      	movmi	r0, #1
 800878a:	6013      	strmi	r3, [r2, #0]
 800878c:	bf5c      	itt	pl
 800878e:	6013      	strpl	r3, [r2, #0]
 8008790:	2002      	movpl	r0, #2
 8008792:	4770      	bx	lr
 8008794:	b299      	uxth	r1, r3
 8008796:	b909      	cbnz	r1, 800879c <__lo0bits+0x2a>
 8008798:	0c1b      	lsrs	r3, r3, #16
 800879a:	2010      	movs	r0, #16
 800879c:	b2d9      	uxtb	r1, r3
 800879e:	b909      	cbnz	r1, 80087a4 <__lo0bits+0x32>
 80087a0:	3008      	adds	r0, #8
 80087a2:	0a1b      	lsrs	r3, r3, #8
 80087a4:	0719      	lsls	r1, r3, #28
 80087a6:	bf04      	itt	eq
 80087a8:	091b      	lsreq	r3, r3, #4
 80087aa:	3004      	addeq	r0, #4
 80087ac:	0799      	lsls	r1, r3, #30
 80087ae:	bf04      	itt	eq
 80087b0:	089b      	lsreq	r3, r3, #2
 80087b2:	3002      	addeq	r0, #2
 80087b4:	07d9      	lsls	r1, r3, #31
 80087b6:	d403      	bmi.n	80087c0 <__lo0bits+0x4e>
 80087b8:	085b      	lsrs	r3, r3, #1
 80087ba:	f100 0001 	add.w	r0, r0, #1
 80087be:	d003      	beq.n	80087c8 <__lo0bits+0x56>
 80087c0:	6013      	str	r3, [r2, #0]
 80087c2:	4770      	bx	lr
 80087c4:	2000      	movs	r0, #0
 80087c6:	4770      	bx	lr
 80087c8:	2020      	movs	r0, #32
 80087ca:	4770      	bx	lr

080087cc <__i2b>:
 80087cc:	b510      	push	{r4, lr}
 80087ce:	460c      	mov	r4, r1
 80087d0:	2101      	movs	r1, #1
 80087d2:	f7ff febd 	bl	8008550 <_Balloc>
 80087d6:	4602      	mov	r2, r0
 80087d8:	b928      	cbnz	r0, 80087e6 <__i2b+0x1a>
 80087da:	4b05      	ldr	r3, [pc, #20]	@ (80087f0 <__i2b+0x24>)
 80087dc:	4805      	ldr	r0, [pc, #20]	@ (80087f4 <__i2b+0x28>)
 80087de:	f240 1145 	movw	r1, #325	@ 0x145
 80087e2:	f001 fc19 	bl	800a018 <__assert_func>
 80087e6:	2301      	movs	r3, #1
 80087e8:	6144      	str	r4, [r0, #20]
 80087ea:	6103      	str	r3, [r0, #16]
 80087ec:	bd10      	pop	{r4, pc}
 80087ee:	bf00      	nop
 80087f0:	0800d141 	.word	0x0800d141
 80087f4:	0800d152 	.word	0x0800d152

080087f8 <__multiply>:
 80087f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087fc:	4614      	mov	r4, r2
 80087fe:	690a      	ldr	r2, [r1, #16]
 8008800:	6923      	ldr	r3, [r4, #16]
 8008802:	429a      	cmp	r2, r3
 8008804:	bfa8      	it	ge
 8008806:	4623      	movge	r3, r4
 8008808:	460f      	mov	r7, r1
 800880a:	bfa4      	itt	ge
 800880c:	460c      	movge	r4, r1
 800880e:	461f      	movge	r7, r3
 8008810:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008814:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008818:	68a3      	ldr	r3, [r4, #8]
 800881a:	6861      	ldr	r1, [r4, #4]
 800881c:	eb0a 0609 	add.w	r6, sl, r9
 8008820:	42b3      	cmp	r3, r6
 8008822:	b085      	sub	sp, #20
 8008824:	bfb8      	it	lt
 8008826:	3101      	addlt	r1, #1
 8008828:	f7ff fe92 	bl	8008550 <_Balloc>
 800882c:	b930      	cbnz	r0, 800883c <__multiply+0x44>
 800882e:	4602      	mov	r2, r0
 8008830:	4b44      	ldr	r3, [pc, #272]	@ (8008944 <__multiply+0x14c>)
 8008832:	4845      	ldr	r0, [pc, #276]	@ (8008948 <__multiply+0x150>)
 8008834:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008838:	f001 fbee 	bl	800a018 <__assert_func>
 800883c:	f100 0514 	add.w	r5, r0, #20
 8008840:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008844:	462b      	mov	r3, r5
 8008846:	2200      	movs	r2, #0
 8008848:	4543      	cmp	r3, r8
 800884a:	d321      	bcc.n	8008890 <__multiply+0x98>
 800884c:	f107 0114 	add.w	r1, r7, #20
 8008850:	f104 0214 	add.w	r2, r4, #20
 8008854:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008858:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800885c:	9302      	str	r3, [sp, #8]
 800885e:	1b13      	subs	r3, r2, r4
 8008860:	3b15      	subs	r3, #21
 8008862:	f023 0303 	bic.w	r3, r3, #3
 8008866:	3304      	adds	r3, #4
 8008868:	f104 0715 	add.w	r7, r4, #21
 800886c:	42ba      	cmp	r2, r7
 800886e:	bf38      	it	cc
 8008870:	2304      	movcc	r3, #4
 8008872:	9301      	str	r3, [sp, #4]
 8008874:	9b02      	ldr	r3, [sp, #8]
 8008876:	9103      	str	r1, [sp, #12]
 8008878:	428b      	cmp	r3, r1
 800887a:	d80c      	bhi.n	8008896 <__multiply+0x9e>
 800887c:	2e00      	cmp	r6, #0
 800887e:	dd03      	ble.n	8008888 <__multiply+0x90>
 8008880:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008884:	2b00      	cmp	r3, #0
 8008886:	d05b      	beq.n	8008940 <__multiply+0x148>
 8008888:	6106      	str	r6, [r0, #16]
 800888a:	b005      	add	sp, #20
 800888c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008890:	f843 2b04 	str.w	r2, [r3], #4
 8008894:	e7d8      	b.n	8008848 <__multiply+0x50>
 8008896:	f8b1 a000 	ldrh.w	sl, [r1]
 800889a:	f1ba 0f00 	cmp.w	sl, #0
 800889e:	d024      	beq.n	80088ea <__multiply+0xf2>
 80088a0:	f104 0e14 	add.w	lr, r4, #20
 80088a4:	46a9      	mov	r9, r5
 80088a6:	f04f 0c00 	mov.w	ip, #0
 80088aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80088ae:	f8d9 3000 	ldr.w	r3, [r9]
 80088b2:	fa1f fb87 	uxth.w	fp, r7
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	fb0a 330b 	mla	r3, sl, fp, r3
 80088bc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80088c0:	f8d9 7000 	ldr.w	r7, [r9]
 80088c4:	4463      	add	r3, ip
 80088c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80088ca:	fb0a c70b 	mla	r7, sl, fp, ip
 80088ce:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80088d2:	b29b      	uxth	r3, r3
 80088d4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80088d8:	4572      	cmp	r2, lr
 80088da:	f849 3b04 	str.w	r3, [r9], #4
 80088de:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80088e2:	d8e2      	bhi.n	80088aa <__multiply+0xb2>
 80088e4:	9b01      	ldr	r3, [sp, #4]
 80088e6:	f845 c003 	str.w	ip, [r5, r3]
 80088ea:	9b03      	ldr	r3, [sp, #12]
 80088ec:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80088f0:	3104      	adds	r1, #4
 80088f2:	f1b9 0f00 	cmp.w	r9, #0
 80088f6:	d021      	beq.n	800893c <__multiply+0x144>
 80088f8:	682b      	ldr	r3, [r5, #0]
 80088fa:	f104 0c14 	add.w	ip, r4, #20
 80088fe:	46ae      	mov	lr, r5
 8008900:	f04f 0a00 	mov.w	sl, #0
 8008904:	f8bc b000 	ldrh.w	fp, [ip]
 8008908:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800890c:	fb09 770b 	mla	r7, r9, fp, r7
 8008910:	4457      	add	r7, sl
 8008912:	b29b      	uxth	r3, r3
 8008914:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008918:	f84e 3b04 	str.w	r3, [lr], #4
 800891c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008920:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008924:	f8be 3000 	ldrh.w	r3, [lr]
 8008928:	fb09 330a 	mla	r3, r9, sl, r3
 800892c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008930:	4562      	cmp	r2, ip
 8008932:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008936:	d8e5      	bhi.n	8008904 <__multiply+0x10c>
 8008938:	9f01      	ldr	r7, [sp, #4]
 800893a:	51eb      	str	r3, [r5, r7]
 800893c:	3504      	adds	r5, #4
 800893e:	e799      	b.n	8008874 <__multiply+0x7c>
 8008940:	3e01      	subs	r6, #1
 8008942:	e79b      	b.n	800887c <__multiply+0x84>
 8008944:	0800d141 	.word	0x0800d141
 8008948:	0800d152 	.word	0x0800d152

0800894c <__pow5mult>:
 800894c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008950:	4615      	mov	r5, r2
 8008952:	f012 0203 	ands.w	r2, r2, #3
 8008956:	4607      	mov	r7, r0
 8008958:	460e      	mov	r6, r1
 800895a:	d007      	beq.n	800896c <__pow5mult+0x20>
 800895c:	4c25      	ldr	r4, [pc, #148]	@ (80089f4 <__pow5mult+0xa8>)
 800895e:	3a01      	subs	r2, #1
 8008960:	2300      	movs	r3, #0
 8008962:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008966:	f7ff fe55 	bl	8008614 <__multadd>
 800896a:	4606      	mov	r6, r0
 800896c:	10ad      	asrs	r5, r5, #2
 800896e:	d03d      	beq.n	80089ec <__pow5mult+0xa0>
 8008970:	69fc      	ldr	r4, [r7, #28]
 8008972:	b97c      	cbnz	r4, 8008994 <__pow5mult+0x48>
 8008974:	2010      	movs	r0, #16
 8008976:	f7ff fd35 	bl	80083e4 <malloc>
 800897a:	4602      	mov	r2, r0
 800897c:	61f8      	str	r0, [r7, #28]
 800897e:	b928      	cbnz	r0, 800898c <__pow5mult+0x40>
 8008980:	4b1d      	ldr	r3, [pc, #116]	@ (80089f8 <__pow5mult+0xac>)
 8008982:	481e      	ldr	r0, [pc, #120]	@ (80089fc <__pow5mult+0xb0>)
 8008984:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008988:	f001 fb46 	bl	800a018 <__assert_func>
 800898c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008990:	6004      	str	r4, [r0, #0]
 8008992:	60c4      	str	r4, [r0, #12]
 8008994:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008998:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800899c:	b94c      	cbnz	r4, 80089b2 <__pow5mult+0x66>
 800899e:	f240 2171 	movw	r1, #625	@ 0x271
 80089a2:	4638      	mov	r0, r7
 80089a4:	f7ff ff12 	bl	80087cc <__i2b>
 80089a8:	2300      	movs	r3, #0
 80089aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80089ae:	4604      	mov	r4, r0
 80089b0:	6003      	str	r3, [r0, #0]
 80089b2:	f04f 0900 	mov.w	r9, #0
 80089b6:	07eb      	lsls	r3, r5, #31
 80089b8:	d50a      	bpl.n	80089d0 <__pow5mult+0x84>
 80089ba:	4631      	mov	r1, r6
 80089bc:	4622      	mov	r2, r4
 80089be:	4638      	mov	r0, r7
 80089c0:	f7ff ff1a 	bl	80087f8 <__multiply>
 80089c4:	4631      	mov	r1, r6
 80089c6:	4680      	mov	r8, r0
 80089c8:	4638      	mov	r0, r7
 80089ca:	f7ff fe01 	bl	80085d0 <_Bfree>
 80089ce:	4646      	mov	r6, r8
 80089d0:	106d      	asrs	r5, r5, #1
 80089d2:	d00b      	beq.n	80089ec <__pow5mult+0xa0>
 80089d4:	6820      	ldr	r0, [r4, #0]
 80089d6:	b938      	cbnz	r0, 80089e8 <__pow5mult+0x9c>
 80089d8:	4622      	mov	r2, r4
 80089da:	4621      	mov	r1, r4
 80089dc:	4638      	mov	r0, r7
 80089de:	f7ff ff0b 	bl	80087f8 <__multiply>
 80089e2:	6020      	str	r0, [r4, #0]
 80089e4:	f8c0 9000 	str.w	r9, [r0]
 80089e8:	4604      	mov	r4, r0
 80089ea:	e7e4      	b.n	80089b6 <__pow5mult+0x6a>
 80089ec:	4630      	mov	r0, r6
 80089ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089f2:	bf00      	nop
 80089f4:	0800d1ac 	.word	0x0800d1ac
 80089f8:	0800d0d2 	.word	0x0800d0d2
 80089fc:	0800d152 	.word	0x0800d152

08008a00 <__lshift>:
 8008a00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a04:	460c      	mov	r4, r1
 8008a06:	6849      	ldr	r1, [r1, #4]
 8008a08:	6923      	ldr	r3, [r4, #16]
 8008a0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008a0e:	68a3      	ldr	r3, [r4, #8]
 8008a10:	4607      	mov	r7, r0
 8008a12:	4691      	mov	r9, r2
 8008a14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008a18:	f108 0601 	add.w	r6, r8, #1
 8008a1c:	42b3      	cmp	r3, r6
 8008a1e:	db0b      	blt.n	8008a38 <__lshift+0x38>
 8008a20:	4638      	mov	r0, r7
 8008a22:	f7ff fd95 	bl	8008550 <_Balloc>
 8008a26:	4605      	mov	r5, r0
 8008a28:	b948      	cbnz	r0, 8008a3e <__lshift+0x3e>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	4b28      	ldr	r3, [pc, #160]	@ (8008ad0 <__lshift+0xd0>)
 8008a2e:	4829      	ldr	r0, [pc, #164]	@ (8008ad4 <__lshift+0xd4>)
 8008a30:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008a34:	f001 faf0 	bl	800a018 <__assert_func>
 8008a38:	3101      	adds	r1, #1
 8008a3a:	005b      	lsls	r3, r3, #1
 8008a3c:	e7ee      	b.n	8008a1c <__lshift+0x1c>
 8008a3e:	2300      	movs	r3, #0
 8008a40:	f100 0114 	add.w	r1, r0, #20
 8008a44:	f100 0210 	add.w	r2, r0, #16
 8008a48:	4618      	mov	r0, r3
 8008a4a:	4553      	cmp	r3, sl
 8008a4c:	db33      	blt.n	8008ab6 <__lshift+0xb6>
 8008a4e:	6920      	ldr	r0, [r4, #16]
 8008a50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008a54:	f104 0314 	add.w	r3, r4, #20
 8008a58:	f019 091f 	ands.w	r9, r9, #31
 8008a5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008a60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008a64:	d02b      	beq.n	8008abe <__lshift+0xbe>
 8008a66:	f1c9 0e20 	rsb	lr, r9, #32
 8008a6a:	468a      	mov	sl, r1
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	6818      	ldr	r0, [r3, #0]
 8008a70:	fa00 f009 	lsl.w	r0, r0, r9
 8008a74:	4310      	orrs	r0, r2
 8008a76:	f84a 0b04 	str.w	r0, [sl], #4
 8008a7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a7e:	459c      	cmp	ip, r3
 8008a80:	fa22 f20e 	lsr.w	r2, r2, lr
 8008a84:	d8f3      	bhi.n	8008a6e <__lshift+0x6e>
 8008a86:	ebac 0304 	sub.w	r3, ip, r4
 8008a8a:	3b15      	subs	r3, #21
 8008a8c:	f023 0303 	bic.w	r3, r3, #3
 8008a90:	3304      	adds	r3, #4
 8008a92:	f104 0015 	add.w	r0, r4, #21
 8008a96:	4584      	cmp	ip, r0
 8008a98:	bf38      	it	cc
 8008a9a:	2304      	movcc	r3, #4
 8008a9c:	50ca      	str	r2, [r1, r3]
 8008a9e:	b10a      	cbz	r2, 8008aa4 <__lshift+0xa4>
 8008aa0:	f108 0602 	add.w	r6, r8, #2
 8008aa4:	3e01      	subs	r6, #1
 8008aa6:	4638      	mov	r0, r7
 8008aa8:	612e      	str	r6, [r5, #16]
 8008aaa:	4621      	mov	r1, r4
 8008aac:	f7ff fd90 	bl	80085d0 <_Bfree>
 8008ab0:	4628      	mov	r0, r5
 8008ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ab6:	f842 0f04 	str.w	r0, [r2, #4]!
 8008aba:	3301      	adds	r3, #1
 8008abc:	e7c5      	b.n	8008a4a <__lshift+0x4a>
 8008abe:	3904      	subs	r1, #4
 8008ac0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ac4:	f841 2f04 	str.w	r2, [r1, #4]!
 8008ac8:	459c      	cmp	ip, r3
 8008aca:	d8f9      	bhi.n	8008ac0 <__lshift+0xc0>
 8008acc:	e7ea      	b.n	8008aa4 <__lshift+0xa4>
 8008ace:	bf00      	nop
 8008ad0:	0800d141 	.word	0x0800d141
 8008ad4:	0800d152 	.word	0x0800d152

08008ad8 <__mcmp>:
 8008ad8:	690a      	ldr	r2, [r1, #16]
 8008ada:	4603      	mov	r3, r0
 8008adc:	6900      	ldr	r0, [r0, #16]
 8008ade:	1a80      	subs	r0, r0, r2
 8008ae0:	b530      	push	{r4, r5, lr}
 8008ae2:	d10e      	bne.n	8008b02 <__mcmp+0x2a>
 8008ae4:	3314      	adds	r3, #20
 8008ae6:	3114      	adds	r1, #20
 8008ae8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008aec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008af0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008af4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008af8:	4295      	cmp	r5, r2
 8008afa:	d003      	beq.n	8008b04 <__mcmp+0x2c>
 8008afc:	d205      	bcs.n	8008b0a <__mcmp+0x32>
 8008afe:	f04f 30ff 	mov.w	r0, #4294967295
 8008b02:	bd30      	pop	{r4, r5, pc}
 8008b04:	42a3      	cmp	r3, r4
 8008b06:	d3f3      	bcc.n	8008af0 <__mcmp+0x18>
 8008b08:	e7fb      	b.n	8008b02 <__mcmp+0x2a>
 8008b0a:	2001      	movs	r0, #1
 8008b0c:	e7f9      	b.n	8008b02 <__mcmp+0x2a>
	...

08008b10 <__mdiff>:
 8008b10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b14:	4689      	mov	r9, r1
 8008b16:	4606      	mov	r6, r0
 8008b18:	4611      	mov	r1, r2
 8008b1a:	4648      	mov	r0, r9
 8008b1c:	4614      	mov	r4, r2
 8008b1e:	f7ff ffdb 	bl	8008ad8 <__mcmp>
 8008b22:	1e05      	subs	r5, r0, #0
 8008b24:	d112      	bne.n	8008b4c <__mdiff+0x3c>
 8008b26:	4629      	mov	r1, r5
 8008b28:	4630      	mov	r0, r6
 8008b2a:	f7ff fd11 	bl	8008550 <_Balloc>
 8008b2e:	4602      	mov	r2, r0
 8008b30:	b928      	cbnz	r0, 8008b3e <__mdiff+0x2e>
 8008b32:	4b3f      	ldr	r3, [pc, #252]	@ (8008c30 <__mdiff+0x120>)
 8008b34:	f240 2137 	movw	r1, #567	@ 0x237
 8008b38:	483e      	ldr	r0, [pc, #248]	@ (8008c34 <__mdiff+0x124>)
 8008b3a:	f001 fa6d 	bl	800a018 <__assert_func>
 8008b3e:	2301      	movs	r3, #1
 8008b40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008b44:	4610      	mov	r0, r2
 8008b46:	b003      	add	sp, #12
 8008b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b4c:	bfbc      	itt	lt
 8008b4e:	464b      	movlt	r3, r9
 8008b50:	46a1      	movlt	r9, r4
 8008b52:	4630      	mov	r0, r6
 8008b54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008b58:	bfba      	itte	lt
 8008b5a:	461c      	movlt	r4, r3
 8008b5c:	2501      	movlt	r5, #1
 8008b5e:	2500      	movge	r5, #0
 8008b60:	f7ff fcf6 	bl	8008550 <_Balloc>
 8008b64:	4602      	mov	r2, r0
 8008b66:	b918      	cbnz	r0, 8008b70 <__mdiff+0x60>
 8008b68:	4b31      	ldr	r3, [pc, #196]	@ (8008c30 <__mdiff+0x120>)
 8008b6a:	f240 2145 	movw	r1, #581	@ 0x245
 8008b6e:	e7e3      	b.n	8008b38 <__mdiff+0x28>
 8008b70:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008b74:	6926      	ldr	r6, [r4, #16]
 8008b76:	60c5      	str	r5, [r0, #12]
 8008b78:	f109 0310 	add.w	r3, r9, #16
 8008b7c:	f109 0514 	add.w	r5, r9, #20
 8008b80:	f104 0e14 	add.w	lr, r4, #20
 8008b84:	f100 0b14 	add.w	fp, r0, #20
 8008b88:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008b8c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008b90:	9301      	str	r3, [sp, #4]
 8008b92:	46d9      	mov	r9, fp
 8008b94:	f04f 0c00 	mov.w	ip, #0
 8008b98:	9b01      	ldr	r3, [sp, #4]
 8008b9a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008b9e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008ba2:	9301      	str	r3, [sp, #4]
 8008ba4:	fa1f f38a 	uxth.w	r3, sl
 8008ba8:	4619      	mov	r1, r3
 8008baa:	b283      	uxth	r3, r0
 8008bac:	1acb      	subs	r3, r1, r3
 8008bae:	0c00      	lsrs	r0, r0, #16
 8008bb0:	4463      	add	r3, ip
 8008bb2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008bb6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008bba:	b29b      	uxth	r3, r3
 8008bbc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008bc0:	4576      	cmp	r6, lr
 8008bc2:	f849 3b04 	str.w	r3, [r9], #4
 8008bc6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008bca:	d8e5      	bhi.n	8008b98 <__mdiff+0x88>
 8008bcc:	1b33      	subs	r3, r6, r4
 8008bce:	3b15      	subs	r3, #21
 8008bd0:	f023 0303 	bic.w	r3, r3, #3
 8008bd4:	3415      	adds	r4, #21
 8008bd6:	3304      	adds	r3, #4
 8008bd8:	42a6      	cmp	r6, r4
 8008bda:	bf38      	it	cc
 8008bdc:	2304      	movcc	r3, #4
 8008bde:	441d      	add	r5, r3
 8008be0:	445b      	add	r3, fp
 8008be2:	461e      	mov	r6, r3
 8008be4:	462c      	mov	r4, r5
 8008be6:	4544      	cmp	r4, r8
 8008be8:	d30e      	bcc.n	8008c08 <__mdiff+0xf8>
 8008bea:	f108 0103 	add.w	r1, r8, #3
 8008bee:	1b49      	subs	r1, r1, r5
 8008bf0:	f021 0103 	bic.w	r1, r1, #3
 8008bf4:	3d03      	subs	r5, #3
 8008bf6:	45a8      	cmp	r8, r5
 8008bf8:	bf38      	it	cc
 8008bfa:	2100      	movcc	r1, #0
 8008bfc:	440b      	add	r3, r1
 8008bfe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c02:	b191      	cbz	r1, 8008c2a <__mdiff+0x11a>
 8008c04:	6117      	str	r7, [r2, #16]
 8008c06:	e79d      	b.n	8008b44 <__mdiff+0x34>
 8008c08:	f854 1b04 	ldr.w	r1, [r4], #4
 8008c0c:	46e6      	mov	lr, ip
 8008c0e:	0c08      	lsrs	r0, r1, #16
 8008c10:	fa1c fc81 	uxtah	ip, ip, r1
 8008c14:	4471      	add	r1, lr
 8008c16:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008c1a:	b289      	uxth	r1, r1
 8008c1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008c20:	f846 1b04 	str.w	r1, [r6], #4
 8008c24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c28:	e7dd      	b.n	8008be6 <__mdiff+0xd6>
 8008c2a:	3f01      	subs	r7, #1
 8008c2c:	e7e7      	b.n	8008bfe <__mdiff+0xee>
 8008c2e:	bf00      	nop
 8008c30:	0800d141 	.word	0x0800d141
 8008c34:	0800d152 	.word	0x0800d152

08008c38 <__ulp>:
 8008c38:	b082      	sub	sp, #8
 8008c3a:	ed8d 0b00 	vstr	d0, [sp]
 8008c3e:	9a01      	ldr	r2, [sp, #4]
 8008c40:	4b0f      	ldr	r3, [pc, #60]	@ (8008c80 <__ulp+0x48>)
 8008c42:	4013      	ands	r3, r2
 8008c44:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	dc08      	bgt.n	8008c5e <__ulp+0x26>
 8008c4c:	425b      	negs	r3, r3
 8008c4e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008c52:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008c56:	da04      	bge.n	8008c62 <__ulp+0x2a>
 8008c58:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008c5c:	4113      	asrs	r3, r2
 8008c5e:	2200      	movs	r2, #0
 8008c60:	e008      	b.n	8008c74 <__ulp+0x3c>
 8008c62:	f1a2 0314 	sub.w	r3, r2, #20
 8008c66:	2b1e      	cmp	r3, #30
 8008c68:	bfda      	itte	le
 8008c6a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008c6e:	40da      	lsrle	r2, r3
 8008c70:	2201      	movgt	r2, #1
 8008c72:	2300      	movs	r3, #0
 8008c74:	4619      	mov	r1, r3
 8008c76:	4610      	mov	r0, r2
 8008c78:	ec41 0b10 	vmov	d0, r0, r1
 8008c7c:	b002      	add	sp, #8
 8008c7e:	4770      	bx	lr
 8008c80:	7ff00000 	.word	0x7ff00000

08008c84 <__b2d>:
 8008c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c88:	6906      	ldr	r6, [r0, #16]
 8008c8a:	f100 0814 	add.w	r8, r0, #20
 8008c8e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008c92:	1f37      	subs	r7, r6, #4
 8008c94:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008c98:	4610      	mov	r0, r2
 8008c9a:	f7ff fd4b 	bl	8008734 <__hi0bits>
 8008c9e:	f1c0 0320 	rsb	r3, r0, #32
 8008ca2:	280a      	cmp	r0, #10
 8008ca4:	600b      	str	r3, [r1, #0]
 8008ca6:	491b      	ldr	r1, [pc, #108]	@ (8008d14 <__b2d+0x90>)
 8008ca8:	dc15      	bgt.n	8008cd6 <__b2d+0x52>
 8008caa:	f1c0 0c0b 	rsb	ip, r0, #11
 8008cae:	fa22 f30c 	lsr.w	r3, r2, ip
 8008cb2:	45b8      	cmp	r8, r7
 8008cb4:	ea43 0501 	orr.w	r5, r3, r1
 8008cb8:	bf34      	ite	cc
 8008cba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008cbe:	2300      	movcs	r3, #0
 8008cc0:	3015      	adds	r0, #21
 8008cc2:	fa02 f000 	lsl.w	r0, r2, r0
 8008cc6:	fa23 f30c 	lsr.w	r3, r3, ip
 8008cca:	4303      	orrs	r3, r0
 8008ccc:	461c      	mov	r4, r3
 8008cce:	ec45 4b10 	vmov	d0, r4, r5
 8008cd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cd6:	45b8      	cmp	r8, r7
 8008cd8:	bf3a      	itte	cc
 8008cda:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008cde:	f1a6 0708 	subcc.w	r7, r6, #8
 8008ce2:	2300      	movcs	r3, #0
 8008ce4:	380b      	subs	r0, #11
 8008ce6:	d012      	beq.n	8008d0e <__b2d+0x8a>
 8008ce8:	f1c0 0120 	rsb	r1, r0, #32
 8008cec:	fa23 f401 	lsr.w	r4, r3, r1
 8008cf0:	4082      	lsls	r2, r0
 8008cf2:	4322      	orrs	r2, r4
 8008cf4:	4547      	cmp	r7, r8
 8008cf6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008cfa:	bf8c      	ite	hi
 8008cfc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008d00:	2200      	movls	r2, #0
 8008d02:	4083      	lsls	r3, r0
 8008d04:	40ca      	lsrs	r2, r1
 8008d06:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	e7de      	b.n	8008ccc <__b2d+0x48>
 8008d0e:	ea42 0501 	orr.w	r5, r2, r1
 8008d12:	e7db      	b.n	8008ccc <__b2d+0x48>
 8008d14:	3ff00000 	.word	0x3ff00000

08008d18 <__d2b>:
 8008d18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008d1c:	460f      	mov	r7, r1
 8008d1e:	2101      	movs	r1, #1
 8008d20:	ec59 8b10 	vmov	r8, r9, d0
 8008d24:	4616      	mov	r6, r2
 8008d26:	f7ff fc13 	bl	8008550 <_Balloc>
 8008d2a:	4604      	mov	r4, r0
 8008d2c:	b930      	cbnz	r0, 8008d3c <__d2b+0x24>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	4b23      	ldr	r3, [pc, #140]	@ (8008dc0 <__d2b+0xa8>)
 8008d32:	4824      	ldr	r0, [pc, #144]	@ (8008dc4 <__d2b+0xac>)
 8008d34:	f240 310f 	movw	r1, #783	@ 0x30f
 8008d38:	f001 f96e 	bl	800a018 <__assert_func>
 8008d3c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008d40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d44:	b10d      	cbz	r5, 8008d4a <__d2b+0x32>
 8008d46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008d4a:	9301      	str	r3, [sp, #4]
 8008d4c:	f1b8 0300 	subs.w	r3, r8, #0
 8008d50:	d023      	beq.n	8008d9a <__d2b+0x82>
 8008d52:	4668      	mov	r0, sp
 8008d54:	9300      	str	r3, [sp, #0]
 8008d56:	f7ff fd0c 	bl	8008772 <__lo0bits>
 8008d5a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008d5e:	b1d0      	cbz	r0, 8008d96 <__d2b+0x7e>
 8008d60:	f1c0 0320 	rsb	r3, r0, #32
 8008d64:	fa02 f303 	lsl.w	r3, r2, r3
 8008d68:	430b      	orrs	r3, r1
 8008d6a:	40c2      	lsrs	r2, r0
 8008d6c:	6163      	str	r3, [r4, #20]
 8008d6e:	9201      	str	r2, [sp, #4]
 8008d70:	9b01      	ldr	r3, [sp, #4]
 8008d72:	61a3      	str	r3, [r4, #24]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	bf0c      	ite	eq
 8008d78:	2201      	moveq	r2, #1
 8008d7a:	2202      	movne	r2, #2
 8008d7c:	6122      	str	r2, [r4, #16]
 8008d7e:	b1a5      	cbz	r5, 8008daa <__d2b+0x92>
 8008d80:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008d84:	4405      	add	r5, r0
 8008d86:	603d      	str	r5, [r7, #0]
 8008d88:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008d8c:	6030      	str	r0, [r6, #0]
 8008d8e:	4620      	mov	r0, r4
 8008d90:	b003      	add	sp, #12
 8008d92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d96:	6161      	str	r1, [r4, #20]
 8008d98:	e7ea      	b.n	8008d70 <__d2b+0x58>
 8008d9a:	a801      	add	r0, sp, #4
 8008d9c:	f7ff fce9 	bl	8008772 <__lo0bits>
 8008da0:	9b01      	ldr	r3, [sp, #4]
 8008da2:	6163      	str	r3, [r4, #20]
 8008da4:	3020      	adds	r0, #32
 8008da6:	2201      	movs	r2, #1
 8008da8:	e7e8      	b.n	8008d7c <__d2b+0x64>
 8008daa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008dae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008db2:	6038      	str	r0, [r7, #0]
 8008db4:	6918      	ldr	r0, [r3, #16]
 8008db6:	f7ff fcbd 	bl	8008734 <__hi0bits>
 8008dba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008dbe:	e7e5      	b.n	8008d8c <__d2b+0x74>
 8008dc0:	0800d141 	.word	0x0800d141
 8008dc4:	0800d152 	.word	0x0800d152

08008dc8 <__ratio>:
 8008dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dcc:	b085      	sub	sp, #20
 8008dce:	e9cd 1000 	strd	r1, r0, [sp]
 8008dd2:	a902      	add	r1, sp, #8
 8008dd4:	f7ff ff56 	bl	8008c84 <__b2d>
 8008dd8:	9800      	ldr	r0, [sp, #0]
 8008dda:	a903      	add	r1, sp, #12
 8008ddc:	ec55 4b10 	vmov	r4, r5, d0
 8008de0:	f7ff ff50 	bl	8008c84 <__b2d>
 8008de4:	9b01      	ldr	r3, [sp, #4]
 8008de6:	6919      	ldr	r1, [r3, #16]
 8008de8:	9b00      	ldr	r3, [sp, #0]
 8008dea:	691b      	ldr	r3, [r3, #16]
 8008dec:	1ac9      	subs	r1, r1, r3
 8008dee:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008df2:	1a9b      	subs	r3, r3, r2
 8008df4:	ec5b ab10 	vmov	sl, fp, d0
 8008df8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	bfce      	itee	gt
 8008e00:	462a      	movgt	r2, r5
 8008e02:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008e06:	465a      	movle	r2, fp
 8008e08:	462f      	mov	r7, r5
 8008e0a:	46d9      	mov	r9, fp
 8008e0c:	bfcc      	ite	gt
 8008e0e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008e12:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008e16:	464b      	mov	r3, r9
 8008e18:	4652      	mov	r2, sl
 8008e1a:	4620      	mov	r0, r4
 8008e1c:	4639      	mov	r1, r7
 8008e1e:	f7f7 fd15 	bl	800084c <__aeabi_ddiv>
 8008e22:	ec41 0b10 	vmov	d0, r0, r1
 8008e26:	b005      	add	sp, #20
 8008e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008e2c <__copybits>:
 8008e2c:	3901      	subs	r1, #1
 8008e2e:	b570      	push	{r4, r5, r6, lr}
 8008e30:	1149      	asrs	r1, r1, #5
 8008e32:	6914      	ldr	r4, [r2, #16]
 8008e34:	3101      	adds	r1, #1
 8008e36:	f102 0314 	add.w	r3, r2, #20
 8008e3a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008e3e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008e42:	1f05      	subs	r5, r0, #4
 8008e44:	42a3      	cmp	r3, r4
 8008e46:	d30c      	bcc.n	8008e62 <__copybits+0x36>
 8008e48:	1aa3      	subs	r3, r4, r2
 8008e4a:	3b11      	subs	r3, #17
 8008e4c:	f023 0303 	bic.w	r3, r3, #3
 8008e50:	3211      	adds	r2, #17
 8008e52:	42a2      	cmp	r2, r4
 8008e54:	bf88      	it	hi
 8008e56:	2300      	movhi	r3, #0
 8008e58:	4418      	add	r0, r3
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	4288      	cmp	r0, r1
 8008e5e:	d305      	bcc.n	8008e6c <__copybits+0x40>
 8008e60:	bd70      	pop	{r4, r5, r6, pc}
 8008e62:	f853 6b04 	ldr.w	r6, [r3], #4
 8008e66:	f845 6f04 	str.w	r6, [r5, #4]!
 8008e6a:	e7eb      	b.n	8008e44 <__copybits+0x18>
 8008e6c:	f840 3b04 	str.w	r3, [r0], #4
 8008e70:	e7f4      	b.n	8008e5c <__copybits+0x30>

08008e72 <__any_on>:
 8008e72:	f100 0214 	add.w	r2, r0, #20
 8008e76:	6900      	ldr	r0, [r0, #16]
 8008e78:	114b      	asrs	r3, r1, #5
 8008e7a:	4298      	cmp	r0, r3
 8008e7c:	b510      	push	{r4, lr}
 8008e7e:	db11      	blt.n	8008ea4 <__any_on+0x32>
 8008e80:	dd0a      	ble.n	8008e98 <__any_on+0x26>
 8008e82:	f011 011f 	ands.w	r1, r1, #31
 8008e86:	d007      	beq.n	8008e98 <__any_on+0x26>
 8008e88:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008e8c:	fa24 f001 	lsr.w	r0, r4, r1
 8008e90:	fa00 f101 	lsl.w	r1, r0, r1
 8008e94:	428c      	cmp	r4, r1
 8008e96:	d10b      	bne.n	8008eb0 <__any_on+0x3e>
 8008e98:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d803      	bhi.n	8008ea8 <__any_on+0x36>
 8008ea0:	2000      	movs	r0, #0
 8008ea2:	bd10      	pop	{r4, pc}
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	e7f7      	b.n	8008e98 <__any_on+0x26>
 8008ea8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008eac:	2900      	cmp	r1, #0
 8008eae:	d0f5      	beq.n	8008e9c <__any_on+0x2a>
 8008eb0:	2001      	movs	r0, #1
 8008eb2:	e7f6      	b.n	8008ea2 <__any_on+0x30>

08008eb4 <sulp>:
 8008eb4:	b570      	push	{r4, r5, r6, lr}
 8008eb6:	4604      	mov	r4, r0
 8008eb8:	460d      	mov	r5, r1
 8008eba:	ec45 4b10 	vmov	d0, r4, r5
 8008ebe:	4616      	mov	r6, r2
 8008ec0:	f7ff feba 	bl	8008c38 <__ulp>
 8008ec4:	ec51 0b10 	vmov	r0, r1, d0
 8008ec8:	b17e      	cbz	r6, 8008eea <sulp+0x36>
 8008eca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008ece:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	dd09      	ble.n	8008eea <sulp+0x36>
 8008ed6:	051b      	lsls	r3, r3, #20
 8008ed8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008edc:	2400      	movs	r4, #0
 8008ede:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008ee2:	4622      	mov	r2, r4
 8008ee4:	462b      	mov	r3, r5
 8008ee6:	f7f7 fb87 	bl	80005f8 <__aeabi_dmul>
 8008eea:	ec41 0b10 	vmov	d0, r0, r1
 8008eee:	bd70      	pop	{r4, r5, r6, pc}

08008ef0 <_strtod_l>:
 8008ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ef4:	b09f      	sub	sp, #124	@ 0x7c
 8008ef6:	460c      	mov	r4, r1
 8008ef8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008efa:	2200      	movs	r2, #0
 8008efc:	921a      	str	r2, [sp, #104]	@ 0x68
 8008efe:	9005      	str	r0, [sp, #20]
 8008f00:	f04f 0a00 	mov.w	sl, #0
 8008f04:	f04f 0b00 	mov.w	fp, #0
 8008f08:	460a      	mov	r2, r1
 8008f0a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f0c:	7811      	ldrb	r1, [r2, #0]
 8008f0e:	292b      	cmp	r1, #43	@ 0x2b
 8008f10:	d04a      	beq.n	8008fa8 <_strtod_l+0xb8>
 8008f12:	d838      	bhi.n	8008f86 <_strtod_l+0x96>
 8008f14:	290d      	cmp	r1, #13
 8008f16:	d832      	bhi.n	8008f7e <_strtod_l+0x8e>
 8008f18:	2908      	cmp	r1, #8
 8008f1a:	d832      	bhi.n	8008f82 <_strtod_l+0x92>
 8008f1c:	2900      	cmp	r1, #0
 8008f1e:	d03b      	beq.n	8008f98 <_strtod_l+0xa8>
 8008f20:	2200      	movs	r2, #0
 8008f22:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008f24:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008f26:	782a      	ldrb	r2, [r5, #0]
 8008f28:	2a30      	cmp	r2, #48	@ 0x30
 8008f2a:	f040 80b3 	bne.w	8009094 <_strtod_l+0x1a4>
 8008f2e:	786a      	ldrb	r2, [r5, #1]
 8008f30:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008f34:	2a58      	cmp	r2, #88	@ 0x58
 8008f36:	d16e      	bne.n	8009016 <_strtod_l+0x126>
 8008f38:	9302      	str	r3, [sp, #8]
 8008f3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f3c:	9301      	str	r3, [sp, #4]
 8008f3e:	ab1a      	add	r3, sp, #104	@ 0x68
 8008f40:	9300      	str	r3, [sp, #0]
 8008f42:	4a8e      	ldr	r2, [pc, #568]	@ (800917c <_strtod_l+0x28c>)
 8008f44:	9805      	ldr	r0, [sp, #20]
 8008f46:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008f48:	a919      	add	r1, sp, #100	@ 0x64
 8008f4a:	f001 f8ff 	bl	800a14c <__gethex>
 8008f4e:	f010 060f 	ands.w	r6, r0, #15
 8008f52:	4604      	mov	r4, r0
 8008f54:	d005      	beq.n	8008f62 <_strtod_l+0x72>
 8008f56:	2e06      	cmp	r6, #6
 8008f58:	d128      	bne.n	8008fac <_strtod_l+0xbc>
 8008f5a:	3501      	adds	r5, #1
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008f60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f62:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f040 858e 	bne.w	8009a86 <_strtod_l+0xb96>
 8008f6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f6c:	b1cb      	cbz	r3, 8008fa2 <_strtod_l+0xb2>
 8008f6e:	4652      	mov	r2, sl
 8008f70:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008f74:	ec43 2b10 	vmov	d0, r2, r3
 8008f78:	b01f      	add	sp, #124	@ 0x7c
 8008f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f7e:	2920      	cmp	r1, #32
 8008f80:	d1ce      	bne.n	8008f20 <_strtod_l+0x30>
 8008f82:	3201      	adds	r2, #1
 8008f84:	e7c1      	b.n	8008f0a <_strtod_l+0x1a>
 8008f86:	292d      	cmp	r1, #45	@ 0x2d
 8008f88:	d1ca      	bne.n	8008f20 <_strtod_l+0x30>
 8008f8a:	2101      	movs	r1, #1
 8008f8c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008f8e:	1c51      	adds	r1, r2, #1
 8008f90:	9119      	str	r1, [sp, #100]	@ 0x64
 8008f92:	7852      	ldrb	r2, [r2, #1]
 8008f94:	2a00      	cmp	r2, #0
 8008f96:	d1c5      	bne.n	8008f24 <_strtod_l+0x34>
 8008f98:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008f9a:	9419      	str	r4, [sp, #100]	@ 0x64
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	f040 8570 	bne.w	8009a82 <_strtod_l+0xb92>
 8008fa2:	4652      	mov	r2, sl
 8008fa4:	465b      	mov	r3, fp
 8008fa6:	e7e5      	b.n	8008f74 <_strtod_l+0x84>
 8008fa8:	2100      	movs	r1, #0
 8008faa:	e7ef      	b.n	8008f8c <_strtod_l+0x9c>
 8008fac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008fae:	b13a      	cbz	r2, 8008fc0 <_strtod_l+0xd0>
 8008fb0:	2135      	movs	r1, #53	@ 0x35
 8008fb2:	a81c      	add	r0, sp, #112	@ 0x70
 8008fb4:	f7ff ff3a 	bl	8008e2c <__copybits>
 8008fb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008fba:	9805      	ldr	r0, [sp, #20]
 8008fbc:	f7ff fb08 	bl	80085d0 <_Bfree>
 8008fc0:	3e01      	subs	r6, #1
 8008fc2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008fc4:	2e04      	cmp	r6, #4
 8008fc6:	d806      	bhi.n	8008fd6 <_strtod_l+0xe6>
 8008fc8:	e8df f006 	tbb	[pc, r6]
 8008fcc:	201d0314 	.word	0x201d0314
 8008fd0:	14          	.byte	0x14
 8008fd1:	00          	.byte	0x00
 8008fd2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008fd6:	05e1      	lsls	r1, r4, #23
 8008fd8:	bf48      	it	mi
 8008fda:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008fde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008fe2:	0d1b      	lsrs	r3, r3, #20
 8008fe4:	051b      	lsls	r3, r3, #20
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d1bb      	bne.n	8008f62 <_strtod_l+0x72>
 8008fea:	f7fe fb21 	bl	8007630 <__errno>
 8008fee:	2322      	movs	r3, #34	@ 0x22
 8008ff0:	6003      	str	r3, [r0, #0]
 8008ff2:	e7b6      	b.n	8008f62 <_strtod_l+0x72>
 8008ff4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008ff8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008ffc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009000:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009004:	e7e7      	b.n	8008fd6 <_strtod_l+0xe6>
 8009006:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009184 <_strtod_l+0x294>
 800900a:	e7e4      	b.n	8008fd6 <_strtod_l+0xe6>
 800900c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009010:	f04f 3aff 	mov.w	sl, #4294967295
 8009014:	e7df      	b.n	8008fd6 <_strtod_l+0xe6>
 8009016:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009018:	1c5a      	adds	r2, r3, #1
 800901a:	9219      	str	r2, [sp, #100]	@ 0x64
 800901c:	785b      	ldrb	r3, [r3, #1]
 800901e:	2b30      	cmp	r3, #48	@ 0x30
 8009020:	d0f9      	beq.n	8009016 <_strtod_l+0x126>
 8009022:	2b00      	cmp	r3, #0
 8009024:	d09d      	beq.n	8008f62 <_strtod_l+0x72>
 8009026:	2301      	movs	r3, #1
 8009028:	9309      	str	r3, [sp, #36]	@ 0x24
 800902a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800902c:	930c      	str	r3, [sp, #48]	@ 0x30
 800902e:	2300      	movs	r3, #0
 8009030:	9308      	str	r3, [sp, #32]
 8009032:	930a      	str	r3, [sp, #40]	@ 0x28
 8009034:	461f      	mov	r7, r3
 8009036:	220a      	movs	r2, #10
 8009038:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800903a:	7805      	ldrb	r5, [r0, #0]
 800903c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009040:	b2d9      	uxtb	r1, r3
 8009042:	2909      	cmp	r1, #9
 8009044:	d928      	bls.n	8009098 <_strtod_l+0x1a8>
 8009046:	494e      	ldr	r1, [pc, #312]	@ (8009180 <_strtod_l+0x290>)
 8009048:	2201      	movs	r2, #1
 800904a:	f000 ffbb 	bl	8009fc4 <strncmp>
 800904e:	2800      	cmp	r0, #0
 8009050:	d032      	beq.n	80090b8 <_strtod_l+0x1c8>
 8009052:	2000      	movs	r0, #0
 8009054:	462a      	mov	r2, r5
 8009056:	4681      	mov	r9, r0
 8009058:	463d      	mov	r5, r7
 800905a:	4603      	mov	r3, r0
 800905c:	2a65      	cmp	r2, #101	@ 0x65
 800905e:	d001      	beq.n	8009064 <_strtod_l+0x174>
 8009060:	2a45      	cmp	r2, #69	@ 0x45
 8009062:	d114      	bne.n	800908e <_strtod_l+0x19e>
 8009064:	b91d      	cbnz	r5, 800906e <_strtod_l+0x17e>
 8009066:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009068:	4302      	orrs	r2, r0
 800906a:	d095      	beq.n	8008f98 <_strtod_l+0xa8>
 800906c:	2500      	movs	r5, #0
 800906e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009070:	1c62      	adds	r2, r4, #1
 8009072:	9219      	str	r2, [sp, #100]	@ 0x64
 8009074:	7862      	ldrb	r2, [r4, #1]
 8009076:	2a2b      	cmp	r2, #43	@ 0x2b
 8009078:	d077      	beq.n	800916a <_strtod_l+0x27a>
 800907a:	2a2d      	cmp	r2, #45	@ 0x2d
 800907c:	d07b      	beq.n	8009176 <_strtod_l+0x286>
 800907e:	f04f 0c00 	mov.w	ip, #0
 8009082:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009086:	2909      	cmp	r1, #9
 8009088:	f240 8082 	bls.w	8009190 <_strtod_l+0x2a0>
 800908c:	9419      	str	r4, [sp, #100]	@ 0x64
 800908e:	f04f 0800 	mov.w	r8, #0
 8009092:	e0a2      	b.n	80091da <_strtod_l+0x2ea>
 8009094:	2300      	movs	r3, #0
 8009096:	e7c7      	b.n	8009028 <_strtod_l+0x138>
 8009098:	2f08      	cmp	r7, #8
 800909a:	bfd5      	itete	le
 800909c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800909e:	9908      	ldrgt	r1, [sp, #32]
 80090a0:	fb02 3301 	mlale	r3, r2, r1, r3
 80090a4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80090a8:	f100 0001 	add.w	r0, r0, #1
 80090ac:	bfd4      	ite	le
 80090ae:	930a      	strle	r3, [sp, #40]	@ 0x28
 80090b0:	9308      	strgt	r3, [sp, #32]
 80090b2:	3701      	adds	r7, #1
 80090b4:	9019      	str	r0, [sp, #100]	@ 0x64
 80090b6:	e7bf      	b.n	8009038 <_strtod_l+0x148>
 80090b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090ba:	1c5a      	adds	r2, r3, #1
 80090bc:	9219      	str	r2, [sp, #100]	@ 0x64
 80090be:	785a      	ldrb	r2, [r3, #1]
 80090c0:	b37f      	cbz	r7, 8009122 <_strtod_l+0x232>
 80090c2:	4681      	mov	r9, r0
 80090c4:	463d      	mov	r5, r7
 80090c6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80090ca:	2b09      	cmp	r3, #9
 80090cc:	d912      	bls.n	80090f4 <_strtod_l+0x204>
 80090ce:	2301      	movs	r3, #1
 80090d0:	e7c4      	b.n	800905c <_strtod_l+0x16c>
 80090d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090d4:	1c5a      	adds	r2, r3, #1
 80090d6:	9219      	str	r2, [sp, #100]	@ 0x64
 80090d8:	785a      	ldrb	r2, [r3, #1]
 80090da:	3001      	adds	r0, #1
 80090dc:	2a30      	cmp	r2, #48	@ 0x30
 80090de:	d0f8      	beq.n	80090d2 <_strtod_l+0x1e2>
 80090e0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80090e4:	2b08      	cmp	r3, #8
 80090e6:	f200 84d3 	bhi.w	8009a90 <_strtod_l+0xba0>
 80090ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090ec:	930c      	str	r3, [sp, #48]	@ 0x30
 80090ee:	4681      	mov	r9, r0
 80090f0:	2000      	movs	r0, #0
 80090f2:	4605      	mov	r5, r0
 80090f4:	3a30      	subs	r2, #48	@ 0x30
 80090f6:	f100 0301 	add.w	r3, r0, #1
 80090fa:	d02a      	beq.n	8009152 <_strtod_l+0x262>
 80090fc:	4499      	add	r9, r3
 80090fe:	eb00 0c05 	add.w	ip, r0, r5
 8009102:	462b      	mov	r3, r5
 8009104:	210a      	movs	r1, #10
 8009106:	4563      	cmp	r3, ip
 8009108:	d10d      	bne.n	8009126 <_strtod_l+0x236>
 800910a:	1c69      	adds	r1, r5, #1
 800910c:	4401      	add	r1, r0
 800910e:	4428      	add	r0, r5
 8009110:	2808      	cmp	r0, #8
 8009112:	dc16      	bgt.n	8009142 <_strtod_l+0x252>
 8009114:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009116:	230a      	movs	r3, #10
 8009118:	fb03 2300 	mla	r3, r3, r0, r2
 800911c:	930a      	str	r3, [sp, #40]	@ 0x28
 800911e:	2300      	movs	r3, #0
 8009120:	e018      	b.n	8009154 <_strtod_l+0x264>
 8009122:	4638      	mov	r0, r7
 8009124:	e7da      	b.n	80090dc <_strtod_l+0x1ec>
 8009126:	2b08      	cmp	r3, #8
 8009128:	f103 0301 	add.w	r3, r3, #1
 800912c:	dc03      	bgt.n	8009136 <_strtod_l+0x246>
 800912e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009130:	434e      	muls	r6, r1
 8009132:	960a      	str	r6, [sp, #40]	@ 0x28
 8009134:	e7e7      	b.n	8009106 <_strtod_l+0x216>
 8009136:	2b10      	cmp	r3, #16
 8009138:	bfde      	ittt	le
 800913a:	9e08      	ldrle	r6, [sp, #32]
 800913c:	434e      	mulle	r6, r1
 800913e:	9608      	strle	r6, [sp, #32]
 8009140:	e7e1      	b.n	8009106 <_strtod_l+0x216>
 8009142:	280f      	cmp	r0, #15
 8009144:	dceb      	bgt.n	800911e <_strtod_l+0x22e>
 8009146:	9808      	ldr	r0, [sp, #32]
 8009148:	230a      	movs	r3, #10
 800914a:	fb03 2300 	mla	r3, r3, r0, r2
 800914e:	9308      	str	r3, [sp, #32]
 8009150:	e7e5      	b.n	800911e <_strtod_l+0x22e>
 8009152:	4629      	mov	r1, r5
 8009154:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009156:	1c50      	adds	r0, r2, #1
 8009158:	9019      	str	r0, [sp, #100]	@ 0x64
 800915a:	7852      	ldrb	r2, [r2, #1]
 800915c:	4618      	mov	r0, r3
 800915e:	460d      	mov	r5, r1
 8009160:	e7b1      	b.n	80090c6 <_strtod_l+0x1d6>
 8009162:	f04f 0900 	mov.w	r9, #0
 8009166:	2301      	movs	r3, #1
 8009168:	e77d      	b.n	8009066 <_strtod_l+0x176>
 800916a:	f04f 0c00 	mov.w	ip, #0
 800916e:	1ca2      	adds	r2, r4, #2
 8009170:	9219      	str	r2, [sp, #100]	@ 0x64
 8009172:	78a2      	ldrb	r2, [r4, #2]
 8009174:	e785      	b.n	8009082 <_strtod_l+0x192>
 8009176:	f04f 0c01 	mov.w	ip, #1
 800917a:	e7f8      	b.n	800916e <_strtod_l+0x27e>
 800917c:	0800d2c0 	.word	0x0800d2c0
 8009180:	0800d2a8 	.word	0x0800d2a8
 8009184:	7ff00000 	.word	0x7ff00000
 8009188:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800918a:	1c51      	adds	r1, r2, #1
 800918c:	9119      	str	r1, [sp, #100]	@ 0x64
 800918e:	7852      	ldrb	r2, [r2, #1]
 8009190:	2a30      	cmp	r2, #48	@ 0x30
 8009192:	d0f9      	beq.n	8009188 <_strtod_l+0x298>
 8009194:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009198:	2908      	cmp	r1, #8
 800919a:	f63f af78 	bhi.w	800908e <_strtod_l+0x19e>
 800919e:	3a30      	subs	r2, #48	@ 0x30
 80091a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80091a2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80091a4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80091a6:	f04f 080a 	mov.w	r8, #10
 80091aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80091ac:	1c56      	adds	r6, r2, #1
 80091ae:	9619      	str	r6, [sp, #100]	@ 0x64
 80091b0:	7852      	ldrb	r2, [r2, #1]
 80091b2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80091b6:	f1be 0f09 	cmp.w	lr, #9
 80091ba:	d939      	bls.n	8009230 <_strtod_l+0x340>
 80091bc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80091be:	1a76      	subs	r6, r6, r1
 80091c0:	2e08      	cmp	r6, #8
 80091c2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80091c6:	dc03      	bgt.n	80091d0 <_strtod_l+0x2e0>
 80091c8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80091ca:	4588      	cmp	r8, r1
 80091cc:	bfa8      	it	ge
 80091ce:	4688      	movge	r8, r1
 80091d0:	f1bc 0f00 	cmp.w	ip, #0
 80091d4:	d001      	beq.n	80091da <_strtod_l+0x2ea>
 80091d6:	f1c8 0800 	rsb	r8, r8, #0
 80091da:	2d00      	cmp	r5, #0
 80091dc:	d14e      	bne.n	800927c <_strtod_l+0x38c>
 80091de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80091e0:	4308      	orrs	r0, r1
 80091e2:	f47f aebe 	bne.w	8008f62 <_strtod_l+0x72>
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	f47f aed6 	bne.w	8008f98 <_strtod_l+0xa8>
 80091ec:	2a69      	cmp	r2, #105	@ 0x69
 80091ee:	d028      	beq.n	8009242 <_strtod_l+0x352>
 80091f0:	dc25      	bgt.n	800923e <_strtod_l+0x34e>
 80091f2:	2a49      	cmp	r2, #73	@ 0x49
 80091f4:	d025      	beq.n	8009242 <_strtod_l+0x352>
 80091f6:	2a4e      	cmp	r2, #78	@ 0x4e
 80091f8:	f47f aece 	bne.w	8008f98 <_strtod_l+0xa8>
 80091fc:	499b      	ldr	r1, [pc, #620]	@ (800946c <_strtod_l+0x57c>)
 80091fe:	a819      	add	r0, sp, #100	@ 0x64
 8009200:	f001 f9c6 	bl	800a590 <__match>
 8009204:	2800      	cmp	r0, #0
 8009206:	f43f aec7 	beq.w	8008f98 <_strtod_l+0xa8>
 800920a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800920c:	781b      	ldrb	r3, [r3, #0]
 800920e:	2b28      	cmp	r3, #40	@ 0x28
 8009210:	d12e      	bne.n	8009270 <_strtod_l+0x380>
 8009212:	4997      	ldr	r1, [pc, #604]	@ (8009470 <_strtod_l+0x580>)
 8009214:	aa1c      	add	r2, sp, #112	@ 0x70
 8009216:	a819      	add	r0, sp, #100	@ 0x64
 8009218:	f001 f9ce 	bl	800a5b8 <__hexnan>
 800921c:	2805      	cmp	r0, #5
 800921e:	d127      	bne.n	8009270 <_strtod_l+0x380>
 8009220:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009222:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009226:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800922a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800922e:	e698      	b.n	8008f62 <_strtod_l+0x72>
 8009230:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009232:	fb08 2101 	mla	r1, r8, r1, r2
 8009236:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800923a:	920e      	str	r2, [sp, #56]	@ 0x38
 800923c:	e7b5      	b.n	80091aa <_strtod_l+0x2ba>
 800923e:	2a6e      	cmp	r2, #110	@ 0x6e
 8009240:	e7da      	b.n	80091f8 <_strtod_l+0x308>
 8009242:	498c      	ldr	r1, [pc, #560]	@ (8009474 <_strtod_l+0x584>)
 8009244:	a819      	add	r0, sp, #100	@ 0x64
 8009246:	f001 f9a3 	bl	800a590 <__match>
 800924a:	2800      	cmp	r0, #0
 800924c:	f43f aea4 	beq.w	8008f98 <_strtod_l+0xa8>
 8009250:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009252:	4989      	ldr	r1, [pc, #548]	@ (8009478 <_strtod_l+0x588>)
 8009254:	3b01      	subs	r3, #1
 8009256:	a819      	add	r0, sp, #100	@ 0x64
 8009258:	9319      	str	r3, [sp, #100]	@ 0x64
 800925a:	f001 f999 	bl	800a590 <__match>
 800925e:	b910      	cbnz	r0, 8009266 <_strtod_l+0x376>
 8009260:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009262:	3301      	adds	r3, #1
 8009264:	9319      	str	r3, [sp, #100]	@ 0x64
 8009266:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009488 <_strtod_l+0x598>
 800926a:	f04f 0a00 	mov.w	sl, #0
 800926e:	e678      	b.n	8008f62 <_strtod_l+0x72>
 8009270:	4882      	ldr	r0, [pc, #520]	@ (800947c <_strtod_l+0x58c>)
 8009272:	f000 fec9 	bl	800a008 <nan>
 8009276:	ec5b ab10 	vmov	sl, fp, d0
 800927a:	e672      	b.n	8008f62 <_strtod_l+0x72>
 800927c:	eba8 0309 	sub.w	r3, r8, r9
 8009280:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009282:	9309      	str	r3, [sp, #36]	@ 0x24
 8009284:	2f00      	cmp	r7, #0
 8009286:	bf08      	it	eq
 8009288:	462f      	moveq	r7, r5
 800928a:	2d10      	cmp	r5, #16
 800928c:	462c      	mov	r4, r5
 800928e:	bfa8      	it	ge
 8009290:	2410      	movge	r4, #16
 8009292:	f7f7 f937 	bl	8000504 <__aeabi_ui2d>
 8009296:	2d09      	cmp	r5, #9
 8009298:	4682      	mov	sl, r0
 800929a:	468b      	mov	fp, r1
 800929c:	dc13      	bgt.n	80092c6 <_strtod_l+0x3d6>
 800929e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	f43f ae5e 	beq.w	8008f62 <_strtod_l+0x72>
 80092a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092a8:	dd78      	ble.n	800939c <_strtod_l+0x4ac>
 80092aa:	2b16      	cmp	r3, #22
 80092ac:	dc5f      	bgt.n	800936e <_strtod_l+0x47e>
 80092ae:	4974      	ldr	r1, [pc, #464]	@ (8009480 <_strtod_l+0x590>)
 80092b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80092b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092b8:	4652      	mov	r2, sl
 80092ba:	465b      	mov	r3, fp
 80092bc:	f7f7 f99c 	bl	80005f8 <__aeabi_dmul>
 80092c0:	4682      	mov	sl, r0
 80092c2:	468b      	mov	fp, r1
 80092c4:	e64d      	b.n	8008f62 <_strtod_l+0x72>
 80092c6:	4b6e      	ldr	r3, [pc, #440]	@ (8009480 <_strtod_l+0x590>)
 80092c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80092cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80092d0:	f7f7 f992 	bl	80005f8 <__aeabi_dmul>
 80092d4:	4682      	mov	sl, r0
 80092d6:	9808      	ldr	r0, [sp, #32]
 80092d8:	468b      	mov	fp, r1
 80092da:	f7f7 f913 	bl	8000504 <__aeabi_ui2d>
 80092de:	4602      	mov	r2, r0
 80092e0:	460b      	mov	r3, r1
 80092e2:	4650      	mov	r0, sl
 80092e4:	4659      	mov	r1, fp
 80092e6:	f7f6 ffd1 	bl	800028c <__adddf3>
 80092ea:	2d0f      	cmp	r5, #15
 80092ec:	4682      	mov	sl, r0
 80092ee:	468b      	mov	fp, r1
 80092f0:	ddd5      	ble.n	800929e <_strtod_l+0x3ae>
 80092f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092f4:	1b2c      	subs	r4, r5, r4
 80092f6:	441c      	add	r4, r3
 80092f8:	2c00      	cmp	r4, #0
 80092fa:	f340 8096 	ble.w	800942a <_strtod_l+0x53a>
 80092fe:	f014 030f 	ands.w	r3, r4, #15
 8009302:	d00a      	beq.n	800931a <_strtod_l+0x42a>
 8009304:	495e      	ldr	r1, [pc, #376]	@ (8009480 <_strtod_l+0x590>)
 8009306:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800930a:	4652      	mov	r2, sl
 800930c:	465b      	mov	r3, fp
 800930e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009312:	f7f7 f971 	bl	80005f8 <__aeabi_dmul>
 8009316:	4682      	mov	sl, r0
 8009318:	468b      	mov	fp, r1
 800931a:	f034 040f 	bics.w	r4, r4, #15
 800931e:	d073      	beq.n	8009408 <_strtod_l+0x518>
 8009320:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009324:	dd48      	ble.n	80093b8 <_strtod_l+0x4c8>
 8009326:	2400      	movs	r4, #0
 8009328:	46a0      	mov	r8, r4
 800932a:	940a      	str	r4, [sp, #40]	@ 0x28
 800932c:	46a1      	mov	r9, r4
 800932e:	9a05      	ldr	r2, [sp, #20]
 8009330:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009488 <_strtod_l+0x598>
 8009334:	2322      	movs	r3, #34	@ 0x22
 8009336:	6013      	str	r3, [r2, #0]
 8009338:	f04f 0a00 	mov.w	sl, #0
 800933c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800933e:	2b00      	cmp	r3, #0
 8009340:	f43f ae0f 	beq.w	8008f62 <_strtod_l+0x72>
 8009344:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009346:	9805      	ldr	r0, [sp, #20]
 8009348:	f7ff f942 	bl	80085d0 <_Bfree>
 800934c:	9805      	ldr	r0, [sp, #20]
 800934e:	4649      	mov	r1, r9
 8009350:	f7ff f93e 	bl	80085d0 <_Bfree>
 8009354:	9805      	ldr	r0, [sp, #20]
 8009356:	4641      	mov	r1, r8
 8009358:	f7ff f93a 	bl	80085d0 <_Bfree>
 800935c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800935e:	9805      	ldr	r0, [sp, #20]
 8009360:	f7ff f936 	bl	80085d0 <_Bfree>
 8009364:	9805      	ldr	r0, [sp, #20]
 8009366:	4621      	mov	r1, r4
 8009368:	f7ff f932 	bl	80085d0 <_Bfree>
 800936c:	e5f9      	b.n	8008f62 <_strtod_l+0x72>
 800936e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009370:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009374:	4293      	cmp	r3, r2
 8009376:	dbbc      	blt.n	80092f2 <_strtod_l+0x402>
 8009378:	4c41      	ldr	r4, [pc, #260]	@ (8009480 <_strtod_l+0x590>)
 800937a:	f1c5 050f 	rsb	r5, r5, #15
 800937e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009382:	4652      	mov	r2, sl
 8009384:	465b      	mov	r3, fp
 8009386:	e9d1 0100 	ldrd	r0, r1, [r1]
 800938a:	f7f7 f935 	bl	80005f8 <__aeabi_dmul>
 800938e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009390:	1b5d      	subs	r5, r3, r5
 8009392:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009396:	e9d4 2300 	ldrd	r2, r3, [r4]
 800939a:	e78f      	b.n	80092bc <_strtod_l+0x3cc>
 800939c:	3316      	adds	r3, #22
 800939e:	dba8      	blt.n	80092f2 <_strtod_l+0x402>
 80093a0:	4b37      	ldr	r3, [pc, #220]	@ (8009480 <_strtod_l+0x590>)
 80093a2:	eba9 0808 	sub.w	r8, r9, r8
 80093a6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80093aa:	e9d8 2300 	ldrd	r2, r3, [r8]
 80093ae:	4650      	mov	r0, sl
 80093b0:	4659      	mov	r1, fp
 80093b2:	f7f7 fa4b 	bl	800084c <__aeabi_ddiv>
 80093b6:	e783      	b.n	80092c0 <_strtod_l+0x3d0>
 80093b8:	4b32      	ldr	r3, [pc, #200]	@ (8009484 <_strtod_l+0x594>)
 80093ba:	9308      	str	r3, [sp, #32]
 80093bc:	2300      	movs	r3, #0
 80093be:	1124      	asrs	r4, r4, #4
 80093c0:	4650      	mov	r0, sl
 80093c2:	4659      	mov	r1, fp
 80093c4:	461e      	mov	r6, r3
 80093c6:	2c01      	cmp	r4, #1
 80093c8:	dc21      	bgt.n	800940e <_strtod_l+0x51e>
 80093ca:	b10b      	cbz	r3, 80093d0 <_strtod_l+0x4e0>
 80093cc:	4682      	mov	sl, r0
 80093ce:	468b      	mov	fp, r1
 80093d0:	492c      	ldr	r1, [pc, #176]	@ (8009484 <_strtod_l+0x594>)
 80093d2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80093d6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80093da:	4652      	mov	r2, sl
 80093dc:	465b      	mov	r3, fp
 80093de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093e2:	f7f7 f909 	bl	80005f8 <__aeabi_dmul>
 80093e6:	4b28      	ldr	r3, [pc, #160]	@ (8009488 <_strtod_l+0x598>)
 80093e8:	460a      	mov	r2, r1
 80093ea:	400b      	ands	r3, r1
 80093ec:	4927      	ldr	r1, [pc, #156]	@ (800948c <_strtod_l+0x59c>)
 80093ee:	428b      	cmp	r3, r1
 80093f0:	4682      	mov	sl, r0
 80093f2:	d898      	bhi.n	8009326 <_strtod_l+0x436>
 80093f4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80093f8:	428b      	cmp	r3, r1
 80093fa:	bf86      	itte	hi
 80093fc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009490 <_strtod_l+0x5a0>
 8009400:	f04f 3aff 	movhi.w	sl, #4294967295
 8009404:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009408:	2300      	movs	r3, #0
 800940a:	9308      	str	r3, [sp, #32]
 800940c:	e07a      	b.n	8009504 <_strtod_l+0x614>
 800940e:	07e2      	lsls	r2, r4, #31
 8009410:	d505      	bpl.n	800941e <_strtod_l+0x52e>
 8009412:	9b08      	ldr	r3, [sp, #32]
 8009414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009418:	f7f7 f8ee 	bl	80005f8 <__aeabi_dmul>
 800941c:	2301      	movs	r3, #1
 800941e:	9a08      	ldr	r2, [sp, #32]
 8009420:	3208      	adds	r2, #8
 8009422:	3601      	adds	r6, #1
 8009424:	1064      	asrs	r4, r4, #1
 8009426:	9208      	str	r2, [sp, #32]
 8009428:	e7cd      	b.n	80093c6 <_strtod_l+0x4d6>
 800942a:	d0ed      	beq.n	8009408 <_strtod_l+0x518>
 800942c:	4264      	negs	r4, r4
 800942e:	f014 020f 	ands.w	r2, r4, #15
 8009432:	d00a      	beq.n	800944a <_strtod_l+0x55a>
 8009434:	4b12      	ldr	r3, [pc, #72]	@ (8009480 <_strtod_l+0x590>)
 8009436:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800943a:	4650      	mov	r0, sl
 800943c:	4659      	mov	r1, fp
 800943e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009442:	f7f7 fa03 	bl	800084c <__aeabi_ddiv>
 8009446:	4682      	mov	sl, r0
 8009448:	468b      	mov	fp, r1
 800944a:	1124      	asrs	r4, r4, #4
 800944c:	d0dc      	beq.n	8009408 <_strtod_l+0x518>
 800944e:	2c1f      	cmp	r4, #31
 8009450:	dd20      	ble.n	8009494 <_strtod_l+0x5a4>
 8009452:	2400      	movs	r4, #0
 8009454:	46a0      	mov	r8, r4
 8009456:	940a      	str	r4, [sp, #40]	@ 0x28
 8009458:	46a1      	mov	r9, r4
 800945a:	9a05      	ldr	r2, [sp, #20]
 800945c:	2322      	movs	r3, #34	@ 0x22
 800945e:	f04f 0a00 	mov.w	sl, #0
 8009462:	f04f 0b00 	mov.w	fp, #0
 8009466:	6013      	str	r3, [r2, #0]
 8009468:	e768      	b.n	800933c <_strtod_l+0x44c>
 800946a:	bf00      	nop
 800946c:	0800d099 	.word	0x0800d099
 8009470:	0800d2ac 	.word	0x0800d2ac
 8009474:	0800d091 	.word	0x0800d091
 8009478:	0800d0c8 	.word	0x0800d0c8
 800947c:	0800d455 	.word	0x0800d455
 8009480:	0800d1e0 	.word	0x0800d1e0
 8009484:	0800d1b8 	.word	0x0800d1b8
 8009488:	7ff00000 	.word	0x7ff00000
 800948c:	7ca00000 	.word	0x7ca00000
 8009490:	7fefffff 	.word	0x7fefffff
 8009494:	f014 0310 	ands.w	r3, r4, #16
 8009498:	bf18      	it	ne
 800949a:	236a      	movne	r3, #106	@ 0x6a
 800949c:	4ea9      	ldr	r6, [pc, #676]	@ (8009744 <_strtod_l+0x854>)
 800949e:	9308      	str	r3, [sp, #32]
 80094a0:	4650      	mov	r0, sl
 80094a2:	4659      	mov	r1, fp
 80094a4:	2300      	movs	r3, #0
 80094a6:	07e2      	lsls	r2, r4, #31
 80094a8:	d504      	bpl.n	80094b4 <_strtod_l+0x5c4>
 80094aa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80094ae:	f7f7 f8a3 	bl	80005f8 <__aeabi_dmul>
 80094b2:	2301      	movs	r3, #1
 80094b4:	1064      	asrs	r4, r4, #1
 80094b6:	f106 0608 	add.w	r6, r6, #8
 80094ba:	d1f4      	bne.n	80094a6 <_strtod_l+0x5b6>
 80094bc:	b10b      	cbz	r3, 80094c2 <_strtod_l+0x5d2>
 80094be:	4682      	mov	sl, r0
 80094c0:	468b      	mov	fp, r1
 80094c2:	9b08      	ldr	r3, [sp, #32]
 80094c4:	b1b3      	cbz	r3, 80094f4 <_strtod_l+0x604>
 80094c6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80094ca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	4659      	mov	r1, fp
 80094d2:	dd0f      	ble.n	80094f4 <_strtod_l+0x604>
 80094d4:	2b1f      	cmp	r3, #31
 80094d6:	dd55      	ble.n	8009584 <_strtod_l+0x694>
 80094d8:	2b34      	cmp	r3, #52	@ 0x34
 80094da:	bfde      	ittt	le
 80094dc:	f04f 33ff 	movle.w	r3, #4294967295
 80094e0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80094e4:	4093      	lslle	r3, r2
 80094e6:	f04f 0a00 	mov.w	sl, #0
 80094ea:	bfcc      	ite	gt
 80094ec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80094f0:	ea03 0b01 	andle.w	fp, r3, r1
 80094f4:	2200      	movs	r2, #0
 80094f6:	2300      	movs	r3, #0
 80094f8:	4650      	mov	r0, sl
 80094fa:	4659      	mov	r1, fp
 80094fc:	f7f7 fae4 	bl	8000ac8 <__aeabi_dcmpeq>
 8009500:	2800      	cmp	r0, #0
 8009502:	d1a6      	bne.n	8009452 <_strtod_l+0x562>
 8009504:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009506:	9300      	str	r3, [sp, #0]
 8009508:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800950a:	9805      	ldr	r0, [sp, #20]
 800950c:	462b      	mov	r3, r5
 800950e:	463a      	mov	r2, r7
 8009510:	f7ff f8c6 	bl	80086a0 <__s2b>
 8009514:	900a      	str	r0, [sp, #40]	@ 0x28
 8009516:	2800      	cmp	r0, #0
 8009518:	f43f af05 	beq.w	8009326 <_strtod_l+0x436>
 800951c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800951e:	2a00      	cmp	r2, #0
 8009520:	eba9 0308 	sub.w	r3, r9, r8
 8009524:	bfa8      	it	ge
 8009526:	2300      	movge	r3, #0
 8009528:	9312      	str	r3, [sp, #72]	@ 0x48
 800952a:	2400      	movs	r4, #0
 800952c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009530:	9316      	str	r3, [sp, #88]	@ 0x58
 8009532:	46a0      	mov	r8, r4
 8009534:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009536:	9805      	ldr	r0, [sp, #20]
 8009538:	6859      	ldr	r1, [r3, #4]
 800953a:	f7ff f809 	bl	8008550 <_Balloc>
 800953e:	4681      	mov	r9, r0
 8009540:	2800      	cmp	r0, #0
 8009542:	f43f aef4 	beq.w	800932e <_strtod_l+0x43e>
 8009546:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009548:	691a      	ldr	r2, [r3, #16]
 800954a:	3202      	adds	r2, #2
 800954c:	f103 010c 	add.w	r1, r3, #12
 8009550:	0092      	lsls	r2, r2, #2
 8009552:	300c      	adds	r0, #12
 8009554:	f7fe f899 	bl	800768a <memcpy>
 8009558:	ec4b ab10 	vmov	d0, sl, fp
 800955c:	9805      	ldr	r0, [sp, #20]
 800955e:	aa1c      	add	r2, sp, #112	@ 0x70
 8009560:	a91b      	add	r1, sp, #108	@ 0x6c
 8009562:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009566:	f7ff fbd7 	bl	8008d18 <__d2b>
 800956a:	901a      	str	r0, [sp, #104]	@ 0x68
 800956c:	2800      	cmp	r0, #0
 800956e:	f43f aede 	beq.w	800932e <_strtod_l+0x43e>
 8009572:	9805      	ldr	r0, [sp, #20]
 8009574:	2101      	movs	r1, #1
 8009576:	f7ff f929 	bl	80087cc <__i2b>
 800957a:	4680      	mov	r8, r0
 800957c:	b948      	cbnz	r0, 8009592 <_strtod_l+0x6a2>
 800957e:	f04f 0800 	mov.w	r8, #0
 8009582:	e6d4      	b.n	800932e <_strtod_l+0x43e>
 8009584:	f04f 32ff 	mov.w	r2, #4294967295
 8009588:	fa02 f303 	lsl.w	r3, r2, r3
 800958c:	ea03 0a0a 	and.w	sl, r3, sl
 8009590:	e7b0      	b.n	80094f4 <_strtod_l+0x604>
 8009592:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009594:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009596:	2d00      	cmp	r5, #0
 8009598:	bfab      	itete	ge
 800959a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800959c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800959e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80095a0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80095a2:	bfac      	ite	ge
 80095a4:	18ef      	addge	r7, r5, r3
 80095a6:	1b5e      	sublt	r6, r3, r5
 80095a8:	9b08      	ldr	r3, [sp, #32]
 80095aa:	1aed      	subs	r5, r5, r3
 80095ac:	4415      	add	r5, r2
 80095ae:	4b66      	ldr	r3, [pc, #408]	@ (8009748 <_strtod_l+0x858>)
 80095b0:	3d01      	subs	r5, #1
 80095b2:	429d      	cmp	r5, r3
 80095b4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80095b8:	da50      	bge.n	800965c <_strtod_l+0x76c>
 80095ba:	1b5b      	subs	r3, r3, r5
 80095bc:	2b1f      	cmp	r3, #31
 80095be:	eba2 0203 	sub.w	r2, r2, r3
 80095c2:	f04f 0101 	mov.w	r1, #1
 80095c6:	dc3d      	bgt.n	8009644 <_strtod_l+0x754>
 80095c8:	fa01 f303 	lsl.w	r3, r1, r3
 80095cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80095ce:	2300      	movs	r3, #0
 80095d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80095d2:	18bd      	adds	r5, r7, r2
 80095d4:	9b08      	ldr	r3, [sp, #32]
 80095d6:	42af      	cmp	r7, r5
 80095d8:	4416      	add	r6, r2
 80095da:	441e      	add	r6, r3
 80095dc:	463b      	mov	r3, r7
 80095de:	bfa8      	it	ge
 80095e0:	462b      	movge	r3, r5
 80095e2:	42b3      	cmp	r3, r6
 80095e4:	bfa8      	it	ge
 80095e6:	4633      	movge	r3, r6
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	bfc2      	ittt	gt
 80095ec:	1aed      	subgt	r5, r5, r3
 80095ee:	1af6      	subgt	r6, r6, r3
 80095f0:	1aff      	subgt	r7, r7, r3
 80095f2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	dd16      	ble.n	8009626 <_strtod_l+0x736>
 80095f8:	4641      	mov	r1, r8
 80095fa:	9805      	ldr	r0, [sp, #20]
 80095fc:	461a      	mov	r2, r3
 80095fe:	f7ff f9a5 	bl	800894c <__pow5mult>
 8009602:	4680      	mov	r8, r0
 8009604:	2800      	cmp	r0, #0
 8009606:	d0ba      	beq.n	800957e <_strtod_l+0x68e>
 8009608:	4601      	mov	r1, r0
 800960a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800960c:	9805      	ldr	r0, [sp, #20]
 800960e:	f7ff f8f3 	bl	80087f8 <__multiply>
 8009612:	900e      	str	r0, [sp, #56]	@ 0x38
 8009614:	2800      	cmp	r0, #0
 8009616:	f43f ae8a 	beq.w	800932e <_strtod_l+0x43e>
 800961a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800961c:	9805      	ldr	r0, [sp, #20]
 800961e:	f7fe ffd7 	bl	80085d0 <_Bfree>
 8009622:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009624:	931a      	str	r3, [sp, #104]	@ 0x68
 8009626:	2d00      	cmp	r5, #0
 8009628:	dc1d      	bgt.n	8009666 <_strtod_l+0x776>
 800962a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800962c:	2b00      	cmp	r3, #0
 800962e:	dd23      	ble.n	8009678 <_strtod_l+0x788>
 8009630:	4649      	mov	r1, r9
 8009632:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009634:	9805      	ldr	r0, [sp, #20]
 8009636:	f7ff f989 	bl	800894c <__pow5mult>
 800963a:	4681      	mov	r9, r0
 800963c:	b9e0      	cbnz	r0, 8009678 <_strtod_l+0x788>
 800963e:	f04f 0900 	mov.w	r9, #0
 8009642:	e674      	b.n	800932e <_strtod_l+0x43e>
 8009644:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009648:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800964c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009650:	35e2      	adds	r5, #226	@ 0xe2
 8009652:	fa01 f305 	lsl.w	r3, r1, r5
 8009656:	9310      	str	r3, [sp, #64]	@ 0x40
 8009658:	9113      	str	r1, [sp, #76]	@ 0x4c
 800965a:	e7ba      	b.n	80095d2 <_strtod_l+0x6e2>
 800965c:	2300      	movs	r3, #0
 800965e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009660:	2301      	movs	r3, #1
 8009662:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009664:	e7b5      	b.n	80095d2 <_strtod_l+0x6e2>
 8009666:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009668:	9805      	ldr	r0, [sp, #20]
 800966a:	462a      	mov	r2, r5
 800966c:	f7ff f9c8 	bl	8008a00 <__lshift>
 8009670:	901a      	str	r0, [sp, #104]	@ 0x68
 8009672:	2800      	cmp	r0, #0
 8009674:	d1d9      	bne.n	800962a <_strtod_l+0x73a>
 8009676:	e65a      	b.n	800932e <_strtod_l+0x43e>
 8009678:	2e00      	cmp	r6, #0
 800967a:	dd07      	ble.n	800968c <_strtod_l+0x79c>
 800967c:	4649      	mov	r1, r9
 800967e:	9805      	ldr	r0, [sp, #20]
 8009680:	4632      	mov	r2, r6
 8009682:	f7ff f9bd 	bl	8008a00 <__lshift>
 8009686:	4681      	mov	r9, r0
 8009688:	2800      	cmp	r0, #0
 800968a:	d0d8      	beq.n	800963e <_strtod_l+0x74e>
 800968c:	2f00      	cmp	r7, #0
 800968e:	dd08      	ble.n	80096a2 <_strtod_l+0x7b2>
 8009690:	4641      	mov	r1, r8
 8009692:	9805      	ldr	r0, [sp, #20]
 8009694:	463a      	mov	r2, r7
 8009696:	f7ff f9b3 	bl	8008a00 <__lshift>
 800969a:	4680      	mov	r8, r0
 800969c:	2800      	cmp	r0, #0
 800969e:	f43f ae46 	beq.w	800932e <_strtod_l+0x43e>
 80096a2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096a4:	9805      	ldr	r0, [sp, #20]
 80096a6:	464a      	mov	r2, r9
 80096a8:	f7ff fa32 	bl	8008b10 <__mdiff>
 80096ac:	4604      	mov	r4, r0
 80096ae:	2800      	cmp	r0, #0
 80096b0:	f43f ae3d 	beq.w	800932e <_strtod_l+0x43e>
 80096b4:	68c3      	ldr	r3, [r0, #12]
 80096b6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80096b8:	2300      	movs	r3, #0
 80096ba:	60c3      	str	r3, [r0, #12]
 80096bc:	4641      	mov	r1, r8
 80096be:	f7ff fa0b 	bl	8008ad8 <__mcmp>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	da46      	bge.n	8009754 <_strtod_l+0x864>
 80096c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096c8:	ea53 030a 	orrs.w	r3, r3, sl
 80096cc:	d16c      	bne.n	80097a8 <_strtod_l+0x8b8>
 80096ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d168      	bne.n	80097a8 <_strtod_l+0x8b8>
 80096d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80096da:	0d1b      	lsrs	r3, r3, #20
 80096dc:	051b      	lsls	r3, r3, #20
 80096de:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80096e2:	d961      	bls.n	80097a8 <_strtod_l+0x8b8>
 80096e4:	6963      	ldr	r3, [r4, #20]
 80096e6:	b913      	cbnz	r3, 80096ee <_strtod_l+0x7fe>
 80096e8:	6923      	ldr	r3, [r4, #16]
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	dd5c      	ble.n	80097a8 <_strtod_l+0x8b8>
 80096ee:	4621      	mov	r1, r4
 80096f0:	2201      	movs	r2, #1
 80096f2:	9805      	ldr	r0, [sp, #20]
 80096f4:	f7ff f984 	bl	8008a00 <__lshift>
 80096f8:	4641      	mov	r1, r8
 80096fa:	4604      	mov	r4, r0
 80096fc:	f7ff f9ec 	bl	8008ad8 <__mcmp>
 8009700:	2800      	cmp	r0, #0
 8009702:	dd51      	ble.n	80097a8 <_strtod_l+0x8b8>
 8009704:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009708:	9a08      	ldr	r2, [sp, #32]
 800970a:	0d1b      	lsrs	r3, r3, #20
 800970c:	051b      	lsls	r3, r3, #20
 800970e:	2a00      	cmp	r2, #0
 8009710:	d06b      	beq.n	80097ea <_strtod_l+0x8fa>
 8009712:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009716:	d868      	bhi.n	80097ea <_strtod_l+0x8fa>
 8009718:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800971c:	f67f ae9d 	bls.w	800945a <_strtod_l+0x56a>
 8009720:	4b0a      	ldr	r3, [pc, #40]	@ (800974c <_strtod_l+0x85c>)
 8009722:	4650      	mov	r0, sl
 8009724:	4659      	mov	r1, fp
 8009726:	2200      	movs	r2, #0
 8009728:	f7f6 ff66 	bl	80005f8 <__aeabi_dmul>
 800972c:	4b08      	ldr	r3, [pc, #32]	@ (8009750 <_strtod_l+0x860>)
 800972e:	400b      	ands	r3, r1
 8009730:	4682      	mov	sl, r0
 8009732:	468b      	mov	fp, r1
 8009734:	2b00      	cmp	r3, #0
 8009736:	f47f ae05 	bne.w	8009344 <_strtod_l+0x454>
 800973a:	9a05      	ldr	r2, [sp, #20]
 800973c:	2322      	movs	r3, #34	@ 0x22
 800973e:	6013      	str	r3, [r2, #0]
 8009740:	e600      	b.n	8009344 <_strtod_l+0x454>
 8009742:	bf00      	nop
 8009744:	0800d2d8 	.word	0x0800d2d8
 8009748:	fffffc02 	.word	0xfffffc02
 800974c:	39500000 	.word	0x39500000
 8009750:	7ff00000 	.word	0x7ff00000
 8009754:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009758:	d165      	bne.n	8009826 <_strtod_l+0x936>
 800975a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800975c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009760:	b35a      	cbz	r2, 80097ba <_strtod_l+0x8ca>
 8009762:	4a9f      	ldr	r2, [pc, #636]	@ (80099e0 <_strtod_l+0xaf0>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d12b      	bne.n	80097c0 <_strtod_l+0x8d0>
 8009768:	9b08      	ldr	r3, [sp, #32]
 800976a:	4651      	mov	r1, sl
 800976c:	b303      	cbz	r3, 80097b0 <_strtod_l+0x8c0>
 800976e:	4b9d      	ldr	r3, [pc, #628]	@ (80099e4 <_strtod_l+0xaf4>)
 8009770:	465a      	mov	r2, fp
 8009772:	4013      	ands	r3, r2
 8009774:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009778:	f04f 32ff 	mov.w	r2, #4294967295
 800977c:	d81b      	bhi.n	80097b6 <_strtod_l+0x8c6>
 800977e:	0d1b      	lsrs	r3, r3, #20
 8009780:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009784:	fa02 f303 	lsl.w	r3, r2, r3
 8009788:	4299      	cmp	r1, r3
 800978a:	d119      	bne.n	80097c0 <_strtod_l+0x8d0>
 800978c:	4b96      	ldr	r3, [pc, #600]	@ (80099e8 <_strtod_l+0xaf8>)
 800978e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009790:	429a      	cmp	r2, r3
 8009792:	d102      	bne.n	800979a <_strtod_l+0x8aa>
 8009794:	3101      	adds	r1, #1
 8009796:	f43f adca 	beq.w	800932e <_strtod_l+0x43e>
 800979a:	4b92      	ldr	r3, [pc, #584]	@ (80099e4 <_strtod_l+0xaf4>)
 800979c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800979e:	401a      	ands	r2, r3
 80097a0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80097a4:	f04f 0a00 	mov.w	sl, #0
 80097a8:	9b08      	ldr	r3, [sp, #32]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d1b8      	bne.n	8009720 <_strtod_l+0x830>
 80097ae:	e5c9      	b.n	8009344 <_strtod_l+0x454>
 80097b0:	f04f 33ff 	mov.w	r3, #4294967295
 80097b4:	e7e8      	b.n	8009788 <_strtod_l+0x898>
 80097b6:	4613      	mov	r3, r2
 80097b8:	e7e6      	b.n	8009788 <_strtod_l+0x898>
 80097ba:	ea53 030a 	orrs.w	r3, r3, sl
 80097be:	d0a1      	beq.n	8009704 <_strtod_l+0x814>
 80097c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80097c2:	b1db      	cbz	r3, 80097fc <_strtod_l+0x90c>
 80097c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80097c6:	4213      	tst	r3, r2
 80097c8:	d0ee      	beq.n	80097a8 <_strtod_l+0x8b8>
 80097ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097cc:	9a08      	ldr	r2, [sp, #32]
 80097ce:	4650      	mov	r0, sl
 80097d0:	4659      	mov	r1, fp
 80097d2:	b1bb      	cbz	r3, 8009804 <_strtod_l+0x914>
 80097d4:	f7ff fb6e 	bl	8008eb4 <sulp>
 80097d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80097dc:	ec53 2b10 	vmov	r2, r3, d0
 80097e0:	f7f6 fd54 	bl	800028c <__adddf3>
 80097e4:	4682      	mov	sl, r0
 80097e6:	468b      	mov	fp, r1
 80097e8:	e7de      	b.n	80097a8 <_strtod_l+0x8b8>
 80097ea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80097ee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80097f2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80097f6:	f04f 3aff 	mov.w	sl, #4294967295
 80097fa:	e7d5      	b.n	80097a8 <_strtod_l+0x8b8>
 80097fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80097fe:	ea13 0f0a 	tst.w	r3, sl
 8009802:	e7e1      	b.n	80097c8 <_strtod_l+0x8d8>
 8009804:	f7ff fb56 	bl	8008eb4 <sulp>
 8009808:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800980c:	ec53 2b10 	vmov	r2, r3, d0
 8009810:	f7f6 fd3a 	bl	8000288 <__aeabi_dsub>
 8009814:	2200      	movs	r2, #0
 8009816:	2300      	movs	r3, #0
 8009818:	4682      	mov	sl, r0
 800981a:	468b      	mov	fp, r1
 800981c:	f7f7 f954 	bl	8000ac8 <__aeabi_dcmpeq>
 8009820:	2800      	cmp	r0, #0
 8009822:	d0c1      	beq.n	80097a8 <_strtod_l+0x8b8>
 8009824:	e619      	b.n	800945a <_strtod_l+0x56a>
 8009826:	4641      	mov	r1, r8
 8009828:	4620      	mov	r0, r4
 800982a:	f7ff facd 	bl	8008dc8 <__ratio>
 800982e:	ec57 6b10 	vmov	r6, r7, d0
 8009832:	2200      	movs	r2, #0
 8009834:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009838:	4630      	mov	r0, r6
 800983a:	4639      	mov	r1, r7
 800983c:	f7f7 f958 	bl	8000af0 <__aeabi_dcmple>
 8009840:	2800      	cmp	r0, #0
 8009842:	d06f      	beq.n	8009924 <_strtod_l+0xa34>
 8009844:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009846:	2b00      	cmp	r3, #0
 8009848:	d17a      	bne.n	8009940 <_strtod_l+0xa50>
 800984a:	f1ba 0f00 	cmp.w	sl, #0
 800984e:	d158      	bne.n	8009902 <_strtod_l+0xa12>
 8009850:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009852:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009856:	2b00      	cmp	r3, #0
 8009858:	d15a      	bne.n	8009910 <_strtod_l+0xa20>
 800985a:	4b64      	ldr	r3, [pc, #400]	@ (80099ec <_strtod_l+0xafc>)
 800985c:	2200      	movs	r2, #0
 800985e:	4630      	mov	r0, r6
 8009860:	4639      	mov	r1, r7
 8009862:	f7f7 f93b 	bl	8000adc <__aeabi_dcmplt>
 8009866:	2800      	cmp	r0, #0
 8009868:	d159      	bne.n	800991e <_strtod_l+0xa2e>
 800986a:	4630      	mov	r0, r6
 800986c:	4639      	mov	r1, r7
 800986e:	4b60      	ldr	r3, [pc, #384]	@ (80099f0 <_strtod_l+0xb00>)
 8009870:	2200      	movs	r2, #0
 8009872:	f7f6 fec1 	bl	80005f8 <__aeabi_dmul>
 8009876:	4606      	mov	r6, r0
 8009878:	460f      	mov	r7, r1
 800987a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800987e:	9606      	str	r6, [sp, #24]
 8009880:	9307      	str	r3, [sp, #28]
 8009882:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009886:	4d57      	ldr	r5, [pc, #348]	@ (80099e4 <_strtod_l+0xaf4>)
 8009888:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800988c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800988e:	401d      	ands	r5, r3
 8009890:	4b58      	ldr	r3, [pc, #352]	@ (80099f4 <_strtod_l+0xb04>)
 8009892:	429d      	cmp	r5, r3
 8009894:	f040 80b2 	bne.w	80099fc <_strtod_l+0xb0c>
 8009898:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800989a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800989e:	ec4b ab10 	vmov	d0, sl, fp
 80098a2:	f7ff f9c9 	bl	8008c38 <__ulp>
 80098a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80098aa:	ec51 0b10 	vmov	r0, r1, d0
 80098ae:	f7f6 fea3 	bl	80005f8 <__aeabi_dmul>
 80098b2:	4652      	mov	r2, sl
 80098b4:	465b      	mov	r3, fp
 80098b6:	f7f6 fce9 	bl	800028c <__adddf3>
 80098ba:	460b      	mov	r3, r1
 80098bc:	4949      	ldr	r1, [pc, #292]	@ (80099e4 <_strtod_l+0xaf4>)
 80098be:	4a4e      	ldr	r2, [pc, #312]	@ (80099f8 <_strtod_l+0xb08>)
 80098c0:	4019      	ands	r1, r3
 80098c2:	4291      	cmp	r1, r2
 80098c4:	4682      	mov	sl, r0
 80098c6:	d942      	bls.n	800994e <_strtod_l+0xa5e>
 80098c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80098ca:	4b47      	ldr	r3, [pc, #284]	@ (80099e8 <_strtod_l+0xaf8>)
 80098cc:	429a      	cmp	r2, r3
 80098ce:	d103      	bne.n	80098d8 <_strtod_l+0x9e8>
 80098d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80098d2:	3301      	adds	r3, #1
 80098d4:	f43f ad2b 	beq.w	800932e <_strtod_l+0x43e>
 80098d8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80099e8 <_strtod_l+0xaf8>
 80098dc:	f04f 3aff 	mov.w	sl, #4294967295
 80098e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80098e2:	9805      	ldr	r0, [sp, #20]
 80098e4:	f7fe fe74 	bl	80085d0 <_Bfree>
 80098e8:	9805      	ldr	r0, [sp, #20]
 80098ea:	4649      	mov	r1, r9
 80098ec:	f7fe fe70 	bl	80085d0 <_Bfree>
 80098f0:	9805      	ldr	r0, [sp, #20]
 80098f2:	4641      	mov	r1, r8
 80098f4:	f7fe fe6c 	bl	80085d0 <_Bfree>
 80098f8:	9805      	ldr	r0, [sp, #20]
 80098fa:	4621      	mov	r1, r4
 80098fc:	f7fe fe68 	bl	80085d0 <_Bfree>
 8009900:	e618      	b.n	8009534 <_strtod_l+0x644>
 8009902:	f1ba 0f01 	cmp.w	sl, #1
 8009906:	d103      	bne.n	8009910 <_strtod_l+0xa20>
 8009908:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800990a:	2b00      	cmp	r3, #0
 800990c:	f43f ada5 	beq.w	800945a <_strtod_l+0x56a>
 8009910:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80099c0 <_strtod_l+0xad0>
 8009914:	4f35      	ldr	r7, [pc, #212]	@ (80099ec <_strtod_l+0xafc>)
 8009916:	ed8d 7b06 	vstr	d7, [sp, #24]
 800991a:	2600      	movs	r6, #0
 800991c:	e7b1      	b.n	8009882 <_strtod_l+0x992>
 800991e:	4f34      	ldr	r7, [pc, #208]	@ (80099f0 <_strtod_l+0xb00>)
 8009920:	2600      	movs	r6, #0
 8009922:	e7aa      	b.n	800987a <_strtod_l+0x98a>
 8009924:	4b32      	ldr	r3, [pc, #200]	@ (80099f0 <_strtod_l+0xb00>)
 8009926:	4630      	mov	r0, r6
 8009928:	4639      	mov	r1, r7
 800992a:	2200      	movs	r2, #0
 800992c:	f7f6 fe64 	bl	80005f8 <__aeabi_dmul>
 8009930:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009932:	4606      	mov	r6, r0
 8009934:	460f      	mov	r7, r1
 8009936:	2b00      	cmp	r3, #0
 8009938:	d09f      	beq.n	800987a <_strtod_l+0x98a>
 800993a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800993e:	e7a0      	b.n	8009882 <_strtod_l+0x992>
 8009940:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80099c8 <_strtod_l+0xad8>
 8009944:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009948:	ec57 6b17 	vmov	r6, r7, d7
 800994c:	e799      	b.n	8009882 <_strtod_l+0x992>
 800994e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009952:	9b08      	ldr	r3, [sp, #32]
 8009954:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009958:	2b00      	cmp	r3, #0
 800995a:	d1c1      	bne.n	80098e0 <_strtod_l+0x9f0>
 800995c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009960:	0d1b      	lsrs	r3, r3, #20
 8009962:	051b      	lsls	r3, r3, #20
 8009964:	429d      	cmp	r5, r3
 8009966:	d1bb      	bne.n	80098e0 <_strtod_l+0x9f0>
 8009968:	4630      	mov	r0, r6
 800996a:	4639      	mov	r1, r7
 800996c:	f7f7 f9a4 	bl	8000cb8 <__aeabi_d2lz>
 8009970:	f7f6 fe14 	bl	800059c <__aeabi_l2d>
 8009974:	4602      	mov	r2, r0
 8009976:	460b      	mov	r3, r1
 8009978:	4630      	mov	r0, r6
 800997a:	4639      	mov	r1, r7
 800997c:	f7f6 fc84 	bl	8000288 <__aeabi_dsub>
 8009980:	460b      	mov	r3, r1
 8009982:	4602      	mov	r2, r0
 8009984:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009988:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800998c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800998e:	ea46 060a 	orr.w	r6, r6, sl
 8009992:	431e      	orrs	r6, r3
 8009994:	d06f      	beq.n	8009a76 <_strtod_l+0xb86>
 8009996:	a30e      	add	r3, pc, #56	@ (adr r3, 80099d0 <_strtod_l+0xae0>)
 8009998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999c:	f7f7 f89e 	bl	8000adc <__aeabi_dcmplt>
 80099a0:	2800      	cmp	r0, #0
 80099a2:	f47f accf 	bne.w	8009344 <_strtod_l+0x454>
 80099a6:	a30c      	add	r3, pc, #48	@ (adr r3, 80099d8 <_strtod_l+0xae8>)
 80099a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80099b0:	f7f7 f8b2 	bl	8000b18 <__aeabi_dcmpgt>
 80099b4:	2800      	cmp	r0, #0
 80099b6:	d093      	beq.n	80098e0 <_strtod_l+0x9f0>
 80099b8:	e4c4      	b.n	8009344 <_strtod_l+0x454>
 80099ba:	bf00      	nop
 80099bc:	f3af 8000 	nop.w
 80099c0:	00000000 	.word	0x00000000
 80099c4:	bff00000 	.word	0xbff00000
 80099c8:	00000000 	.word	0x00000000
 80099cc:	3ff00000 	.word	0x3ff00000
 80099d0:	94a03595 	.word	0x94a03595
 80099d4:	3fdfffff 	.word	0x3fdfffff
 80099d8:	35afe535 	.word	0x35afe535
 80099dc:	3fe00000 	.word	0x3fe00000
 80099e0:	000fffff 	.word	0x000fffff
 80099e4:	7ff00000 	.word	0x7ff00000
 80099e8:	7fefffff 	.word	0x7fefffff
 80099ec:	3ff00000 	.word	0x3ff00000
 80099f0:	3fe00000 	.word	0x3fe00000
 80099f4:	7fe00000 	.word	0x7fe00000
 80099f8:	7c9fffff 	.word	0x7c9fffff
 80099fc:	9b08      	ldr	r3, [sp, #32]
 80099fe:	b323      	cbz	r3, 8009a4a <_strtod_l+0xb5a>
 8009a00:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009a04:	d821      	bhi.n	8009a4a <_strtod_l+0xb5a>
 8009a06:	a328      	add	r3, pc, #160	@ (adr r3, 8009aa8 <_strtod_l+0xbb8>)
 8009a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0c:	4630      	mov	r0, r6
 8009a0e:	4639      	mov	r1, r7
 8009a10:	f7f7 f86e 	bl	8000af0 <__aeabi_dcmple>
 8009a14:	b1a0      	cbz	r0, 8009a40 <_strtod_l+0xb50>
 8009a16:	4639      	mov	r1, r7
 8009a18:	4630      	mov	r0, r6
 8009a1a:	f7f7 f8c5 	bl	8000ba8 <__aeabi_d2uiz>
 8009a1e:	2801      	cmp	r0, #1
 8009a20:	bf38      	it	cc
 8009a22:	2001      	movcc	r0, #1
 8009a24:	f7f6 fd6e 	bl	8000504 <__aeabi_ui2d>
 8009a28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a2a:	4606      	mov	r6, r0
 8009a2c:	460f      	mov	r7, r1
 8009a2e:	b9fb      	cbnz	r3, 8009a70 <_strtod_l+0xb80>
 8009a30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009a34:	9014      	str	r0, [sp, #80]	@ 0x50
 8009a36:	9315      	str	r3, [sp, #84]	@ 0x54
 8009a38:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009a3c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009a40:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009a42:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009a46:	1b5b      	subs	r3, r3, r5
 8009a48:	9311      	str	r3, [sp, #68]	@ 0x44
 8009a4a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009a4e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009a52:	f7ff f8f1 	bl	8008c38 <__ulp>
 8009a56:	4650      	mov	r0, sl
 8009a58:	ec53 2b10 	vmov	r2, r3, d0
 8009a5c:	4659      	mov	r1, fp
 8009a5e:	f7f6 fdcb 	bl	80005f8 <__aeabi_dmul>
 8009a62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009a66:	f7f6 fc11 	bl	800028c <__adddf3>
 8009a6a:	4682      	mov	sl, r0
 8009a6c:	468b      	mov	fp, r1
 8009a6e:	e770      	b.n	8009952 <_strtod_l+0xa62>
 8009a70:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009a74:	e7e0      	b.n	8009a38 <_strtod_l+0xb48>
 8009a76:	a30e      	add	r3, pc, #56	@ (adr r3, 8009ab0 <_strtod_l+0xbc0>)
 8009a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7c:	f7f7 f82e 	bl	8000adc <__aeabi_dcmplt>
 8009a80:	e798      	b.n	80099b4 <_strtod_l+0xac4>
 8009a82:	2300      	movs	r3, #0
 8009a84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a86:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009a88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a8a:	6013      	str	r3, [r2, #0]
 8009a8c:	f7ff ba6d 	b.w	8008f6a <_strtod_l+0x7a>
 8009a90:	2a65      	cmp	r2, #101	@ 0x65
 8009a92:	f43f ab66 	beq.w	8009162 <_strtod_l+0x272>
 8009a96:	2a45      	cmp	r2, #69	@ 0x45
 8009a98:	f43f ab63 	beq.w	8009162 <_strtod_l+0x272>
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	f7ff bb9e 	b.w	80091de <_strtod_l+0x2ee>
 8009aa2:	bf00      	nop
 8009aa4:	f3af 8000 	nop.w
 8009aa8:	ffc00000 	.word	0xffc00000
 8009aac:	41dfffff 	.word	0x41dfffff
 8009ab0:	94a03595 	.word	0x94a03595
 8009ab4:	3fcfffff 	.word	0x3fcfffff

08009ab8 <_strtod_r>:
 8009ab8:	4b01      	ldr	r3, [pc, #4]	@ (8009ac0 <_strtod_r+0x8>)
 8009aba:	f7ff ba19 	b.w	8008ef0 <_strtod_l>
 8009abe:	bf00      	nop
 8009ac0:	200000d0 	.word	0x200000d0

08009ac4 <_strtol_l.constprop.0>:
 8009ac4:	2b24      	cmp	r3, #36	@ 0x24
 8009ac6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009aca:	4686      	mov	lr, r0
 8009acc:	4690      	mov	r8, r2
 8009ace:	d801      	bhi.n	8009ad4 <_strtol_l.constprop.0+0x10>
 8009ad0:	2b01      	cmp	r3, #1
 8009ad2:	d106      	bne.n	8009ae2 <_strtol_l.constprop.0+0x1e>
 8009ad4:	f7fd fdac 	bl	8007630 <__errno>
 8009ad8:	2316      	movs	r3, #22
 8009ada:	6003      	str	r3, [r0, #0]
 8009adc:	2000      	movs	r0, #0
 8009ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ae2:	4834      	ldr	r0, [pc, #208]	@ (8009bb4 <_strtol_l.constprop.0+0xf0>)
 8009ae4:	460d      	mov	r5, r1
 8009ae6:	462a      	mov	r2, r5
 8009ae8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009aec:	5d06      	ldrb	r6, [r0, r4]
 8009aee:	f016 0608 	ands.w	r6, r6, #8
 8009af2:	d1f8      	bne.n	8009ae6 <_strtol_l.constprop.0+0x22>
 8009af4:	2c2d      	cmp	r4, #45	@ 0x2d
 8009af6:	d12d      	bne.n	8009b54 <_strtol_l.constprop.0+0x90>
 8009af8:	782c      	ldrb	r4, [r5, #0]
 8009afa:	2601      	movs	r6, #1
 8009afc:	1c95      	adds	r5, r2, #2
 8009afe:	f033 0210 	bics.w	r2, r3, #16
 8009b02:	d109      	bne.n	8009b18 <_strtol_l.constprop.0+0x54>
 8009b04:	2c30      	cmp	r4, #48	@ 0x30
 8009b06:	d12a      	bne.n	8009b5e <_strtol_l.constprop.0+0x9a>
 8009b08:	782a      	ldrb	r2, [r5, #0]
 8009b0a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009b0e:	2a58      	cmp	r2, #88	@ 0x58
 8009b10:	d125      	bne.n	8009b5e <_strtol_l.constprop.0+0x9a>
 8009b12:	786c      	ldrb	r4, [r5, #1]
 8009b14:	2310      	movs	r3, #16
 8009b16:	3502      	adds	r5, #2
 8009b18:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009b1c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009b20:	2200      	movs	r2, #0
 8009b22:	fbbc f9f3 	udiv	r9, ip, r3
 8009b26:	4610      	mov	r0, r2
 8009b28:	fb03 ca19 	mls	sl, r3, r9, ip
 8009b2c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009b30:	2f09      	cmp	r7, #9
 8009b32:	d81b      	bhi.n	8009b6c <_strtol_l.constprop.0+0xa8>
 8009b34:	463c      	mov	r4, r7
 8009b36:	42a3      	cmp	r3, r4
 8009b38:	dd27      	ble.n	8009b8a <_strtol_l.constprop.0+0xc6>
 8009b3a:	1c57      	adds	r7, r2, #1
 8009b3c:	d007      	beq.n	8009b4e <_strtol_l.constprop.0+0x8a>
 8009b3e:	4581      	cmp	r9, r0
 8009b40:	d320      	bcc.n	8009b84 <_strtol_l.constprop.0+0xc0>
 8009b42:	d101      	bne.n	8009b48 <_strtol_l.constprop.0+0x84>
 8009b44:	45a2      	cmp	sl, r4
 8009b46:	db1d      	blt.n	8009b84 <_strtol_l.constprop.0+0xc0>
 8009b48:	fb00 4003 	mla	r0, r0, r3, r4
 8009b4c:	2201      	movs	r2, #1
 8009b4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b52:	e7eb      	b.n	8009b2c <_strtol_l.constprop.0+0x68>
 8009b54:	2c2b      	cmp	r4, #43	@ 0x2b
 8009b56:	bf04      	itt	eq
 8009b58:	782c      	ldrbeq	r4, [r5, #0]
 8009b5a:	1c95      	addeq	r5, r2, #2
 8009b5c:	e7cf      	b.n	8009afe <_strtol_l.constprop.0+0x3a>
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d1da      	bne.n	8009b18 <_strtol_l.constprop.0+0x54>
 8009b62:	2c30      	cmp	r4, #48	@ 0x30
 8009b64:	bf0c      	ite	eq
 8009b66:	2308      	moveq	r3, #8
 8009b68:	230a      	movne	r3, #10
 8009b6a:	e7d5      	b.n	8009b18 <_strtol_l.constprop.0+0x54>
 8009b6c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009b70:	2f19      	cmp	r7, #25
 8009b72:	d801      	bhi.n	8009b78 <_strtol_l.constprop.0+0xb4>
 8009b74:	3c37      	subs	r4, #55	@ 0x37
 8009b76:	e7de      	b.n	8009b36 <_strtol_l.constprop.0+0x72>
 8009b78:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009b7c:	2f19      	cmp	r7, #25
 8009b7e:	d804      	bhi.n	8009b8a <_strtol_l.constprop.0+0xc6>
 8009b80:	3c57      	subs	r4, #87	@ 0x57
 8009b82:	e7d8      	b.n	8009b36 <_strtol_l.constprop.0+0x72>
 8009b84:	f04f 32ff 	mov.w	r2, #4294967295
 8009b88:	e7e1      	b.n	8009b4e <_strtol_l.constprop.0+0x8a>
 8009b8a:	1c53      	adds	r3, r2, #1
 8009b8c:	d108      	bne.n	8009ba0 <_strtol_l.constprop.0+0xdc>
 8009b8e:	2322      	movs	r3, #34	@ 0x22
 8009b90:	f8ce 3000 	str.w	r3, [lr]
 8009b94:	4660      	mov	r0, ip
 8009b96:	f1b8 0f00 	cmp.w	r8, #0
 8009b9a:	d0a0      	beq.n	8009ade <_strtol_l.constprop.0+0x1a>
 8009b9c:	1e69      	subs	r1, r5, #1
 8009b9e:	e006      	b.n	8009bae <_strtol_l.constprop.0+0xea>
 8009ba0:	b106      	cbz	r6, 8009ba4 <_strtol_l.constprop.0+0xe0>
 8009ba2:	4240      	negs	r0, r0
 8009ba4:	f1b8 0f00 	cmp.w	r8, #0
 8009ba8:	d099      	beq.n	8009ade <_strtol_l.constprop.0+0x1a>
 8009baa:	2a00      	cmp	r2, #0
 8009bac:	d1f6      	bne.n	8009b9c <_strtol_l.constprop.0+0xd8>
 8009bae:	f8c8 1000 	str.w	r1, [r8]
 8009bb2:	e794      	b.n	8009ade <_strtol_l.constprop.0+0x1a>
 8009bb4:	0800d301 	.word	0x0800d301

08009bb8 <_strtol_r>:
 8009bb8:	f7ff bf84 	b.w	8009ac4 <_strtol_l.constprop.0>

08009bbc <__ssputs_r>:
 8009bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bc0:	688e      	ldr	r6, [r1, #8]
 8009bc2:	461f      	mov	r7, r3
 8009bc4:	42be      	cmp	r6, r7
 8009bc6:	680b      	ldr	r3, [r1, #0]
 8009bc8:	4682      	mov	sl, r0
 8009bca:	460c      	mov	r4, r1
 8009bcc:	4690      	mov	r8, r2
 8009bce:	d82d      	bhi.n	8009c2c <__ssputs_r+0x70>
 8009bd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009bd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009bd8:	d026      	beq.n	8009c28 <__ssputs_r+0x6c>
 8009bda:	6965      	ldr	r5, [r4, #20]
 8009bdc:	6909      	ldr	r1, [r1, #16]
 8009bde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009be2:	eba3 0901 	sub.w	r9, r3, r1
 8009be6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009bea:	1c7b      	adds	r3, r7, #1
 8009bec:	444b      	add	r3, r9
 8009bee:	106d      	asrs	r5, r5, #1
 8009bf0:	429d      	cmp	r5, r3
 8009bf2:	bf38      	it	cc
 8009bf4:	461d      	movcc	r5, r3
 8009bf6:	0553      	lsls	r3, r2, #21
 8009bf8:	d527      	bpl.n	8009c4a <__ssputs_r+0x8e>
 8009bfa:	4629      	mov	r1, r5
 8009bfc:	f7fe fc1c 	bl	8008438 <_malloc_r>
 8009c00:	4606      	mov	r6, r0
 8009c02:	b360      	cbz	r0, 8009c5e <__ssputs_r+0xa2>
 8009c04:	6921      	ldr	r1, [r4, #16]
 8009c06:	464a      	mov	r2, r9
 8009c08:	f7fd fd3f 	bl	800768a <memcpy>
 8009c0c:	89a3      	ldrh	r3, [r4, #12]
 8009c0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009c12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c16:	81a3      	strh	r3, [r4, #12]
 8009c18:	6126      	str	r6, [r4, #16]
 8009c1a:	6165      	str	r5, [r4, #20]
 8009c1c:	444e      	add	r6, r9
 8009c1e:	eba5 0509 	sub.w	r5, r5, r9
 8009c22:	6026      	str	r6, [r4, #0]
 8009c24:	60a5      	str	r5, [r4, #8]
 8009c26:	463e      	mov	r6, r7
 8009c28:	42be      	cmp	r6, r7
 8009c2a:	d900      	bls.n	8009c2e <__ssputs_r+0x72>
 8009c2c:	463e      	mov	r6, r7
 8009c2e:	6820      	ldr	r0, [r4, #0]
 8009c30:	4632      	mov	r2, r6
 8009c32:	4641      	mov	r1, r8
 8009c34:	f7fd fc8f 	bl	8007556 <memmove>
 8009c38:	68a3      	ldr	r3, [r4, #8]
 8009c3a:	1b9b      	subs	r3, r3, r6
 8009c3c:	60a3      	str	r3, [r4, #8]
 8009c3e:	6823      	ldr	r3, [r4, #0]
 8009c40:	4433      	add	r3, r6
 8009c42:	6023      	str	r3, [r4, #0]
 8009c44:	2000      	movs	r0, #0
 8009c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c4a:	462a      	mov	r2, r5
 8009c4c:	f000 fd61 	bl	800a712 <_realloc_r>
 8009c50:	4606      	mov	r6, r0
 8009c52:	2800      	cmp	r0, #0
 8009c54:	d1e0      	bne.n	8009c18 <__ssputs_r+0x5c>
 8009c56:	6921      	ldr	r1, [r4, #16]
 8009c58:	4650      	mov	r0, sl
 8009c5a:	f7fe fb79 	bl	8008350 <_free_r>
 8009c5e:	230c      	movs	r3, #12
 8009c60:	f8ca 3000 	str.w	r3, [sl]
 8009c64:	89a3      	ldrh	r3, [r4, #12]
 8009c66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c6a:	81a3      	strh	r3, [r4, #12]
 8009c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c70:	e7e9      	b.n	8009c46 <__ssputs_r+0x8a>
	...

08009c74 <_svfiprintf_r>:
 8009c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c78:	4698      	mov	r8, r3
 8009c7a:	898b      	ldrh	r3, [r1, #12]
 8009c7c:	061b      	lsls	r3, r3, #24
 8009c7e:	b09d      	sub	sp, #116	@ 0x74
 8009c80:	4607      	mov	r7, r0
 8009c82:	460d      	mov	r5, r1
 8009c84:	4614      	mov	r4, r2
 8009c86:	d510      	bpl.n	8009caa <_svfiprintf_r+0x36>
 8009c88:	690b      	ldr	r3, [r1, #16]
 8009c8a:	b973      	cbnz	r3, 8009caa <_svfiprintf_r+0x36>
 8009c8c:	2140      	movs	r1, #64	@ 0x40
 8009c8e:	f7fe fbd3 	bl	8008438 <_malloc_r>
 8009c92:	6028      	str	r0, [r5, #0]
 8009c94:	6128      	str	r0, [r5, #16]
 8009c96:	b930      	cbnz	r0, 8009ca6 <_svfiprintf_r+0x32>
 8009c98:	230c      	movs	r3, #12
 8009c9a:	603b      	str	r3, [r7, #0]
 8009c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009ca0:	b01d      	add	sp, #116	@ 0x74
 8009ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca6:	2340      	movs	r3, #64	@ 0x40
 8009ca8:	616b      	str	r3, [r5, #20]
 8009caa:	2300      	movs	r3, #0
 8009cac:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cae:	2320      	movs	r3, #32
 8009cb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009cb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cb8:	2330      	movs	r3, #48	@ 0x30
 8009cba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009e58 <_svfiprintf_r+0x1e4>
 8009cbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009cc2:	f04f 0901 	mov.w	r9, #1
 8009cc6:	4623      	mov	r3, r4
 8009cc8:	469a      	mov	sl, r3
 8009cca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cce:	b10a      	cbz	r2, 8009cd4 <_svfiprintf_r+0x60>
 8009cd0:	2a25      	cmp	r2, #37	@ 0x25
 8009cd2:	d1f9      	bne.n	8009cc8 <_svfiprintf_r+0x54>
 8009cd4:	ebba 0b04 	subs.w	fp, sl, r4
 8009cd8:	d00b      	beq.n	8009cf2 <_svfiprintf_r+0x7e>
 8009cda:	465b      	mov	r3, fp
 8009cdc:	4622      	mov	r2, r4
 8009cde:	4629      	mov	r1, r5
 8009ce0:	4638      	mov	r0, r7
 8009ce2:	f7ff ff6b 	bl	8009bbc <__ssputs_r>
 8009ce6:	3001      	adds	r0, #1
 8009ce8:	f000 80a7 	beq.w	8009e3a <_svfiprintf_r+0x1c6>
 8009cec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cee:	445a      	add	r2, fp
 8009cf0:	9209      	str	r2, [sp, #36]	@ 0x24
 8009cf2:	f89a 3000 	ldrb.w	r3, [sl]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	f000 809f 	beq.w	8009e3a <_svfiprintf_r+0x1c6>
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8009d02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d06:	f10a 0a01 	add.w	sl, sl, #1
 8009d0a:	9304      	str	r3, [sp, #16]
 8009d0c:	9307      	str	r3, [sp, #28]
 8009d0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d12:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d14:	4654      	mov	r4, sl
 8009d16:	2205      	movs	r2, #5
 8009d18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d1c:	484e      	ldr	r0, [pc, #312]	@ (8009e58 <_svfiprintf_r+0x1e4>)
 8009d1e:	f7f6 fa57 	bl	80001d0 <memchr>
 8009d22:	9a04      	ldr	r2, [sp, #16]
 8009d24:	b9d8      	cbnz	r0, 8009d5e <_svfiprintf_r+0xea>
 8009d26:	06d0      	lsls	r0, r2, #27
 8009d28:	bf44      	itt	mi
 8009d2a:	2320      	movmi	r3, #32
 8009d2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d30:	0711      	lsls	r1, r2, #28
 8009d32:	bf44      	itt	mi
 8009d34:	232b      	movmi	r3, #43	@ 0x2b
 8009d36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d3a:	f89a 3000 	ldrb.w	r3, [sl]
 8009d3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d40:	d015      	beq.n	8009d6e <_svfiprintf_r+0xfa>
 8009d42:	9a07      	ldr	r2, [sp, #28]
 8009d44:	4654      	mov	r4, sl
 8009d46:	2000      	movs	r0, #0
 8009d48:	f04f 0c0a 	mov.w	ip, #10
 8009d4c:	4621      	mov	r1, r4
 8009d4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d52:	3b30      	subs	r3, #48	@ 0x30
 8009d54:	2b09      	cmp	r3, #9
 8009d56:	d94b      	bls.n	8009df0 <_svfiprintf_r+0x17c>
 8009d58:	b1b0      	cbz	r0, 8009d88 <_svfiprintf_r+0x114>
 8009d5a:	9207      	str	r2, [sp, #28]
 8009d5c:	e014      	b.n	8009d88 <_svfiprintf_r+0x114>
 8009d5e:	eba0 0308 	sub.w	r3, r0, r8
 8009d62:	fa09 f303 	lsl.w	r3, r9, r3
 8009d66:	4313      	orrs	r3, r2
 8009d68:	9304      	str	r3, [sp, #16]
 8009d6a:	46a2      	mov	sl, r4
 8009d6c:	e7d2      	b.n	8009d14 <_svfiprintf_r+0xa0>
 8009d6e:	9b03      	ldr	r3, [sp, #12]
 8009d70:	1d19      	adds	r1, r3, #4
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	9103      	str	r1, [sp, #12]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	bfbb      	ittet	lt
 8009d7a:	425b      	neglt	r3, r3
 8009d7c:	f042 0202 	orrlt.w	r2, r2, #2
 8009d80:	9307      	strge	r3, [sp, #28]
 8009d82:	9307      	strlt	r3, [sp, #28]
 8009d84:	bfb8      	it	lt
 8009d86:	9204      	strlt	r2, [sp, #16]
 8009d88:	7823      	ldrb	r3, [r4, #0]
 8009d8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d8c:	d10a      	bne.n	8009da4 <_svfiprintf_r+0x130>
 8009d8e:	7863      	ldrb	r3, [r4, #1]
 8009d90:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d92:	d132      	bne.n	8009dfa <_svfiprintf_r+0x186>
 8009d94:	9b03      	ldr	r3, [sp, #12]
 8009d96:	1d1a      	adds	r2, r3, #4
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	9203      	str	r2, [sp, #12]
 8009d9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009da0:	3402      	adds	r4, #2
 8009da2:	9305      	str	r3, [sp, #20]
 8009da4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009e68 <_svfiprintf_r+0x1f4>
 8009da8:	7821      	ldrb	r1, [r4, #0]
 8009daa:	2203      	movs	r2, #3
 8009dac:	4650      	mov	r0, sl
 8009dae:	f7f6 fa0f 	bl	80001d0 <memchr>
 8009db2:	b138      	cbz	r0, 8009dc4 <_svfiprintf_r+0x150>
 8009db4:	9b04      	ldr	r3, [sp, #16]
 8009db6:	eba0 000a 	sub.w	r0, r0, sl
 8009dba:	2240      	movs	r2, #64	@ 0x40
 8009dbc:	4082      	lsls	r2, r0
 8009dbe:	4313      	orrs	r3, r2
 8009dc0:	3401      	adds	r4, #1
 8009dc2:	9304      	str	r3, [sp, #16]
 8009dc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dc8:	4824      	ldr	r0, [pc, #144]	@ (8009e5c <_svfiprintf_r+0x1e8>)
 8009dca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009dce:	2206      	movs	r2, #6
 8009dd0:	f7f6 f9fe 	bl	80001d0 <memchr>
 8009dd4:	2800      	cmp	r0, #0
 8009dd6:	d036      	beq.n	8009e46 <_svfiprintf_r+0x1d2>
 8009dd8:	4b21      	ldr	r3, [pc, #132]	@ (8009e60 <_svfiprintf_r+0x1ec>)
 8009dda:	bb1b      	cbnz	r3, 8009e24 <_svfiprintf_r+0x1b0>
 8009ddc:	9b03      	ldr	r3, [sp, #12]
 8009dde:	3307      	adds	r3, #7
 8009de0:	f023 0307 	bic.w	r3, r3, #7
 8009de4:	3308      	adds	r3, #8
 8009de6:	9303      	str	r3, [sp, #12]
 8009de8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dea:	4433      	add	r3, r6
 8009dec:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dee:	e76a      	b.n	8009cc6 <_svfiprintf_r+0x52>
 8009df0:	fb0c 3202 	mla	r2, ip, r2, r3
 8009df4:	460c      	mov	r4, r1
 8009df6:	2001      	movs	r0, #1
 8009df8:	e7a8      	b.n	8009d4c <_svfiprintf_r+0xd8>
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	3401      	adds	r4, #1
 8009dfe:	9305      	str	r3, [sp, #20]
 8009e00:	4619      	mov	r1, r3
 8009e02:	f04f 0c0a 	mov.w	ip, #10
 8009e06:	4620      	mov	r0, r4
 8009e08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e0c:	3a30      	subs	r2, #48	@ 0x30
 8009e0e:	2a09      	cmp	r2, #9
 8009e10:	d903      	bls.n	8009e1a <_svfiprintf_r+0x1a6>
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d0c6      	beq.n	8009da4 <_svfiprintf_r+0x130>
 8009e16:	9105      	str	r1, [sp, #20]
 8009e18:	e7c4      	b.n	8009da4 <_svfiprintf_r+0x130>
 8009e1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e1e:	4604      	mov	r4, r0
 8009e20:	2301      	movs	r3, #1
 8009e22:	e7f0      	b.n	8009e06 <_svfiprintf_r+0x192>
 8009e24:	ab03      	add	r3, sp, #12
 8009e26:	9300      	str	r3, [sp, #0]
 8009e28:	462a      	mov	r2, r5
 8009e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8009e64 <_svfiprintf_r+0x1f0>)
 8009e2c:	a904      	add	r1, sp, #16
 8009e2e:	4638      	mov	r0, r7
 8009e30:	f7fc fc6c 	bl	800670c <_printf_float>
 8009e34:	1c42      	adds	r2, r0, #1
 8009e36:	4606      	mov	r6, r0
 8009e38:	d1d6      	bne.n	8009de8 <_svfiprintf_r+0x174>
 8009e3a:	89ab      	ldrh	r3, [r5, #12]
 8009e3c:	065b      	lsls	r3, r3, #25
 8009e3e:	f53f af2d 	bmi.w	8009c9c <_svfiprintf_r+0x28>
 8009e42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e44:	e72c      	b.n	8009ca0 <_svfiprintf_r+0x2c>
 8009e46:	ab03      	add	r3, sp, #12
 8009e48:	9300      	str	r3, [sp, #0]
 8009e4a:	462a      	mov	r2, r5
 8009e4c:	4b05      	ldr	r3, [pc, #20]	@ (8009e64 <_svfiprintf_r+0x1f0>)
 8009e4e:	a904      	add	r1, sp, #16
 8009e50:	4638      	mov	r0, r7
 8009e52:	f7fc fef3 	bl	8006c3c <_printf_i>
 8009e56:	e7ed      	b.n	8009e34 <_svfiprintf_r+0x1c0>
 8009e58:	0800d401 	.word	0x0800d401
 8009e5c:	0800d40b 	.word	0x0800d40b
 8009e60:	0800670d 	.word	0x0800670d
 8009e64:	08009bbd 	.word	0x08009bbd
 8009e68:	0800d407 	.word	0x0800d407

08009e6c <__sflush_r>:
 8009e6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e74:	0716      	lsls	r6, r2, #28
 8009e76:	4605      	mov	r5, r0
 8009e78:	460c      	mov	r4, r1
 8009e7a:	d454      	bmi.n	8009f26 <__sflush_r+0xba>
 8009e7c:	684b      	ldr	r3, [r1, #4]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	dc02      	bgt.n	8009e88 <__sflush_r+0x1c>
 8009e82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	dd48      	ble.n	8009f1a <__sflush_r+0xae>
 8009e88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e8a:	2e00      	cmp	r6, #0
 8009e8c:	d045      	beq.n	8009f1a <__sflush_r+0xae>
 8009e8e:	2300      	movs	r3, #0
 8009e90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e94:	682f      	ldr	r7, [r5, #0]
 8009e96:	6a21      	ldr	r1, [r4, #32]
 8009e98:	602b      	str	r3, [r5, #0]
 8009e9a:	d030      	beq.n	8009efe <__sflush_r+0x92>
 8009e9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009e9e:	89a3      	ldrh	r3, [r4, #12]
 8009ea0:	0759      	lsls	r1, r3, #29
 8009ea2:	d505      	bpl.n	8009eb0 <__sflush_r+0x44>
 8009ea4:	6863      	ldr	r3, [r4, #4]
 8009ea6:	1ad2      	subs	r2, r2, r3
 8009ea8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009eaa:	b10b      	cbz	r3, 8009eb0 <__sflush_r+0x44>
 8009eac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009eae:	1ad2      	subs	r2, r2, r3
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009eb4:	6a21      	ldr	r1, [r4, #32]
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	47b0      	blx	r6
 8009eba:	1c43      	adds	r3, r0, #1
 8009ebc:	89a3      	ldrh	r3, [r4, #12]
 8009ebe:	d106      	bne.n	8009ece <__sflush_r+0x62>
 8009ec0:	6829      	ldr	r1, [r5, #0]
 8009ec2:	291d      	cmp	r1, #29
 8009ec4:	d82b      	bhi.n	8009f1e <__sflush_r+0xb2>
 8009ec6:	4a2a      	ldr	r2, [pc, #168]	@ (8009f70 <__sflush_r+0x104>)
 8009ec8:	410a      	asrs	r2, r1
 8009eca:	07d6      	lsls	r6, r2, #31
 8009ecc:	d427      	bmi.n	8009f1e <__sflush_r+0xb2>
 8009ece:	2200      	movs	r2, #0
 8009ed0:	6062      	str	r2, [r4, #4]
 8009ed2:	04d9      	lsls	r1, r3, #19
 8009ed4:	6922      	ldr	r2, [r4, #16]
 8009ed6:	6022      	str	r2, [r4, #0]
 8009ed8:	d504      	bpl.n	8009ee4 <__sflush_r+0x78>
 8009eda:	1c42      	adds	r2, r0, #1
 8009edc:	d101      	bne.n	8009ee2 <__sflush_r+0x76>
 8009ede:	682b      	ldr	r3, [r5, #0]
 8009ee0:	b903      	cbnz	r3, 8009ee4 <__sflush_r+0x78>
 8009ee2:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ee4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ee6:	602f      	str	r7, [r5, #0]
 8009ee8:	b1b9      	cbz	r1, 8009f1a <__sflush_r+0xae>
 8009eea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009eee:	4299      	cmp	r1, r3
 8009ef0:	d002      	beq.n	8009ef8 <__sflush_r+0x8c>
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	f7fe fa2c 	bl	8008350 <_free_r>
 8009ef8:	2300      	movs	r3, #0
 8009efa:	6363      	str	r3, [r4, #52]	@ 0x34
 8009efc:	e00d      	b.n	8009f1a <__sflush_r+0xae>
 8009efe:	2301      	movs	r3, #1
 8009f00:	4628      	mov	r0, r5
 8009f02:	47b0      	blx	r6
 8009f04:	4602      	mov	r2, r0
 8009f06:	1c50      	adds	r0, r2, #1
 8009f08:	d1c9      	bne.n	8009e9e <__sflush_r+0x32>
 8009f0a:	682b      	ldr	r3, [r5, #0]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d0c6      	beq.n	8009e9e <__sflush_r+0x32>
 8009f10:	2b1d      	cmp	r3, #29
 8009f12:	d001      	beq.n	8009f18 <__sflush_r+0xac>
 8009f14:	2b16      	cmp	r3, #22
 8009f16:	d11e      	bne.n	8009f56 <__sflush_r+0xea>
 8009f18:	602f      	str	r7, [r5, #0]
 8009f1a:	2000      	movs	r0, #0
 8009f1c:	e022      	b.n	8009f64 <__sflush_r+0xf8>
 8009f1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f22:	b21b      	sxth	r3, r3
 8009f24:	e01b      	b.n	8009f5e <__sflush_r+0xf2>
 8009f26:	690f      	ldr	r7, [r1, #16]
 8009f28:	2f00      	cmp	r7, #0
 8009f2a:	d0f6      	beq.n	8009f1a <__sflush_r+0xae>
 8009f2c:	0793      	lsls	r3, r2, #30
 8009f2e:	680e      	ldr	r6, [r1, #0]
 8009f30:	bf08      	it	eq
 8009f32:	694b      	ldreq	r3, [r1, #20]
 8009f34:	600f      	str	r7, [r1, #0]
 8009f36:	bf18      	it	ne
 8009f38:	2300      	movne	r3, #0
 8009f3a:	eba6 0807 	sub.w	r8, r6, r7
 8009f3e:	608b      	str	r3, [r1, #8]
 8009f40:	f1b8 0f00 	cmp.w	r8, #0
 8009f44:	dde9      	ble.n	8009f1a <__sflush_r+0xae>
 8009f46:	6a21      	ldr	r1, [r4, #32]
 8009f48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009f4a:	4643      	mov	r3, r8
 8009f4c:	463a      	mov	r2, r7
 8009f4e:	4628      	mov	r0, r5
 8009f50:	47b0      	blx	r6
 8009f52:	2800      	cmp	r0, #0
 8009f54:	dc08      	bgt.n	8009f68 <__sflush_r+0xfc>
 8009f56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f5e:	81a3      	strh	r3, [r4, #12]
 8009f60:	f04f 30ff 	mov.w	r0, #4294967295
 8009f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f68:	4407      	add	r7, r0
 8009f6a:	eba8 0800 	sub.w	r8, r8, r0
 8009f6e:	e7e7      	b.n	8009f40 <__sflush_r+0xd4>
 8009f70:	dfbffffe 	.word	0xdfbffffe

08009f74 <_fflush_r>:
 8009f74:	b538      	push	{r3, r4, r5, lr}
 8009f76:	690b      	ldr	r3, [r1, #16]
 8009f78:	4605      	mov	r5, r0
 8009f7a:	460c      	mov	r4, r1
 8009f7c:	b913      	cbnz	r3, 8009f84 <_fflush_r+0x10>
 8009f7e:	2500      	movs	r5, #0
 8009f80:	4628      	mov	r0, r5
 8009f82:	bd38      	pop	{r3, r4, r5, pc}
 8009f84:	b118      	cbz	r0, 8009f8e <_fflush_r+0x1a>
 8009f86:	6a03      	ldr	r3, [r0, #32]
 8009f88:	b90b      	cbnz	r3, 8009f8e <_fflush_r+0x1a>
 8009f8a:	f7fd fa17 	bl	80073bc <__sinit>
 8009f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d0f3      	beq.n	8009f7e <_fflush_r+0xa>
 8009f96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f98:	07d0      	lsls	r0, r2, #31
 8009f9a:	d404      	bmi.n	8009fa6 <_fflush_r+0x32>
 8009f9c:	0599      	lsls	r1, r3, #22
 8009f9e:	d402      	bmi.n	8009fa6 <_fflush_r+0x32>
 8009fa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fa2:	f7fd fb70 	bl	8007686 <__retarget_lock_acquire_recursive>
 8009fa6:	4628      	mov	r0, r5
 8009fa8:	4621      	mov	r1, r4
 8009faa:	f7ff ff5f 	bl	8009e6c <__sflush_r>
 8009fae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009fb0:	07da      	lsls	r2, r3, #31
 8009fb2:	4605      	mov	r5, r0
 8009fb4:	d4e4      	bmi.n	8009f80 <_fflush_r+0xc>
 8009fb6:	89a3      	ldrh	r3, [r4, #12]
 8009fb8:	059b      	lsls	r3, r3, #22
 8009fba:	d4e1      	bmi.n	8009f80 <_fflush_r+0xc>
 8009fbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fbe:	f7fd fb63 	bl	8007688 <__retarget_lock_release_recursive>
 8009fc2:	e7dd      	b.n	8009f80 <_fflush_r+0xc>

08009fc4 <strncmp>:
 8009fc4:	b510      	push	{r4, lr}
 8009fc6:	b16a      	cbz	r2, 8009fe4 <strncmp+0x20>
 8009fc8:	3901      	subs	r1, #1
 8009fca:	1884      	adds	r4, r0, r2
 8009fcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fd0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	d103      	bne.n	8009fe0 <strncmp+0x1c>
 8009fd8:	42a0      	cmp	r0, r4
 8009fda:	d001      	beq.n	8009fe0 <strncmp+0x1c>
 8009fdc:	2a00      	cmp	r2, #0
 8009fde:	d1f5      	bne.n	8009fcc <strncmp+0x8>
 8009fe0:	1ad0      	subs	r0, r2, r3
 8009fe2:	bd10      	pop	{r4, pc}
 8009fe4:	4610      	mov	r0, r2
 8009fe6:	e7fc      	b.n	8009fe2 <strncmp+0x1e>

08009fe8 <_sbrk_r>:
 8009fe8:	b538      	push	{r3, r4, r5, lr}
 8009fea:	4d06      	ldr	r5, [pc, #24]	@ (800a004 <_sbrk_r+0x1c>)
 8009fec:	2300      	movs	r3, #0
 8009fee:	4604      	mov	r4, r0
 8009ff0:	4608      	mov	r0, r1
 8009ff2:	602b      	str	r3, [r5, #0]
 8009ff4:	f7f8 ffe2 	bl	8002fbc <_sbrk>
 8009ff8:	1c43      	adds	r3, r0, #1
 8009ffa:	d102      	bne.n	800a002 <_sbrk_r+0x1a>
 8009ffc:	682b      	ldr	r3, [r5, #0]
 8009ffe:	b103      	cbz	r3, 800a002 <_sbrk_r+0x1a>
 800a000:	6023      	str	r3, [r4, #0]
 800a002:	bd38      	pop	{r3, r4, r5, pc}
 800a004:	20000924 	.word	0x20000924

0800a008 <nan>:
 800a008:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a010 <nan+0x8>
 800a00c:	4770      	bx	lr
 800a00e:	bf00      	nop
 800a010:	00000000 	.word	0x00000000
 800a014:	7ff80000 	.word	0x7ff80000

0800a018 <__assert_func>:
 800a018:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a01a:	4614      	mov	r4, r2
 800a01c:	461a      	mov	r2, r3
 800a01e:	4b09      	ldr	r3, [pc, #36]	@ (800a044 <__assert_func+0x2c>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4605      	mov	r5, r0
 800a024:	68d8      	ldr	r0, [r3, #12]
 800a026:	b954      	cbnz	r4, 800a03e <__assert_func+0x26>
 800a028:	4b07      	ldr	r3, [pc, #28]	@ (800a048 <__assert_func+0x30>)
 800a02a:	461c      	mov	r4, r3
 800a02c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a030:	9100      	str	r1, [sp, #0]
 800a032:	462b      	mov	r3, r5
 800a034:	4905      	ldr	r1, [pc, #20]	@ (800a04c <__assert_func+0x34>)
 800a036:	f000 fba7 	bl	800a788 <fiprintf>
 800a03a:	f000 fbb7 	bl	800a7ac <abort>
 800a03e:	4b04      	ldr	r3, [pc, #16]	@ (800a050 <__assert_func+0x38>)
 800a040:	e7f4      	b.n	800a02c <__assert_func+0x14>
 800a042:	bf00      	nop
 800a044:	20000080 	.word	0x20000080
 800a048:	0800d455 	.word	0x0800d455
 800a04c:	0800d427 	.word	0x0800d427
 800a050:	0800d41a 	.word	0x0800d41a

0800a054 <_calloc_r>:
 800a054:	b570      	push	{r4, r5, r6, lr}
 800a056:	fba1 5402 	umull	r5, r4, r1, r2
 800a05a:	b93c      	cbnz	r4, 800a06c <_calloc_r+0x18>
 800a05c:	4629      	mov	r1, r5
 800a05e:	f7fe f9eb 	bl	8008438 <_malloc_r>
 800a062:	4606      	mov	r6, r0
 800a064:	b928      	cbnz	r0, 800a072 <_calloc_r+0x1e>
 800a066:	2600      	movs	r6, #0
 800a068:	4630      	mov	r0, r6
 800a06a:	bd70      	pop	{r4, r5, r6, pc}
 800a06c:	220c      	movs	r2, #12
 800a06e:	6002      	str	r2, [r0, #0]
 800a070:	e7f9      	b.n	800a066 <_calloc_r+0x12>
 800a072:	462a      	mov	r2, r5
 800a074:	4621      	mov	r1, r4
 800a076:	f7fd fa88 	bl	800758a <memset>
 800a07a:	e7f5      	b.n	800a068 <_calloc_r+0x14>

0800a07c <rshift>:
 800a07c:	6903      	ldr	r3, [r0, #16]
 800a07e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a082:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a086:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a08a:	f100 0414 	add.w	r4, r0, #20
 800a08e:	dd45      	ble.n	800a11c <rshift+0xa0>
 800a090:	f011 011f 	ands.w	r1, r1, #31
 800a094:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a098:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a09c:	d10c      	bne.n	800a0b8 <rshift+0x3c>
 800a09e:	f100 0710 	add.w	r7, r0, #16
 800a0a2:	4629      	mov	r1, r5
 800a0a4:	42b1      	cmp	r1, r6
 800a0a6:	d334      	bcc.n	800a112 <rshift+0x96>
 800a0a8:	1a9b      	subs	r3, r3, r2
 800a0aa:	009b      	lsls	r3, r3, #2
 800a0ac:	1eea      	subs	r2, r5, #3
 800a0ae:	4296      	cmp	r6, r2
 800a0b0:	bf38      	it	cc
 800a0b2:	2300      	movcc	r3, #0
 800a0b4:	4423      	add	r3, r4
 800a0b6:	e015      	b.n	800a0e4 <rshift+0x68>
 800a0b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a0bc:	f1c1 0820 	rsb	r8, r1, #32
 800a0c0:	40cf      	lsrs	r7, r1
 800a0c2:	f105 0e04 	add.w	lr, r5, #4
 800a0c6:	46a1      	mov	r9, r4
 800a0c8:	4576      	cmp	r6, lr
 800a0ca:	46f4      	mov	ip, lr
 800a0cc:	d815      	bhi.n	800a0fa <rshift+0x7e>
 800a0ce:	1a9a      	subs	r2, r3, r2
 800a0d0:	0092      	lsls	r2, r2, #2
 800a0d2:	3a04      	subs	r2, #4
 800a0d4:	3501      	adds	r5, #1
 800a0d6:	42ae      	cmp	r6, r5
 800a0d8:	bf38      	it	cc
 800a0da:	2200      	movcc	r2, #0
 800a0dc:	18a3      	adds	r3, r4, r2
 800a0de:	50a7      	str	r7, [r4, r2]
 800a0e0:	b107      	cbz	r7, 800a0e4 <rshift+0x68>
 800a0e2:	3304      	adds	r3, #4
 800a0e4:	1b1a      	subs	r2, r3, r4
 800a0e6:	42a3      	cmp	r3, r4
 800a0e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a0ec:	bf08      	it	eq
 800a0ee:	2300      	moveq	r3, #0
 800a0f0:	6102      	str	r2, [r0, #16]
 800a0f2:	bf08      	it	eq
 800a0f4:	6143      	streq	r3, [r0, #20]
 800a0f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0fa:	f8dc c000 	ldr.w	ip, [ip]
 800a0fe:	fa0c fc08 	lsl.w	ip, ip, r8
 800a102:	ea4c 0707 	orr.w	r7, ip, r7
 800a106:	f849 7b04 	str.w	r7, [r9], #4
 800a10a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a10e:	40cf      	lsrs	r7, r1
 800a110:	e7da      	b.n	800a0c8 <rshift+0x4c>
 800a112:	f851 cb04 	ldr.w	ip, [r1], #4
 800a116:	f847 cf04 	str.w	ip, [r7, #4]!
 800a11a:	e7c3      	b.n	800a0a4 <rshift+0x28>
 800a11c:	4623      	mov	r3, r4
 800a11e:	e7e1      	b.n	800a0e4 <rshift+0x68>

0800a120 <__hexdig_fun>:
 800a120:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a124:	2b09      	cmp	r3, #9
 800a126:	d802      	bhi.n	800a12e <__hexdig_fun+0xe>
 800a128:	3820      	subs	r0, #32
 800a12a:	b2c0      	uxtb	r0, r0
 800a12c:	4770      	bx	lr
 800a12e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a132:	2b05      	cmp	r3, #5
 800a134:	d801      	bhi.n	800a13a <__hexdig_fun+0x1a>
 800a136:	3847      	subs	r0, #71	@ 0x47
 800a138:	e7f7      	b.n	800a12a <__hexdig_fun+0xa>
 800a13a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a13e:	2b05      	cmp	r3, #5
 800a140:	d801      	bhi.n	800a146 <__hexdig_fun+0x26>
 800a142:	3827      	subs	r0, #39	@ 0x27
 800a144:	e7f1      	b.n	800a12a <__hexdig_fun+0xa>
 800a146:	2000      	movs	r0, #0
 800a148:	4770      	bx	lr
	...

0800a14c <__gethex>:
 800a14c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a150:	b085      	sub	sp, #20
 800a152:	468a      	mov	sl, r1
 800a154:	9302      	str	r3, [sp, #8]
 800a156:	680b      	ldr	r3, [r1, #0]
 800a158:	9001      	str	r0, [sp, #4]
 800a15a:	4690      	mov	r8, r2
 800a15c:	1c9c      	adds	r4, r3, #2
 800a15e:	46a1      	mov	r9, r4
 800a160:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a164:	2830      	cmp	r0, #48	@ 0x30
 800a166:	d0fa      	beq.n	800a15e <__gethex+0x12>
 800a168:	eba9 0303 	sub.w	r3, r9, r3
 800a16c:	f1a3 0b02 	sub.w	fp, r3, #2
 800a170:	f7ff ffd6 	bl	800a120 <__hexdig_fun>
 800a174:	4605      	mov	r5, r0
 800a176:	2800      	cmp	r0, #0
 800a178:	d168      	bne.n	800a24c <__gethex+0x100>
 800a17a:	49a0      	ldr	r1, [pc, #640]	@ (800a3fc <__gethex+0x2b0>)
 800a17c:	2201      	movs	r2, #1
 800a17e:	4648      	mov	r0, r9
 800a180:	f7ff ff20 	bl	8009fc4 <strncmp>
 800a184:	4607      	mov	r7, r0
 800a186:	2800      	cmp	r0, #0
 800a188:	d167      	bne.n	800a25a <__gethex+0x10e>
 800a18a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a18e:	4626      	mov	r6, r4
 800a190:	f7ff ffc6 	bl	800a120 <__hexdig_fun>
 800a194:	2800      	cmp	r0, #0
 800a196:	d062      	beq.n	800a25e <__gethex+0x112>
 800a198:	4623      	mov	r3, r4
 800a19a:	7818      	ldrb	r0, [r3, #0]
 800a19c:	2830      	cmp	r0, #48	@ 0x30
 800a19e:	4699      	mov	r9, r3
 800a1a0:	f103 0301 	add.w	r3, r3, #1
 800a1a4:	d0f9      	beq.n	800a19a <__gethex+0x4e>
 800a1a6:	f7ff ffbb 	bl	800a120 <__hexdig_fun>
 800a1aa:	fab0 f580 	clz	r5, r0
 800a1ae:	096d      	lsrs	r5, r5, #5
 800a1b0:	f04f 0b01 	mov.w	fp, #1
 800a1b4:	464a      	mov	r2, r9
 800a1b6:	4616      	mov	r6, r2
 800a1b8:	3201      	adds	r2, #1
 800a1ba:	7830      	ldrb	r0, [r6, #0]
 800a1bc:	f7ff ffb0 	bl	800a120 <__hexdig_fun>
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	d1f8      	bne.n	800a1b6 <__gethex+0x6a>
 800a1c4:	498d      	ldr	r1, [pc, #564]	@ (800a3fc <__gethex+0x2b0>)
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	4630      	mov	r0, r6
 800a1ca:	f7ff fefb 	bl	8009fc4 <strncmp>
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	d13f      	bne.n	800a252 <__gethex+0x106>
 800a1d2:	b944      	cbnz	r4, 800a1e6 <__gethex+0x9a>
 800a1d4:	1c74      	adds	r4, r6, #1
 800a1d6:	4622      	mov	r2, r4
 800a1d8:	4616      	mov	r6, r2
 800a1da:	3201      	adds	r2, #1
 800a1dc:	7830      	ldrb	r0, [r6, #0]
 800a1de:	f7ff ff9f 	bl	800a120 <__hexdig_fun>
 800a1e2:	2800      	cmp	r0, #0
 800a1e4:	d1f8      	bne.n	800a1d8 <__gethex+0x8c>
 800a1e6:	1ba4      	subs	r4, r4, r6
 800a1e8:	00a7      	lsls	r7, r4, #2
 800a1ea:	7833      	ldrb	r3, [r6, #0]
 800a1ec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a1f0:	2b50      	cmp	r3, #80	@ 0x50
 800a1f2:	d13e      	bne.n	800a272 <__gethex+0x126>
 800a1f4:	7873      	ldrb	r3, [r6, #1]
 800a1f6:	2b2b      	cmp	r3, #43	@ 0x2b
 800a1f8:	d033      	beq.n	800a262 <__gethex+0x116>
 800a1fa:	2b2d      	cmp	r3, #45	@ 0x2d
 800a1fc:	d034      	beq.n	800a268 <__gethex+0x11c>
 800a1fe:	1c71      	adds	r1, r6, #1
 800a200:	2400      	movs	r4, #0
 800a202:	7808      	ldrb	r0, [r1, #0]
 800a204:	f7ff ff8c 	bl	800a120 <__hexdig_fun>
 800a208:	1e43      	subs	r3, r0, #1
 800a20a:	b2db      	uxtb	r3, r3
 800a20c:	2b18      	cmp	r3, #24
 800a20e:	d830      	bhi.n	800a272 <__gethex+0x126>
 800a210:	f1a0 0210 	sub.w	r2, r0, #16
 800a214:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a218:	f7ff ff82 	bl	800a120 <__hexdig_fun>
 800a21c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a220:	fa5f fc8c 	uxtb.w	ip, ip
 800a224:	f1bc 0f18 	cmp.w	ip, #24
 800a228:	f04f 030a 	mov.w	r3, #10
 800a22c:	d91e      	bls.n	800a26c <__gethex+0x120>
 800a22e:	b104      	cbz	r4, 800a232 <__gethex+0xe6>
 800a230:	4252      	negs	r2, r2
 800a232:	4417      	add	r7, r2
 800a234:	f8ca 1000 	str.w	r1, [sl]
 800a238:	b1ed      	cbz	r5, 800a276 <__gethex+0x12a>
 800a23a:	f1bb 0f00 	cmp.w	fp, #0
 800a23e:	bf0c      	ite	eq
 800a240:	2506      	moveq	r5, #6
 800a242:	2500      	movne	r5, #0
 800a244:	4628      	mov	r0, r5
 800a246:	b005      	add	sp, #20
 800a248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a24c:	2500      	movs	r5, #0
 800a24e:	462c      	mov	r4, r5
 800a250:	e7b0      	b.n	800a1b4 <__gethex+0x68>
 800a252:	2c00      	cmp	r4, #0
 800a254:	d1c7      	bne.n	800a1e6 <__gethex+0x9a>
 800a256:	4627      	mov	r7, r4
 800a258:	e7c7      	b.n	800a1ea <__gethex+0x9e>
 800a25a:	464e      	mov	r6, r9
 800a25c:	462f      	mov	r7, r5
 800a25e:	2501      	movs	r5, #1
 800a260:	e7c3      	b.n	800a1ea <__gethex+0x9e>
 800a262:	2400      	movs	r4, #0
 800a264:	1cb1      	adds	r1, r6, #2
 800a266:	e7cc      	b.n	800a202 <__gethex+0xb6>
 800a268:	2401      	movs	r4, #1
 800a26a:	e7fb      	b.n	800a264 <__gethex+0x118>
 800a26c:	fb03 0002 	mla	r0, r3, r2, r0
 800a270:	e7ce      	b.n	800a210 <__gethex+0xc4>
 800a272:	4631      	mov	r1, r6
 800a274:	e7de      	b.n	800a234 <__gethex+0xe8>
 800a276:	eba6 0309 	sub.w	r3, r6, r9
 800a27a:	3b01      	subs	r3, #1
 800a27c:	4629      	mov	r1, r5
 800a27e:	2b07      	cmp	r3, #7
 800a280:	dc0a      	bgt.n	800a298 <__gethex+0x14c>
 800a282:	9801      	ldr	r0, [sp, #4]
 800a284:	f7fe f964 	bl	8008550 <_Balloc>
 800a288:	4604      	mov	r4, r0
 800a28a:	b940      	cbnz	r0, 800a29e <__gethex+0x152>
 800a28c:	4b5c      	ldr	r3, [pc, #368]	@ (800a400 <__gethex+0x2b4>)
 800a28e:	4602      	mov	r2, r0
 800a290:	21e4      	movs	r1, #228	@ 0xe4
 800a292:	485c      	ldr	r0, [pc, #368]	@ (800a404 <__gethex+0x2b8>)
 800a294:	f7ff fec0 	bl	800a018 <__assert_func>
 800a298:	3101      	adds	r1, #1
 800a29a:	105b      	asrs	r3, r3, #1
 800a29c:	e7ef      	b.n	800a27e <__gethex+0x132>
 800a29e:	f100 0a14 	add.w	sl, r0, #20
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	4655      	mov	r5, sl
 800a2a6:	469b      	mov	fp, r3
 800a2a8:	45b1      	cmp	r9, r6
 800a2aa:	d337      	bcc.n	800a31c <__gethex+0x1d0>
 800a2ac:	f845 bb04 	str.w	fp, [r5], #4
 800a2b0:	eba5 050a 	sub.w	r5, r5, sl
 800a2b4:	10ad      	asrs	r5, r5, #2
 800a2b6:	6125      	str	r5, [r4, #16]
 800a2b8:	4658      	mov	r0, fp
 800a2ba:	f7fe fa3b 	bl	8008734 <__hi0bits>
 800a2be:	016d      	lsls	r5, r5, #5
 800a2c0:	f8d8 6000 	ldr.w	r6, [r8]
 800a2c4:	1a2d      	subs	r5, r5, r0
 800a2c6:	42b5      	cmp	r5, r6
 800a2c8:	dd54      	ble.n	800a374 <__gethex+0x228>
 800a2ca:	1bad      	subs	r5, r5, r6
 800a2cc:	4629      	mov	r1, r5
 800a2ce:	4620      	mov	r0, r4
 800a2d0:	f7fe fdcf 	bl	8008e72 <__any_on>
 800a2d4:	4681      	mov	r9, r0
 800a2d6:	b178      	cbz	r0, 800a2f8 <__gethex+0x1ac>
 800a2d8:	1e6b      	subs	r3, r5, #1
 800a2da:	1159      	asrs	r1, r3, #5
 800a2dc:	f003 021f 	and.w	r2, r3, #31
 800a2e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a2e4:	f04f 0901 	mov.w	r9, #1
 800a2e8:	fa09 f202 	lsl.w	r2, r9, r2
 800a2ec:	420a      	tst	r2, r1
 800a2ee:	d003      	beq.n	800a2f8 <__gethex+0x1ac>
 800a2f0:	454b      	cmp	r3, r9
 800a2f2:	dc36      	bgt.n	800a362 <__gethex+0x216>
 800a2f4:	f04f 0902 	mov.w	r9, #2
 800a2f8:	4629      	mov	r1, r5
 800a2fa:	4620      	mov	r0, r4
 800a2fc:	f7ff febe 	bl	800a07c <rshift>
 800a300:	442f      	add	r7, r5
 800a302:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a306:	42bb      	cmp	r3, r7
 800a308:	da42      	bge.n	800a390 <__gethex+0x244>
 800a30a:	9801      	ldr	r0, [sp, #4]
 800a30c:	4621      	mov	r1, r4
 800a30e:	f7fe f95f 	bl	80085d0 <_Bfree>
 800a312:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a314:	2300      	movs	r3, #0
 800a316:	6013      	str	r3, [r2, #0]
 800a318:	25a3      	movs	r5, #163	@ 0xa3
 800a31a:	e793      	b.n	800a244 <__gethex+0xf8>
 800a31c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a320:	2a2e      	cmp	r2, #46	@ 0x2e
 800a322:	d012      	beq.n	800a34a <__gethex+0x1fe>
 800a324:	2b20      	cmp	r3, #32
 800a326:	d104      	bne.n	800a332 <__gethex+0x1e6>
 800a328:	f845 bb04 	str.w	fp, [r5], #4
 800a32c:	f04f 0b00 	mov.w	fp, #0
 800a330:	465b      	mov	r3, fp
 800a332:	7830      	ldrb	r0, [r6, #0]
 800a334:	9303      	str	r3, [sp, #12]
 800a336:	f7ff fef3 	bl	800a120 <__hexdig_fun>
 800a33a:	9b03      	ldr	r3, [sp, #12]
 800a33c:	f000 000f 	and.w	r0, r0, #15
 800a340:	4098      	lsls	r0, r3
 800a342:	ea4b 0b00 	orr.w	fp, fp, r0
 800a346:	3304      	adds	r3, #4
 800a348:	e7ae      	b.n	800a2a8 <__gethex+0x15c>
 800a34a:	45b1      	cmp	r9, r6
 800a34c:	d8ea      	bhi.n	800a324 <__gethex+0x1d8>
 800a34e:	492b      	ldr	r1, [pc, #172]	@ (800a3fc <__gethex+0x2b0>)
 800a350:	9303      	str	r3, [sp, #12]
 800a352:	2201      	movs	r2, #1
 800a354:	4630      	mov	r0, r6
 800a356:	f7ff fe35 	bl	8009fc4 <strncmp>
 800a35a:	9b03      	ldr	r3, [sp, #12]
 800a35c:	2800      	cmp	r0, #0
 800a35e:	d1e1      	bne.n	800a324 <__gethex+0x1d8>
 800a360:	e7a2      	b.n	800a2a8 <__gethex+0x15c>
 800a362:	1ea9      	subs	r1, r5, #2
 800a364:	4620      	mov	r0, r4
 800a366:	f7fe fd84 	bl	8008e72 <__any_on>
 800a36a:	2800      	cmp	r0, #0
 800a36c:	d0c2      	beq.n	800a2f4 <__gethex+0x1a8>
 800a36e:	f04f 0903 	mov.w	r9, #3
 800a372:	e7c1      	b.n	800a2f8 <__gethex+0x1ac>
 800a374:	da09      	bge.n	800a38a <__gethex+0x23e>
 800a376:	1b75      	subs	r5, r6, r5
 800a378:	4621      	mov	r1, r4
 800a37a:	9801      	ldr	r0, [sp, #4]
 800a37c:	462a      	mov	r2, r5
 800a37e:	f7fe fb3f 	bl	8008a00 <__lshift>
 800a382:	1b7f      	subs	r7, r7, r5
 800a384:	4604      	mov	r4, r0
 800a386:	f100 0a14 	add.w	sl, r0, #20
 800a38a:	f04f 0900 	mov.w	r9, #0
 800a38e:	e7b8      	b.n	800a302 <__gethex+0x1b6>
 800a390:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a394:	42bd      	cmp	r5, r7
 800a396:	dd6f      	ble.n	800a478 <__gethex+0x32c>
 800a398:	1bed      	subs	r5, r5, r7
 800a39a:	42ae      	cmp	r6, r5
 800a39c:	dc34      	bgt.n	800a408 <__gethex+0x2bc>
 800a39e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a3a2:	2b02      	cmp	r3, #2
 800a3a4:	d022      	beq.n	800a3ec <__gethex+0x2a0>
 800a3a6:	2b03      	cmp	r3, #3
 800a3a8:	d024      	beq.n	800a3f4 <__gethex+0x2a8>
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d115      	bne.n	800a3da <__gethex+0x28e>
 800a3ae:	42ae      	cmp	r6, r5
 800a3b0:	d113      	bne.n	800a3da <__gethex+0x28e>
 800a3b2:	2e01      	cmp	r6, #1
 800a3b4:	d10b      	bne.n	800a3ce <__gethex+0x282>
 800a3b6:	9a02      	ldr	r2, [sp, #8]
 800a3b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a3bc:	6013      	str	r3, [r2, #0]
 800a3be:	2301      	movs	r3, #1
 800a3c0:	6123      	str	r3, [r4, #16]
 800a3c2:	f8ca 3000 	str.w	r3, [sl]
 800a3c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3c8:	2562      	movs	r5, #98	@ 0x62
 800a3ca:	601c      	str	r4, [r3, #0]
 800a3cc:	e73a      	b.n	800a244 <__gethex+0xf8>
 800a3ce:	1e71      	subs	r1, r6, #1
 800a3d0:	4620      	mov	r0, r4
 800a3d2:	f7fe fd4e 	bl	8008e72 <__any_on>
 800a3d6:	2800      	cmp	r0, #0
 800a3d8:	d1ed      	bne.n	800a3b6 <__gethex+0x26a>
 800a3da:	9801      	ldr	r0, [sp, #4]
 800a3dc:	4621      	mov	r1, r4
 800a3de:	f7fe f8f7 	bl	80085d0 <_Bfree>
 800a3e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	6013      	str	r3, [r2, #0]
 800a3e8:	2550      	movs	r5, #80	@ 0x50
 800a3ea:	e72b      	b.n	800a244 <__gethex+0xf8>
 800a3ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d1f3      	bne.n	800a3da <__gethex+0x28e>
 800a3f2:	e7e0      	b.n	800a3b6 <__gethex+0x26a>
 800a3f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d1dd      	bne.n	800a3b6 <__gethex+0x26a>
 800a3fa:	e7ee      	b.n	800a3da <__gethex+0x28e>
 800a3fc:	0800d2a8 	.word	0x0800d2a8
 800a400:	0800d141 	.word	0x0800d141
 800a404:	0800d456 	.word	0x0800d456
 800a408:	1e6f      	subs	r7, r5, #1
 800a40a:	f1b9 0f00 	cmp.w	r9, #0
 800a40e:	d130      	bne.n	800a472 <__gethex+0x326>
 800a410:	b127      	cbz	r7, 800a41c <__gethex+0x2d0>
 800a412:	4639      	mov	r1, r7
 800a414:	4620      	mov	r0, r4
 800a416:	f7fe fd2c 	bl	8008e72 <__any_on>
 800a41a:	4681      	mov	r9, r0
 800a41c:	117a      	asrs	r2, r7, #5
 800a41e:	2301      	movs	r3, #1
 800a420:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a424:	f007 071f 	and.w	r7, r7, #31
 800a428:	40bb      	lsls	r3, r7
 800a42a:	4213      	tst	r3, r2
 800a42c:	4629      	mov	r1, r5
 800a42e:	4620      	mov	r0, r4
 800a430:	bf18      	it	ne
 800a432:	f049 0902 	orrne.w	r9, r9, #2
 800a436:	f7ff fe21 	bl	800a07c <rshift>
 800a43a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a43e:	1b76      	subs	r6, r6, r5
 800a440:	2502      	movs	r5, #2
 800a442:	f1b9 0f00 	cmp.w	r9, #0
 800a446:	d047      	beq.n	800a4d8 <__gethex+0x38c>
 800a448:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a44c:	2b02      	cmp	r3, #2
 800a44e:	d015      	beq.n	800a47c <__gethex+0x330>
 800a450:	2b03      	cmp	r3, #3
 800a452:	d017      	beq.n	800a484 <__gethex+0x338>
 800a454:	2b01      	cmp	r3, #1
 800a456:	d109      	bne.n	800a46c <__gethex+0x320>
 800a458:	f019 0f02 	tst.w	r9, #2
 800a45c:	d006      	beq.n	800a46c <__gethex+0x320>
 800a45e:	f8da 3000 	ldr.w	r3, [sl]
 800a462:	ea49 0903 	orr.w	r9, r9, r3
 800a466:	f019 0f01 	tst.w	r9, #1
 800a46a:	d10e      	bne.n	800a48a <__gethex+0x33e>
 800a46c:	f045 0510 	orr.w	r5, r5, #16
 800a470:	e032      	b.n	800a4d8 <__gethex+0x38c>
 800a472:	f04f 0901 	mov.w	r9, #1
 800a476:	e7d1      	b.n	800a41c <__gethex+0x2d0>
 800a478:	2501      	movs	r5, #1
 800a47a:	e7e2      	b.n	800a442 <__gethex+0x2f6>
 800a47c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a47e:	f1c3 0301 	rsb	r3, r3, #1
 800a482:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a484:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a486:	2b00      	cmp	r3, #0
 800a488:	d0f0      	beq.n	800a46c <__gethex+0x320>
 800a48a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a48e:	f104 0314 	add.w	r3, r4, #20
 800a492:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a496:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a49a:	f04f 0c00 	mov.w	ip, #0
 800a49e:	4618      	mov	r0, r3
 800a4a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a4a8:	d01b      	beq.n	800a4e2 <__gethex+0x396>
 800a4aa:	3201      	adds	r2, #1
 800a4ac:	6002      	str	r2, [r0, #0]
 800a4ae:	2d02      	cmp	r5, #2
 800a4b0:	f104 0314 	add.w	r3, r4, #20
 800a4b4:	d13c      	bne.n	800a530 <__gethex+0x3e4>
 800a4b6:	f8d8 2000 	ldr.w	r2, [r8]
 800a4ba:	3a01      	subs	r2, #1
 800a4bc:	42b2      	cmp	r2, r6
 800a4be:	d109      	bne.n	800a4d4 <__gethex+0x388>
 800a4c0:	1171      	asrs	r1, r6, #5
 800a4c2:	2201      	movs	r2, #1
 800a4c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a4c8:	f006 061f 	and.w	r6, r6, #31
 800a4cc:	fa02 f606 	lsl.w	r6, r2, r6
 800a4d0:	421e      	tst	r6, r3
 800a4d2:	d13a      	bne.n	800a54a <__gethex+0x3fe>
 800a4d4:	f045 0520 	orr.w	r5, r5, #32
 800a4d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4da:	601c      	str	r4, [r3, #0]
 800a4dc:	9b02      	ldr	r3, [sp, #8]
 800a4de:	601f      	str	r7, [r3, #0]
 800a4e0:	e6b0      	b.n	800a244 <__gethex+0xf8>
 800a4e2:	4299      	cmp	r1, r3
 800a4e4:	f843 cc04 	str.w	ip, [r3, #-4]
 800a4e8:	d8d9      	bhi.n	800a49e <__gethex+0x352>
 800a4ea:	68a3      	ldr	r3, [r4, #8]
 800a4ec:	459b      	cmp	fp, r3
 800a4ee:	db17      	blt.n	800a520 <__gethex+0x3d4>
 800a4f0:	6861      	ldr	r1, [r4, #4]
 800a4f2:	9801      	ldr	r0, [sp, #4]
 800a4f4:	3101      	adds	r1, #1
 800a4f6:	f7fe f82b 	bl	8008550 <_Balloc>
 800a4fa:	4681      	mov	r9, r0
 800a4fc:	b918      	cbnz	r0, 800a506 <__gethex+0x3ba>
 800a4fe:	4b1a      	ldr	r3, [pc, #104]	@ (800a568 <__gethex+0x41c>)
 800a500:	4602      	mov	r2, r0
 800a502:	2184      	movs	r1, #132	@ 0x84
 800a504:	e6c5      	b.n	800a292 <__gethex+0x146>
 800a506:	6922      	ldr	r2, [r4, #16]
 800a508:	3202      	adds	r2, #2
 800a50a:	f104 010c 	add.w	r1, r4, #12
 800a50e:	0092      	lsls	r2, r2, #2
 800a510:	300c      	adds	r0, #12
 800a512:	f7fd f8ba 	bl	800768a <memcpy>
 800a516:	4621      	mov	r1, r4
 800a518:	9801      	ldr	r0, [sp, #4]
 800a51a:	f7fe f859 	bl	80085d0 <_Bfree>
 800a51e:	464c      	mov	r4, r9
 800a520:	6923      	ldr	r3, [r4, #16]
 800a522:	1c5a      	adds	r2, r3, #1
 800a524:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a528:	6122      	str	r2, [r4, #16]
 800a52a:	2201      	movs	r2, #1
 800a52c:	615a      	str	r2, [r3, #20]
 800a52e:	e7be      	b.n	800a4ae <__gethex+0x362>
 800a530:	6922      	ldr	r2, [r4, #16]
 800a532:	455a      	cmp	r2, fp
 800a534:	dd0b      	ble.n	800a54e <__gethex+0x402>
 800a536:	2101      	movs	r1, #1
 800a538:	4620      	mov	r0, r4
 800a53a:	f7ff fd9f 	bl	800a07c <rshift>
 800a53e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a542:	3701      	adds	r7, #1
 800a544:	42bb      	cmp	r3, r7
 800a546:	f6ff aee0 	blt.w	800a30a <__gethex+0x1be>
 800a54a:	2501      	movs	r5, #1
 800a54c:	e7c2      	b.n	800a4d4 <__gethex+0x388>
 800a54e:	f016 061f 	ands.w	r6, r6, #31
 800a552:	d0fa      	beq.n	800a54a <__gethex+0x3fe>
 800a554:	4453      	add	r3, sl
 800a556:	f1c6 0620 	rsb	r6, r6, #32
 800a55a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a55e:	f7fe f8e9 	bl	8008734 <__hi0bits>
 800a562:	42b0      	cmp	r0, r6
 800a564:	dbe7      	blt.n	800a536 <__gethex+0x3ea>
 800a566:	e7f0      	b.n	800a54a <__gethex+0x3fe>
 800a568:	0800d141 	.word	0x0800d141

0800a56c <L_shift>:
 800a56c:	f1c2 0208 	rsb	r2, r2, #8
 800a570:	0092      	lsls	r2, r2, #2
 800a572:	b570      	push	{r4, r5, r6, lr}
 800a574:	f1c2 0620 	rsb	r6, r2, #32
 800a578:	6843      	ldr	r3, [r0, #4]
 800a57a:	6804      	ldr	r4, [r0, #0]
 800a57c:	fa03 f506 	lsl.w	r5, r3, r6
 800a580:	432c      	orrs	r4, r5
 800a582:	40d3      	lsrs	r3, r2
 800a584:	6004      	str	r4, [r0, #0]
 800a586:	f840 3f04 	str.w	r3, [r0, #4]!
 800a58a:	4288      	cmp	r0, r1
 800a58c:	d3f4      	bcc.n	800a578 <L_shift+0xc>
 800a58e:	bd70      	pop	{r4, r5, r6, pc}

0800a590 <__match>:
 800a590:	b530      	push	{r4, r5, lr}
 800a592:	6803      	ldr	r3, [r0, #0]
 800a594:	3301      	adds	r3, #1
 800a596:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a59a:	b914      	cbnz	r4, 800a5a2 <__match+0x12>
 800a59c:	6003      	str	r3, [r0, #0]
 800a59e:	2001      	movs	r0, #1
 800a5a0:	bd30      	pop	{r4, r5, pc}
 800a5a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a5aa:	2d19      	cmp	r5, #25
 800a5ac:	bf98      	it	ls
 800a5ae:	3220      	addls	r2, #32
 800a5b0:	42a2      	cmp	r2, r4
 800a5b2:	d0f0      	beq.n	800a596 <__match+0x6>
 800a5b4:	2000      	movs	r0, #0
 800a5b6:	e7f3      	b.n	800a5a0 <__match+0x10>

0800a5b8 <__hexnan>:
 800a5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5bc:	680b      	ldr	r3, [r1, #0]
 800a5be:	6801      	ldr	r1, [r0, #0]
 800a5c0:	115e      	asrs	r6, r3, #5
 800a5c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a5c6:	f013 031f 	ands.w	r3, r3, #31
 800a5ca:	b087      	sub	sp, #28
 800a5cc:	bf18      	it	ne
 800a5ce:	3604      	addne	r6, #4
 800a5d0:	2500      	movs	r5, #0
 800a5d2:	1f37      	subs	r7, r6, #4
 800a5d4:	4682      	mov	sl, r0
 800a5d6:	4690      	mov	r8, r2
 800a5d8:	9301      	str	r3, [sp, #4]
 800a5da:	f846 5c04 	str.w	r5, [r6, #-4]
 800a5de:	46b9      	mov	r9, r7
 800a5e0:	463c      	mov	r4, r7
 800a5e2:	9502      	str	r5, [sp, #8]
 800a5e4:	46ab      	mov	fp, r5
 800a5e6:	784a      	ldrb	r2, [r1, #1]
 800a5e8:	1c4b      	adds	r3, r1, #1
 800a5ea:	9303      	str	r3, [sp, #12]
 800a5ec:	b342      	cbz	r2, 800a640 <__hexnan+0x88>
 800a5ee:	4610      	mov	r0, r2
 800a5f0:	9105      	str	r1, [sp, #20]
 800a5f2:	9204      	str	r2, [sp, #16]
 800a5f4:	f7ff fd94 	bl	800a120 <__hexdig_fun>
 800a5f8:	2800      	cmp	r0, #0
 800a5fa:	d151      	bne.n	800a6a0 <__hexnan+0xe8>
 800a5fc:	9a04      	ldr	r2, [sp, #16]
 800a5fe:	9905      	ldr	r1, [sp, #20]
 800a600:	2a20      	cmp	r2, #32
 800a602:	d818      	bhi.n	800a636 <__hexnan+0x7e>
 800a604:	9b02      	ldr	r3, [sp, #8]
 800a606:	459b      	cmp	fp, r3
 800a608:	dd13      	ble.n	800a632 <__hexnan+0x7a>
 800a60a:	454c      	cmp	r4, r9
 800a60c:	d206      	bcs.n	800a61c <__hexnan+0x64>
 800a60e:	2d07      	cmp	r5, #7
 800a610:	dc04      	bgt.n	800a61c <__hexnan+0x64>
 800a612:	462a      	mov	r2, r5
 800a614:	4649      	mov	r1, r9
 800a616:	4620      	mov	r0, r4
 800a618:	f7ff ffa8 	bl	800a56c <L_shift>
 800a61c:	4544      	cmp	r4, r8
 800a61e:	d952      	bls.n	800a6c6 <__hexnan+0x10e>
 800a620:	2300      	movs	r3, #0
 800a622:	f1a4 0904 	sub.w	r9, r4, #4
 800a626:	f844 3c04 	str.w	r3, [r4, #-4]
 800a62a:	f8cd b008 	str.w	fp, [sp, #8]
 800a62e:	464c      	mov	r4, r9
 800a630:	461d      	mov	r5, r3
 800a632:	9903      	ldr	r1, [sp, #12]
 800a634:	e7d7      	b.n	800a5e6 <__hexnan+0x2e>
 800a636:	2a29      	cmp	r2, #41	@ 0x29
 800a638:	d157      	bne.n	800a6ea <__hexnan+0x132>
 800a63a:	3102      	adds	r1, #2
 800a63c:	f8ca 1000 	str.w	r1, [sl]
 800a640:	f1bb 0f00 	cmp.w	fp, #0
 800a644:	d051      	beq.n	800a6ea <__hexnan+0x132>
 800a646:	454c      	cmp	r4, r9
 800a648:	d206      	bcs.n	800a658 <__hexnan+0xa0>
 800a64a:	2d07      	cmp	r5, #7
 800a64c:	dc04      	bgt.n	800a658 <__hexnan+0xa0>
 800a64e:	462a      	mov	r2, r5
 800a650:	4649      	mov	r1, r9
 800a652:	4620      	mov	r0, r4
 800a654:	f7ff ff8a 	bl	800a56c <L_shift>
 800a658:	4544      	cmp	r4, r8
 800a65a:	d936      	bls.n	800a6ca <__hexnan+0x112>
 800a65c:	f1a8 0204 	sub.w	r2, r8, #4
 800a660:	4623      	mov	r3, r4
 800a662:	f853 1b04 	ldr.w	r1, [r3], #4
 800a666:	f842 1f04 	str.w	r1, [r2, #4]!
 800a66a:	429f      	cmp	r7, r3
 800a66c:	d2f9      	bcs.n	800a662 <__hexnan+0xaa>
 800a66e:	1b3b      	subs	r3, r7, r4
 800a670:	f023 0303 	bic.w	r3, r3, #3
 800a674:	3304      	adds	r3, #4
 800a676:	3401      	adds	r4, #1
 800a678:	3e03      	subs	r6, #3
 800a67a:	42b4      	cmp	r4, r6
 800a67c:	bf88      	it	hi
 800a67e:	2304      	movhi	r3, #4
 800a680:	4443      	add	r3, r8
 800a682:	2200      	movs	r2, #0
 800a684:	f843 2b04 	str.w	r2, [r3], #4
 800a688:	429f      	cmp	r7, r3
 800a68a:	d2fb      	bcs.n	800a684 <__hexnan+0xcc>
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	b91b      	cbnz	r3, 800a698 <__hexnan+0xe0>
 800a690:	4547      	cmp	r7, r8
 800a692:	d128      	bne.n	800a6e6 <__hexnan+0x12e>
 800a694:	2301      	movs	r3, #1
 800a696:	603b      	str	r3, [r7, #0]
 800a698:	2005      	movs	r0, #5
 800a69a:	b007      	add	sp, #28
 800a69c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6a0:	3501      	adds	r5, #1
 800a6a2:	2d08      	cmp	r5, #8
 800a6a4:	f10b 0b01 	add.w	fp, fp, #1
 800a6a8:	dd06      	ble.n	800a6b8 <__hexnan+0x100>
 800a6aa:	4544      	cmp	r4, r8
 800a6ac:	d9c1      	bls.n	800a632 <__hexnan+0x7a>
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	f844 3c04 	str.w	r3, [r4, #-4]
 800a6b4:	2501      	movs	r5, #1
 800a6b6:	3c04      	subs	r4, #4
 800a6b8:	6822      	ldr	r2, [r4, #0]
 800a6ba:	f000 000f 	and.w	r0, r0, #15
 800a6be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a6c2:	6020      	str	r0, [r4, #0]
 800a6c4:	e7b5      	b.n	800a632 <__hexnan+0x7a>
 800a6c6:	2508      	movs	r5, #8
 800a6c8:	e7b3      	b.n	800a632 <__hexnan+0x7a>
 800a6ca:	9b01      	ldr	r3, [sp, #4]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d0dd      	beq.n	800a68c <__hexnan+0xd4>
 800a6d0:	f1c3 0320 	rsb	r3, r3, #32
 800a6d4:	f04f 32ff 	mov.w	r2, #4294967295
 800a6d8:	40da      	lsrs	r2, r3
 800a6da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a6de:	4013      	ands	r3, r2
 800a6e0:	f846 3c04 	str.w	r3, [r6, #-4]
 800a6e4:	e7d2      	b.n	800a68c <__hexnan+0xd4>
 800a6e6:	3f04      	subs	r7, #4
 800a6e8:	e7d0      	b.n	800a68c <__hexnan+0xd4>
 800a6ea:	2004      	movs	r0, #4
 800a6ec:	e7d5      	b.n	800a69a <__hexnan+0xe2>

0800a6ee <__ascii_mbtowc>:
 800a6ee:	b082      	sub	sp, #8
 800a6f0:	b901      	cbnz	r1, 800a6f4 <__ascii_mbtowc+0x6>
 800a6f2:	a901      	add	r1, sp, #4
 800a6f4:	b142      	cbz	r2, 800a708 <__ascii_mbtowc+0x1a>
 800a6f6:	b14b      	cbz	r3, 800a70c <__ascii_mbtowc+0x1e>
 800a6f8:	7813      	ldrb	r3, [r2, #0]
 800a6fa:	600b      	str	r3, [r1, #0]
 800a6fc:	7812      	ldrb	r2, [r2, #0]
 800a6fe:	1e10      	subs	r0, r2, #0
 800a700:	bf18      	it	ne
 800a702:	2001      	movne	r0, #1
 800a704:	b002      	add	sp, #8
 800a706:	4770      	bx	lr
 800a708:	4610      	mov	r0, r2
 800a70a:	e7fb      	b.n	800a704 <__ascii_mbtowc+0x16>
 800a70c:	f06f 0001 	mvn.w	r0, #1
 800a710:	e7f8      	b.n	800a704 <__ascii_mbtowc+0x16>

0800a712 <_realloc_r>:
 800a712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a716:	4680      	mov	r8, r0
 800a718:	4615      	mov	r5, r2
 800a71a:	460c      	mov	r4, r1
 800a71c:	b921      	cbnz	r1, 800a728 <_realloc_r+0x16>
 800a71e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a722:	4611      	mov	r1, r2
 800a724:	f7fd be88 	b.w	8008438 <_malloc_r>
 800a728:	b92a      	cbnz	r2, 800a736 <_realloc_r+0x24>
 800a72a:	f7fd fe11 	bl	8008350 <_free_r>
 800a72e:	2400      	movs	r4, #0
 800a730:	4620      	mov	r0, r4
 800a732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a736:	f000 f840 	bl	800a7ba <_malloc_usable_size_r>
 800a73a:	4285      	cmp	r5, r0
 800a73c:	4606      	mov	r6, r0
 800a73e:	d802      	bhi.n	800a746 <_realloc_r+0x34>
 800a740:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a744:	d8f4      	bhi.n	800a730 <_realloc_r+0x1e>
 800a746:	4629      	mov	r1, r5
 800a748:	4640      	mov	r0, r8
 800a74a:	f7fd fe75 	bl	8008438 <_malloc_r>
 800a74e:	4607      	mov	r7, r0
 800a750:	2800      	cmp	r0, #0
 800a752:	d0ec      	beq.n	800a72e <_realloc_r+0x1c>
 800a754:	42b5      	cmp	r5, r6
 800a756:	462a      	mov	r2, r5
 800a758:	4621      	mov	r1, r4
 800a75a:	bf28      	it	cs
 800a75c:	4632      	movcs	r2, r6
 800a75e:	f7fc ff94 	bl	800768a <memcpy>
 800a762:	4621      	mov	r1, r4
 800a764:	4640      	mov	r0, r8
 800a766:	f7fd fdf3 	bl	8008350 <_free_r>
 800a76a:	463c      	mov	r4, r7
 800a76c:	e7e0      	b.n	800a730 <_realloc_r+0x1e>

0800a76e <__ascii_wctomb>:
 800a76e:	4603      	mov	r3, r0
 800a770:	4608      	mov	r0, r1
 800a772:	b141      	cbz	r1, 800a786 <__ascii_wctomb+0x18>
 800a774:	2aff      	cmp	r2, #255	@ 0xff
 800a776:	d904      	bls.n	800a782 <__ascii_wctomb+0x14>
 800a778:	228a      	movs	r2, #138	@ 0x8a
 800a77a:	601a      	str	r2, [r3, #0]
 800a77c:	f04f 30ff 	mov.w	r0, #4294967295
 800a780:	4770      	bx	lr
 800a782:	700a      	strb	r2, [r1, #0]
 800a784:	2001      	movs	r0, #1
 800a786:	4770      	bx	lr

0800a788 <fiprintf>:
 800a788:	b40e      	push	{r1, r2, r3}
 800a78a:	b503      	push	{r0, r1, lr}
 800a78c:	4601      	mov	r1, r0
 800a78e:	ab03      	add	r3, sp, #12
 800a790:	4805      	ldr	r0, [pc, #20]	@ (800a7a8 <fiprintf+0x20>)
 800a792:	f853 2b04 	ldr.w	r2, [r3], #4
 800a796:	6800      	ldr	r0, [r0, #0]
 800a798:	9301      	str	r3, [sp, #4]
 800a79a:	f000 f83f 	bl	800a81c <_vfiprintf_r>
 800a79e:	b002      	add	sp, #8
 800a7a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7a4:	b003      	add	sp, #12
 800a7a6:	4770      	bx	lr
 800a7a8:	20000080 	.word	0x20000080

0800a7ac <abort>:
 800a7ac:	b508      	push	{r3, lr}
 800a7ae:	2006      	movs	r0, #6
 800a7b0:	f000 fa08 	bl	800abc4 <raise>
 800a7b4:	2001      	movs	r0, #1
 800a7b6:	f7f8 fb89 	bl	8002ecc <_exit>

0800a7ba <_malloc_usable_size_r>:
 800a7ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7be:	1f18      	subs	r0, r3, #4
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	bfbc      	itt	lt
 800a7c4:	580b      	ldrlt	r3, [r1, r0]
 800a7c6:	18c0      	addlt	r0, r0, r3
 800a7c8:	4770      	bx	lr

0800a7ca <__sfputc_r>:
 800a7ca:	6893      	ldr	r3, [r2, #8]
 800a7cc:	3b01      	subs	r3, #1
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	b410      	push	{r4}
 800a7d2:	6093      	str	r3, [r2, #8]
 800a7d4:	da08      	bge.n	800a7e8 <__sfputc_r+0x1e>
 800a7d6:	6994      	ldr	r4, [r2, #24]
 800a7d8:	42a3      	cmp	r3, r4
 800a7da:	db01      	blt.n	800a7e0 <__sfputc_r+0x16>
 800a7dc:	290a      	cmp	r1, #10
 800a7de:	d103      	bne.n	800a7e8 <__sfputc_r+0x1e>
 800a7e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7e4:	f000 b932 	b.w	800aa4c <__swbuf_r>
 800a7e8:	6813      	ldr	r3, [r2, #0]
 800a7ea:	1c58      	adds	r0, r3, #1
 800a7ec:	6010      	str	r0, [r2, #0]
 800a7ee:	7019      	strb	r1, [r3, #0]
 800a7f0:	4608      	mov	r0, r1
 800a7f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7f6:	4770      	bx	lr

0800a7f8 <__sfputs_r>:
 800a7f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7fa:	4606      	mov	r6, r0
 800a7fc:	460f      	mov	r7, r1
 800a7fe:	4614      	mov	r4, r2
 800a800:	18d5      	adds	r5, r2, r3
 800a802:	42ac      	cmp	r4, r5
 800a804:	d101      	bne.n	800a80a <__sfputs_r+0x12>
 800a806:	2000      	movs	r0, #0
 800a808:	e007      	b.n	800a81a <__sfputs_r+0x22>
 800a80a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a80e:	463a      	mov	r2, r7
 800a810:	4630      	mov	r0, r6
 800a812:	f7ff ffda 	bl	800a7ca <__sfputc_r>
 800a816:	1c43      	adds	r3, r0, #1
 800a818:	d1f3      	bne.n	800a802 <__sfputs_r+0xa>
 800a81a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a81c <_vfiprintf_r>:
 800a81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a820:	460d      	mov	r5, r1
 800a822:	b09d      	sub	sp, #116	@ 0x74
 800a824:	4614      	mov	r4, r2
 800a826:	4698      	mov	r8, r3
 800a828:	4606      	mov	r6, r0
 800a82a:	b118      	cbz	r0, 800a834 <_vfiprintf_r+0x18>
 800a82c:	6a03      	ldr	r3, [r0, #32]
 800a82e:	b90b      	cbnz	r3, 800a834 <_vfiprintf_r+0x18>
 800a830:	f7fc fdc4 	bl	80073bc <__sinit>
 800a834:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a836:	07d9      	lsls	r1, r3, #31
 800a838:	d405      	bmi.n	800a846 <_vfiprintf_r+0x2a>
 800a83a:	89ab      	ldrh	r3, [r5, #12]
 800a83c:	059a      	lsls	r2, r3, #22
 800a83e:	d402      	bmi.n	800a846 <_vfiprintf_r+0x2a>
 800a840:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a842:	f7fc ff20 	bl	8007686 <__retarget_lock_acquire_recursive>
 800a846:	89ab      	ldrh	r3, [r5, #12]
 800a848:	071b      	lsls	r3, r3, #28
 800a84a:	d501      	bpl.n	800a850 <_vfiprintf_r+0x34>
 800a84c:	692b      	ldr	r3, [r5, #16]
 800a84e:	b99b      	cbnz	r3, 800a878 <_vfiprintf_r+0x5c>
 800a850:	4629      	mov	r1, r5
 800a852:	4630      	mov	r0, r6
 800a854:	f000 f938 	bl	800aac8 <__swsetup_r>
 800a858:	b170      	cbz	r0, 800a878 <_vfiprintf_r+0x5c>
 800a85a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a85c:	07dc      	lsls	r4, r3, #31
 800a85e:	d504      	bpl.n	800a86a <_vfiprintf_r+0x4e>
 800a860:	f04f 30ff 	mov.w	r0, #4294967295
 800a864:	b01d      	add	sp, #116	@ 0x74
 800a866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a86a:	89ab      	ldrh	r3, [r5, #12]
 800a86c:	0598      	lsls	r0, r3, #22
 800a86e:	d4f7      	bmi.n	800a860 <_vfiprintf_r+0x44>
 800a870:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a872:	f7fc ff09 	bl	8007688 <__retarget_lock_release_recursive>
 800a876:	e7f3      	b.n	800a860 <_vfiprintf_r+0x44>
 800a878:	2300      	movs	r3, #0
 800a87a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a87c:	2320      	movs	r3, #32
 800a87e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a882:	f8cd 800c 	str.w	r8, [sp, #12]
 800a886:	2330      	movs	r3, #48	@ 0x30
 800a888:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aa38 <_vfiprintf_r+0x21c>
 800a88c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a890:	f04f 0901 	mov.w	r9, #1
 800a894:	4623      	mov	r3, r4
 800a896:	469a      	mov	sl, r3
 800a898:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a89c:	b10a      	cbz	r2, 800a8a2 <_vfiprintf_r+0x86>
 800a89e:	2a25      	cmp	r2, #37	@ 0x25
 800a8a0:	d1f9      	bne.n	800a896 <_vfiprintf_r+0x7a>
 800a8a2:	ebba 0b04 	subs.w	fp, sl, r4
 800a8a6:	d00b      	beq.n	800a8c0 <_vfiprintf_r+0xa4>
 800a8a8:	465b      	mov	r3, fp
 800a8aa:	4622      	mov	r2, r4
 800a8ac:	4629      	mov	r1, r5
 800a8ae:	4630      	mov	r0, r6
 800a8b0:	f7ff ffa2 	bl	800a7f8 <__sfputs_r>
 800a8b4:	3001      	adds	r0, #1
 800a8b6:	f000 80a7 	beq.w	800aa08 <_vfiprintf_r+0x1ec>
 800a8ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8bc:	445a      	add	r2, fp
 800a8be:	9209      	str	r2, [sp, #36]	@ 0x24
 800a8c0:	f89a 3000 	ldrb.w	r3, [sl]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	f000 809f 	beq.w	800aa08 <_vfiprintf_r+0x1ec>
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a8d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8d4:	f10a 0a01 	add.w	sl, sl, #1
 800a8d8:	9304      	str	r3, [sp, #16]
 800a8da:	9307      	str	r3, [sp, #28]
 800a8dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a8e0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a8e2:	4654      	mov	r4, sl
 800a8e4:	2205      	movs	r2, #5
 800a8e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8ea:	4853      	ldr	r0, [pc, #332]	@ (800aa38 <_vfiprintf_r+0x21c>)
 800a8ec:	f7f5 fc70 	bl	80001d0 <memchr>
 800a8f0:	9a04      	ldr	r2, [sp, #16]
 800a8f2:	b9d8      	cbnz	r0, 800a92c <_vfiprintf_r+0x110>
 800a8f4:	06d1      	lsls	r1, r2, #27
 800a8f6:	bf44      	itt	mi
 800a8f8:	2320      	movmi	r3, #32
 800a8fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8fe:	0713      	lsls	r3, r2, #28
 800a900:	bf44      	itt	mi
 800a902:	232b      	movmi	r3, #43	@ 0x2b
 800a904:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a908:	f89a 3000 	ldrb.w	r3, [sl]
 800a90c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a90e:	d015      	beq.n	800a93c <_vfiprintf_r+0x120>
 800a910:	9a07      	ldr	r2, [sp, #28]
 800a912:	4654      	mov	r4, sl
 800a914:	2000      	movs	r0, #0
 800a916:	f04f 0c0a 	mov.w	ip, #10
 800a91a:	4621      	mov	r1, r4
 800a91c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a920:	3b30      	subs	r3, #48	@ 0x30
 800a922:	2b09      	cmp	r3, #9
 800a924:	d94b      	bls.n	800a9be <_vfiprintf_r+0x1a2>
 800a926:	b1b0      	cbz	r0, 800a956 <_vfiprintf_r+0x13a>
 800a928:	9207      	str	r2, [sp, #28]
 800a92a:	e014      	b.n	800a956 <_vfiprintf_r+0x13a>
 800a92c:	eba0 0308 	sub.w	r3, r0, r8
 800a930:	fa09 f303 	lsl.w	r3, r9, r3
 800a934:	4313      	orrs	r3, r2
 800a936:	9304      	str	r3, [sp, #16]
 800a938:	46a2      	mov	sl, r4
 800a93a:	e7d2      	b.n	800a8e2 <_vfiprintf_r+0xc6>
 800a93c:	9b03      	ldr	r3, [sp, #12]
 800a93e:	1d19      	adds	r1, r3, #4
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	9103      	str	r1, [sp, #12]
 800a944:	2b00      	cmp	r3, #0
 800a946:	bfbb      	ittet	lt
 800a948:	425b      	neglt	r3, r3
 800a94a:	f042 0202 	orrlt.w	r2, r2, #2
 800a94e:	9307      	strge	r3, [sp, #28]
 800a950:	9307      	strlt	r3, [sp, #28]
 800a952:	bfb8      	it	lt
 800a954:	9204      	strlt	r2, [sp, #16]
 800a956:	7823      	ldrb	r3, [r4, #0]
 800a958:	2b2e      	cmp	r3, #46	@ 0x2e
 800a95a:	d10a      	bne.n	800a972 <_vfiprintf_r+0x156>
 800a95c:	7863      	ldrb	r3, [r4, #1]
 800a95e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a960:	d132      	bne.n	800a9c8 <_vfiprintf_r+0x1ac>
 800a962:	9b03      	ldr	r3, [sp, #12]
 800a964:	1d1a      	adds	r2, r3, #4
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	9203      	str	r2, [sp, #12]
 800a96a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a96e:	3402      	adds	r4, #2
 800a970:	9305      	str	r3, [sp, #20]
 800a972:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aa48 <_vfiprintf_r+0x22c>
 800a976:	7821      	ldrb	r1, [r4, #0]
 800a978:	2203      	movs	r2, #3
 800a97a:	4650      	mov	r0, sl
 800a97c:	f7f5 fc28 	bl	80001d0 <memchr>
 800a980:	b138      	cbz	r0, 800a992 <_vfiprintf_r+0x176>
 800a982:	9b04      	ldr	r3, [sp, #16]
 800a984:	eba0 000a 	sub.w	r0, r0, sl
 800a988:	2240      	movs	r2, #64	@ 0x40
 800a98a:	4082      	lsls	r2, r0
 800a98c:	4313      	orrs	r3, r2
 800a98e:	3401      	adds	r4, #1
 800a990:	9304      	str	r3, [sp, #16]
 800a992:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a996:	4829      	ldr	r0, [pc, #164]	@ (800aa3c <_vfiprintf_r+0x220>)
 800a998:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a99c:	2206      	movs	r2, #6
 800a99e:	f7f5 fc17 	bl	80001d0 <memchr>
 800a9a2:	2800      	cmp	r0, #0
 800a9a4:	d03f      	beq.n	800aa26 <_vfiprintf_r+0x20a>
 800a9a6:	4b26      	ldr	r3, [pc, #152]	@ (800aa40 <_vfiprintf_r+0x224>)
 800a9a8:	bb1b      	cbnz	r3, 800a9f2 <_vfiprintf_r+0x1d6>
 800a9aa:	9b03      	ldr	r3, [sp, #12]
 800a9ac:	3307      	adds	r3, #7
 800a9ae:	f023 0307 	bic.w	r3, r3, #7
 800a9b2:	3308      	adds	r3, #8
 800a9b4:	9303      	str	r3, [sp, #12]
 800a9b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9b8:	443b      	add	r3, r7
 800a9ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9bc:	e76a      	b.n	800a894 <_vfiprintf_r+0x78>
 800a9be:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9c2:	460c      	mov	r4, r1
 800a9c4:	2001      	movs	r0, #1
 800a9c6:	e7a8      	b.n	800a91a <_vfiprintf_r+0xfe>
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	3401      	adds	r4, #1
 800a9cc:	9305      	str	r3, [sp, #20]
 800a9ce:	4619      	mov	r1, r3
 800a9d0:	f04f 0c0a 	mov.w	ip, #10
 800a9d4:	4620      	mov	r0, r4
 800a9d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9da:	3a30      	subs	r2, #48	@ 0x30
 800a9dc:	2a09      	cmp	r2, #9
 800a9de:	d903      	bls.n	800a9e8 <_vfiprintf_r+0x1cc>
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d0c6      	beq.n	800a972 <_vfiprintf_r+0x156>
 800a9e4:	9105      	str	r1, [sp, #20]
 800a9e6:	e7c4      	b.n	800a972 <_vfiprintf_r+0x156>
 800a9e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9ec:	4604      	mov	r4, r0
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	e7f0      	b.n	800a9d4 <_vfiprintf_r+0x1b8>
 800a9f2:	ab03      	add	r3, sp, #12
 800a9f4:	9300      	str	r3, [sp, #0]
 800a9f6:	462a      	mov	r2, r5
 800a9f8:	4b12      	ldr	r3, [pc, #72]	@ (800aa44 <_vfiprintf_r+0x228>)
 800a9fa:	a904      	add	r1, sp, #16
 800a9fc:	4630      	mov	r0, r6
 800a9fe:	f7fb fe85 	bl	800670c <_printf_float>
 800aa02:	4607      	mov	r7, r0
 800aa04:	1c78      	adds	r0, r7, #1
 800aa06:	d1d6      	bne.n	800a9b6 <_vfiprintf_r+0x19a>
 800aa08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa0a:	07d9      	lsls	r1, r3, #31
 800aa0c:	d405      	bmi.n	800aa1a <_vfiprintf_r+0x1fe>
 800aa0e:	89ab      	ldrh	r3, [r5, #12]
 800aa10:	059a      	lsls	r2, r3, #22
 800aa12:	d402      	bmi.n	800aa1a <_vfiprintf_r+0x1fe>
 800aa14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa16:	f7fc fe37 	bl	8007688 <__retarget_lock_release_recursive>
 800aa1a:	89ab      	ldrh	r3, [r5, #12]
 800aa1c:	065b      	lsls	r3, r3, #25
 800aa1e:	f53f af1f 	bmi.w	800a860 <_vfiprintf_r+0x44>
 800aa22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa24:	e71e      	b.n	800a864 <_vfiprintf_r+0x48>
 800aa26:	ab03      	add	r3, sp, #12
 800aa28:	9300      	str	r3, [sp, #0]
 800aa2a:	462a      	mov	r2, r5
 800aa2c:	4b05      	ldr	r3, [pc, #20]	@ (800aa44 <_vfiprintf_r+0x228>)
 800aa2e:	a904      	add	r1, sp, #16
 800aa30:	4630      	mov	r0, r6
 800aa32:	f7fc f903 	bl	8006c3c <_printf_i>
 800aa36:	e7e4      	b.n	800aa02 <_vfiprintf_r+0x1e6>
 800aa38:	0800d401 	.word	0x0800d401
 800aa3c:	0800d40b 	.word	0x0800d40b
 800aa40:	0800670d 	.word	0x0800670d
 800aa44:	0800a7f9 	.word	0x0800a7f9
 800aa48:	0800d407 	.word	0x0800d407

0800aa4c <__swbuf_r>:
 800aa4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa4e:	460e      	mov	r6, r1
 800aa50:	4614      	mov	r4, r2
 800aa52:	4605      	mov	r5, r0
 800aa54:	b118      	cbz	r0, 800aa5e <__swbuf_r+0x12>
 800aa56:	6a03      	ldr	r3, [r0, #32]
 800aa58:	b90b      	cbnz	r3, 800aa5e <__swbuf_r+0x12>
 800aa5a:	f7fc fcaf 	bl	80073bc <__sinit>
 800aa5e:	69a3      	ldr	r3, [r4, #24]
 800aa60:	60a3      	str	r3, [r4, #8]
 800aa62:	89a3      	ldrh	r3, [r4, #12]
 800aa64:	071a      	lsls	r2, r3, #28
 800aa66:	d501      	bpl.n	800aa6c <__swbuf_r+0x20>
 800aa68:	6923      	ldr	r3, [r4, #16]
 800aa6a:	b943      	cbnz	r3, 800aa7e <__swbuf_r+0x32>
 800aa6c:	4621      	mov	r1, r4
 800aa6e:	4628      	mov	r0, r5
 800aa70:	f000 f82a 	bl	800aac8 <__swsetup_r>
 800aa74:	b118      	cbz	r0, 800aa7e <__swbuf_r+0x32>
 800aa76:	f04f 37ff 	mov.w	r7, #4294967295
 800aa7a:	4638      	mov	r0, r7
 800aa7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa7e:	6823      	ldr	r3, [r4, #0]
 800aa80:	6922      	ldr	r2, [r4, #16]
 800aa82:	1a98      	subs	r0, r3, r2
 800aa84:	6963      	ldr	r3, [r4, #20]
 800aa86:	b2f6      	uxtb	r6, r6
 800aa88:	4283      	cmp	r3, r0
 800aa8a:	4637      	mov	r7, r6
 800aa8c:	dc05      	bgt.n	800aa9a <__swbuf_r+0x4e>
 800aa8e:	4621      	mov	r1, r4
 800aa90:	4628      	mov	r0, r5
 800aa92:	f7ff fa6f 	bl	8009f74 <_fflush_r>
 800aa96:	2800      	cmp	r0, #0
 800aa98:	d1ed      	bne.n	800aa76 <__swbuf_r+0x2a>
 800aa9a:	68a3      	ldr	r3, [r4, #8]
 800aa9c:	3b01      	subs	r3, #1
 800aa9e:	60a3      	str	r3, [r4, #8]
 800aaa0:	6823      	ldr	r3, [r4, #0]
 800aaa2:	1c5a      	adds	r2, r3, #1
 800aaa4:	6022      	str	r2, [r4, #0]
 800aaa6:	701e      	strb	r6, [r3, #0]
 800aaa8:	6962      	ldr	r2, [r4, #20]
 800aaaa:	1c43      	adds	r3, r0, #1
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d004      	beq.n	800aaba <__swbuf_r+0x6e>
 800aab0:	89a3      	ldrh	r3, [r4, #12]
 800aab2:	07db      	lsls	r3, r3, #31
 800aab4:	d5e1      	bpl.n	800aa7a <__swbuf_r+0x2e>
 800aab6:	2e0a      	cmp	r6, #10
 800aab8:	d1df      	bne.n	800aa7a <__swbuf_r+0x2e>
 800aaba:	4621      	mov	r1, r4
 800aabc:	4628      	mov	r0, r5
 800aabe:	f7ff fa59 	bl	8009f74 <_fflush_r>
 800aac2:	2800      	cmp	r0, #0
 800aac4:	d0d9      	beq.n	800aa7a <__swbuf_r+0x2e>
 800aac6:	e7d6      	b.n	800aa76 <__swbuf_r+0x2a>

0800aac8 <__swsetup_r>:
 800aac8:	b538      	push	{r3, r4, r5, lr}
 800aaca:	4b29      	ldr	r3, [pc, #164]	@ (800ab70 <__swsetup_r+0xa8>)
 800aacc:	4605      	mov	r5, r0
 800aace:	6818      	ldr	r0, [r3, #0]
 800aad0:	460c      	mov	r4, r1
 800aad2:	b118      	cbz	r0, 800aadc <__swsetup_r+0x14>
 800aad4:	6a03      	ldr	r3, [r0, #32]
 800aad6:	b90b      	cbnz	r3, 800aadc <__swsetup_r+0x14>
 800aad8:	f7fc fc70 	bl	80073bc <__sinit>
 800aadc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aae0:	0719      	lsls	r1, r3, #28
 800aae2:	d422      	bmi.n	800ab2a <__swsetup_r+0x62>
 800aae4:	06da      	lsls	r2, r3, #27
 800aae6:	d407      	bmi.n	800aaf8 <__swsetup_r+0x30>
 800aae8:	2209      	movs	r2, #9
 800aaea:	602a      	str	r2, [r5, #0]
 800aaec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aaf0:	81a3      	strh	r3, [r4, #12]
 800aaf2:	f04f 30ff 	mov.w	r0, #4294967295
 800aaf6:	e033      	b.n	800ab60 <__swsetup_r+0x98>
 800aaf8:	0758      	lsls	r0, r3, #29
 800aafa:	d512      	bpl.n	800ab22 <__swsetup_r+0x5a>
 800aafc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aafe:	b141      	cbz	r1, 800ab12 <__swsetup_r+0x4a>
 800ab00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab04:	4299      	cmp	r1, r3
 800ab06:	d002      	beq.n	800ab0e <__swsetup_r+0x46>
 800ab08:	4628      	mov	r0, r5
 800ab0a:	f7fd fc21 	bl	8008350 <_free_r>
 800ab0e:	2300      	movs	r3, #0
 800ab10:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab12:	89a3      	ldrh	r3, [r4, #12]
 800ab14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ab18:	81a3      	strh	r3, [r4, #12]
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	6063      	str	r3, [r4, #4]
 800ab1e:	6923      	ldr	r3, [r4, #16]
 800ab20:	6023      	str	r3, [r4, #0]
 800ab22:	89a3      	ldrh	r3, [r4, #12]
 800ab24:	f043 0308 	orr.w	r3, r3, #8
 800ab28:	81a3      	strh	r3, [r4, #12]
 800ab2a:	6923      	ldr	r3, [r4, #16]
 800ab2c:	b94b      	cbnz	r3, 800ab42 <__swsetup_r+0x7a>
 800ab2e:	89a3      	ldrh	r3, [r4, #12]
 800ab30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ab34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab38:	d003      	beq.n	800ab42 <__swsetup_r+0x7a>
 800ab3a:	4621      	mov	r1, r4
 800ab3c:	4628      	mov	r0, r5
 800ab3e:	f000 f883 	bl	800ac48 <__smakebuf_r>
 800ab42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab46:	f013 0201 	ands.w	r2, r3, #1
 800ab4a:	d00a      	beq.n	800ab62 <__swsetup_r+0x9a>
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	60a2      	str	r2, [r4, #8]
 800ab50:	6962      	ldr	r2, [r4, #20]
 800ab52:	4252      	negs	r2, r2
 800ab54:	61a2      	str	r2, [r4, #24]
 800ab56:	6922      	ldr	r2, [r4, #16]
 800ab58:	b942      	cbnz	r2, 800ab6c <__swsetup_r+0xa4>
 800ab5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ab5e:	d1c5      	bne.n	800aaec <__swsetup_r+0x24>
 800ab60:	bd38      	pop	{r3, r4, r5, pc}
 800ab62:	0799      	lsls	r1, r3, #30
 800ab64:	bf58      	it	pl
 800ab66:	6962      	ldrpl	r2, [r4, #20]
 800ab68:	60a2      	str	r2, [r4, #8]
 800ab6a:	e7f4      	b.n	800ab56 <__swsetup_r+0x8e>
 800ab6c:	2000      	movs	r0, #0
 800ab6e:	e7f7      	b.n	800ab60 <__swsetup_r+0x98>
 800ab70:	20000080 	.word	0x20000080

0800ab74 <_raise_r>:
 800ab74:	291f      	cmp	r1, #31
 800ab76:	b538      	push	{r3, r4, r5, lr}
 800ab78:	4605      	mov	r5, r0
 800ab7a:	460c      	mov	r4, r1
 800ab7c:	d904      	bls.n	800ab88 <_raise_r+0x14>
 800ab7e:	2316      	movs	r3, #22
 800ab80:	6003      	str	r3, [r0, #0]
 800ab82:	f04f 30ff 	mov.w	r0, #4294967295
 800ab86:	bd38      	pop	{r3, r4, r5, pc}
 800ab88:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ab8a:	b112      	cbz	r2, 800ab92 <_raise_r+0x1e>
 800ab8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ab90:	b94b      	cbnz	r3, 800aba6 <_raise_r+0x32>
 800ab92:	4628      	mov	r0, r5
 800ab94:	f000 f830 	bl	800abf8 <_getpid_r>
 800ab98:	4622      	mov	r2, r4
 800ab9a:	4601      	mov	r1, r0
 800ab9c:	4628      	mov	r0, r5
 800ab9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aba2:	f000 b817 	b.w	800abd4 <_kill_r>
 800aba6:	2b01      	cmp	r3, #1
 800aba8:	d00a      	beq.n	800abc0 <_raise_r+0x4c>
 800abaa:	1c59      	adds	r1, r3, #1
 800abac:	d103      	bne.n	800abb6 <_raise_r+0x42>
 800abae:	2316      	movs	r3, #22
 800abb0:	6003      	str	r3, [r0, #0]
 800abb2:	2001      	movs	r0, #1
 800abb4:	e7e7      	b.n	800ab86 <_raise_r+0x12>
 800abb6:	2100      	movs	r1, #0
 800abb8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800abbc:	4620      	mov	r0, r4
 800abbe:	4798      	blx	r3
 800abc0:	2000      	movs	r0, #0
 800abc2:	e7e0      	b.n	800ab86 <_raise_r+0x12>

0800abc4 <raise>:
 800abc4:	4b02      	ldr	r3, [pc, #8]	@ (800abd0 <raise+0xc>)
 800abc6:	4601      	mov	r1, r0
 800abc8:	6818      	ldr	r0, [r3, #0]
 800abca:	f7ff bfd3 	b.w	800ab74 <_raise_r>
 800abce:	bf00      	nop
 800abd0:	20000080 	.word	0x20000080

0800abd4 <_kill_r>:
 800abd4:	b538      	push	{r3, r4, r5, lr}
 800abd6:	4d07      	ldr	r5, [pc, #28]	@ (800abf4 <_kill_r+0x20>)
 800abd8:	2300      	movs	r3, #0
 800abda:	4604      	mov	r4, r0
 800abdc:	4608      	mov	r0, r1
 800abde:	4611      	mov	r1, r2
 800abe0:	602b      	str	r3, [r5, #0]
 800abe2:	f7f8 f963 	bl	8002eac <_kill>
 800abe6:	1c43      	adds	r3, r0, #1
 800abe8:	d102      	bne.n	800abf0 <_kill_r+0x1c>
 800abea:	682b      	ldr	r3, [r5, #0]
 800abec:	b103      	cbz	r3, 800abf0 <_kill_r+0x1c>
 800abee:	6023      	str	r3, [r4, #0]
 800abf0:	bd38      	pop	{r3, r4, r5, pc}
 800abf2:	bf00      	nop
 800abf4:	20000924 	.word	0x20000924

0800abf8 <_getpid_r>:
 800abf8:	f7f8 b950 	b.w	8002e9c <_getpid>

0800abfc <__swhatbuf_r>:
 800abfc:	b570      	push	{r4, r5, r6, lr}
 800abfe:	460c      	mov	r4, r1
 800ac00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac04:	2900      	cmp	r1, #0
 800ac06:	b096      	sub	sp, #88	@ 0x58
 800ac08:	4615      	mov	r5, r2
 800ac0a:	461e      	mov	r6, r3
 800ac0c:	da0d      	bge.n	800ac2a <__swhatbuf_r+0x2e>
 800ac0e:	89a3      	ldrh	r3, [r4, #12]
 800ac10:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ac14:	f04f 0100 	mov.w	r1, #0
 800ac18:	bf14      	ite	ne
 800ac1a:	2340      	movne	r3, #64	@ 0x40
 800ac1c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ac20:	2000      	movs	r0, #0
 800ac22:	6031      	str	r1, [r6, #0]
 800ac24:	602b      	str	r3, [r5, #0]
 800ac26:	b016      	add	sp, #88	@ 0x58
 800ac28:	bd70      	pop	{r4, r5, r6, pc}
 800ac2a:	466a      	mov	r2, sp
 800ac2c:	f000 f848 	bl	800acc0 <_fstat_r>
 800ac30:	2800      	cmp	r0, #0
 800ac32:	dbec      	blt.n	800ac0e <__swhatbuf_r+0x12>
 800ac34:	9901      	ldr	r1, [sp, #4]
 800ac36:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ac3a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ac3e:	4259      	negs	r1, r3
 800ac40:	4159      	adcs	r1, r3
 800ac42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac46:	e7eb      	b.n	800ac20 <__swhatbuf_r+0x24>

0800ac48 <__smakebuf_r>:
 800ac48:	898b      	ldrh	r3, [r1, #12]
 800ac4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac4c:	079d      	lsls	r5, r3, #30
 800ac4e:	4606      	mov	r6, r0
 800ac50:	460c      	mov	r4, r1
 800ac52:	d507      	bpl.n	800ac64 <__smakebuf_r+0x1c>
 800ac54:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ac58:	6023      	str	r3, [r4, #0]
 800ac5a:	6123      	str	r3, [r4, #16]
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	6163      	str	r3, [r4, #20]
 800ac60:	b003      	add	sp, #12
 800ac62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac64:	ab01      	add	r3, sp, #4
 800ac66:	466a      	mov	r2, sp
 800ac68:	f7ff ffc8 	bl	800abfc <__swhatbuf_r>
 800ac6c:	9f00      	ldr	r7, [sp, #0]
 800ac6e:	4605      	mov	r5, r0
 800ac70:	4639      	mov	r1, r7
 800ac72:	4630      	mov	r0, r6
 800ac74:	f7fd fbe0 	bl	8008438 <_malloc_r>
 800ac78:	b948      	cbnz	r0, 800ac8e <__smakebuf_r+0x46>
 800ac7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac7e:	059a      	lsls	r2, r3, #22
 800ac80:	d4ee      	bmi.n	800ac60 <__smakebuf_r+0x18>
 800ac82:	f023 0303 	bic.w	r3, r3, #3
 800ac86:	f043 0302 	orr.w	r3, r3, #2
 800ac8a:	81a3      	strh	r3, [r4, #12]
 800ac8c:	e7e2      	b.n	800ac54 <__smakebuf_r+0xc>
 800ac8e:	89a3      	ldrh	r3, [r4, #12]
 800ac90:	6020      	str	r0, [r4, #0]
 800ac92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac96:	81a3      	strh	r3, [r4, #12]
 800ac98:	9b01      	ldr	r3, [sp, #4]
 800ac9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ac9e:	b15b      	cbz	r3, 800acb8 <__smakebuf_r+0x70>
 800aca0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aca4:	4630      	mov	r0, r6
 800aca6:	f000 f81d 	bl	800ace4 <_isatty_r>
 800acaa:	b128      	cbz	r0, 800acb8 <__smakebuf_r+0x70>
 800acac:	89a3      	ldrh	r3, [r4, #12]
 800acae:	f023 0303 	bic.w	r3, r3, #3
 800acb2:	f043 0301 	orr.w	r3, r3, #1
 800acb6:	81a3      	strh	r3, [r4, #12]
 800acb8:	89a3      	ldrh	r3, [r4, #12]
 800acba:	431d      	orrs	r5, r3
 800acbc:	81a5      	strh	r5, [r4, #12]
 800acbe:	e7cf      	b.n	800ac60 <__smakebuf_r+0x18>

0800acc0 <_fstat_r>:
 800acc0:	b538      	push	{r3, r4, r5, lr}
 800acc2:	4d07      	ldr	r5, [pc, #28]	@ (800ace0 <_fstat_r+0x20>)
 800acc4:	2300      	movs	r3, #0
 800acc6:	4604      	mov	r4, r0
 800acc8:	4608      	mov	r0, r1
 800acca:	4611      	mov	r1, r2
 800accc:	602b      	str	r3, [r5, #0]
 800acce:	f7f8 f94d 	bl	8002f6c <_fstat>
 800acd2:	1c43      	adds	r3, r0, #1
 800acd4:	d102      	bne.n	800acdc <_fstat_r+0x1c>
 800acd6:	682b      	ldr	r3, [r5, #0]
 800acd8:	b103      	cbz	r3, 800acdc <_fstat_r+0x1c>
 800acda:	6023      	str	r3, [r4, #0]
 800acdc:	bd38      	pop	{r3, r4, r5, pc}
 800acde:	bf00      	nop
 800ace0:	20000924 	.word	0x20000924

0800ace4 <_isatty_r>:
 800ace4:	b538      	push	{r3, r4, r5, lr}
 800ace6:	4d06      	ldr	r5, [pc, #24]	@ (800ad00 <_isatty_r+0x1c>)
 800ace8:	2300      	movs	r3, #0
 800acea:	4604      	mov	r4, r0
 800acec:	4608      	mov	r0, r1
 800acee:	602b      	str	r3, [r5, #0]
 800acf0:	f7f8 f94c 	bl	8002f8c <_isatty>
 800acf4:	1c43      	adds	r3, r0, #1
 800acf6:	d102      	bne.n	800acfe <_isatty_r+0x1a>
 800acf8:	682b      	ldr	r3, [r5, #0]
 800acfa:	b103      	cbz	r3, 800acfe <_isatty_r+0x1a>
 800acfc:	6023      	str	r3, [r4, #0]
 800acfe:	bd38      	pop	{r3, r4, r5, pc}
 800ad00:	20000924 	.word	0x20000924

0800ad04 <pow>:
 800ad04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad06:	ed2d 8b02 	vpush	{d8}
 800ad0a:	eeb0 8a40 	vmov.f32	s16, s0
 800ad0e:	eef0 8a60 	vmov.f32	s17, s1
 800ad12:	ec55 4b11 	vmov	r4, r5, d1
 800ad16:	f000 fb5f 	bl	800b3d8 <__ieee754_pow>
 800ad1a:	4622      	mov	r2, r4
 800ad1c:	462b      	mov	r3, r5
 800ad1e:	4620      	mov	r0, r4
 800ad20:	4629      	mov	r1, r5
 800ad22:	ec57 6b10 	vmov	r6, r7, d0
 800ad26:	f7f5 ff01 	bl	8000b2c <__aeabi_dcmpun>
 800ad2a:	2800      	cmp	r0, #0
 800ad2c:	d13b      	bne.n	800ada6 <pow+0xa2>
 800ad2e:	ec51 0b18 	vmov	r0, r1, d8
 800ad32:	2200      	movs	r2, #0
 800ad34:	2300      	movs	r3, #0
 800ad36:	f7f5 fec7 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad3a:	b1b8      	cbz	r0, 800ad6c <pow+0x68>
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	2300      	movs	r3, #0
 800ad40:	4620      	mov	r0, r4
 800ad42:	4629      	mov	r1, r5
 800ad44:	f7f5 fec0 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad48:	2800      	cmp	r0, #0
 800ad4a:	d146      	bne.n	800adda <pow+0xd6>
 800ad4c:	ec45 4b10 	vmov	d0, r4, r5
 800ad50:	f000 fa16 	bl	800b180 <finite>
 800ad54:	b338      	cbz	r0, 800ada6 <pow+0xa2>
 800ad56:	2200      	movs	r2, #0
 800ad58:	2300      	movs	r3, #0
 800ad5a:	4620      	mov	r0, r4
 800ad5c:	4629      	mov	r1, r5
 800ad5e:	f7f5 febd 	bl	8000adc <__aeabi_dcmplt>
 800ad62:	b300      	cbz	r0, 800ada6 <pow+0xa2>
 800ad64:	f7fc fc64 	bl	8007630 <__errno>
 800ad68:	2322      	movs	r3, #34	@ 0x22
 800ad6a:	e01b      	b.n	800ada4 <pow+0xa0>
 800ad6c:	ec47 6b10 	vmov	d0, r6, r7
 800ad70:	f000 fa06 	bl	800b180 <finite>
 800ad74:	b9e0      	cbnz	r0, 800adb0 <pow+0xac>
 800ad76:	eeb0 0a48 	vmov.f32	s0, s16
 800ad7a:	eef0 0a68 	vmov.f32	s1, s17
 800ad7e:	f000 f9ff 	bl	800b180 <finite>
 800ad82:	b1a8      	cbz	r0, 800adb0 <pow+0xac>
 800ad84:	ec45 4b10 	vmov	d0, r4, r5
 800ad88:	f000 f9fa 	bl	800b180 <finite>
 800ad8c:	b180      	cbz	r0, 800adb0 <pow+0xac>
 800ad8e:	4632      	mov	r2, r6
 800ad90:	463b      	mov	r3, r7
 800ad92:	4630      	mov	r0, r6
 800ad94:	4639      	mov	r1, r7
 800ad96:	f7f5 fec9 	bl	8000b2c <__aeabi_dcmpun>
 800ad9a:	2800      	cmp	r0, #0
 800ad9c:	d0e2      	beq.n	800ad64 <pow+0x60>
 800ad9e:	f7fc fc47 	bl	8007630 <__errno>
 800ada2:	2321      	movs	r3, #33	@ 0x21
 800ada4:	6003      	str	r3, [r0, #0]
 800ada6:	ecbd 8b02 	vpop	{d8}
 800adaa:	ec47 6b10 	vmov	d0, r6, r7
 800adae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800adb0:	2200      	movs	r2, #0
 800adb2:	2300      	movs	r3, #0
 800adb4:	4630      	mov	r0, r6
 800adb6:	4639      	mov	r1, r7
 800adb8:	f7f5 fe86 	bl	8000ac8 <__aeabi_dcmpeq>
 800adbc:	2800      	cmp	r0, #0
 800adbe:	d0f2      	beq.n	800ada6 <pow+0xa2>
 800adc0:	eeb0 0a48 	vmov.f32	s0, s16
 800adc4:	eef0 0a68 	vmov.f32	s1, s17
 800adc8:	f000 f9da 	bl	800b180 <finite>
 800adcc:	2800      	cmp	r0, #0
 800adce:	d0ea      	beq.n	800ada6 <pow+0xa2>
 800add0:	ec45 4b10 	vmov	d0, r4, r5
 800add4:	f000 f9d4 	bl	800b180 <finite>
 800add8:	e7c3      	b.n	800ad62 <pow+0x5e>
 800adda:	4f01      	ldr	r7, [pc, #4]	@ (800ade0 <pow+0xdc>)
 800addc:	2600      	movs	r6, #0
 800adde:	e7e2      	b.n	800ada6 <pow+0xa2>
 800ade0:	3ff00000 	.word	0x3ff00000

0800ade4 <sqrt>:
 800ade4:	b538      	push	{r3, r4, r5, lr}
 800ade6:	ed2d 8b02 	vpush	{d8}
 800adea:	ec55 4b10 	vmov	r4, r5, d0
 800adee:	f000 f9d3 	bl	800b198 <__ieee754_sqrt>
 800adf2:	4622      	mov	r2, r4
 800adf4:	462b      	mov	r3, r5
 800adf6:	4620      	mov	r0, r4
 800adf8:	4629      	mov	r1, r5
 800adfa:	eeb0 8a40 	vmov.f32	s16, s0
 800adfe:	eef0 8a60 	vmov.f32	s17, s1
 800ae02:	f7f5 fe93 	bl	8000b2c <__aeabi_dcmpun>
 800ae06:	b990      	cbnz	r0, 800ae2e <sqrt+0x4a>
 800ae08:	2200      	movs	r2, #0
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	4620      	mov	r0, r4
 800ae0e:	4629      	mov	r1, r5
 800ae10:	f7f5 fe64 	bl	8000adc <__aeabi_dcmplt>
 800ae14:	b158      	cbz	r0, 800ae2e <sqrt+0x4a>
 800ae16:	f7fc fc0b 	bl	8007630 <__errno>
 800ae1a:	2321      	movs	r3, #33	@ 0x21
 800ae1c:	6003      	str	r3, [r0, #0]
 800ae1e:	2200      	movs	r2, #0
 800ae20:	2300      	movs	r3, #0
 800ae22:	4610      	mov	r0, r2
 800ae24:	4619      	mov	r1, r3
 800ae26:	f7f5 fd11 	bl	800084c <__aeabi_ddiv>
 800ae2a:	ec41 0b18 	vmov	d8, r0, r1
 800ae2e:	eeb0 0a48 	vmov.f32	s0, s16
 800ae32:	eef0 0a68 	vmov.f32	s1, s17
 800ae36:	ecbd 8b02 	vpop	{d8}
 800ae3a:	bd38      	pop	{r3, r4, r5, pc}
 800ae3c:	0000      	movs	r0, r0
	...

0800ae40 <atan>:
 800ae40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae44:	ec55 4b10 	vmov	r4, r5, d0
 800ae48:	4bbf      	ldr	r3, [pc, #764]	@ (800b148 <atan+0x308>)
 800ae4a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800ae4e:	429e      	cmp	r6, r3
 800ae50:	46ab      	mov	fp, r5
 800ae52:	d918      	bls.n	800ae86 <atan+0x46>
 800ae54:	4bbd      	ldr	r3, [pc, #756]	@ (800b14c <atan+0x30c>)
 800ae56:	429e      	cmp	r6, r3
 800ae58:	d801      	bhi.n	800ae5e <atan+0x1e>
 800ae5a:	d109      	bne.n	800ae70 <atan+0x30>
 800ae5c:	b144      	cbz	r4, 800ae70 <atan+0x30>
 800ae5e:	4622      	mov	r2, r4
 800ae60:	462b      	mov	r3, r5
 800ae62:	4620      	mov	r0, r4
 800ae64:	4629      	mov	r1, r5
 800ae66:	f7f5 fa11 	bl	800028c <__adddf3>
 800ae6a:	4604      	mov	r4, r0
 800ae6c:	460d      	mov	r5, r1
 800ae6e:	e006      	b.n	800ae7e <atan+0x3e>
 800ae70:	f1bb 0f00 	cmp.w	fp, #0
 800ae74:	f340 812b 	ble.w	800b0ce <atan+0x28e>
 800ae78:	a597      	add	r5, pc, #604	@ (adr r5, 800b0d8 <atan+0x298>)
 800ae7a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ae7e:	ec45 4b10 	vmov	d0, r4, r5
 800ae82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae86:	4bb2      	ldr	r3, [pc, #712]	@ (800b150 <atan+0x310>)
 800ae88:	429e      	cmp	r6, r3
 800ae8a:	d813      	bhi.n	800aeb4 <atan+0x74>
 800ae8c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800ae90:	429e      	cmp	r6, r3
 800ae92:	d80c      	bhi.n	800aeae <atan+0x6e>
 800ae94:	a392      	add	r3, pc, #584	@ (adr r3, 800b0e0 <atan+0x2a0>)
 800ae96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae9a:	4620      	mov	r0, r4
 800ae9c:	4629      	mov	r1, r5
 800ae9e:	f7f5 f9f5 	bl	800028c <__adddf3>
 800aea2:	4bac      	ldr	r3, [pc, #688]	@ (800b154 <atan+0x314>)
 800aea4:	2200      	movs	r2, #0
 800aea6:	f7f5 fe37 	bl	8000b18 <__aeabi_dcmpgt>
 800aeaa:	2800      	cmp	r0, #0
 800aeac:	d1e7      	bne.n	800ae7e <atan+0x3e>
 800aeae:	f04f 3aff 	mov.w	sl, #4294967295
 800aeb2:	e029      	b.n	800af08 <atan+0xc8>
 800aeb4:	f000 f95c 	bl	800b170 <fabs>
 800aeb8:	4ba7      	ldr	r3, [pc, #668]	@ (800b158 <atan+0x318>)
 800aeba:	429e      	cmp	r6, r3
 800aebc:	ec55 4b10 	vmov	r4, r5, d0
 800aec0:	f200 80bc 	bhi.w	800b03c <atan+0x1fc>
 800aec4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800aec8:	429e      	cmp	r6, r3
 800aeca:	f200 809e 	bhi.w	800b00a <atan+0x1ca>
 800aece:	4622      	mov	r2, r4
 800aed0:	462b      	mov	r3, r5
 800aed2:	4620      	mov	r0, r4
 800aed4:	4629      	mov	r1, r5
 800aed6:	f7f5 f9d9 	bl	800028c <__adddf3>
 800aeda:	4b9e      	ldr	r3, [pc, #632]	@ (800b154 <atan+0x314>)
 800aedc:	2200      	movs	r2, #0
 800aede:	f7f5 f9d3 	bl	8000288 <__aeabi_dsub>
 800aee2:	2200      	movs	r2, #0
 800aee4:	4606      	mov	r6, r0
 800aee6:	460f      	mov	r7, r1
 800aee8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800aeec:	4620      	mov	r0, r4
 800aeee:	4629      	mov	r1, r5
 800aef0:	f7f5 f9cc 	bl	800028c <__adddf3>
 800aef4:	4602      	mov	r2, r0
 800aef6:	460b      	mov	r3, r1
 800aef8:	4630      	mov	r0, r6
 800aefa:	4639      	mov	r1, r7
 800aefc:	f7f5 fca6 	bl	800084c <__aeabi_ddiv>
 800af00:	f04f 0a00 	mov.w	sl, #0
 800af04:	4604      	mov	r4, r0
 800af06:	460d      	mov	r5, r1
 800af08:	4622      	mov	r2, r4
 800af0a:	462b      	mov	r3, r5
 800af0c:	4620      	mov	r0, r4
 800af0e:	4629      	mov	r1, r5
 800af10:	f7f5 fb72 	bl	80005f8 <__aeabi_dmul>
 800af14:	4602      	mov	r2, r0
 800af16:	460b      	mov	r3, r1
 800af18:	4680      	mov	r8, r0
 800af1a:	4689      	mov	r9, r1
 800af1c:	f7f5 fb6c 	bl	80005f8 <__aeabi_dmul>
 800af20:	a371      	add	r3, pc, #452	@ (adr r3, 800b0e8 <atan+0x2a8>)
 800af22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af26:	4606      	mov	r6, r0
 800af28:	460f      	mov	r7, r1
 800af2a:	f7f5 fb65 	bl	80005f8 <__aeabi_dmul>
 800af2e:	a370      	add	r3, pc, #448	@ (adr r3, 800b0f0 <atan+0x2b0>)
 800af30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af34:	f7f5 f9aa 	bl	800028c <__adddf3>
 800af38:	4632      	mov	r2, r6
 800af3a:	463b      	mov	r3, r7
 800af3c:	f7f5 fb5c 	bl	80005f8 <__aeabi_dmul>
 800af40:	a36d      	add	r3, pc, #436	@ (adr r3, 800b0f8 <atan+0x2b8>)
 800af42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af46:	f7f5 f9a1 	bl	800028c <__adddf3>
 800af4a:	4632      	mov	r2, r6
 800af4c:	463b      	mov	r3, r7
 800af4e:	f7f5 fb53 	bl	80005f8 <__aeabi_dmul>
 800af52:	a36b      	add	r3, pc, #428	@ (adr r3, 800b100 <atan+0x2c0>)
 800af54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af58:	f7f5 f998 	bl	800028c <__adddf3>
 800af5c:	4632      	mov	r2, r6
 800af5e:	463b      	mov	r3, r7
 800af60:	f7f5 fb4a 	bl	80005f8 <__aeabi_dmul>
 800af64:	a368      	add	r3, pc, #416	@ (adr r3, 800b108 <atan+0x2c8>)
 800af66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af6a:	f7f5 f98f 	bl	800028c <__adddf3>
 800af6e:	4632      	mov	r2, r6
 800af70:	463b      	mov	r3, r7
 800af72:	f7f5 fb41 	bl	80005f8 <__aeabi_dmul>
 800af76:	a366      	add	r3, pc, #408	@ (adr r3, 800b110 <atan+0x2d0>)
 800af78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af7c:	f7f5 f986 	bl	800028c <__adddf3>
 800af80:	4642      	mov	r2, r8
 800af82:	464b      	mov	r3, r9
 800af84:	f7f5 fb38 	bl	80005f8 <__aeabi_dmul>
 800af88:	a363      	add	r3, pc, #396	@ (adr r3, 800b118 <atan+0x2d8>)
 800af8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af8e:	4680      	mov	r8, r0
 800af90:	4689      	mov	r9, r1
 800af92:	4630      	mov	r0, r6
 800af94:	4639      	mov	r1, r7
 800af96:	f7f5 fb2f 	bl	80005f8 <__aeabi_dmul>
 800af9a:	a361      	add	r3, pc, #388	@ (adr r3, 800b120 <atan+0x2e0>)
 800af9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa0:	f7f5 f972 	bl	8000288 <__aeabi_dsub>
 800afa4:	4632      	mov	r2, r6
 800afa6:	463b      	mov	r3, r7
 800afa8:	f7f5 fb26 	bl	80005f8 <__aeabi_dmul>
 800afac:	a35e      	add	r3, pc, #376	@ (adr r3, 800b128 <atan+0x2e8>)
 800afae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb2:	f7f5 f969 	bl	8000288 <__aeabi_dsub>
 800afb6:	4632      	mov	r2, r6
 800afb8:	463b      	mov	r3, r7
 800afba:	f7f5 fb1d 	bl	80005f8 <__aeabi_dmul>
 800afbe:	a35c      	add	r3, pc, #368	@ (adr r3, 800b130 <atan+0x2f0>)
 800afc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afc4:	f7f5 f960 	bl	8000288 <__aeabi_dsub>
 800afc8:	4632      	mov	r2, r6
 800afca:	463b      	mov	r3, r7
 800afcc:	f7f5 fb14 	bl	80005f8 <__aeabi_dmul>
 800afd0:	a359      	add	r3, pc, #356	@ (adr r3, 800b138 <atan+0x2f8>)
 800afd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd6:	f7f5 f957 	bl	8000288 <__aeabi_dsub>
 800afda:	4632      	mov	r2, r6
 800afdc:	463b      	mov	r3, r7
 800afde:	f7f5 fb0b 	bl	80005f8 <__aeabi_dmul>
 800afe2:	4602      	mov	r2, r0
 800afe4:	460b      	mov	r3, r1
 800afe6:	4640      	mov	r0, r8
 800afe8:	4649      	mov	r1, r9
 800afea:	f7f5 f94f 	bl	800028c <__adddf3>
 800afee:	4622      	mov	r2, r4
 800aff0:	462b      	mov	r3, r5
 800aff2:	f7f5 fb01 	bl	80005f8 <__aeabi_dmul>
 800aff6:	f1ba 3fff 	cmp.w	sl, #4294967295
 800affa:	4602      	mov	r2, r0
 800affc:	460b      	mov	r3, r1
 800affe:	d148      	bne.n	800b092 <atan+0x252>
 800b000:	4620      	mov	r0, r4
 800b002:	4629      	mov	r1, r5
 800b004:	f7f5 f940 	bl	8000288 <__aeabi_dsub>
 800b008:	e72f      	b.n	800ae6a <atan+0x2a>
 800b00a:	4b52      	ldr	r3, [pc, #328]	@ (800b154 <atan+0x314>)
 800b00c:	2200      	movs	r2, #0
 800b00e:	4620      	mov	r0, r4
 800b010:	4629      	mov	r1, r5
 800b012:	f7f5 f939 	bl	8000288 <__aeabi_dsub>
 800b016:	4b4f      	ldr	r3, [pc, #316]	@ (800b154 <atan+0x314>)
 800b018:	4606      	mov	r6, r0
 800b01a:	460f      	mov	r7, r1
 800b01c:	2200      	movs	r2, #0
 800b01e:	4620      	mov	r0, r4
 800b020:	4629      	mov	r1, r5
 800b022:	f7f5 f933 	bl	800028c <__adddf3>
 800b026:	4602      	mov	r2, r0
 800b028:	460b      	mov	r3, r1
 800b02a:	4630      	mov	r0, r6
 800b02c:	4639      	mov	r1, r7
 800b02e:	f7f5 fc0d 	bl	800084c <__aeabi_ddiv>
 800b032:	f04f 0a01 	mov.w	sl, #1
 800b036:	4604      	mov	r4, r0
 800b038:	460d      	mov	r5, r1
 800b03a:	e765      	b.n	800af08 <atan+0xc8>
 800b03c:	4b47      	ldr	r3, [pc, #284]	@ (800b15c <atan+0x31c>)
 800b03e:	429e      	cmp	r6, r3
 800b040:	d21c      	bcs.n	800b07c <atan+0x23c>
 800b042:	4b47      	ldr	r3, [pc, #284]	@ (800b160 <atan+0x320>)
 800b044:	2200      	movs	r2, #0
 800b046:	4620      	mov	r0, r4
 800b048:	4629      	mov	r1, r5
 800b04a:	f7f5 f91d 	bl	8000288 <__aeabi_dsub>
 800b04e:	4b44      	ldr	r3, [pc, #272]	@ (800b160 <atan+0x320>)
 800b050:	4606      	mov	r6, r0
 800b052:	460f      	mov	r7, r1
 800b054:	2200      	movs	r2, #0
 800b056:	4620      	mov	r0, r4
 800b058:	4629      	mov	r1, r5
 800b05a:	f7f5 facd 	bl	80005f8 <__aeabi_dmul>
 800b05e:	4b3d      	ldr	r3, [pc, #244]	@ (800b154 <atan+0x314>)
 800b060:	2200      	movs	r2, #0
 800b062:	f7f5 f913 	bl	800028c <__adddf3>
 800b066:	4602      	mov	r2, r0
 800b068:	460b      	mov	r3, r1
 800b06a:	4630      	mov	r0, r6
 800b06c:	4639      	mov	r1, r7
 800b06e:	f7f5 fbed 	bl	800084c <__aeabi_ddiv>
 800b072:	f04f 0a02 	mov.w	sl, #2
 800b076:	4604      	mov	r4, r0
 800b078:	460d      	mov	r5, r1
 800b07a:	e745      	b.n	800af08 <atan+0xc8>
 800b07c:	4622      	mov	r2, r4
 800b07e:	462b      	mov	r3, r5
 800b080:	4938      	ldr	r1, [pc, #224]	@ (800b164 <atan+0x324>)
 800b082:	2000      	movs	r0, #0
 800b084:	f7f5 fbe2 	bl	800084c <__aeabi_ddiv>
 800b088:	f04f 0a03 	mov.w	sl, #3
 800b08c:	4604      	mov	r4, r0
 800b08e:	460d      	mov	r5, r1
 800b090:	e73a      	b.n	800af08 <atan+0xc8>
 800b092:	4b35      	ldr	r3, [pc, #212]	@ (800b168 <atan+0x328>)
 800b094:	4e35      	ldr	r6, [pc, #212]	@ (800b16c <atan+0x32c>)
 800b096:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b09e:	f7f5 f8f3 	bl	8000288 <__aeabi_dsub>
 800b0a2:	4622      	mov	r2, r4
 800b0a4:	462b      	mov	r3, r5
 800b0a6:	f7f5 f8ef 	bl	8000288 <__aeabi_dsub>
 800b0aa:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800b0ae:	4602      	mov	r2, r0
 800b0b0:	460b      	mov	r3, r1
 800b0b2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b0b6:	f7f5 f8e7 	bl	8000288 <__aeabi_dsub>
 800b0ba:	f1bb 0f00 	cmp.w	fp, #0
 800b0be:	4604      	mov	r4, r0
 800b0c0:	460d      	mov	r5, r1
 800b0c2:	f6bf aedc 	bge.w	800ae7e <atan+0x3e>
 800b0c6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b0ca:	461d      	mov	r5, r3
 800b0cc:	e6d7      	b.n	800ae7e <atan+0x3e>
 800b0ce:	a51c      	add	r5, pc, #112	@ (adr r5, 800b140 <atan+0x300>)
 800b0d0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b0d4:	e6d3      	b.n	800ae7e <atan+0x3e>
 800b0d6:	bf00      	nop
 800b0d8:	54442d18 	.word	0x54442d18
 800b0dc:	3ff921fb 	.word	0x3ff921fb
 800b0e0:	8800759c 	.word	0x8800759c
 800b0e4:	7e37e43c 	.word	0x7e37e43c
 800b0e8:	e322da11 	.word	0xe322da11
 800b0ec:	3f90ad3a 	.word	0x3f90ad3a
 800b0f0:	24760deb 	.word	0x24760deb
 800b0f4:	3fa97b4b 	.word	0x3fa97b4b
 800b0f8:	a0d03d51 	.word	0xa0d03d51
 800b0fc:	3fb10d66 	.word	0x3fb10d66
 800b100:	c54c206e 	.word	0xc54c206e
 800b104:	3fb745cd 	.word	0x3fb745cd
 800b108:	920083ff 	.word	0x920083ff
 800b10c:	3fc24924 	.word	0x3fc24924
 800b110:	5555550d 	.word	0x5555550d
 800b114:	3fd55555 	.word	0x3fd55555
 800b118:	2c6a6c2f 	.word	0x2c6a6c2f
 800b11c:	bfa2b444 	.word	0xbfa2b444
 800b120:	52defd9a 	.word	0x52defd9a
 800b124:	3fadde2d 	.word	0x3fadde2d
 800b128:	af749a6d 	.word	0xaf749a6d
 800b12c:	3fb3b0f2 	.word	0x3fb3b0f2
 800b130:	fe231671 	.word	0xfe231671
 800b134:	3fbc71c6 	.word	0x3fbc71c6
 800b138:	9998ebc4 	.word	0x9998ebc4
 800b13c:	3fc99999 	.word	0x3fc99999
 800b140:	54442d18 	.word	0x54442d18
 800b144:	bff921fb 	.word	0xbff921fb
 800b148:	440fffff 	.word	0x440fffff
 800b14c:	7ff00000 	.word	0x7ff00000
 800b150:	3fdbffff 	.word	0x3fdbffff
 800b154:	3ff00000 	.word	0x3ff00000
 800b158:	3ff2ffff 	.word	0x3ff2ffff
 800b15c:	40038000 	.word	0x40038000
 800b160:	3ff80000 	.word	0x3ff80000
 800b164:	bff00000 	.word	0xbff00000
 800b168:	0800d4b8 	.word	0x0800d4b8
 800b16c:	0800d4d8 	.word	0x0800d4d8

0800b170 <fabs>:
 800b170:	ec51 0b10 	vmov	r0, r1, d0
 800b174:	4602      	mov	r2, r0
 800b176:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b17a:	ec43 2b10 	vmov	d0, r2, r3
 800b17e:	4770      	bx	lr

0800b180 <finite>:
 800b180:	b082      	sub	sp, #8
 800b182:	ed8d 0b00 	vstr	d0, [sp]
 800b186:	9801      	ldr	r0, [sp, #4]
 800b188:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800b18c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800b190:	0fc0      	lsrs	r0, r0, #31
 800b192:	b002      	add	sp, #8
 800b194:	4770      	bx	lr
	...

0800b198 <__ieee754_sqrt>:
 800b198:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b19c:	4a68      	ldr	r2, [pc, #416]	@ (800b340 <__ieee754_sqrt+0x1a8>)
 800b19e:	ec55 4b10 	vmov	r4, r5, d0
 800b1a2:	43aa      	bics	r2, r5
 800b1a4:	462b      	mov	r3, r5
 800b1a6:	4621      	mov	r1, r4
 800b1a8:	d110      	bne.n	800b1cc <__ieee754_sqrt+0x34>
 800b1aa:	4622      	mov	r2, r4
 800b1ac:	4620      	mov	r0, r4
 800b1ae:	4629      	mov	r1, r5
 800b1b0:	f7f5 fa22 	bl	80005f8 <__aeabi_dmul>
 800b1b4:	4602      	mov	r2, r0
 800b1b6:	460b      	mov	r3, r1
 800b1b8:	4620      	mov	r0, r4
 800b1ba:	4629      	mov	r1, r5
 800b1bc:	f7f5 f866 	bl	800028c <__adddf3>
 800b1c0:	4604      	mov	r4, r0
 800b1c2:	460d      	mov	r5, r1
 800b1c4:	ec45 4b10 	vmov	d0, r4, r5
 800b1c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1cc:	2d00      	cmp	r5, #0
 800b1ce:	dc0e      	bgt.n	800b1ee <__ieee754_sqrt+0x56>
 800b1d0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800b1d4:	4322      	orrs	r2, r4
 800b1d6:	d0f5      	beq.n	800b1c4 <__ieee754_sqrt+0x2c>
 800b1d8:	b19d      	cbz	r5, 800b202 <__ieee754_sqrt+0x6a>
 800b1da:	4622      	mov	r2, r4
 800b1dc:	4620      	mov	r0, r4
 800b1de:	4629      	mov	r1, r5
 800b1e0:	f7f5 f852 	bl	8000288 <__aeabi_dsub>
 800b1e4:	4602      	mov	r2, r0
 800b1e6:	460b      	mov	r3, r1
 800b1e8:	f7f5 fb30 	bl	800084c <__aeabi_ddiv>
 800b1ec:	e7e8      	b.n	800b1c0 <__ieee754_sqrt+0x28>
 800b1ee:	152a      	asrs	r2, r5, #20
 800b1f0:	d115      	bne.n	800b21e <__ieee754_sqrt+0x86>
 800b1f2:	2000      	movs	r0, #0
 800b1f4:	e009      	b.n	800b20a <__ieee754_sqrt+0x72>
 800b1f6:	0acb      	lsrs	r3, r1, #11
 800b1f8:	3a15      	subs	r2, #21
 800b1fa:	0549      	lsls	r1, r1, #21
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d0fa      	beq.n	800b1f6 <__ieee754_sqrt+0x5e>
 800b200:	e7f7      	b.n	800b1f2 <__ieee754_sqrt+0x5a>
 800b202:	462a      	mov	r2, r5
 800b204:	e7fa      	b.n	800b1fc <__ieee754_sqrt+0x64>
 800b206:	005b      	lsls	r3, r3, #1
 800b208:	3001      	adds	r0, #1
 800b20a:	02dc      	lsls	r4, r3, #11
 800b20c:	d5fb      	bpl.n	800b206 <__ieee754_sqrt+0x6e>
 800b20e:	1e44      	subs	r4, r0, #1
 800b210:	1b12      	subs	r2, r2, r4
 800b212:	f1c0 0420 	rsb	r4, r0, #32
 800b216:	fa21 f404 	lsr.w	r4, r1, r4
 800b21a:	4323      	orrs	r3, r4
 800b21c:	4081      	lsls	r1, r0
 800b21e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b222:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800b226:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b22a:	07d2      	lsls	r2, r2, #31
 800b22c:	bf5c      	itt	pl
 800b22e:	005b      	lslpl	r3, r3, #1
 800b230:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800b234:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b238:	bf58      	it	pl
 800b23a:	0049      	lslpl	r1, r1, #1
 800b23c:	2600      	movs	r6, #0
 800b23e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800b242:	106d      	asrs	r5, r5, #1
 800b244:	0049      	lsls	r1, r1, #1
 800b246:	2016      	movs	r0, #22
 800b248:	4632      	mov	r2, r6
 800b24a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800b24e:	1917      	adds	r7, r2, r4
 800b250:	429f      	cmp	r7, r3
 800b252:	bfde      	ittt	le
 800b254:	193a      	addle	r2, r7, r4
 800b256:	1bdb      	suble	r3, r3, r7
 800b258:	1936      	addle	r6, r6, r4
 800b25a:	0fcf      	lsrs	r7, r1, #31
 800b25c:	3801      	subs	r0, #1
 800b25e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800b262:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b266:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b26a:	d1f0      	bne.n	800b24e <__ieee754_sqrt+0xb6>
 800b26c:	4604      	mov	r4, r0
 800b26e:	2720      	movs	r7, #32
 800b270:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800b274:	429a      	cmp	r2, r3
 800b276:	eb00 0e0c 	add.w	lr, r0, ip
 800b27a:	db02      	blt.n	800b282 <__ieee754_sqrt+0xea>
 800b27c:	d113      	bne.n	800b2a6 <__ieee754_sqrt+0x10e>
 800b27e:	458e      	cmp	lr, r1
 800b280:	d811      	bhi.n	800b2a6 <__ieee754_sqrt+0x10e>
 800b282:	f1be 0f00 	cmp.w	lr, #0
 800b286:	eb0e 000c 	add.w	r0, lr, ip
 800b28a:	da42      	bge.n	800b312 <__ieee754_sqrt+0x17a>
 800b28c:	2800      	cmp	r0, #0
 800b28e:	db40      	blt.n	800b312 <__ieee754_sqrt+0x17a>
 800b290:	f102 0801 	add.w	r8, r2, #1
 800b294:	1a9b      	subs	r3, r3, r2
 800b296:	458e      	cmp	lr, r1
 800b298:	bf88      	it	hi
 800b29a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b29e:	eba1 010e 	sub.w	r1, r1, lr
 800b2a2:	4464      	add	r4, ip
 800b2a4:	4642      	mov	r2, r8
 800b2a6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800b2aa:	3f01      	subs	r7, #1
 800b2ac:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800b2b0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b2b4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b2b8:	d1dc      	bne.n	800b274 <__ieee754_sqrt+0xdc>
 800b2ba:	4319      	orrs	r1, r3
 800b2bc:	d01b      	beq.n	800b2f6 <__ieee754_sqrt+0x15e>
 800b2be:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800b344 <__ieee754_sqrt+0x1ac>
 800b2c2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800b348 <__ieee754_sqrt+0x1b0>
 800b2c6:	e9da 0100 	ldrd	r0, r1, [sl]
 800b2ca:	e9db 2300 	ldrd	r2, r3, [fp]
 800b2ce:	f7f4 ffdb 	bl	8000288 <__aeabi_dsub>
 800b2d2:	e9da 8900 	ldrd	r8, r9, [sl]
 800b2d6:	4602      	mov	r2, r0
 800b2d8:	460b      	mov	r3, r1
 800b2da:	4640      	mov	r0, r8
 800b2dc:	4649      	mov	r1, r9
 800b2de:	f7f5 fc07 	bl	8000af0 <__aeabi_dcmple>
 800b2e2:	b140      	cbz	r0, 800b2f6 <__ieee754_sqrt+0x15e>
 800b2e4:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b2e8:	e9da 0100 	ldrd	r0, r1, [sl]
 800b2ec:	e9db 2300 	ldrd	r2, r3, [fp]
 800b2f0:	d111      	bne.n	800b316 <__ieee754_sqrt+0x17e>
 800b2f2:	3601      	adds	r6, #1
 800b2f4:	463c      	mov	r4, r7
 800b2f6:	1072      	asrs	r2, r6, #1
 800b2f8:	0863      	lsrs	r3, r4, #1
 800b2fa:	07f1      	lsls	r1, r6, #31
 800b2fc:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800b300:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800b304:	bf48      	it	mi
 800b306:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800b30a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800b30e:	4618      	mov	r0, r3
 800b310:	e756      	b.n	800b1c0 <__ieee754_sqrt+0x28>
 800b312:	4690      	mov	r8, r2
 800b314:	e7be      	b.n	800b294 <__ieee754_sqrt+0xfc>
 800b316:	f7f4 ffb9 	bl	800028c <__adddf3>
 800b31a:	e9da 8900 	ldrd	r8, r9, [sl]
 800b31e:	4602      	mov	r2, r0
 800b320:	460b      	mov	r3, r1
 800b322:	4640      	mov	r0, r8
 800b324:	4649      	mov	r1, r9
 800b326:	f7f5 fbd9 	bl	8000adc <__aeabi_dcmplt>
 800b32a:	b120      	cbz	r0, 800b336 <__ieee754_sqrt+0x19e>
 800b32c:	1ca0      	adds	r0, r4, #2
 800b32e:	bf08      	it	eq
 800b330:	3601      	addeq	r6, #1
 800b332:	3402      	adds	r4, #2
 800b334:	e7df      	b.n	800b2f6 <__ieee754_sqrt+0x15e>
 800b336:	1c63      	adds	r3, r4, #1
 800b338:	f023 0401 	bic.w	r4, r3, #1
 800b33c:	e7db      	b.n	800b2f6 <__ieee754_sqrt+0x15e>
 800b33e:	bf00      	nop
 800b340:	7ff00000 	.word	0x7ff00000
 800b344:	20000248 	.word	0x20000248
 800b348:	20000240 	.word	0x20000240

0800b34c <round>:
 800b34c:	ec51 0b10 	vmov	r0, r1, d0
 800b350:	b570      	push	{r4, r5, r6, lr}
 800b352:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800b356:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800b35a:	2a13      	cmp	r2, #19
 800b35c:	460b      	mov	r3, r1
 800b35e:	4605      	mov	r5, r0
 800b360:	dc1b      	bgt.n	800b39a <round+0x4e>
 800b362:	2a00      	cmp	r2, #0
 800b364:	da0b      	bge.n	800b37e <round+0x32>
 800b366:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800b36a:	3201      	adds	r2, #1
 800b36c:	bf04      	itt	eq
 800b36e:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800b372:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800b376:	2200      	movs	r2, #0
 800b378:	4619      	mov	r1, r3
 800b37a:	4610      	mov	r0, r2
 800b37c:	e015      	b.n	800b3aa <round+0x5e>
 800b37e:	4c15      	ldr	r4, [pc, #84]	@ (800b3d4 <round+0x88>)
 800b380:	4114      	asrs	r4, r2
 800b382:	ea04 0601 	and.w	r6, r4, r1
 800b386:	4306      	orrs	r6, r0
 800b388:	d00f      	beq.n	800b3aa <round+0x5e>
 800b38a:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800b38e:	fa41 f202 	asr.w	r2, r1, r2
 800b392:	4413      	add	r3, r2
 800b394:	ea23 0304 	bic.w	r3, r3, r4
 800b398:	e7ed      	b.n	800b376 <round+0x2a>
 800b39a:	2a33      	cmp	r2, #51	@ 0x33
 800b39c:	dd08      	ble.n	800b3b0 <round+0x64>
 800b39e:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800b3a2:	d102      	bne.n	800b3aa <round+0x5e>
 800b3a4:	4602      	mov	r2, r0
 800b3a6:	f7f4 ff71 	bl	800028c <__adddf3>
 800b3aa:	ec41 0b10 	vmov	d0, r0, r1
 800b3ae:	bd70      	pop	{r4, r5, r6, pc}
 800b3b0:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800b3b4:	f04f 34ff 	mov.w	r4, #4294967295
 800b3b8:	40f4      	lsrs	r4, r6
 800b3ba:	4204      	tst	r4, r0
 800b3bc:	d0f5      	beq.n	800b3aa <round+0x5e>
 800b3be:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800b3c2:	2201      	movs	r2, #1
 800b3c4:	408a      	lsls	r2, r1
 800b3c6:	1952      	adds	r2, r2, r5
 800b3c8:	bf28      	it	cs
 800b3ca:	3301      	addcs	r3, #1
 800b3cc:	ea22 0204 	bic.w	r2, r2, r4
 800b3d0:	e7d2      	b.n	800b378 <round+0x2c>
 800b3d2:	bf00      	nop
 800b3d4:	000fffff 	.word	0x000fffff

0800b3d8 <__ieee754_pow>:
 800b3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3dc:	b091      	sub	sp, #68	@ 0x44
 800b3de:	ed8d 1b00 	vstr	d1, [sp]
 800b3e2:	e9dd 1900 	ldrd	r1, r9, [sp]
 800b3e6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800b3ea:	ea5a 0001 	orrs.w	r0, sl, r1
 800b3ee:	ec57 6b10 	vmov	r6, r7, d0
 800b3f2:	d113      	bne.n	800b41c <__ieee754_pow+0x44>
 800b3f4:	19b3      	adds	r3, r6, r6
 800b3f6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800b3fa:	4152      	adcs	r2, r2
 800b3fc:	4298      	cmp	r0, r3
 800b3fe:	4b98      	ldr	r3, [pc, #608]	@ (800b660 <__ieee754_pow+0x288>)
 800b400:	4193      	sbcs	r3, r2
 800b402:	f080 84ea 	bcs.w	800bdda <__ieee754_pow+0xa02>
 800b406:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b40a:	4630      	mov	r0, r6
 800b40c:	4639      	mov	r1, r7
 800b40e:	f7f4 ff3d 	bl	800028c <__adddf3>
 800b412:	ec41 0b10 	vmov	d0, r0, r1
 800b416:	b011      	add	sp, #68	@ 0x44
 800b418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b41c:	4a91      	ldr	r2, [pc, #580]	@ (800b664 <__ieee754_pow+0x28c>)
 800b41e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b422:	4590      	cmp	r8, r2
 800b424:	463d      	mov	r5, r7
 800b426:	4633      	mov	r3, r6
 800b428:	d806      	bhi.n	800b438 <__ieee754_pow+0x60>
 800b42a:	d101      	bne.n	800b430 <__ieee754_pow+0x58>
 800b42c:	2e00      	cmp	r6, #0
 800b42e:	d1ea      	bne.n	800b406 <__ieee754_pow+0x2e>
 800b430:	4592      	cmp	sl, r2
 800b432:	d801      	bhi.n	800b438 <__ieee754_pow+0x60>
 800b434:	d10e      	bne.n	800b454 <__ieee754_pow+0x7c>
 800b436:	b169      	cbz	r1, 800b454 <__ieee754_pow+0x7c>
 800b438:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800b43c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800b440:	431d      	orrs	r5, r3
 800b442:	d1e0      	bne.n	800b406 <__ieee754_pow+0x2e>
 800b444:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b448:	18db      	adds	r3, r3, r3
 800b44a:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800b44e:	4152      	adcs	r2, r2
 800b450:	429d      	cmp	r5, r3
 800b452:	e7d4      	b.n	800b3fe <__ieee754_pow+0x26>
 800b454:	2d00      	cmp	r5, #0
 800b456:	46c3      	mov	fp, r8
 800b458:	da3a      	bge.n	800b4d0 <__ieee754_pow+0xf8>
 800b45a:	4a83      	ldr	r2, [pc, #524]	@ (800b668 <__ieee754_pow+0x290>)
 800b45c:	4592      	cmp	sl, r2
 800b45e:	d84d      	bhi.n	800b4fc <__ieee754_pow+0x124>
 800b460:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800b464:	4592      	cmp	sl, r2
 800b466:	f240 84c7 	bls.w	800bdf8 <__ieee754_pow+0xa20>
 800b46a:	ea4f 522a 	mov.w	r2, sl, asr #20
 800b46e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b472:	2a14      	cmp	r2, #20
 800b474:	dd0f      	ble.n	800b496 <__ieee754_pow+0xbe>
 800b476:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800b47a:	fa21 f402 	lsr.w	r4, r1, r2
 800b47e:	fa04 f202 	lsl.w	r2, r4, r2
 800b482:	428a      	cmp	r2, r1
 800b484:	f040 84b8 	bne.w	800bdf8 <__ieee754_pow+0xa20>
 800b488:	f004 0401 	and.w	r4, r4, #1
 800b48c:	f1c4 0402 	rsb	r4, r4, #2
 800b490:	2900      	cmp	r1, #0
 800b492:	d158      	bne.n	800b546 <__ieee754_pow+0x16e>
 800b494:	e00e      	b.n	800b4b4 <__ieee754_pow+0xdc>
 800b496:	2900      	cmp	r1, #0
 800b498:	d154      	bne.n	800b544 <__ieee754_pow+0x16c>
 800b49a:	f1c2 0214 	rsb	r2, r2, #20
 800b49e:	fa4a f402 	asr.w	r4, sl, r2
 800b4a2:	fa04 f202 	lsl.w	r2, r4, r2
 800b4a6:	4552      	cmp	r2, sl
 800b4a8:	f040 84a3 	bne.w	800bdf2 <__ieee754_pow+0xa1a>
 800b4ac:	f004 0401 	and.w	r4, r4, #1
 800b4b0:	f1c4 0402 	rsb	r4, r4, #2
 800b4b4:	4a6d      	ldr	r2, [pc, #436]	@ (800b66c <__ieee754_pow+0x294>)
 800b4b6:	4592      	cmp	sl, r2
 800b4b8:	d12e      	bne.n	800b518 <__ieee754_pow+0x140>
 800b4ba:	f1b9 0f00 	cmp.w	r9, #0
 800b4be:	f280 8494 	bge.w	800bdea <__ieee754_pow+0xa12>
 800b4c2:	496a      	ldr	r1, [pc, #424]	@ (800b66c <__ieee754_pow+0x294>)
 800b4c4:	4632      	mov	r2, r6
 800b4c6:	463b      	mov	r3, r7
 800b4c8:	2000      	movs	r0, #0
 800b4ca:	f7f5 f9bf 	bl	800084c <__aeabi_ddiv>
 800b4ce:	e7a0      	b.n	800b412 <__ieee754_pow+0x3a>
 800b4d0:	2400      	movs	r4, #0
 800b4d2:	bbc1      	cbnz	r1, 800b546 <__ieee754_pow+0x16e>
 800b4d4:	4a63      	ldr	r2, [pc, #396]	@ (800b664 <__ieee754_pow+0x28c>)
 800b4d6:	4592      	cmp	sl, r2
 800b4d8:	d1ec      	bne.n	800b4b4 <__ieee754_pow+0xdc>
 800b4da:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800b4de:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800b4e2:	431a      	orrs	r2, r3
 800b4e4:	f000 8479 	beq.w	800bdda <__ieee754_pow+0xa02>
 800b4e8:	4b61      	ldr	r3, [pc, #388]	@ (800b670 <__ieee754_pow+0x298>)
 800b4ea:	4598      	cmp	r8, r3
 800b4ec:	d908      	bls.n	800b500 <__ieee754_pow+0x128>
 800b4ee:	f1b9 0f00 	cmp.w	r9, #0
 800b4f2:	f2c0 8476 	blt.w	800bde2 <__ieee754_pow+0xa0a>
 800b4f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b4fa:	e78a      	b.n	800b412 <__ieee754_pow+0x3a>
 800b4fc:	2402      	movs	r4, #2
 800b4fe:	e7e8      	b.n	800b4d2 <__ieee754_pow+0xfa>
 800b500:	f1b9 0f00 	cmp.w	r9, #0
 800b504:	f04f 0000 	mov.w	r0, #0
 800b508:	f04f 0100 	mov.w	r1, #0
 800b50c:	da81      	bge.n	800b412 <__ieee754_pow+0x3a>
 800b50e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b512:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b516:	e77c      	b.n	800b412 <__ieee754_pow+0x3a>
 800b518:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800b51c:	d106      	bne.n	800b52c <__ieee754_pow+0x154>
 800b51e:	4632      	mov	r2, r6
 800b520:	463b      	mov	r3, r7
 800b522:	4630      	mov	r0, r6
 800b524:	4639      	mov	r1, r7
 800b526:	f7f5 f867 	bl	80005f8 <__aeabi_dmul>
 800b52a:	e772      	b.n	800b412 <__ieee754_pow+0x3a>
 800b52c:	4a51      	ldr	r2, [pc, #324]	@ (800b674 <__ieee754_pow+0x29c>)
 800b52e:	4591      	cmp	r9, r2
 800b530:	d109      	bne.n	800b546 <__ieee754_pow+0x16e>
 800b532:	2d00      	cmp	r5, #0
 800b534:	db07      	blt.n	800b546 <__ieee754_pow+0x16e>
 800b536:	ec47 6b10 	vmov	d0, r6, r7
 800b53a:	b011      	add	sp, #68	@ 0x44
 800b53c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b540:	f7ff be2a 	b.w	800b198 <__ieee754_sqrt>
 800b544:	2400      	movs	r4, #0
 800b546:	ec47 6b10 	vmov	d0, r6, r7
 800b54a:	9302      	str	r3, [sp, #8]
 800b54c:	f7ff fe10 	bl	800b170 <fabs>
 800b550:	9b02      	ldr	r3, [sp, #8]
 800b552:	ec51 0b10 	vmov	r0, r1, d0
 800b556:	bb53      	cbnz	r3, 800b5ae <__ieee754_pow+0x1d6>
 800b558:	4b44      	ldr	r3, [pc, #272]	@ (800b66c <__ieee754_pow+0x294>)
 800b55a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800b55e:	429a      	cmp	r2, r3
 800b560:	d002      	beq.n	800b568 <__ieee754_pow+0x190>
 800b562:	f1b8 0f00 	cmp.w	r8, #0
 800b566:	d122      	bne.n	800b5ae <__ieee754_pow+0x1d6>
 800b568:	f1b9 0f00 	cmp.w	r9, #0
 800b56c:	da05      	bge.n	800b57a <__ieee754_pow+0x1a2>
 800b56e:	4602      	mov	r2, r0
 800b570:	460b      	mov	r3, r1
 800b572:	2000      	movs	r0, #0
 800b574:	493d      	ldr	r1, [pc, #244]	@ (800b66c <__ieee754_pow+0x294>)
 800b576:	f7f5 f969 	bl	800084c <__aeabi_ddiv>
 800b57a:	2d00      	cmp	r5, #0
 800b57c:	f6bf af49 	bge.w	800b412 <__ieee754_pow+0x3a>
 800b580:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800b584:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800b588:	ea58 0804 	orrs.w	r8, r8, r4
 800b58c:	d108      	bne.n	800b5a0 <__ieee754_pow+0x1c8>
 800b58e:	4602      	mov	r2, r0
 800b590:	460b      	mov	r3, r1
 800b592:	4610      	mov	r0, r2
 800b594:	4619      	mov	r1, r3
 800b596:	f7f4 fe77 	bl	8000288 <__aeabi_dsub>
 800b59a:	4602      	mov	r2, r0
 800b59c:	460b      	mov	r3, r1
 800b59e:	e794      	b.n	800b4ca <__ieee754_pow+0xf2>
 800b5a0:	2c01      	cmp	r4, #1
 800b5a2:	f47f af36 	bne.w	800b412 <__ieee754_pow+0x3a>
 800b5a6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b5aa:	4619      	mov	r1, r3
 800b5ac:	e731      	b.n	800b412 <__ieee754_pow+0x3a>
 800b5ae:	0feb      	lsrs	r3, r5, #31
 800b5b0:	3b01      	subs	r3, #1
 800b5b2:	ea53 0204 	orrs.w	r2, r3, r4
 800b5b6:	d102      	bne.n	800b5be <__ieee754_pow+0x1e6>
 800b5b8:	4632      	mov	r2, r6
 800b5ba:	463b      	mov	r3, r7
 800b5bc:	e7e9      	b.n	800b592 <__ieee754_pow+0x1ba>
 800b5be:	3c01      	subs	r4, #1
 800b5c0:	431c      	orrs	r4, r3
 800b5c2:	d016      	beq.n	800b5f2 <__ieee754_pow+0x21a>
 800b5c4:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800b650 <__ieee754_pow+0x278>
 800b5c8:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800b5cc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b5d0:	f240 8112 	bls.w	800b7f8 <__ieee754_pow+0x420>
 800b5d4:	4b28      	ldr	r3, [pc, #160]	@ (800b678 <__ieee754_pow+0x2a0>)
 800b5d6:	459a      	cmp	sl, r3
 800b5d8:	4b25      	ldr	r3, [pc, #148]	@ (800b670 <__ieee754_pow+0x298>)
 800b5da:	d916      	bls.n	800b60a <__ieee754_pow+0x232>
 800b5dc:	4598      	cmp	r8, r3
 800b5de:	d80b      	bhi.n	800b5f8 <__ieee754_pow+0x220>
 800b5e0:	f1b9 0f00 	cmp.w	r9, #0
 800b5e4:	da0b      	bge.n	800b5fe <__ieee754_pow+0x226>
 800b5e6:	2000      	movs	r0, #0
 800b5e8:	b011      	add	sp, #68	@ 0x44
 800b5ea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5ee:	f000 bceb 	b.w	800bfc8 <__math_oflow>
 800b5f2:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800b658 <__ieee754_pow+0x280>
 800b5f6:	e7e7      	b.n	800b5c8 <__ieee754_pow+0x1f0>
 800b5f8:	f1b9 0f00 	cmp.w	r9, #0
 800b5fc:	dcf3      	bgt.n	800b5e6 <__ieee754_pow+0x20e>
 800b5fe:	2000      	movs	r0, #0
 800b600:	b011      	add	sp, #68	@ 0x44
 800b602:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b606:	f000 bcd7 	b.w	800bfb8 <__math_uflow>
 800b60a:	4598      	cmp	r8, r3
 800b60c:	d20c      	bcs.n	800b628 <__ieee754_pow+0x250>
 800b60e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b612:	2200      	movs	r2, #0
 800b614:	2300      	movs	r3, #0
 800b616:	f7f5 fa61 	bl	8000adc <__aeabi_dcmplt>
 800b61a:	3800      	subs	r0, #0
 800b61c:	bf18      	it	ne
 800b61e:	2001      	movne	r0, #1
 800b620:	f1b9 0f00 	cmp.w	r9, #0
 800b624:	daec      	bge.n	800b600 <__ieee754_pow+0x228>
 800b626:	e7df      	b.n	800b5e8 <__ieee754_pow+0x210>
 800b628:	4b10      	ldr	r3, [pc, #64]	@ (800b66c <__ieee754_pow+0x294>)
 800b62a:	4598      	cmp	r8, r3
 800b62c:	f04f 0200 	mov.w	r2, #0
 800b630:	d924      	bls.n	800b67c <__ieee754_pow+0x2a4>
 800b632:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b636:	2300      	movs	r3, #0
 800b638:	f7f5 fa50 	bl	8000adc <__aeabi_dcmplt>
 800b63c:	3800      	subs	r0, #0
 800b63e:	bf18      	it	ne
 800b640:	2001      	movne	r0, #1
 800b642:	f1b9 0f00 	cmp.w	r9, #0
 800b646:	dccf      	bgt.n	800b5e8 <__ieee754_pow+0x210>
 800b648:	e7da      	b.n	800b600 <__ieee754_pow+0x228>
 800b64a:	bf00      	nop
 800b64c:	f3af 8000 	nop.w
 800b650:	00000000 	.word	0x00000000
 800b654:	3ff00000 	.word	0x3ff00000
 800b658:	00000000 	.word	0x00000000
 800b65c:	bff00000 	.word	0xbff00000
 800b660:	fff00000 	.word	0xfff00000
 800b664:	7ff00000 	.word	0x7ff00000
 800b668:	433fffff 	.word	0x433fffff
 800b66c:	3ff00000 	.word	0x3ff00000
 800b670:	3fefffff 	.word	0x3fefffff
 800b674:	3fe00000 	.word	0x3fe00000
 800b678:	43f00000 	.word	0x43f00000
 800b67c:	4b5a      	ldr	r3, [pc, #360]	@ (800b7e8 <__ieee754_pow+0x410>)
 800b67e:	f7f4 fe03 	bl	8000288 <__aeabi_dsub>
 800b682:	a351      	add	r3, pc, #324	@ (adr r3, 800b7c8 <__ieee754_pow+0x3f0>)
 800b684:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b688:	4604      	mov	r4, r0
 800b68a:	460d      	mov	r5, r1
 800b68c:	f7f4 ffb4 	bl	80005f8 <__aeabi_dmul>
 800b690:	a34f      	add	r3, pc, #316	@ (adr r3, 800b7d0 <__ieee754_pow+0x3f8>)
 800b692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b696:	4606      	mov	r6, r0
 800b698:	460f      	mov	r7, r1
 800b69a:	4620      	mov	r0, r4
 800b69c:	4629      	mov	r1, r5
 800b69e:	f7f4 ffab 	bl	80005f8 <__aeabi_dmul>
 800b6a2:	4b52      	ldr	r3, [pc, #328]	@ (800b7ec <__ieee754_pow+0x414>)
 800b6a4:	4682      	mov	sl, r0
 800b6a6:	468b      	mov	fp, r1
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	4629      	mov	r1, r5
 800b6ae:	f7f4 ffa3 	bl	80005f8 <__aeabi_dmul>
 800b6b2:	4602      	mov	r2, r0
 800b6b4:	460b      	mov	r3, r1
 800b6b6:	a148      	add	r1, pc, #288	@ (adr r1, 800b7d8 <__ieee754_pow+0x400>)
 800b6b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6bc:	f7f4 fde4 	bl	8000288 <__aeabi_dsub>
 800b6c0:	4622      	mov	r2, r4
 800b6c2:	462b      	mov	r3, r5
 800b6c4:	f7f4 ff98 	bl	80005f8 <__aeabi_dmul>
 800b6c8:	4602      	mov	r2, r0
 800b6ca:	460b      	mov	r3, r1
 800b6cc:	2000      	movs	r0, #0
 800b6ce:	4948      	ldr	r1, [pc, #288]	@ (800b7f0 <__ieee754_pow+0x418>)
 800b6d0:	f7f4 fdda 	bl	8000288 <__aeabi_dsub>
 800b6d4:	4622      	mov	r2, r4
 800b6d6:	4680      	mov	r8, r0
 800b6d8:	4689      	mov	r9, r1
 800b6da:	462b      	mov	r3, r5
 800b6dc:	4620      	mov	r0, r4
 800b6de:	4629      	mov	r1, r5
 800b6e0:	f7f4 ff8a 	bl	80005f8 <__aeabi_dmul>
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	460b      	mov	r3, r1
 800b6e8:	4640      	mov	r0, r8
 800b6ea:	4649      	mov	r1, r9
 800b6ec:	f7f4 ff84 	bl	80005f8 <__aeabi_dmul>
 800b6f0:	a33b      	add	r3, pc, #236	@ (adr r3, 800b7e0 <__ieee754_pow+0x408>)
 800b6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6f6:	f7f4 ff7f 	bl	80005f8 <__aeabi_dmul>
 800b6fa:	4602      	mov	r2, r0
 800b6fc:	460b      	mov	r3, r1
 800b6fe:	4650      	mov	r0, sl
 800b700:	4659      	mov	r1, fp
 800b702:	f7f4 fdc1 	bl	8000288 <__aeabi_dsub>
 800b706:	4602      	mov	r2, r0
 800b708:	460b      	mov	r3, r1
 800b70a:	4680      	mov	r8, r0
 800b70c:	4689      	mov	r9, r1
 800b70e:	4630      	mov	r0, r6
 800b710:	4639      	mov	r1, r7
 800b712:	f7f4 fdbb 	bl	800028c <__adddf3>
 800b716:	2400      	movs	r4, #0
 800b718:	4632      	mov	r2, r6
 800b71a:	463b      	mov	r3, r7
 800b71c:	4620      	mov	r0, r4
 800b71e:	460d      	mov	r5, r1
 800b720:	f7f4 fdb2 	bl	8000288 <__aeabi_dsub>
 800b724:	4602      	mov	r2, r0
 800b726:	460b      	mov	r3, r1
 800b728:	4640      	mov	r0, r8
 800b72a:	4649      	mov	r1, r9
 800b72c:	f7f4 fdac 	bl	8000288 <__aeabi_dsub>
 800b730:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b734:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b738:	2300      	movs	r3, #0
 800b73a:	9304      	str	r3, [sp, #16]
 800b73c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b740:	4606      	mov	r6, r0
 800b742:	460f      	mov	r7, r1
 800b744:	4652      	mov	r2, sl
 800b746:	465b      	mov	r3, fp
 800b748:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b74c:	f7f4 fd9c 	bl	8000288 <__aeabi_dsub>
 800b750:	4622      	mov	r2, r4
 800b752:	462b      	mov	r3, r5
 800b754:	f7f4 ff50 	bl	80005f8 <__aeabi_dmul>
 800b758:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b75c:	4680      	mov	r8, r0
 800b75e:	4689      	mov	r9, r1
 800b760:	4630      	mov	r0, r6
 800b762:	4639      	mov	r1, r7
 800b764:	f7f4 ff48 	bl	80005f8 <__aeabi_dmul>
 800b768:	4602      	mov	r2, r0
 800b76a:	460b      	mov	r3, r1
 800b76c:	4640      	mov	r0, r8
 800b76e:	4649      	mov	r1, r9
 800b770:	f7f4 fd8c 	bl	800028c <__adddf3>
 800b774:	4652      	mov	r2, sl
 800b776:	465b      	mov	r3, fp
 800b778:	4606      	mov	r6, r0
 800b77a:	460f      	mov	r7, r1
 800b77c:	4620      	mov	r0, r4
 800b77e:	4629      	mov	r1, r5
 800b780:	f7f4 ff3a 	bl	80005f8 <__aeabi_dmul>
 800b784:	460b      	mov	r3, r1
 800b786:	4602      	mov	r2, r0
 800b788:	4680      	mov	r8, r0
 800b78a:	4689      	mov	r9, r1
 800b78c:	4630      	mov	r0, r6
 800b78e:	4639      	mov	r1, r7
 800b790:	f7f4 fd7c 	bl	800028c <__adddf3>
 800b794:	4b17      	ldr	r3, [pc, #92]	@ (800b7f4 <__ieee754_pow+0x41c>)
 800b796:	4299      	cmp	r1, r3
 800b798:	4604      	mov	r4, r0
 800b79a:	460d      	mov	r5, r1
 800b79c:	468a      	mov	sl, r1
 800b79e:	468b      	mov	fp, r1
 800b7a0:	f340 82ef 	ble.w	800bd82 <__ieee754_pow+0x9aa>
 800b7a4:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800b7a8:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800b7ac:	4303      	orrs	r3, r0
 800b7ae:	f000 81e8 	beq.w	800bb82 <__ieee754_pow+0x7aa>
 800b7b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	f7f5 f98f 	bl	8000adc <__aeabi_dcmplt>
 800b7be:	3800      	subs	r0, #0
 800b7c0:	bf18      	it	ne
 800b7c2:	2001      	movne	r0, #1
 800b7c4:	e710      	b.n	800b5e8 <__ieee754_pow+0x210>
 800b7c6:	bf00      	nop
 800b7c8:	60000000 	.word	0x60000000
 800b7cc:	3ff71547 	.word	0x3ff71547
 800b7d0:	f85ddf44 	.word	0xf85ddf44
 800b7d4:	3e54ae0b 	.word	0x3e54ae0b
 800b7d8:	55555555 	.word	0x55555555
 800b7dc:	3fd55555 	.word	0x3fd55555
 800b7e0:	652b82fe 	.word	0x652b82fe
 800b7e4:	3ff71547 	.word	0x3ff71547
 800b7e8:	3ff00000 	.word	0x3ff00000
 800b7ec:	3fd00000 	.word	0x3fd00000
 800b7f0:	3fe00000 	.word	0x3fe00000
 800b7f4:	408fffff 	.word	0x408fffff
 800b7f8:	4bd5      	ldr	r3, [pc, #852]	@ (800bb50 <__ieee754_pow+0x778>)
 800b7fa:	402b      	ands	r3, r5
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	b92b      	cbnz	r3, 800b80c <__ieee754_pow+0x434>
 800b800:	4bd4      	ldr	r3, [pc, #848]	@ (800bb54 <__ieee754_pow+0x77c>)
 800b802:	f7f4 fef9 	bl	80005f8 <__aeabi_dmul>
 800b806:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800b80a:	468b      	mov	fp, r1
 800b80c:	ea4f 532b 	mov.w	r3, fp, asr #20
 800b810:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b814:	4413      	add	r3, r2
 800b816:	930a      	str	r3, [sp, #40]	@ 0x28
 800b818:	4bcf      	ldr	r3, [pc, #828]	@ (800bb58 <__ieee754_pow+0x780>)
 800b81a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800b81e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800b822:	459b      	cmp	fp, r3
 800b824:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b828:	dd08      	ble.n	800b83c <__ieee754_pow+0x464>
 800b82a:	4bcc      	ldr	r3, [pc, #816]	@ (800bb5c <__ieee754_pow+0x784>)
 800b82c:	459b      	cmp	fp, r3
 800b82e:	f340 81a5 	ble.w	800bb7c <__ieee754_pow+0x7a4>
 800b832:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b834:	3301      	adds	r3, #1
 800b836:	930a      	str	r3, [sp, #40]	@ 0x28
 800b838:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800b83c:	f04f 0a00 	mov.w	sl, #0
 800b840:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800b844:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b846:	4bc6      	ldr	r3, [pc, #792]	@ (800bb60 <__ieee754_pow+0x788>)
 800b848:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b84c:	ed93 7b00 	vldr	d7, [r3]
 800b850:	4629      	mov	r1, r5
 800b852:	ec53 2b17 	vmov	r2, r3, d7
 800b856:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b85a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b85e:	f7f4 fd13 	bl	8000288 <__aeabi_dsub>
 800b862:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b866:	4606      	mov	r6, r0
 800b868:	460f      	mov	r7, r1
 800b86a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b86e:	f7f4 fd0d 	bl	800028c <__adddf3>
 800b872:	4602      	mov	r2, r0
 800b874:	460b      	mov	r3, r1
 800b876:	2000      	movs	r0, #0
 800b878:	49ba      	ldr	r1, [pc, #744]	@ (800bb64 <__ieee754_pow+0x78c>)
 800b87a:	f7f4 ffe7 	bl	800084c <__aeabi_ddiv>
 800b87e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800b882:	4602      	mov	r2, r0
 800b884:	460b      	mov	r3, r1
 800b886:	4630      	mov	r0, r6
 800b888:	4639      	mov	r1, r7
 800b88a:	f7f4 feb5 	bl	80005f8 <__aeabi_dmul>
 800b88e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b892:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800b896:	106d      	asrs	r5, r5, #1
 800b898:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800b89c:	f04f 0b00 	mov.w	fp, #0
 800b8a0:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800b8a4:	4661      	mov	r1, ip
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800b8ac:	4658      	mov	r0, fp
 800b8ae:	46e1      	mov	r9, ip
 800b8b0:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800b8b4:	4614      	mov	r4, r2
 800b8b6:	461d      	mov	r5, r3
 800b8b8:	f7f4 fe9e 	bl	80005f8 <__aeabi_dmul>
 800b8bc:	4602      	mov	r2, r0
 800b8be:	460b      	mov	r3, r1
 800b8c0:	4630      	mov	r0, r6
 800b8c2:	4639      	mov	r1, r7
 800b8c4:	f7f4 fce0 	bl	8000288 <__aeabi_dsub>
 800b8c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b8cc:	4606      	mov	r6, r0
 800b8ce:	460f      	mov	r7, r1
 800b8d0:	4620      	mov	r0, r4
 800b8d2:	4629      	mov	r1, r5
 800b8d4:	f7f4 fcd8 	bl	8000288 <__aeabi_dsub>
 800b8d8:	4602      	mov	r2, r0
 800b8da:	460b      	mov	r3, r1
 800b8dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b8e0:	f7f4 fcd2 	bl	8000288 <__aeabi_dsub>
 800b8e4:	465a      	mov	r2, fp
 800b8e6:	464b      	mov	r3, r9
 800b8e8:	f7f4 fe86 	bl	80005f8 <__aeabi_dmul>
 800b8ec:	4602      	mov	r2, r0
 800b8ee:	460b      	mov	r3, r1
 800b8f0:	4630      	mov	r0, r6
 800b8f2:	4639      	mov	r1, r7
 800b8f4:	f7f4 fcc8 	bl	8000288 <__aeabi_dsub>
 800b8f8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b8fc:	f7f4 fe7c 	bl	80005f8 <__aeabi_dmul>
 800b900:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b904:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b908:	4610      	mov	r0, r2
 800b90a:	4619      	mov	r1, r3
 800b90c:	f7f4 fe74 	bl	80005f8 <__aeabi_dmul>
 800b910:	a37d      	add	r3, pc, #500	@ (adr r3, 800bb08 <__ieee754_pow+0x730>)
 800b912:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b916:	4604      	mov	r4, r0
 800b918:	460d      	mov	r5, r1
 800b91a:	f7f4 fe6d 	bl	80005f8 <__aeabi_dmul>
 800b91e:	a37c      	add	r3, pc, #496	@ (adr r3, 800bb10 <__ieee754_pow+0x738>)
 800b920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b924:	f7f4 fcb2 	bl	800028c <__adddf3>
 800b928:	4622      	mov	r2, r4
 800b92a:	462b      	mov	r3, r5
 800b92c:	f7f4 fe64 	bl	80005f8 <__aeabi_dmul>
 800b930:	a379      	add	r3, pc, #484	@ (adr r3, 800bb18 <__ieee754_pow+0x740>)
 800b932:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b936:	f7f4 fca9 	bl	800028c <__adddf3>
 800b93a:	4622      	mov	r2, r4
 800b93c:	462b      	mov	r3, r5
 800b93e:	f7f4 fe5b 	bl	80005f8 <__aeabi_dmul>
 800b942:	a377      	add	r3, pc, #476	@ (adr r3, 800bb20 <__ieee754_pow+0x748>)
 800b944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b948:	f7f4 fca0 	bl	800028c <__adddf3>
 800b94c:	4622      	mov	r2, r4
 800b94e:	462b      	mov	r3, r5
 800b950:	f7f4 fe52 	bl	80005f8 <__aeabi_dmul>
 800b954:	a374      	add	r3, pc, #464	@ (adr r3, 800bb28 <__ieee754_pow+0x750>)
 800b956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b95a:	f7f4 fc97 	bl	800028c <__adddf3>
 800b95e:	4622      	mov	r2, r4
 800b960:	462b      	mov	r3, r5
 800b962:	f7f4 fe49 	bl	80005f8 <__aeabi_dmul>
 800b966:	a372      	add	r3, pc, #456	@ (adr r3, 800bb30 <__ieee754_pow+0x758>)
 800b968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b96c:	f7f4 fc8e 	bl	800028c <__adddf3>
 800b970:	4622      	mov	r2, r4
 800b972:	4606      	mov	r6, r0
 800b974:	460f      	mov	r7, r1
 800b976:	462b      	mov	r3, r5
 800b978:	4620      	mov	r0, r4
 800b97a:	4629      	mov	r1, r5
 800b97c:	f7f4 fe3c 	bl	80005f8 <__aeabi_dmul>
 800b980:	4602      	mov	r2, r0
 800b982:	460b      	mov	r3, r1
 800b984:	4630      	mov	r0, r6
 800b986:	4639      	mov	r1, r7
 800b988:	f7f4 fe36 	bl	80005f8 <__aeabi_dmul>
 800b98c:	465a      	mov	r2, fp
 800b98e:	4604      	mov	r4, r0
 800b990:	460d      	mov	r5, r1
 800b992:	464b      	mov	r3, r9
 800b994:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b998:	f7f4 fc78 	bl	800028c <__adddf3>
 800b99c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b9a0:	f7f4 fe2a 	bl	80005f8 <__aeabi_dmul>
 800b9a4:	4622      	mov	r2, r4
 800b9a6:	462b      	mov	r3, r5
 800b9a8:	f7f4 fc70 	bl	800028c <__adddf3>
 800b9ac:	465a      	mov	r2, fp
 800b9ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b9b2:	464b      	mov	r3, r9
 800b9b4:	4658      	mov	r0, fp
 800b9b6:	4649      	mov	r1, r9
 800b9b8:	f7f4 fe1e 	bl	80005f8 <__aeabi_dmul>
 800b9bc:	4b6a      	ldr	r3, [pc, #424]	@ (800bb68 <__ieee754_pow+0x790>)
 800b9be:	2200      	movs	r2, #0
 800b9c0:	4606      	mov	r6, r0
 800b9c2:	460f      	mov	r7, r1
 800b9c4:	f7f4 fc62 	bl	800028c <__adddf3>
 800b9c8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b9cc:	f7f4 fc5e 	bl	800028c <__adddf3>
 800b9d0:	46d8      	mov	r8, fp
 800b9d2:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800b9d6:	460d      	mov	r5, r1
 800b9d8:	465a      	mov	r2, fp
 800b9da:	460b      	mov	r3, r1
 800b9dc:	4640      	mov	r0, r8
 800b9de:	4649      	mov	r1, r9
 800b9e0:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800b9e4:	f7f4 fe08 	bl	80005f8 <__aeabi_dmul>
 800b9e8:	465c      	mov	r4, fp
 800b9ea:	4680      	mov	r8, r0
 800b9ec:	4689      	mov	r9, r1
 800b9ee:	4b5e      	ldr	r3, [pc, #376]	@ (800bb68 <__ieee754_pow+0x790>)
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	4620      	mov	r0, r4
 800b9f4:	4629      	mov	r1, r5
 800b9f6:	f7f4 fc47 	bl	8000288 <__aeabi_dsub>
 800b9fa:	4632      	mov	r2, r6
 800b9fc:	463b      	mov	r3, r7
 800b9fe:	f7f4 fc43 	bl	8000288 <__aeabi_dsub>
 800ba02:	4602      	mov	r2, r0
 800ba04:	460b      	mov	r3, r1
 800ba06:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ba0a:	f7f4 fc3d 	bl	8000288 <__aeabi_dsub>
 800ba0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba12:	f7f4 fdf1 	bl	80005f8 <__aeabi_dmul>
 800ba16:	4622      	mov	r2, r4
 800ba18:	4606      	mov	r6, r0
 800ba1a:	460f      	mov	r7, r1
 800ba1c:	462b      	mov	r3, r5
 800ba1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba22:	f7f4 fde9 	bl	80005f8 <__aeabi_dmul>
 800ba26:	4602      	mov	r2, r0
 800ba28:	460b      	mov	r3, r1
 800ba2a:	4630      	mov	r0, r6
 800ba2c:	4639      	mov	r1, r7
 800ba2e:	f7f4 fc2d 	bl	800028c <__adddf3>
 800ba32:	4606      	mov	r6, r0
 800ba34:	460f      	mov	r7, r1
 800ba36:	4602      	mov	r2, r0
 800ba38:	460b      	mov	r3, r1
 800ba3a:	4640      	mov	r0, r8
 800ba3c:	4649      	mov	r1, r9
 800ba3e:	f7f4 fc25 	bl	800028c <__adddf3>
 800ba42:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800ba46:	a33c      	add	r3, pc, #240	@ (adr r3, 800bb38 <__ieee754_pow+0x760>)
 800ba48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba4c:	4658      	mov	r0, fp
 800ba4e:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800ba52:	460d      	mov	r5, r1
 800ba54:	f7f4 fdd0 	bl	80005f8 <__aeabi_dmul>
 800ba58:	465c      	mov	r4, fp
 800ba5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba5e:	4642      	mov	r2, r8
 800ba60:	464b      	mov	r3, r9
 800ba62:	4620      	mov	r0, r4
 800ba64:	4629      	mov	r1, r5
 800ba66:	f7f4 fc0f 	bl	8000288 <__aeabi_dsub>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	460b      	mov	r3, r1
 800ba6e:	4630      	mov	r0, r6
 800ba70:	4639      	mov	r1, r7
 800ba72:	f7f4 fc09 	bl	8000288 <__aeabi_dsub>
 800ba76:	a332      	add	r3, pc, #200	@ (adr r3, 800bb40 <__ieee754_pow+0x768>)
 800ba78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba7c:	f7f4 fdbc 	bl	80005f8 <__aeabi_dmul>
 800ba80:	a331      	add	r3, pc, #196	@ (adr r3, 800bb48 <__ieee754_pow+0x770>)
 800ba82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba86:	4606      	mov	r6, r0
 800ba88:	460f      	mov	r7, r1
 800ba8a:	4620      	mov	r0, r4
 800ba8c:	4629      	mov	r1, r5
 800ba8e:	f7f4 fdb3 	bl	80005f8 <__aeabi_dmul>
 800ba92:	4602      	mov	r2, r0
 800ba94:	460b      	mov	r3, r1
 800ba96:	4630      	mov	r0, r6
 800ba98:	4639      	mov	r1, r7
 800ba9a:	f7f4 fbf7 	bl	800028c <__adddf3>
 800ba9e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800baa0:	4b32      	ldr	r3, [pc, #200]	@ (800bb6c <__ieee754_pow+0x794>)
 800baa2:	4413      	add	r3, r2
 800baa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa8:	f7f4 fbf0 	bl	800028c <__adddf3>
 800baac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bab0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bab2:	f7f4 fd37 	bl	8000524 <__aeabi_i2d>
 800bab6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bab8:	4b2d      	ldr	r3, [pc, #180]	@ (800bb70 <__ieee754_pow+0x798>)
 800baba:	4413      	add	r3, r2
 800babc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bac0:	4606      	mov	r6, r0
 800bac2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bac6:	460f      	mov	r7, r1
 800bac8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bacc:	f7f4 fbde 	bl	800028c <__adddf3>
 800bad0:	4642      	mov	r2, r8
 800bad2:	464b      	mov	r3, r9
 800bad4:	f7f4 fbda 	bl	800028c <__adddf3>
 800bad8:	4632      	mov	r2, r6
 800bada:	463b      	mov	r3, r7
 800badc:	f7f4 fbd6 	bl	800028c <__adddf3>
 800bae0:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800bae4:	4632      	mov	r2, r6
 800bae6:	463b      	mov	r3, r7
 800bae8:	4658      	mov	r0, fp
 800baea:	460d      	mov	r5, r1
 800baec:	f7f4 fbcc 	bl	8000288 <__aeabi_dsub>
 800baf0:	4642      	mov	r2, r8
 800baf2:	464b      	mov	r3, r9
 800baf4:	f7f4 fbc8 	bl	8000288 <__aeabi_dsub>
 800baf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bafc:	f7f4 fbc4 	bl	8000288 <__aeabi_dsub>
 800bb00:	465c      	mov	r4, fp
 800bb02:	4602      	mov	r2, r0
 800bb04:	e036      	b.n	800bb74 <__ieee754_pow+0x79c>
 800bb06:	bf00      	nop
 800bb08:	4a454eef 	.word	0x4a454eef
 800bb0c:	3fca7e28 	.word	0x3fca7e28
 800bb10:	93c9db65 	.word	0x93c9db65
 800bb14:	3fcd864a 	.word	0x3fcd864a
 800bb18:	a91d4101 	.word	0xa91d4101
 800bb1c:	3fd17460 	.word	0x3fd17460
 800bb20:	518f264d 	.word	0x518f264d
 800bb24:	3fd55555 	.word	0x3fd55555
 800bb28:	db6fabff 	.word	0xdb6fabff
 800bb2c:	3fdb6db6 	.word	0x3fdb6db6
 800bb30:	33333303 	.word	0x33333303
 800bb34:	3fe33333 	.word	0x3fe33333
 800bb38:	e0000000 	.word	0xe0000000
 800bb3c:	3feec709 	.word	0x3feec709
 800bb40:	dc3a03fd 	.word	0xdc3a03fd
 800bb44:	3feec709 	.word	0x3feec709
 800bb48:	145b01f5 	.word	0x145b01f5
 800bb4c:	be3e2fe0 	.word	0xbe3e2fe0
 800bb50:	7ff00000 	.word	0x7ff00000
 800bb54:	43400000 	.word	0x43400000
 800bb58:	0003988e 	.word	0x0003988e
 800bb5c:	000bb679 	.word	0x000bb679
 800bb60:	0800d518 	.word	0x0800d518
 800bb64:	3ff00000 	.word	0x3ff00000
 800bb68:	40080000 	.word	0x40080000
 800bb6c:	0800d4f8 	.word	0x0800d4f8
 800bb70:	0800d508 	.word	0x0800d508
 800bb74:	460b      	mov	r3, r1
 800bb76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb7a:	e5d7      	b.n	800b72c <__ieee754_pow+0x354>
 800bb7c:	f04f 0a01 	mov.w	sl, #1
 800bb80:	e65e      	b.n	800b840 <__ieee754_pow+0x468>
 800bb82:	a3b4      	add	r3, pc, #720	@ (adr r3, 800be54 <__ieee754_pow+0xa7c>)
 800bb84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb88:	4630      	mov	r0, r6
 800bb8a:	4639      	mov	r1, r7
 800bb8c:	f7f4 fb7e 	bl	800028c <__adddf3>
 800bb90:	4642      	mov	r2, r8
 800bb92:	e9cd 0100 	strd	r0, r1, [sp]
 800bb96:	464b      	mov	r3, r9
 800bb98:	4620      	mov	r0, r4
 800bb9a:	4629      	mov	r1, r5
 800bb9c:	f7f4 fb74 	bl	8000288 <__aeabi_dsub>
 800bba0:	4602      	mov	r2, r0
 800bba2:	460b      	mov	r3, r1
 800bba4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bba8:	f7f4 ffb6 	bl	8000b18 <__aeabi_dcmpgt>
 800bbac:	2800      	cmp	r0, #0
 800bbae:	f47f ae00 	bne.w	800b7b2 <__ieee754_pow+0x3da>
 800bbb2:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800bbb6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800bbba:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800bbbe:	fa43 fa0a 	asr.w	sl, r3, sl
 800bbc2:	44da      	add	sl, fp
 800bbc4:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800bbc8:	489d      	ldr	r0, [pc, #628]	@ (800be40 <__ieee754_pow+0xa68>)
 800bbca:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800bbce:	4108      	asrs	r0, r1
 800bbd0:	ea00 030a 	and.w	r3, r0, sl
 800bbd4:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800bbd8:	f1c1 0114 	rsb	r1, r1, #20
 800bbdc:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800bbe0:	fa4a fa01 	asr.w	sl, sl, r1
 800bbe4:	f1bb 0f00 	cmp.w	fp, #0
 800bbe8:	4640      	mov	r0, r8
 800bbea:	4649      	mov	r1, r9
 800bbec:	f04f 0200 	mov.w	r2, #0
 800bbf0:	bfb8      	it	lt
 800bbf2:	f1ca 0a00 	rsblt	sl, sl, #0
 800bbf6:	f7f4 fb47 	bl	8000288 <__aeabi_dsub>
 800bbfa:	4680      	mov	r8, r0
 800bbfc:	4689      	mov	r9, r1
 800bbfe:	4632      	mov	r2, r6
 800bc00:	463b      	mov	r3, r7
 800bc02:	4640      	mov	r0, r8
 800bc04:	4649      	mov	r1, r9
 800bc06:	f7f4 fb41 	bl	800028c <__adddf3>
 800bc0a:	2400      	movs	r4, #0
 800bc0c:	a37c      	add	r3, pc, #496	@ (adr r3, 800be00 <__ieee754_pow+0xa28>)
 800bc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc12:	4620      	mov	r0, r4
 800bc14:	460d      	mov	r5, r1
 800bc16:	f7f4 fcef 	bl	80005f8 <__aeabi_dmul>
 800bc1a:	4642      	mov	r2, r8
 800bc1c:	e9cd 0100 	strd	r0, r1, [sp]
 800bc20:	464b      	mov	r3, r9
 800bc22:	4620      	mov	r0, r4
 800bc24:	4629      	mov	r1, r5
 800bc26:	f7f4 fb2f 	bl	8000288 <__aeabi_dsub>
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	4630      	mov	r0, r6
 800bc30:	4639      	mov	r1, r7
 800bc32:	f7f4 fb29 	bl	8000288 <__aeabi_dsub>
 800bc36:	a374      	add	r3, pc, #464	@ (adr r3, 800be08 <__ieee754_pow+0xa30>)
 800bc38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc3c:	f7f4 fcdc 	bl	80005f8 <__aeabi_dmul>
 800bc40:	a373      	add	r3, pc, #460	@ (adr r3, 800be10 <__ieee754_pow+0xa38>)
 800bc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc46:	4680      	mov	r8, r0
 800bc48:	4689      	mov	r9, r1
 800bc4a:	4620      	mov	r0, r4
 800bc4c:	4629      	mov	r1, r5
 800bc4e:	f7f4 fcd3 	bl	80005f8 <__aeabi_dmul>
 800bc52:	4602      	mov	r2, r0
 800bc54:	460b      	mov	r3, r1
 800bc56:	4640      	mov	r0, r8
 800bc58:	4649      	mov	r1, r9
 800bc5a:	f7f4 fb17 	bl	800028c <__adddf3>
 800bc5e:	4604      	mov	r4, r0
 800bc60:	460d      	mov	r5, r1
 800bc62:	4602      	mov	r2, r0
 800bc64:	460b      	mov	r3, r1
 800bc66:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bc6a:	f7f4 fb0f 	bl	800028c <__adddf3>
 800bc6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc72:	4680      	mov	r8, r0
 800bc74:	4689      	mov	r9, r1
 800bc76:	f7f4 fb07 	bl	8000288 <__aeabi_dsub>
 800bc7a:	4602      	mov	r2, r0
 800bc7c:	460b      	mov	r3, r1
 800bc7e:	4620      	mov	r0, r4
 800bc80:	4629      	mov	r1, r5
 800bc82:	f7f4 fb01 	bl	8000288 <__aeabi_dsub>
 800bc86:	4642      	mov	r2, r8
 800bc88:	4606      	mov	r6, r0
 800bc8a:	460f      	mov	r7, r1
 800bc8c:	464b      	mov	r3, r9
 800bc8e:	4640      	mov	r0, r8
 800bc90:	4649      	mov	r1, r9
 800bc92:	f7f4 fcb1 	bl	80005f8 <__aeabi_dmul>
 800bc96:	a360      	add	r3, pc, #384	@ (adr r3, 800be18 <__ieee754_pow+0xa40>)
 800bc98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc9c:	4604      	mov	r4, r0
 800bc9e:	460d      	mov	r5, r1
 800bca0:	f7f4 fcaa 	bl	80005f8 <__aeabi_dmul>
 800bca4:	a35e      	add	r3, pc, #376	@ (adr r3, 800be20 <__ieee754_pow+0xa48>)
 800bca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcaa:	f7f4 faed 	bl	8000288 <__aeabi_dsub>
 800bcae:	4622      	mov	r2, r4
 800bcb0:	462b      	mov	r3, r5
 800bcb2:	f7f4 fca1 	bl	80005f8 <__aeabi_dmul>
 800bcb6:	a35c      	add	r3, pc, #368	@ (adr r3, 800be28 <__ieee754_pow+0xa50>)
 800bcb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcbc:	f7f4 fae6 	bl	800028c <__adddf3>
 800bcc0:	4622      	mov	r2, r4
 800bcc2:	462b      	mov	r3, r5
 800bcc4:	f7f4 fc98 	bl	80005f8 <__aeabi_dmul>
 800bcc8:	a359      	add	r3, pc, #356	@ (adr r3, 800be30 <__ieee754_pow+0xa58>)
 800bcca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcce:	f7f4 fadb 	bl	8000288 <__aeabi_dsub>
 800bcd2:	4622      	mov	r2, r4
 800bcd4:	462b      	mov	r3, r5
 800bcd6:	f7f4 fc8f 	bl	80005f8 <__aeabi_dmul>
 800bcda:	a357      	add	r3, pc, #348	@ (adr r3, 800be38 <__ieee754_pow+0xa60>)
 800bcdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce0:	f7f4 fad4 	bl	800028c <__adddf3>
 800bce4:	4622      	mov	r2, r4
 800bce6:	462b      	mov	r3, r5
 800bce8:	f7f4 fc86 	bl	80005f8 <__aeabi_dmul>
 800bcec:	4602      	mov	r2, r0
 800bcee:	460b      	mov	r3, r1
 800bcf0:	4640      	mov	r0, r8
 800bcf2:	4649      	mov	r1, r9
 800bcf4:	f7f4 fac8 	bl	8000288 <__aeabi_dsub>
 800bcf8:	4604      	mov	r4, r0
 800bcfa:	460d      	mov	r5, r1
 800bcfc:	4602      	mov	r2, r0
 800bcfe:	460b      	mov	r3, r1
 800bd00:	4640      	mov	r0, r8
 800bd02:	4649      	mov	r1, r9
 800bd04:	f7f4 fc78 	bl	80005f8 <__aeabi_dmul>
 800bd08:	2200      	movs	r2, #0
 800bd0a:	e9cd 0100 	strd	r0, r1, [sp]
 800bd0e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bd12:	4620      	mov	r0, r4
 800bd14:	4629      	mov	r1, r5
 800bd16:	f7f4 fab7 	bl	8000288 <__aeabi_dsub>
 800bd1a:	4602      	mov	r2, r0
 800bd1c:	460b      	mov	r3, r1
 800bd1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd22:	f7f4 fd93 	bl	800084c <__aeabi_ddiv>
 800bd26:	4632      	mov	r2, r6
 800bd28:	4604      	mov	r4, r0
 800bd2a:	460d      	mov	r5, r1
 800bd2c:	463b      	mov	r3, r7
 800bd2e:	4640      	mov	r0, r8
 800bd30:	4649      	mov	r1, r9
 800bd32:	f7f4 fc61 	bl	80005f8 <__aeabi_dmul>
 800bd36:	4632      	mov	r2, r6
 800bd38:	463b      	mov	r3, r7
 800bd3a:	f7f4 faa7 	bl	800028c <__adddf3>
 800bd3e:	4602      	mov	r2, r0
 800bd40:	460b      	mov	r3, r1
 800bd42:	4620      	mov	r0, r4
 800bd44:	4629      	mov	r1, r5
 800bd46:	f7f4 fa9f 	bl	8000288 <__aeabi_dsub>
 800bd4a:	4642      	mov	r2, r8
 800bd4c:	464b      	mov	r3, r9
 800bd4e:	f7f4 fa9b 	bl	8000288 <__aeabi_dsub>
 800bd52:	460b      	mov	r3, r1
 800bd54:	4602      	mov	r2, r0
 800bd56:	493b      	ldr	r1, [pc, #236]	@ (800be44 <__ieee754_pow+0xa6c>)
 800bd58:	2000      	movs	r0, #0
 800bd5a:	f7f4 fa95 	bl	8000288 <__aeabi_dsub>
 800bd5e:	ec41 0b10 	vmov	d0, r0, r1
 800bd62:	ee10 3a90 	vmov	r3, s1
 800bd66:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800bd6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd6e:	da30      	bge.n	800bdd2 <__ieee754_pow+0x9fa>
 800bd70:	4650      	mov	r0, sl
 800bd72:	f000 f875 	bl	800be60 <scalbn>
 800bd76:	ec51 0b10 	vmov	r0, r1, d0
 800bd7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd7e:	f7ff bbd2 	b.w	800b526 <__ieee754_pow+0x14e>
 800bd82:	4c31      	ldr	r4, [pc, #196]	@ (800be48 <__ieee754_pow+0xa70>)
 800bd84:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bd88:	42a3      	cmp	r3, r4
 800bd8a:	d91a      	bls.n	800bdc2 <__ieee754_pow+0x9ea>
 800bd8c:	4b2f      	ldr	r3, [pc, #188]	@ (800be4c <__ieee754_pow+0xa74>)
 800bd8e:	440b      	add	r3, r1
 800bd90:	4303      	orrs	r3, r0
 800bd92:	d009      	beq.n	800bda8 <__ieee754_pow+0x9d0>
 800bd94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd98:	2200      	movs	r2, #0
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	f7f4 fe9e 	bl	8000adc <__aeabi_dcmplt>
 800bda0:	3800      	subs	r0, #0
 800bda2:	bf18      	it	ne
 800bda4:	2001      	movne	r0, #1
 800bda6:	e42b      	b.n	800b600 <__ieee754_pow+0x228>
 800bda8:	4642      	mov	r2, r8
 800bdaa:	464b      	mov	r3, r9
 800bdac:	f7f4 fa6c 	bl	8000288 <__aeabi_dsub>
 800bdb0:	4632      	mov	r2, r6
 800bdb2:	463b      	mov	r3, r7
 800bdb4:	f7f4 fea6 	bl	8000b04 <__aeabi_dcmpge>
 800bdb8:	2800      	cmp	r0, #0
 800bdba:	d1eb      	bne.n	800bd94 <__ieee754_pow+0x9bc>
 800bdbc:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800be5c <__ieee754_pow+0xa84>
 800bdc0:	e6f7      	b.n	800bbb2 <__ieee754_pow+0x7da>
 800bdc2:	469a      	mov	sl, r3
 800bdc4:	4b22      	ldr	r3, [pc, #136]	@ (800be50 <__ieee754_pow+0xa78>)
 800bdc6:	459a      	cmp	sl, r3
 800bdc8:	f63f aef3 	bhi.w	800bbb2 <__ieee754_pow+0x7da>
 800bdcc:	f8dd a010 	ldr.w	sl, [sp, #16]
 800bdd0:	e715      	b.n	800bbfe <__ieee754_pow+0x826>
 800bdd2:	ec51 0b10 	vmov	r0, r1, d0
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	e7cf      	b.n	800bd7a <__ieee754_pow+0x9a2>
 800bdda:	491a      	ldr	r1, [pc, #104]	@ (800be44 <__ieee754_pow+0xa6c>)
 800bddc:	2000      	movs	r0, #0
 800bdde:	f7ff bb18 	b.w	800b412 <__ieee754_pow+0x3a>
 800bde2:	2000      	movs	r0, #0
 800bde4:	2100      	movs	r1, #0
 800bde6:	f7ff bb14 	b.w	800b412 <__ieee754_pow+0x3a>
 800bdea:	4630      	mov	r0, r6
 800bdec:	4639      	mov	r1, r7
 800bdee:	f7ff bb10 	b.w	800b412 <__ieee754_pow+0x3a>
 800bdf2:	460c      	mov	r4, r1
 800bdf4:	f7ff bb5e 	b.w	800b4b4 <__ieee754_pow+0xdc>
 800bdf8:	2400      	movs	r4, #0
 800bdfa:	f7ff bb49 	b.w	800b490 <__ieee754_pow+0xb8>
 800bdfe:	bf00      	nop
 800be00:	00000000 	.word	0x00000000
 800be04:	3fe62e43 	.word	0x3fe62e43
 800be08:	fefa39ef 	.word	0xfefa39ef
 800be0c:	3fe62e42 	.word	0x3fe62e42
 800be10:	0ca86c39 	.word	0x0ca86c39
 800be14:	be205c61 	.word	0xbe205c61
 800be18:	72bea4d0 	.word	0x72bea4d0
 800be1c:	3e663769 	.word	0x3e663769
 800be20:	c5d26bf1 	.word	0xc5d26bf1
 800be24:	3ebbbd41 	.word	0x3ebbbd41
 800be28:	af25de2c 	.word	0xaf25de2c
 800be2c:	3f11566a 	.word	0x3f11566a
 800be30:	16bebd93 	.word	0x16bebd93
 800be34:	3f66c16c 	.word	0x3f66c16c
 800be38:	5555553e 	.word	0x5555553e
 800be3c:	3fc55555 	.word	0x3fc55555
 800be40:	fff00000 	.word	0xfff00000
 800be44:	3ff00000 	.word	0x3ff00000
 800be48:	4090cbff 	.word	0x4090cbff
 800be4c:	3f6f3400 	.word	0x3f6f3400
 800be50:	3fe00000 	.word	0x3fe00000
 800be54:	652b82fe 	.word	0x652b82fe
 800be58:	3c971547 	.word	0x3c971547
 800be5c:	4090cc00 	.word	0x4090cc00

0800be60 <scalbn>:
 800be60:	b570      	push	{r4, r5, r6, lr}
 800be62:	ec55 4b10 	vmov	r4, r5, d0
 800be66:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800be6a:	4606      	mov	r6, r0
 800be6c:	462b      	mov	r3, r5
 800be6e:	b991      	cbnz	r1, 800be96 <scalbn+0x36>
 800be70:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800be74:	4323      	orrs	r3, r4
 800be76:	d03d      	beq.n	800bef4 <scalbn+0x94>
 800be78:	4b35      	ldr	r3, [pc, #212]	@ (800bf50 <scalbn+0xf0>)
 800be7a:	4620      	mov	r0, r4
 800be7c:	4629      	mov	r1, r5
 800be7e:	2200      	movs	r2, #0
 800be80:	f7f4 fbba 	bl	80005f8 <__aeabi_dmul>
 800be84:	4b33      	ldr	r3, [pc, #204]	@ (800bf54 <scalbn+0xf4>)
 800be86:	429e      	cmp	r6, r3
 800be88:	4604      	mov	r4, r0
 800be8a:	460d      	mov	r5, r1
 800be8c:	da0f      	bge.n	800beae <scalbn+0x4e>
 800be8e:	a328      	add	r3, pc, #160	@ (adr r3, 800bf30 <scalbn+0xd0>)
 800be90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be94:	e01e      	b.n	800bed4 <scalbn+0x74>
 800be96:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800be9a:	4291      	cmp	r1, r2
 800be9c:	d10b      	bne.n	800beb6 <scalbn+0x56>
 800be9e:	4622      	mov	r2, r4
 800bea0:	4620      	mov	r0, r4
 800bea2:	4629      	mov	r1, r5
 800bea4:	f7f4 f9f2 	bl	800028c <__adddf3>
 800bea8:	4604      	mov	r4, r0
 800beaa:	460d      	mov	r5, r1
 800beac:	e022      	b.n	800bef4 <scalbn+0x94>
 800beae:	460b      	mov	r3, r1
 800beb0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800beb4:	3936      	subs	r1, #54	@ 0x36
 800beb6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800beba:	4296      	cmp	r6, r2
 800bebc:	dd0d      	ble.n	800beda <scalbn+0x7a>
 800bebe:	2d00      	cmp	r5, #0
 800bec0:	a11d      	add	r1, pc, #116	@ (adr r1, 800bf38 <scalbn+0xd8>)
 800bec2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bec6:	da02      	bge.n	800bece <scalbn+0x6e>
 800bec8:	a11d      	add	r1, pc, #116	@ (adr r1, 800bf40 <scalbn+0xe0>)
 800beca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bece:	a31a      	add	r3, pc, #104	@ (adr r3, 800bf38 <scalbn+0xd8>)
 800bed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed4:	f7f4 fb90 	bl	80005f8 <__aeabi_dmul>
 800bed8:	e7e6      	b.n	800bea8 <scalbn+0x48>
 800beda:	1872      	adds	r2, r6, r1
 800bedc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800bee0:	428a      	cmp	r2, r1
 800bee2:	dcec      	bgt.n	800bebe <scalbn+0x5e>
 800bee4:	2a00      	cmp	r2, #0
 800bee6:	dd08      	ble.n	800befa <scalbn+0x9a>
 800bee8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800beec:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bef0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bef4:	ec45 4b10 	vmov	d0, r4, r5
 800bef8:	bd70      	pop	{r4, r5, r6, pc}
 800befa:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800befe:	da08      	bge.n	800bf12 <scalbn+0xb2>
 800bf00:	2d00      	cmp	r5, #0
 800bf02:	a10b      	add	r1, pc, #44	@ (adr r1, 800bf30 <scalbn+0xd0>)
 800bf04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf08:	dac1      	bge.n	800be8e <scalbn+0x2e>
 800bf0a:	a10f      	add	r1, pc, #60	@ (adr r1, 800bf48 <scalbn+0xe8>)
 800bf0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf10:	e7bd      	b.n	800be8e <scalbn+0x2e>
 800bf12:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bf16:	3236      	adds	r2, #54	@ 0x36
 800bf18:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bf1c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bf20:	4620      	mov	r0, r4
 800bf22:	4b0d      	ldr	r3, [pc, #52]	@ (800bf58 <scalbn+0xf8>)
 800bf24:	4629      	mov	r1, r5
 800bf26:	2200      	movs	r2, #0
 800bf28:	e7d4      	b.n	800bed4 <scalbn+0x74>
 800bf2a:	bf00      	nop
 800bf2c:	f3af 8000 	nop.w
 800bf30:	c2f8f359 	.word	0xc2f8f359
 800bf34:	01a56e1f 	.word	0x01a56e1f
 800bf38:	8800759c 	.word	0x8800759c
 800bf3c:	7e37e43c 	.word	0x7e37e43c
 800bf40:	8800759c 	.word	0x8800759c
 800bf44:	fe37e43c 	.word	0xfe37e43c
 800bf48:	c2f8f359 	.word	0xc2f8f359
 800bf4c:	81a56e1f 	.word	0x81a56e1f
 800bf50:	43500000 	.word	0x43500000
 800bf54:	ffff3cb0 	.word	0xffff3cb0
 800bf58:	3c900000 	.word	0x3c900000

0800bf5c <with_errno>:
 800bf5c:	b510      	push	{r4, lr}
 800bf5e:	ed2d 8b02 	vpush	{d8}
 800bf62:	eeb0 8a40 	vmov.f32	s16, s0
 800bf66:	eef0 8a60 	vmov.f32	s17, s1
 800bf6a:	4604      	mov	r4, r0
 800bf6c:	f7fb fb60 	bl	8007630 <__errno>
 800bf70:	eeb0 0a48 	vmov.f32	s0, s16
 800bf74:	eef0 0a68 	vmov.f32	s1, s17
 800bf78:	ecbd 8b02 	vpop	{d8}
 800bf7c:	6004      	str	r4, [r0, #0]
 800bf7e:	bd10      	pop	{r4, pc}

0800bf80 <xflow>:
 800bf80:	4603      	mov	r3, r0
 800bf82:	b507      	push	{r0, r1, r2, lr}
 800bf84:	ec51 0b10 	vmov	r0, r1, d0
 800bf88:	b183      	cbz	r3, 800bfac <xflow+0x2c>
 800bf8a:	4602      	mov	r2, r0
 800bf8c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bf90:	e9cd 2300 	strd	r2, r3, [sp]
 800bf94:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf98:	f7f4 fb2e 	bl	80005f8 <__aeabi_dmul>
 800bf9c:	ec41 0b10 	vmov	d0, r0, r1
 800bfa0:	2022      	movs	r0, #34	@ 0x22
 800bfa2:	b003      	add	sp, #12
 800bfa4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bfa8:	f7ff bfd8 	b.w	800bf5c <with_errno>
 800bfac:	4602      	mov	r2, r0
 800bfae:	460b      	mov	r3, r1
 800bfb0:	e7ee      	b.n	800bf90 <xflow+0x10>
 800bfb2:	0000      	movs	r0, r0
 800bfb4:	0000      	movs	r0, r0
	...

0800bfb8 <__math_uflow>:
 800bfb8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bfc0 <__math_uflow+0x8>
 800bfbc:	f7ff bfe0 	b.w	800bf80 <xflow>
 800bfc0:	00000000 	.word	0x00000000
 800bfc4:	10000000 	.word	0x10000000

0800bfc8 <__math_oflow>:
 800bfc8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bfd0 <__math_oflow+0x8>
 800bfcc:	f7ff bfd8 	b.w	800bf80 <xflow>
 800bfd0:	00000000 	.word	0x00000000
 800bfd4:	70000000 	.word	0x70000000

0800bfd8 <_init>:
 800bfd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfda:	bf00      	nop
 800bfdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfde:	bc08      	pop	{r3}
 800bfe0:	469e      	mov	lr, r3
 800bfe2:	4770      	bx	lr

0800bfe4 <_fini>:
 800bfe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfe6:	bf00      	nop
 800bfe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfea:	bc08      	pop	{r3}
 800bfec:	469e      	mov	lr, r3
 800bfee:	4770      	bx	lr
