{"Source Block": ["hdl/library/util_pmod_adc/util_pmod_adc.v@212:276@HdlStmProcess", "      end\n  end\n\n  // update the ADC current state and the control signals\n\n  always @(posedge clk) begin\n    if(reset == 1'b1) begin\n      adc_state <= ADC_SW_RESET;\n      adc_dbg <= 1'b0;\n    end\n    else begin\n      adc_state <= adc_next_state;\n      adc_dbg <= {adc_state, adc_clk_en, sclk_clk_cnt};\n      case (adc_state)\n        ADC_POWERUP: begin\n          adc_convst_n    <= 1'b1;\n          adc_cs_n        <= 1'b1;\n          adc_valid       <= 1'b0;\n          adc_sw_reset    <= 1'b0;\n        end\n        ADC_SW_RESET: begin\n          adc_convst_n    <= 1'b1;\n          adc_cs_n        <= 1'b1;\n          adc_valid       <= 1'b0;\n          adc_sw_reset    <= 1'b1;\n        end\n        ADC_IDLE: begin\n          adc_convst_n    <= 1'b1;\n          adc_cs_n        <= 1'b1;\n          adc_valid       <= 1'b0;\n          adc_sw_reset    <= 1'b0;\n        end\n        ADC_START_CNV: begin\n          adc_convst_n    <= 1'b0;\n          adc_cs_n        <= 1'b1;\n          adc_valid       <= 1'b0;\n        end\n        ADC_WAIT_CNV_DONE: begin\n          adc_convst_n    <= 1'b1;\n          adc_cs_n        <= 1'b1;\n          adc_valid       <= 1'b0;\n        end\n        ADC_READ_CNV_RESULT: begin\n          adc_convst_n    <= 1'b1;\n          adc_cs_n        <= 1'b0;\n          adc_valid       <= 1'b0;\n        end\n        ADC_DATA_VALID: begin\n          adc_convst_n    <= 1'b1;\n          adc_cs_n        <= 1'b0;\n          adc_valid       <= 1'b1;\n        end\n        ADC_TQUIET: begin\n          adc_convst_n    <= 1'b1;\n          adc_cs_n        <= 1'b1;\n          adc_valid       <= 1'b0;\n        end\n      endcase\n    end\n  end\n\n  // update the ADC next state\n\n  always @(adc_state, adc_tconvst_cnt, adc_tconvert_cnt, sclk_clk_cnt_m1, adc_tquiet_cnt, adc_sw_reset) begin\n    adc_next_state <= adc_state;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[218, "    if(reset == 1'b1) begin\n"]], "Add": [[218, "    if(resetn == 1'b0) begin\n"]]}}